-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
-- Date        : Tue Nov 28 13:56:56 2017
-- Host        : Fred-PC running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ isa_handle_0_sim_netlist.vhdl
-- Design      : isa_handle_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tfgg484-2L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg is
  port (
    wreg_system_ctrl_valid : out STD_LOGIC;
    wreg_system_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(0),
      Q => wreg_system_ctrl(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(1),
      Q => wreg_system_ctrl(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(2),
      Q => wreg_system_ctrl(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(3),
      Q => wreg_system_ctrl(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(4),
      Q => wreg_system_ctrl(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(5),
      Q => wreg_system_ctrl(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(6),
      Q => wreg_system_ctrl(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(7),
      Q => wreg_system_ctrl(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => E(0),
      Q => wreg_system_ctrl_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized0\ is
  port (
    wreg_system_sel_rtc_valid : out STD_LOGIC;
    wreg_system_sel_rtc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized0\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized0\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(0),
      Q => wreg_system_sel_rtc(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(1),
      Q => wreg_system_sel_rtc(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(2),
      Q => wreg_system_sel_rtc(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(3),
      Q => wreg_system_sel_rtc(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(4),
      Q => wreg_system_sel_rtc(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(5),
      Q => wreg_system_sel_rtc(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(6),
      Q => wreg_system_sel_rtc(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(7),
      Q => wreg_system_sel_rtc(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \addr_reg[2]\(0),
      Q => wreg_system_sel_rtc_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized1\ is
  port (
    wreg_system_set_rtctime_valid : out STD_LOGIC;
    \check_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    \outreg_reg[63]_0\ : out STD_LOGIC_VECTOR ( 55 downto 0 );
    wreg_system_set_rtctime : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    result_data1 : in STD_LOGIC;
    \getdata_reg[7]\ : in STD_LOGIC;
    \addr_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[0]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \getdata_reg[0]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized1\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_7__19_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[3]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal outreg : STD_LOGIC;
  signal \outreg[63]_i_10_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_2_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_3__1_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_5__2_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_7__2_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_9__2_n_0\ : STD_LOGIC;
  signal \^outreg_reg[63]_0\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \p_0_in__2__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__44_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__45_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \valid_i_1__1_n_0\ : STD_LOGIC;
  signal \^wreg_system_set_rtctime_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[7]_i_4__42\ : label is "soft_lutpair1189";
  attribute SOFT_HLUTNM of \outreg[63]_i_3__1\ : label is "soft_lutpair1189";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__43\ : label is "soft_lutpair1191";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__43\ : label is "soft_lutpair1188";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__43\ : label is "soft_lutpair1188";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__43\ : label is "soft_lutpair1191";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__44\ : label is "soft_lutpair1190";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__40\ : label is "soft_lutpair1190";
begin
  Q(0) <= \^q\(0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[7]_0\(0) <= \^check_reg[7]_0\(0);
  \outreg_reg[63]_0\(55 downto 0) <= \^outreg_reg[63]_0\(55 downto 0);
  wreg_system_set_rtctime_valid <= \^wreg_system_set_rtctime_valid\;
\check[0]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_7__19_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \check_reg_n_0_[0]\,
      I5 => D(0),
      O => check(0)
    );
\check[1]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_7__19_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \check_reg_n_0_[1]\,
      I5 => D(1),
      O => check(1)
    );
\check[2]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_7__19_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \check_reg_n_0_[2]\,
      I5 => D(2),
      O => check(2)
    );
\check[3]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_7__19_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \check_reg_n_0_[3]\,
      I5 => \getdata_reg[3]_rep\,
      O => check(3)
    );
\check[4]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_7__19_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \check_reg_n_0_[4]\,
      I5 => D(3),
      O => check(4)
    );
\check[5]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_7__19_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \check_reg_n_0_[5]\,
      I5 => D(4),
      O => check(5)
    );
\check[6]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_7__19_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \check_reg_n_0_[6]\,
      I5 => D(5),
      O => check(6)
    );
\check[7]_i_2__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_7__19_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \^check_reg[7]_0\(0),
      I5 => D(6),
      O => check(7)
    );
\check[7]_i_3__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rv_len_reg__0\(7),
      I1 => \rv_len_reg__0\(6),
      I2 => \rv_len_reg__0\(5),
      I3 => \rv_len_reg__0\(4),
      O => \^check_reg[0]_0\
    );
\check[7]_i_4__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(1),
      I3 => \rv_len_reg__1\(2),
      O => \check_reg[0]_1\
    );
\check[7]_i_7__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rv_len_reg__1\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(2),
      I3 => \rv_len_reg__0\(6),
      I4 => \rv_len_reg__0\(7),
      O => \check[7]_i_7__19_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => check(3),
      Q => \check_reg_n_0_[3]\
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => check(7),
      Q => \^check_reg[7]_0\(0)
    );
\outreg[63]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \check_reg_n_0_[3]\,
      I1 => \getdata_reg[3]_rep\,
      I2 => \check_reg_n_0_[4]\,
      I3 => D(3),
      O => \outreg[63]_i_10_n_0\
    );
\outreg[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[63]_i_3__1_n_0\,
      I1 => result_data1,
      I2 => \outreg[63]_i_5__2_n_0\,
      O => outreg
    );
\outreg[63]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[63]_i_2_n_0\
    );
\outreg[63]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \rv_len_reg__1\(2),
      I1 => \rv_len_reg__1\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(3),
      I4 => \^check_reg[0]_0\,
      O => \outreg[63]_i_3__1_n_0\
    );
\outreg[63]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000000000"
    )
        port map (
      I0 => \outreg[63]_i_7__2_n_0\,
      I1 => \check_reg_n_0_[6]\,
      I2 => D(5),
      I3 => \getdata_reg[7]\,
      I4 => \outreg[63]_i_9__2_n_0\,
      I5 => \outreg[63]_i_10_n_0\,
      O => \outreg[63]_i_5__2_n_0\
    );
\outreg[63]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \check_reg_n_0_[1]\,
      I1 => D(1),
      I2 => \check_reg_n_0_[2]\,
      I3 => D(2),
      O => \outreg[63]_i_7__2_n_0\
    );
\outreg[63]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => D(4),
      I2 => \check_reg_n_0_[0]\,
      I3 => D(0),
      O => \outreg[63]_i_9__2_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_system_set_rtctime(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(2),
      Q => wreg_system_set_rtctime(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(3),
      Q => wreg_system_set_rtctime(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(4),
      Q => wreg_system_set_rtctime(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(5),
      Q => wreg_system_set_rtctime(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(6),
      Q => wreg_system_set_rtctime(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(7),
      Q => wreg_system_set_rtctime(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(8),
      Q => wreg_system_set_rtctime(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(9),
      Q => wreg_system_set_rtctime(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(10),
      Q => wreg_system_set_rtctime(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(11),
      Q => wreg_system_set_rtctime(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_system_set_rtctime(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(12),
      Q => wreg_system_set_rtctime(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(13),
      Q => wreg_system_set_rtctime(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(14),
      Q => wreg_system_set_rtctime(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(15),
      Q => wreg_system_set_rtctime(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(16),
      Q => wreg_system_set_rtctime(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(17),
      Q => wreg_system_set_rtctime(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(18),
      Q => wreg_system_set_rtctime(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(19),
      Q => wreg_system_set_rtctime(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(20),
      Q => wreg_system_set_rtctime(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(21),
      Q => wreg_system_set_rtctime(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_system_set_rtctime(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(22),
      Q => wreg_system_set_rtctime(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(23),
      Q => wreg_system_set_rtctime(31)
    );
\outreg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(24),
      Q => wreg_system_set_rtctime(32)
    );
\outreg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(25),
      Q => wreg_system_set_rtctime(33)
    );
\outreg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(26),
      Q => wreg_system_set_rtctime(34)
    );
\outreg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(27),
      Q => wreg_system_set_rtctime(35)
    );
\outreg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(28),
      Q => wreg_system_set_rtctime(36)
    );
\outreg_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(29),
      Q => wreg_system_set_rtctime(37)
    );
\outreg_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(30),
      Q => wreg_system_set_rtctime(38)
    );
\outreg_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(31),
      Q => wreg_system_set_rtctime(39)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_system_set_rtctime(3)
    );
\outreg_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(32),
      Q => wreg_system_set_rtctime(40)
    );
\outreg_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(33),
      Q => wreg_system_set_rtctime(41)
    );
\outreg_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(34),
      Q => wreg_system_set_rtctime(42)
    );
\outreg_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(35),
      Q => wreg_system_set_rtctime(43)
    );
\outreg_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(36),
      Q => wreg_system_set_rtctime(44)
    );
\outreg_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(37),
      Q => wreg_system_set_rtctime(45)
    );
\outreg_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(38),
      Q => wreg_system_set_rtctime(46)
    );
\outreg_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(39),
      Q => wreg_system_set_rtctime(47)
    );
\outreg_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(40),
      Q => wreg_system_set_rtctime(48)
    );
\outreg_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(41),
      Q => wreg_system_set_rtctime(49)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_system_set_rtctime(4)
    );
\outreg_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(42),
      Q => wreg_system_set_rtctime(50)
    );
\outreg_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(43),
      Q => wreg_system_set_rtctime(51)
    );
\outreg_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(44),
      Q => wreg_system_set_rtctime(52)
    );
\outreg_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(45),
      Q => wreg_system_set_rtctime(53)
    );
\outreg_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(46),
      Q => wreg_system_set_rtctime(54)
    );
\outreg_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(47),
      Q => wreg_system_set_rtctime(55)
    );
\outreg_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(48),
      Q => wreg_system_set_rtctime(56)
    );
\outreg_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(49),
      Q => wreg_system_set_rtctime(57)
    );
\outreg_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(50),
      Q => wreg_system_set_rtctime(58)
    );
\outreg_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(51),
      Q => wreg_system_set_rtctime(59)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_system_set_rtctime(5)
    );
\outreg_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(52),
      Q => wreg_system_set_rtctime(60)
    );
\outreg_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(53),
      Q => wreg_system_set_rtctime(61)
    );
\outreg_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(54),
      Q => wreg_system_set_rtctime(62)
    );
\outreg_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(55),
      Q => wreg_system_set_rtctime(63)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_system_set_rtctime(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_system_set_rtctime(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(0),
      Q => wreg_system_set_rtctime(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[63]_i_2_n_0\,
      D => \^outreg_reg[63]_0\(1),
      Q => wreg_system_set_rtctime(9)
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(0),
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(10),
      Q => \^outreg_reg[63]_0\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(11),
      Q => \^outreg_reg[63]_0\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(12),
      Q => \^outreg_reg[63]_0\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(13),
      Q => \^outreg_reg[63]_0\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(14),
      Q => \^outreg_reg[63]_0\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(15),
      Q => \^outreg_reg[63]_0\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(16),
      Q => \^outreg_reg[63]_0\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(17),
      Q => \^outreg_reg[63]_0\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(18),
      Q => \^outreg_reg[63]_0\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(19),
      Q => \^outreg_reg[63]_0\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(1),
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(20),
      Q => \^outreg_reg[63]_0\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(21),
      Q => \^outreg_reg[63]_0\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(22),
      Q => \^outreg_reg[63]_0\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(23),
      Q => \^outreg_reg[63]_0\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(24),
      Q => \^outreg_reg[63]_0\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(25),
      Q => \^outreg_reg[63]_0\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(26),
      Q => \^outreg_reg[63]_0\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(27),
      Q => \^outreg_reg[63]_0\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(28),
      Q => \^outreg_reg[63]_0\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(29),
      Q => \^outreg_reg[63]_0\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(2),
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(30),
      Q => \^outreg_reg[63]_0\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(31),
      Q => \^outreg_reg[63]_0\(23)
    );
\result_data_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(32),
      Q => \^outreg_reg[63]_0\(24)
    );
\result_data_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(33),
      Q => \^outreg_reg[63]_0\(25)
    );
\result_data_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(34),
      Q => \^outreg_reg[63]_0\(26)
    );
\result_data_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(35),
      Q => \^outreg_reg[63]_0\(27)
    );
\result_data_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(36),
      Q => \^outreg_reg[63]_0\(28)
    );
\result_data_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(37),
      Q => \^outreg_reg[63]_0\(29)
    );
\result_data_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(38),
      Q => \^outreg_reg[63]_0\(30)
    );
\result_data_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(39),
      Q => \^outreg_reg[63]_0\(31)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(3),
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(40),
      Q => \^outreg_reg[63]_0\(32)
    );
\result_data_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(41),
      Q => \^outreg_reg[63]_0\(33)
    );
\result_data_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(42),
      Q => \^outreg_reg[63]_0\(34)
    );
\result_data_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(43),
      Q => \^outreg_reg[63]_0\(35)
    );
\result_data_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(44),
      Q => \^outreg_reg[63]_0\(36)
    );
\result_data_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(45),
      Q => \^outreg_reg[63]_0\(37)
    );
\result_data_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(46),
      Q => \^outreg_reg[63]_0\(38)
    );
\result_data_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(47),
      Q => \^outreg_reg[63]_0\(39)
    );
\result_data_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(48),
      Q => \^outreg_reg[63]_0\(40)
    );
\result_data_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(49),
      Q => \^outreg_reg[63]_0\(41)
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(4),
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(50),
      Q => \^outreg_reg[63]_0\(42)
    );
\result_data_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(51),
      Q => \^outreg_reg[63]_0\(43)
    );
\result_data_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(52),
      Q => \^outreg_reg[63]_0\(44)
    );
\result_data_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(53),
      Q => \^outreg_reg[63]_0\(45)
    );
\result_data_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(54),
      Q => \^outreg_reg[63]_0\(46)
    );
\result_data_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(55),
      Q => \^outreg_reg[63]_0\(47)
    );
\result_data_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(56),
      Q => \^outreg_reg[63]_0\(48)
    );
\result_data_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(57),
      Q => \^outreg_reg[63]_0\(49)
    );
\result_data_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(58),
      Q => \^outreg_reg[63]_0\(50)
    );
\result_data_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(59),
      Q => \^outreg_reg[63]_0\(51)
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(5),
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(60),
      Q => \^outreg_reg[63]_0\(52)
    );
\result_data_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(61),
      Q => \^outreg_reg[63]_0\(53)
    );
\result_data_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(62),
      Q => \^outreg_reg[63]_0\(54)
    );
\result_data_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(63),
      Q => \^outreg_reg[63]_0\(55)
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(6),
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(7),
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(8),
      Q => \^outreg_reg[63]_0\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \getdata_reg[7]_0\(9),
      Q => \^outreg_reg[63]_0\(1)
    );
\rv_len[1]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => result_data1,
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(1),
      O => \p_0_in__2__0\(1)
    );
\rv_len[2]_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => result_data1,
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(1),
      I3 => \rv_len_reg__1\(2),
      O => \p_0_in__2__0\(2)
    );
\rv_len[3]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => result_data1,
      I1 => \rv_len_reg__1\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__2__0\(3)
    );
\rv_len[4]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => result_data1,
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__0\(4),
      O => \p_0_in__2__0\(4)
    );
\rv_len[5]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \rv_len[5]_i_2__44_n_0\,
      I1 => result_data1,
      I2 => \rv_len_reg__0\(5),
      O => \p_0_in__2__0\(5)
    );
\rv_len[5]_i_2__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \rv_len_reg__0\(4),
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(1),
      I4 => \rv_len_reg__1\(3),
      O => \rv_len[5]_i_2__44_n_0\
    );
\rv_len[6]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \rv_len[7]_i_3__45_n_0\,
      I1 => result_data1,
      I2 => \rv_len_reg__0\(6),
      O => \p_0_in__2__0\(6)
    );
\rv_len[7]_i_2__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \rv_len[7]_i_3__45_n_0\,
      I1 => \rv_len_reg__0\(6),
      I2 => result_data1,
      I3 => \rv_len_reg__0\(7),
      O => \p_0_in__2__0\(7)
    );
\rv_len[7]_i_3__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__0\(5),
      I1 => \rv_len_reg__1\(3),
      I2 => \rv_len_reg__1\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(2),
      I5 => \rv_len_reg__0\(4),
      O => \rv_len[7]_i_3__45_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \p_0_in__2__0\(1),
      Q => \rv_len_reg__1\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \p_0_in__2__0\(2),
      Q => \rv_len_reg__1\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \p_0_in__2__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \p_0_in__2__0\(4),
      Q => \rv_len_reg__0\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \p_0_in__2__0\(5),
      Q => \rv_len_reg__0\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \p_0_in__2__0\(6),
      Q => \rv_len_reg__0\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[63]_i_2_n_0\,
      D => \p_0_in__2__0\(7),
      Q => \rv_len_reg__0\(7)
    );
\valid_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[63]_i_3__1_n_0\,
      I1 => \outreg[63]_i_5__2_n_0\,
      I2 => result_data1,
      I3 => \^wreg_system_set_rtctime_valid\,
      O => \valid_i_1__1_n_0\
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[63]_i_2_n_0\,
      D => \valid_i_1__1_n_0\,
      Q => \^wreg_system_set_rtctime_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized10\ is
  port (
    wreg_out_sel_valid : out STD_LOGIC;
    wreg_out_sel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized10\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized10\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(0),
      Q => wreg_out_sel(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(1),
      Q => wreg_out_sel(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(2),
      Q => wreg_out_sel(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => \getdata_reg[3]_rep__0\(0),
      Q => wreg_out_sel(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(3),
      Q => wreg_out_sel(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(4),
      Q => wreg_out_sel(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(5),
      Q => wreg_out_sel(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(6),
      Q => wreg_out_sel(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \addr_reg[0]\(0),
      Q => wreg_out_sel_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized11\ is
  port (
    wreg_out_level_valid : out STD_LOGIC;
    wreg_out_level : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized11\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized11\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(0),
      Q => wreg_out_level(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(1),
      Q => wreg_out_level(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(2),
      Q => wreg_out_level(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => \getdata_reg[3]_rep__0\(0),
      Q => wreg_out_level(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(3),
      Q => wreg_out_level(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(4),
      Q => wreg_out_level(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(5),
      Q => wreg_out_level(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(6),
      Q => wreg_out_level(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \addr_reg[2]\(0),
      Q => wreg_out_level_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized12\ is
  port (
    wreg_out_startmode_valid : out STD_LOGIC;
    wreg_out_startmode : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized12\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized12\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => D(0),
      Q => wreg_out_startmode(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => D(1),
      Q => wreg_out_startmode(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => D(2),
      Q => wreg_out_startmode(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => \getdata_reg[3]_rep__0\(0),
      Q => wreg_out_startmode(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => D(3),
      Q => wreg_out_startmode(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => D(4),
      Q => wreg_out_startmode(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => D(5),
      Q => wreg_out_startmode(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => D(6),
      Q => wreg_out_startmode(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \addr_reg[3]\(0),
      Q => wreg_out_startmode_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized13\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    wreg_out_start_targettime : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wreg_out_start_targettime_valid : out STD_LOGIC;
    \addr_reg[1]\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    check : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[3]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[3]_rep__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized13\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized13\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \check[7]_i_7__12_n_0\ : STD_LOGIC;
  signal check_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[63]_i_1__2_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_2__2_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_3__0_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_4__0_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_6__1_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_8__1_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_9__1_n_0\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \result_data[0]_i_1__31_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__31_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__29_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__31_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__30_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__31_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__20_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__20_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__20_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__20_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__31_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__20_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__20_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__20_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__20_n_0\ : STD_LOGIC;
  signal \result_data[24]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[25]_i_1__20_n_0\ : STD_LOGIC;
  signal \result_data[26]_i_1__20_n_0\ : STD_LOGIC;
  signal \result_data[27]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[28]_i_1__20_n_0\ : STD_LOGIC;
  signal \result_data[29]_i_1__19_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__31_n_0\ : STD_LOGIC;
  signal \result_data[30]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[32]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[33]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[34]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[35]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[36]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[37]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[38]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[39]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__31_n_0\ : STD_LOGIC;
  signal \result_data[40]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[41]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[42]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[43]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[44]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[45]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[46]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[47]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[48]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[49]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__31_n_0\ : STD_LOGIC;
  signal \result_data[50]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[51]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[52]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[53]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[54]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[55]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__31_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__31_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__31_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__30_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__31_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__28_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__29_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_out_start_targettime_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__41\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \check[1]_i_1__41\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \check[2]_i_1__41\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \check[3]_i_1__41\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \check[4]_i_1__41\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \check[5]_i_1__41\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \check[6]_i_1__41\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \check[7]_i_6__23\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \check[7]_i_7__12\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \outreg[63]_i_4__0\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \outreg[63]_i_6__1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \outreg[63]_i_8__1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \outreg[63]_i_9__1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__31\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__31\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__29\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__31\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__30\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__23\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__31\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__20\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__20\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__20\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__20\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__31\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__20\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__20\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__20\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__20\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__7\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__20\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__20\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__6\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__20\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__19\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__31\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__17\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \result_data[31]_i_1__15\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \result_data[32]_i_1__1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \result_data[33]_i_1__1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \result_data[34]_i_1__1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \result_data[35]_i_1__1\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \result_data[36]_i_1__1\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \result_data[37]_i_1__1\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \result_data[38]_i_1__1\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \result_data[39]_i_1__1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__31\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \result_data[40]_i_1__1\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \result_data[41]_i_1__1\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \result_data[42]_i_1__1\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \result_data[43]_i_1__1\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \result_data[44]_i_1__1\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \result_data[45]_i_1__1\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \result_data[46]_i_1__1\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \result_data[47]_i_1__1\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \result_data[48]_i_1__1\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \result_data[49]_i_1__1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__31\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \result_data[50]_i_1__1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \result_data[51]_i_1__1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \result_data[52]_i_1__1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \result_data[53]_i_1__1\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \result_data[54]_i_1__1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \result_data[55]_i_1__1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__31\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__31\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__31\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__30\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__31\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__30\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__30\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__30\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__31\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__28\ : label is "soft_lutpair626";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_out_start_targettime_valid <= \^wreg_out_start_targettime_valid\;
\check[0]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__12_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check_0(0)
    );
\check[1]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__12_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check_0(1)
    );
\check[2]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__12_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[2]\,
      O => check_0(2)
    );
\check[3]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__12_n_0\,
      I1 => \getdata_reg[7]_rep\(0),
      I2 => \^check_reg[3]_0\(0),
      O => check_0(3)
    );
\check[4]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__12_n_0\,
      I1 => D(3),
      I2 => \check_reg_n_0_[4]\,
      O => check_0(4)
    );
\check[5]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__12_n_0\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[5]\,
      O => check_0(5)
    );
\check[6]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__12_n_0\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[6]\,
      O => check_0(6)
    );
\check[7]_i_2__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__12_n_0\,
      I1 => \getdata_reg[7]_rep\(3),
      I2 => \check_reg_n_0_[7]\,
      O => check_0(7)
    );
\check[7]_i_5__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__0\(2),
      I1 => \rv_len_reg__1\(6),
      I2 => \rv_len_reg__1\(4),
      O => \check_reg[0]_1\
    );
\check[7]_i_6__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(5),
      O => \^check_reg[0]_0\
    );
\check[7]_i_7__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(4),
      I4 => \^q\(1),
      O => \check[7]_i_7__12_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => check,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => check_0(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => check,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => check_0(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => check,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => check_0(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => check,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => check_0(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => check,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => check_0(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => check,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => check_0(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => check,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => check_0(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => check,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => check_0(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[63]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[63]_i_3__0_n_0\,
      I1 => \outreg[63]_i_4__0_n_0\,
      I2 => \addr_reg[1]\,
      O => \outreg[63]_i_1__2_n_0\
    );
\outreg[63]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[63]_i_2__2_n_0\
    );
\outreg[63]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[63]_i_6__1_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(3),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[63]_i_8__1_n_0\,
      I5 => \outreg[63]_i_9__1_n_0\,
      O => \outreg[63]_i_3__0_n_0\
    );
\outreg[63]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^check_reg[0]_0\,
      I2 => \rv_len_reg__0\(2),
      I3 => \rv_len_reg__1\(6),
      I4 => \rv_len_reg__1\(4),
      O => \outreg[63]_i_4__0_n_0\
    );
\outreg[63]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[7]_rep\(2),
      O => \outreg[63]_i_6__1_n_0\
    );
\outreg[63]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => D(3),
      O => \outreg[63]_i_8__1_n_0\
    );
\outreg[63]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[63]_i_9__1_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_out_start_targettime(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(2),
      Q => wreg_out_start_targettime(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(3),
      Q => wreg_out_start_targettime(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(4),
      Q => wreg_out_start_targettime(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(5),
      Q => wreg_out_start_targettime(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(6),
      Q => wreg_out_start_targettime(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(7),
      Q => wreg_out_start_targettime(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(8),
      Q => wreg_out_start_targettime(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(9),
      Q => wreg_out_start_targettime(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(10),
      Q => wreg_out_start_targettime(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(11),
      Q => wreg_out_start_targettime(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_out_start_targettime(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(12),
      Q => wreg_out_start_targettime(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(13),
      Q => wreg_out_start_targettime(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(14),
      Q => wreg_out_start_targettime(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(15),
      Q => wreg_out_start_targettime(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(16),
      Q => wreg_out_start_targettime(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(17),
      Q => wreg_out_start_targettime(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(18),
      Q => wreg_out_start_targettime(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(19),
      Q => wreg_out_start_targettime(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(20),
      Q => wreg_out_start_targettime(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(21),
      Q => wreg_out_start_targettime(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_out_start_targettime(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(22),
      Q => wreg_out_start_targettime(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(23),
      Q => wreg_out_start_targettime(31)
    );
\outreg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(24),
      Q => wreg_out_start_targettime(32)
    );
\outreg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(25),
      Q => wreg_out_start_targettime(33)
    );
\outreg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(26),
      Q => wreg_out_start_targettime(34)
    );
\outreg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(27),
      Q => wreg_out_start_targettime(35)
    );
\outreg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(28),
      Q => wreg_out_start_targettime(36)
    );
\outreg_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(29),
      Q => wreg_out_start_targettime(37)
    );
\outreg_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(30),
      Q => wreg_out_start_targettime(38)
    );
\outreg_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(31),
      Q => wreg_out_start_targettime(39)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_out_start_targettime(3)
    );
\outreg_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(32),
      Q => wreg_out_start_targettime(40)
    );
\outreg_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(33),
      Q => wreg_out_start_targettime(41)
    );
\outreg_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(34),
      Q => wreg_out_start_targettime(42)
    );
\outreg_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(35),
      Q => wreg_out_start_targettime(43)
    );
\outreg_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(36),
      Q => wreg_out_start_targettime(44)
    );
\outreg_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(37),
      Q => wreg_out_start_targettime(45)
    );
\outreg_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(38),
      Q => wreg_out_start_targettime(46)
    );
\outreg_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(39),
      Q => wreg_out_start_targettime(47)
    );
\outreg_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(40),
      Q => wreg_out_start_targettime(48)
    );
\outreg_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(41),
      Q => wreg_out_start_targettime(49)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_out_start_targettime(4)
    );
\outreg_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(42),
      Q => wreg_out_start_targettime(50)
    );
\outreg_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(43),
      Q => wreg_out_start_targettime(51)
    );
\outreg_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(44),
      Q => wreg_out_start_targettime(52)
    );
\outreg_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(45),
      Q => wreg_out_start_targettime(53)
    );
\outreg_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(46),
      Q => wreg_out_start_targettime(54)
    );
\outreg_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(47),
      Q => wreg_out_start_targettime(55)
    );
\outreg_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(48),
      Q => wreg_out_start_targettime(56)
    );
\outreg_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(49),
      Q => wreg_out_start_targettime(57)
    );
\outreg_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(50),
      Q => wreg_out_start_targettime(58)
    );
\outreg_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(51),
      Q => wreg_out_start_targettime(59)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_out_start_targettime(5)
    );
\outreg_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(52),
      Q => wreg_out_start_targettime(60)
    );
\outreg_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(53),
      Q => wreg_out_start_targettime(61)
    );
\outreg_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(54),
      Q => wreg_out_start_targettime(62)
    );
\outreg_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(55),
      Q => wreg_out_start_targettime(63)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_out_start_targettime(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_out_start_targettime(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(0),
      Q => wreg_out_start_targettime(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__2_n_0\,
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \p_0_in__0\(1),
      Q => wreg_out_start_targettime(9)
    );
\result_data[0]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(0),
      I1 => check,
      O => \result_data[0]_i_1__31_n_0\
    );
\result_data[10]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(10),
      I1 => check,
      O => \result_data[10]_i_1__31_n_0\
    );
\result_data[11]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(11),
      I1 => check,
      O => \result_data[11]_i_1__29_n_0\
    );
\result_data[12]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(12),
      I1 => check,
      O => \result_data[12]_i_1__31_n_0\
    );
\result_data[13]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(13),
      I1 => check,
      O => \result_data[13]_i_1__30_n_0\
    );
\result_data[14]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(14),
      I1 => check,
      O => \result_data[14]_i_1__23_n_0\
    );
\result_data[15]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(15),
      I1 => check,
      O => \result_data[15]_i_1__31_n_0\
    );
\result_data[16]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(16),
      I1 => check,
      O => \result_data[16]_i_1__20_n_0\
    );
\result_data[17]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(17),
      I1 => check,
      O => \result_data[17]_i_1__20_n_0\
    );
\result_data[18]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(18),
      I1 => check,
      O => \result_data[18]_i_1__20_n_0\
    );
\result_data[19]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(19),
      I1 => check,
      O => \result_data[19]_i_1__20_n_0\
    );
\result_data[1]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(1),
      I1 => check,
      O => \result_data[1]_i_1__31_n_0\
    );
\result_data[20]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(20),
      I1 => check,
      O => \result_data[20]_i_1__20_n_0\
    );
\result_data[21]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(21),
      I1 => check,
      O => \result_data[21]_i_1__20_n_0\
    );
\result_data[22]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(22),
      I1 => check,
      O => \result_data[22]_i_1__20_n_0\
    );
\result_data[23]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(23),
      I1 => check,
      O => \result_data[23]_i_1__20_n_0\
    );
\result_data[24]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(24),
      I1 => check,
      O => \result_data[24]_i_1__7_n_0\
    );
\result_data[25]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(25),
      I1 => check,
      O => \result_data[25]_i_1__20_n_0\
    );
\result_data[26]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(26),
      I1 => check,
      O => \result_data[26]_i_1__20_n_0\
    );
\result_data[27]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(27),
      I1 => check,
      O => \result_data[27]_i_1__6_n_0\
    );
\result_data[28]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(28),
      I1 => check,
      O => \result_data[28]_i_1__20_n_0\
    );
\result_data[29]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(29),
      I1 => check,
      O => \result_data[29]_i_1__19_n_0\
    );
\result_data[2]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(2),
      I1 => check,
      O => \result_data[2]_i_1__31_n_0\
    );
\result_data[30]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(30),
      I1 => check,
      O => \result_data[30]_i_1__17_n_0\
    );
\result_data[31]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(31),
      I1 => check,
      O => \result_data[31]_i_1__15_n_0\
    );
\result_data[32]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(32),
      I1 => check,
      O => \result_data[32]_i_1__1_n_0\
    );
\result_data[33]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(33),
      I1 => check,
      O => \result_data[33]_i_1__1_n_0\
    );
\result_data[34]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(34),
      I1 => check,
      O => \result_data[34]_i_1__1_n_0\
    );
\result_data[35]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(35),
      I1 => check,
      O => \result_data[35]_i_1__1_n_0\
    );
\result_data[36]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(36),
      I1 => check,
      O => \result_data[36]_i_1__1_n_0\
    );
\result_data[37]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(37),
      I1 => check,
      O => \result_data[37]_i_1__1_n_0\
    );
\result_data[38]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(38),
      I1 => check,
      O => \result_data[38]_i_1__1_n_0\
    );
\result_data[39]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(39),
      I1 => check,
      O => \result_data[39]_i_1__1_n_0\
    );
\result_data[3]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(3),
      I1 => check,
      O => \result_data[3]_i_1__31_n_0\
    );
\result_data[40]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(40),
      I1 => check,
      O => \result_data[40]_i_1__1_n_0\
    );
\result_data[41]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(41),
      I1 => check,
      O => \result_data[41]_i_1__1_n_0\
    );
\result_data[42]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(42),
      I1 => check,
      O => \result_data[42]_i_1__1_n_0\
    );
\result_data[43]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(43),
      I1 => check,
      O => \result_data[43]_i_1__1_n_0\
    );
\result_data[44]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(44),
      I1 => check,
      O => \result_data[44]_i_1__1_n_0\
    );
\result_data[45]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(45),
      I1 => check,
      O => \result_data[45]_i_1__1_n_0\
    );
\result_data[46]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(46),
      I1 => check,
      O => \result_data[46]_i_1__1_n_0\
    );
\result_data[47]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(47),
      I1 => check,
      O => \result_data[47]_i_1__1_n_0\
    );
\result_data[48]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(48),
      I1 => check,
      O => \result_data[48]_i_1__1_n_0\
    );
\result_data[49]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(49),
      I1 => check,
      O => \result_data[49]_i_1__1_n_0\
    );
\result_data[4]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(4),
      I1 => check,
      O => \result_data[4]_i_1__31_n_0\
    );
\result_data[50]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(50),
      I1 => check,
      O => \result_data[50]_i_1__1_n_0\
    );
\result_data[51]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(51),
      I1 => check,
      O => \result_data[51]_i_1__1_n_0\
    );
\result_data[52]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(52),
      I1 => check,
      O => \result_data[52]_i_1__1_n_0\
    );
\result_data[53]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(53),
      I1 => check,
      O => \result_data[53]_i_1__1_n_0\
    );
\result_data[54]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(54),
      I1 => check,
      O => \result_data[54]_i_1__1_n_0\
    );
\result_data[55]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(55),
      I1 => check,
      O => \result_data[55]_i_1__1_n_0\
    );
\result_data[5]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(5),
      I1 => check,
      O => \result_data[5]_i_1__31_n_0\
    );
\result_data[6]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(6),
      I1 => check,
      O => \result_data[6]_i_1__31_n_0\
    );
\result_data[7]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(7),
      I1 => check,
      O => \result_data[7]_i_1__31_n_0\
    );
\result_data[8]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(8),
      I1 => check,
      O => \result_data[8]_i_1__30_n_0\
    );
\result_data[9]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(9),
      I1 => check,
      O => \result_data[9]_i_1__31_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[0]_i_1__31_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[10]_i_1__31_n_0\,
      Q => \p_0_in__0\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[11]_i_1__29_n_0\,
      Q => \p_0_in__0\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[12]_i_1__31_n_0\,
      Q => \p_0_in__0\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[13]_i_1__30_n_0\,
      Q => \p_0_in__0\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[14]_i_1__23_n_0\,
      Q => \p_0_in__0\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[15]_i_1__31_n_0\,
      Q => \p_0_in__0\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[16]_i_1__20_n_0\,
      Q => \p_0_in__0\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[17]_i_1__20_n_0\,
      Q => \p_0_in__0\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[18]_i_1__20_n_0\,
      Q => \p_0_in__0\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[19]_i_1__20_n_0\,
      Q => \p_0_in__0\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[1]_i_1__31_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[20]_i_1__20_n_0\,
      Q => \p_0_in__0\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[21]_i_1__20_n_0\,
      Q => \p_0_in__0\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[22]_i_1__20_n_0\,
      Q => \p_0_in__0\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[23]_i_1__20_n_0\,
      Q => \p_0_in__0\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[24]_i_1__7_n_0\,
      Q => \p_0_in__0\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[25]_i_1__20_n_0\,
      Q => \p_0_in__0\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[26]_i_1__20_n_0\,
      Q => \p_0_in__0\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[27]_i_1__6_n_0\,
      Q => \p_0_in__0\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[28]_i_1__20_n_0\,
      Q => \p_0_in__0\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[29]_i_1__19_n_0\,
      Q => \p_0_in__0\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[2]_i_1__31_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[30]_i_1__17_n_0\,
      Q => \p_0_in__0\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[31]_i_1__15_n_0\,
      Q => \p_0_in__0\(23)
    );
\result_data_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[32]_i_1__1_n_0\,
      Q => \p_0_in__0\(24)
    );
\result_data_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[33]_i_1__1_n_0\,
      Q => \p_0_in__0\(25)
    );
\result_data_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[34]_i_1__1_n_0\,
      Q => \p_0_in__0\(26)
    );
\result_data_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[35]_i_1__1_n_0\,
      Q => \p_0_in__0\(27)
    );
\result_data_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[36]_i_1__1_n_0\,
      Q => \p_0_in__0\(28)
    );
\result_data_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[37]_i_1__1_n_0\,
      Q => \p_0_in__0\(29)
    );
\result_data_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[38]_i_1__1_n_0\,
      Q => \p_0_in__0\(30)
    );
\result_data_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[39]_i_1__1_n_0\,
      Q => \p_0_in__0\(31)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[3]_i_1__31_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[40]_i_1__1_n_0\,
      Q => \p_0_in__0\(32)
    );
\result_data_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[41]_i_1__1_n_0\,
      Q => \p_0_in__0\(33)
    );
\result_data_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[42]_i_1__1_n_0\,
      Q => \p_0_in__0\(34)
    );
\result_data_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[43]_i_1__1_n_0\,
      Q => \p_0_in__0\(35)
    );
\result_data_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[44]_i_1__1_n_0\,
      Q => \p_0_in__0\(36)
    );
\result_data_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[45]_i_1__1_n_0\,
      Q => \p_0_in__0\(37)
    );
\result_data_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[46]_i_1__1_n_0\,
      Q => \p_0_in__0\(38)
    );
\result_data_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[47]_i_1__1_n_0\,
      Q => \p_0_in__0\(39)
    );
\result_data_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[48]_i_1__1_n_0\,
      Q => \p_0_in__0\(40)
    );
\result_data_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[49]_i_1__1_n_0\,
      Q => \p_0_in__0\(41)
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[4]_i_1__31_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[50]_i_1__1_n_0\,
      Q => \p_0_in__0\(42)
    );
\result_data_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[51]_i_1__1_n_0\,
      Q => \p_0_in__0\(43)
    );
\result_data_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[52]_i_1__1_n_0\,
      Q => \p_0_in__0\(44)
    );
\result_data_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[53]_i_1__1_n_0\,
      Q => \p_0_in__0\(45)
    );
\result_data_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[54]_i_1__1_n_0\,
      Q => \p_0_in__0\(46)
    );
\result_data_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[55]_i_1__1_n_0\,
      Q => \p_0_in__0\(47)
    );
\result_data_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__0\(48)
    );
\result_data_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__0\(49)
    );
\result_data_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__0\(50)
    );
\result_data_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__0\(51)
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[5]_i_1__31_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__0\(52)
    );
\result_data_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__0\(53)
    );
\result_data_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__0\(54)
    );
\result_data_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \getdata_reg[7]_rep_0\(7),
      Q => \p_0_in__0\(55)
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[6]_i_1__31_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[7]_i_1__31_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[8]_i_1__30_n_0\,
      Q => \p_0_in__0\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \result_data[9]_i_1__31_n_0\,
      Q => \p_0_in__0\(1)
    );
\rv_len[1]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      O => p_0_in_0(1)
    );
\rv_len[2]_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      O => p_0_in_0(2)
    );
\rv_len[3]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(2),
      I4 => \^q\(1),
      O => p_0_in_0(3)
    );
\rv_len[4]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \^q\(1),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0\(2),
      I5 => \addr_reg[1]\,
      O => p_0_in_0(4)
    );
\rv_len[5]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[5]_i_2__28_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => p_0_in_0(5)
    );
\rv_len[5]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__28_n_0\
    );
\rv_len[6]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[7]_i_3__29_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => p_0_in_0(6)
    );
\rv_len[7]_i_2__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[7]_i_3__29_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => p_0_in_0(7)
    );
\rv_len[7]_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__0\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \^q\(1),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__29_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => p_0_in_0(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => p_0_in_0(2),
      Q => \rv_len_reg__0\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => p_0_in_0(3),
      Q => \^q\(1)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => p_0_in_0(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => p_0_in_0(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => p_0_in_0(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[63]_i_2__2_n_0\,
      D => p_0_in_0(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[63]_i_3__0_n_0\,
      I1 => \outreg[63]_i_4__0_n_0\,
      I2 => \addr_reg[1]\,
      I3 => \^wreg_out_start_targettime_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[63]_i_2__2_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_out_start_targettime_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized14\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    wreg_out_start_subtime : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_subtime_valid : out STD_LOGIC;
    wr_up_reg : in STD_LOGIC;
    reset : in STD_LOGIC;
    \rv_len_reg[2]_0\ : in STD_LOGIC;
    \getdata_reg[2]_rep\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[0]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[0]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized14\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized14\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_6__24_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_1__22_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__22_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_3__17_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__17_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__17_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__17_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__17_n_0\ : STD_LOGIC;
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__30_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__30_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__28_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__30_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__29_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__30_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__19_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__19_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__19_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__19_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__30_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__19_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__19_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__19_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__19_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__30_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__30_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__30_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__30_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__30_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__30_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__29_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__30_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__29_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__30_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_out_start_subtime_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__42\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \check[1]_i_1__42\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \check[2]_i_1__42\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \check[3]_i_1__42\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \check[4]_i_1__42\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \check[5]_i_1__42\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \check[6]_i_1__42\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \check[7]_i_4__30\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \check[7]_i_5__32\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \check[7]_i_6__24\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \outreg[31]_i_4__17\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \outreg[31]_i_6__17\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \outreg[31]_i_8__17\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \outreg[31]_i_9__17\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__30\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__30\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__28\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__30\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__29\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__22\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__30\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__19\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__19\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__19\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__19\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__30\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__19\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__19\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__19\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__19\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__30\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__30\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__30\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__30\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__30\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__30\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__29\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__30\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__29\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__29\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__29\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__29\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__30\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__27\ : label is "soft_lutpair604";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_out_start_subtime_valid <= \^wreg_out_start_subtime_valid\;
\check[0]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__24_n_0\,
      I1 => \getdata_reg[2]_rep\(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__24_n_0\,
      I1 => \getdata_reg[2]_rep\(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__24_n_0\,
      I1 => \getdata_reg[2]_rep\(2),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__24_n_0\,
      I1 => D(0),
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__24_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__24_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__24_n_0\,
      I1 => D(3),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__24_n_0\,
      I1 => D(4),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_4__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check_reg[0]_1\
    );
\check[7]_i_5__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \^check_reg[0]_0\
    );
\check[7]_i_6__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \^q\(1),
      O => \check[7]_i_6__24_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[31]_i_3__17_n_0\,
      I1 => \outreg[31]_i_4__17_n_0\,
      I2 => wr_up_reg,
      O => \outreg[31]_i_1__22_n_0\
    );
\outreg[31]_i_2__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__22_n_0\
    );
\outreg[31]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__17_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => D(4),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[31]_i_8__17_n_0\,
      I5 => \outreg[31]_i_9__17_n_0\,
      O => \outreg[31]_i_3__17_n_0\
    );
\outreg[31]_i_4__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^check_reg[0]_0\,
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__1\(4),
      O => \outreg[31]_i_4__17_n_0\
    );
\outreg[31]_i_6__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => \getdata_reg[2]_rep\(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => D(3),
      O => \outreg[31]_i_6__17_n_0\
    );
\outreg[31]_i_8__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => \getdata_reg[2]_rep\(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => D(1),
      O => \outreg[31]_i_8__17_n_0\
    );
\outreg[31]_i_9__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[1]\,
      I3 => \getdata_reg[2]_rep\(1),
      O => \outreg[31]_i_9__17_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_out_start_subtime(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(2),
      Q => wreg_out_start_subtime(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(3),
      Q => wreg_out_start_subtime(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(4),
      Q => wreg_out_start_subtime(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(5),
      Q => wreg_out_start_subtime(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(6),
      Q => wreg_out_start_subtime(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(7),
      Q => wreg_out_start_subtime(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(8),
      Q => wreg_out_start_subtime(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(9),
      Q => wreg_out_start_subtime(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(10),
      Q => wreg_out_start_subtime(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(11),
      Q => wreg_out_start_subtime(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_out_start_subtime(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(12),
      Q => wreg_out_start_subtime(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(13),
      Q => wreg_out_start_subtime(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(14),
      Q => wreg_out_start_subtime(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(15),
      Q => wreg_out_start_subtime(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(16),
      Q => wreg_out_start_subtime(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(17),
      Q => wreg_out_start_subtime(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(18),
      Q => wreg_out_start_subtime(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(19),
      Q => wreg_out_start_subtime(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(20),
      Q => wreg_out_start_subtime(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(21),
      Q => wreg_out_start_subtime(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_out_start_subtime(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(22),
      Q => wreg_out_start_subtime(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(23),
      Q => wreg_out_start_subtime(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_out_start_subtime(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_out_start_subtime(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_out_start_subtime(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_out_start_subtime(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_out_start_subtime(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(0),
      Q => wreg_out_start_subtime(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__22_n_0\,
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__1\(1),
      Q => wreg_out_start_subtime(9)
    );
\result_data[0]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[0]_i_1__30_n_0\
    );
\result_data[10]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(10),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[10]_i_1__30_n_0\
    );
\result_data[11]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(11),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[11]_i_1__28_n_0\
    );
\result_data[12]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(12),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[12]_i_1__30_n_0\
    );
\result_data[13]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(13),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[13]_i_1__29_n_0\
    );
\result_data[14]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(14),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[14]_i_1__22_n_0\
    );
\result_data[15]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(15),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[15]_i_1__30_n_0\
    );
\result_data[16]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(16),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[16]_i_1__19_n_0\
    );
\result_data[17]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(17),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[17]_i_1__19_n_0\
    );
\result_data[18]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(18),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[18]_i_1__19_n_0\
    );
\result_data[19]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(19),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[19]_i_1__19_n_0\
    );
\result_data[1]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[1]_i_1__30_n_0\
    );
\result_data[20]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(20),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[20]_i_1__19_n_0\
    );
\result_data[21]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(21),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[21]_i_1__19_n_0\
    );
\result_data[22]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(22),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[22]_i_1__19_n_0\
    );
\result_data[23]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(23),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[23]_i_1__19_n_0\
    );
\result_data[2]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(2),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[2]_i_1__30_n_0\
    );
\result_data[3]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(3),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[3]_i_1__30_n_0\
    );
\result_data[4]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(4),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[4]_i_1__30_n_0\
    );
\result_data[5]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(5),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[5]_i_1__30_n_0\
    );
\result_data[6]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(6),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[6]_i_1__30_n_0\
    );
\result_data[7]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(7),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[7]_i_1__30_n_0\
    );
\result_data[8]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(8),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[8]_i_1__29_n_0\
    );
\result_data[9]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(9),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[9]_i_1__30_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[0]_i_1__30_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[10]_i_1__30_n_0\,
      Q => \p_0_in__1\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[11]_i_1__28_n_0\,
      Q => \p_0_in__1\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[12]_i_1__30_n_0\,
      Q => \p_0_in__1\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[13]_i_1__29_n_0\,
      Q => \p_0_in__1\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[14]_i_1__22_n_0\,
      Q => \p_0_in__1\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[15]_i_1__30_n_0\,
      Q => \p_0_in__1\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[16]_i_1__19_n_0\,
      Q => \p_0_in__1\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[17]_i_1__19_n_0\,
      Q => \p_0_in__1\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[18]_i_1__19_n_0\,
      Q => \p_0_in__1\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[19]_i_1__19_n_0\,
      Q => \p_0_in__1\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[1]_i_1__30_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[20]_i_1__19_n_0\,
      Q => \p_0_in__1\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[21]_i_1__19_n_0\,
      Q => \p_0_in__1\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[22]_i_1__19_n_0\,
      Q => \p_0_in__1\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[23]_i_1__19_n_0\,
      Q => \p_0_in__1\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \getdata_reg[7]_rep\(0),
      Q => \p_0_in__1\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \getdata_reg[7]_rep\(1),
      Q => \p_0_in__1\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \getdata_reg[7]_rep\(2),
      Q => \p_0_in__1\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \getdata_reg[7]_rep\(3),
      Q => \p_0_in__1\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \getdata_reg[7]_rep\(4),
      Q => \p_0_in__1\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \getdata_reg[7]_rep\(5),
      Q => \p_0_in__1\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[2]_i_1__30_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \getdata_reg[7]_rep\(6),
      Q => \p_0_in__1\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \getdata_reg[7]_rep\(7),
      Q => \p_0_in__1\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[3]_i_1__30_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[4]_i_1__30_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[5]_i_1__30_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[6]_i_1__30_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[7]_i_1__30_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[8]_i_1__29_n_0\,
      Q => \p_0_in__1\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \result_data[9]_i_1__30_n_0\,
      Q => \p_0_in__1\(1)
    );
\rv_len[1]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => wr_up_reg,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__0__0\(1)
    );
\rv_len[2]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => wr_up_reg,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \p_0_in__0__0\(2)
    );
\rv_len[3]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => wr_up_reg,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(1),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__0__0\(3)
    );
\rv_len[4]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(3),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \^q\(1),
      I5 => wr_up_reg,
      O => \p_0_in__0__0\(4)
    );
\rv_len[5]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => wr_up_reg,
      I1 => \rv_len[5]_i_2__29_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__0__0\(5)
    );
\rv_len[5]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(1),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__29_n_0\
    );
\rv_len[6]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => wr_up_reg,
      I1 => \rv_len[7]_i_3__30_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__0__0\(6)
    );
\rv_len[7]_i_2__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => wr_up_reg,
      I1 => \rv_len[7]_i_3__30_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__0__0\(7)
    );
\rv_len[7]_i_3__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \^q\(1),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__30_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__0__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__0__0\(2),
      Q => \^q\(1)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__0__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__0__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__0__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__0__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__22_n_0\,
      D => \p_0_in__0__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[31]_i_3__17_n_0\,
      I1 => \outreg[31]_i_4__17_n_0\,
      I2 => wr_up_reg,
      I3 => \^wreg_out_start_subtime_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__22_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_out_start_subtime_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized15\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_out_start_subnum : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_subnum_valid : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    reset : in STD_LOGIC;
    \addr_reg[2]\ : in STD_LOGIC;
    \addr_reg[1]\ : in STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    \getdata_reg[2]_rep\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[0]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[0]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized15\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized15\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_4__31_n_0\ : STD_LOGIC;
  signal \check[7]_i_5__28_n_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_10__5_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_1__5_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__21_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__18_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_5__20_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__18_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__18_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__18_n_0\ : STD_LOGIC;
  signal \p_0_in__1__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__32_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__32_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__30_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__32_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__31_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__32_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__21_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__21_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__21_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__21_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__32_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__21_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__21_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__21_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__21_n_0\ : STD_LOGIC;
  signal \result_data[27]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[29]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__32_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__32_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__32_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__32_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__32_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__32_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__31_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__32_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__30_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__31_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_out_start_subnum_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[7]_i_5__28\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \outreg[31]_i_10__5\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \outreg[31]_i_9__18\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__32\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__32\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__30\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__31\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__24\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__32\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__21\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__21\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__21\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__21\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__32\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__21\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__21\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__21\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__21\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__24\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__24\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__32\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__32\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__32\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__32\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__32\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__32\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__31\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__32\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__31\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__31\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__31\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \rv_len[5]_i_2__30\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__32\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__29\ : label is "soft_lutpair584";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_out_start_subnum_valid <= \^wreg_out_start_subnum_valid\;
\check[0]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__20_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => \getdata_reg[2]_rep\(0),
      I4 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__20_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => \getdata_reg[2]_rep\(1),
      I4 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__20_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => \getdata_reg[2]_rep\(2),
      I4 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__20_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => \getdata_reg[3]_rep\,
      I4 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__20_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => D(1),
      I4 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__20_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => D(2),
      I4 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__20_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => D(3),
      I4 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404444"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \addr_reg[3]\,
      I2 => \check[7]_i_4__31_n_0\,
      I3 => \check[7]_i_5__28_n_0\,
      I4 => \rv_len_reg__0\(2),
      O => \^e\(0)
    );
\check[7]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__20_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => D(4),
      I4 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_4__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check[7]_i_4__31_n_0\
    );
\check[7]_i_5__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \check[7]_i_5__28_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_10__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      O => \outreg[31]_i_10__5_n_0\
    );
\outreg[31]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \outreg[31]_i_4__18_n_0\,
      I2 => \rv_len_reg__0\(2),
      I3 => \outreg[31]_i_5__20_n_0\,
      O => \outreg[31]_i_1__5_n_0\
    );
\outreg[31]_i_2__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__21_n_0\
    );
\outreg[31]_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__18_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => D(4),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[31]_i_8__18_n_0\,
      I5 => \outreg[31]_i_9__18_n_0\,
      O => \outreg[31]_i_4__18_n_0\
    );
\outreg[31]_i_5__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(3),
      I4 => \rv_len_reg__1\(6),
      I5 => \outreg[31]_i_10__5_n_0\,
      O => \outreg[31]_i_5__20_n_0\
    );
\outreg[31]_i_6__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => \getdata_reg[2]_rep\(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => D(3),
      O => \outreg[31]_i_6__18_n_0\
    );
\outreg[31]_i_8__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => \getdata_reg[2]_rep\(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => D(1),
      O => \outreg[31]_i_8__18_n_0\
    );
\outreg[31]_i_9__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[1]\,
      I3 => \getdata_reg[2]_rep\(1),
      O => \outreg[31]_i_9__18_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_out_start_subnum(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(2),
      Q => wreg_out_start_subnum(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(3),
      Q => wreg_out_start_subnum(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(4),
      Q => wreg_out_start_subnum(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(5),
      Q => wreg_out_start_subnum(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(6),
      Q => wreg_out_start_subnum(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(7),
      Q => wreg_out_start_subnum(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(8),
      Q => wreg_out_start_subnum(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(9),
      Q => wreg_out_start_subnum(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(10),
      Q => wreg_out_start_subnum(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(11),
      Q => wreg_out_start_subnum(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_out_start_subnum(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(12),
      Q => wreg_out_start_subnum(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(13),
      Q => wreg_out_start_subnum(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(14),
      Q => wreg_out_start_subnum(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(15),
      Q => wreg_out_start_subnum(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(16),
      Q => wreg_out_start_subnum(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(17),
      Q => wreg_out_start_subnum(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(18),
      Q => wreg_out_start_subnum(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(19),
      Q => wreg_out_start_subnum(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(20),
      Q => wreg_out_start_subnum(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(21),
      Q => wreg_out_start_subnum(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_out_start_subnum(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(22),
      Q => wreg_out_start_subnum(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(23),
      Q => wreg_out_start_subnum(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_out_start_subnum(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_out_start_subnum(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_out_start_subnum(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_out_start_subnum(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_out_start_subnum(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(0),
      Q => wreg_out_start_subnum(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__5_n_0\,
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__2\(1),
      Q => wreg_out_start_subnum(9)
    );
\result_data[0]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(0),
      I1 => \^e\(0),
      O => \result_data[0]_i_1__32_n_0\
    );
\result_data[10]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(10),
      I1 => \^e\(0),
      O => \result_data[10]_i_1__32_n_0\
    );
\result_data[11]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(11),
      I1 => \^e\(0),
      O => \result_data[11]_i_1__30_n_0\
    );
\result_data[12]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(12),
      I1 => \^e\(0),
      O => \result_data[12]_i_1__32_n_0\
    );
\result_data[13]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(13),
      I1 => \^e\(0),
      O => \result_data[13]_i_1__31_n_0\
    );
\result_data[14]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(14),
      I1 => \^e\(0),
      O => \result_data[14]_i_1__24_n_0\
    );
\result_data[15]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(15),
      I1 => \^e\(0),
      O => \result_data[15]_i_1__32_n_0\
    );
\result_data[16]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(16),
      I1 => \^e\(0),
      O => \result_data[16]_i_1__21_n_0\
    );
\result_data[17]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(17),
      I1 => \^e\(0),
      O => \result_data[17]_i_1__21_n_0\
    );
\result_data[18]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(18),
      I1 => \^e\(0),
      O => \result_data[18]_i_1__21_n_0\
    );
\result_data[19]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(19),
      I1 => \^e\(0),
      O => \result_data[19]_i_1__21_n_0\
    );
\result_data[1]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(1),
      I1 => \^e\(0),
      O => \result_data[1]_i_1__32_n_0\
    );
\result_data[20]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(20),
      I1 => \^e\(0),
      O => \result_data[20]_i_1__21_n_0\
    );
\result_data[21]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(21),
      I1 => \^e\(0),
      O => \result_data[21]_i_1__21_n_0\
    );
\result_data[22]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(22),
      I1 => \^e\(0),
      O => \result_data[22]_i_1__21_n_0\
    );
\result_data[23]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(23),
      I1 => \^e\(0),
      O => \result_data[23]_i_1__21_n_0\
    );
\result_data[27]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(0),
      O => \result_data[27]_i_1__24_n_0\
    );
\result_data[29]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(2),
      O => \result_data[29]_i_1__24_n_0\
    );
\result_data[2]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(2),
      I1 => \^e\(0),
      O => \result_data[2]_i_1__32_n_0\
    );
\result_data[3]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(3),
      I1 => \^e\(0),
      O => \result_data[3]_i_1__32_n_0\
    );
\result_data[4]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(4),
      I1 => \^e\(0),
      O => \result_data[4]_i_1__32_n_0\
    );
\result_data[5]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(5),
      I1 => \^e\(0),
      O => \result_data[5]_i_1__32_n_0\
    );
\result_data[6]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(6),
      I1 => \^e\(0),
      O => \result_data[6]_i_1__32_n_0\
    );
\result_data[7]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(7),
      I1 => \^e\(0),
      O => \result_data[7]_i_1__32_n_0\
    );
\result_data[8]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(8),
      I1 => \^e\(0),
      O => \result_data[8]_i_1__31_n_0\
    );
\result_data[9]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(9),
      I1 => \^e\(0),
      O => \result_data[9]_i_1__32_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[0]_i_1__32_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[10]_i_1__32_n_0\,
      Q => \p_0_in__2\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[11]_i_1__30_n_0\,
      Q => \p_0_in__2\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[12]_i_1__32_n_0\,
      Q => \p_0_in__2\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[13]_i_1__31_n_0\,
      Q => \p_0_in__2\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[14]_i_1__24_n_0\,
      Q => \p_0_in__2\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[15]_i_1__32_n_0\,
      Q => \p_0_in__2\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[16]_i_1__21_n_0\,
      Q => \p_0_in__2\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[17]_i_1__21_n_0\,
      Q => \p_0_in__2\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[18]_i_1__21_n_0\,
      Q => \p_0_in__2\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[19]_i_1__21_n_0\,
      Q => \p_0_in__2\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[1]_i_1__32_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[20]_i_1__21_n_0\,
      Q => \p_0_in__2\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[21]_i_1__21_n_0\,
      Q => \p_0_in__2\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[22]_i_1__21_n_0\,
      Q => \p_0_in__2\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[23]_i_1__21_n_0\,
      Q => \p_0_in__2\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \getdata_reg[7]_rep\(0),
      Q => \p_0_in__2\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \getdata_reg[7]_rep\(1),
      Q => \p_0_in__2\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \getdata_reg[7]_rep\(2),
      Q => \p_0_in__2\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[27]_i_1__24_n_0\,
      Q => \p_0_in__2\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \getdata_reg[7]_rep\(3),
      Q => \p_0_in__2\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[29]_i_1__24_n_0\,
      Q => \p_0_in__2\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[2]_i_1__32_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \getdata_reg[7]_rep\(4),
      Q => \p_0_in__2\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \getdata_reg[7]_rep\(5),
      Q => \p_0_in__2\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[3]_i_1__32_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[4]_i_1__32_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[5]_i_1__32_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[6]_i_1__32_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[7]_i_1__32_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[8]_i_1__31_n_0\,
      Q => \p_0_in__2\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \result_data[9]_i_1__32_n_0\,
      Q => \p_0_in__2\(1)
    );
\rv_len[1]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      O => \p_0_in__1__0\(1)
    );
\rv_len[2]_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(2),
      O => \p_0_in__1__0\(2)
    );
\rv_len[3]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__1__0\(3)
    );
\rv_len[4]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__1__0\(4)
    );
\rv_len[5]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAA00800000"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len_reg__1\(4),
      I2 => \rv_len_reg__0\(2),
      I3 => \rv_len[5]_i_2__30_n_0\,
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \p_0_in__1__0\(5)
    );
\rv_len[5]_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      O => \rv_len[5]_i_2__30_n_0\
    );
\rv_len[6]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len[7]_i_3__31_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__1__0\(6)
    );
\rv_len[7]_i_2__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len[7]_i_3__31_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__1__0\(7)
    );
\rv_len[7]_i_3__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__31_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__1__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__1__0\(2),
      Q => \rv_len_reg__0\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__1__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__1__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__1__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__1__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__21_n_0\,
      D => \p_0_in__1__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000400"
    )
        port map (
      I0 => \outreg[31]_i_4__18_n_0\,
      I1 => \rv_len_reg__0\(2),
      I2 => \outreg[31]_i_5__20_n_0\,
      I3 => \addr_reg[2]\,
      I4 => \^wreg_out_start_subnum_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__21_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_out_start_subnum_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized16\ is
  port (
    wreg_out_start_subcycle_valid : out STD_LOGIC;
    wreg_out_start_subcycle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized16\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized16\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(0),
      Q => wreg_out_start_subcycle(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(1),
      Q => wreg_out_start_subcycle(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(2),
      Q => wreg_out_start_subcycle(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => p_0_in(0),
      Q => wreg_out_start_subcycle(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(3),
      Q => wreg_out_start_subcycle(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(4),
      Q => wreg_out_start_subcycle(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(5),
      Q => wreg_out_start_subcycle(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(6),
      Q => wreg_out_start_subcycle(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \addr_reg[0]\(0),
      Q => wreg_out_start_subcycle_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized17\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    wreg_out_start_trigmode1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_trigmode1_valid : out STD_LOGIC;
    \addr_reg[1]\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \rv_len_reg[2]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[3]_rep_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[5]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[5]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized17\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized17\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_7__13_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_1__23_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__23_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_3__18_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__19_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__19_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__19_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__19_n_0\ : STD_LOGIC;
  signal \p_0_in__2__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__33_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__33_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__31_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__33_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__32_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__33_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__33_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__33_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__33_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__33_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__33_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__33_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__33_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__32_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__33_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__31_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__32_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_out_start_trigmode1_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__43\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \check[1]_i_1__43\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \check[2]_i_1__43\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \check[3]_i_1__43\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \check[4]_i_1__43\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \check[5]_i_1__43\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \check[6]_i_1__43\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \check[7]_i_5__33\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \check[7]_i_6__25\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \check[7]_i_7__13\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \outreg[31]_i_4__19\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \outreg[31]_i_6__19\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \outreg[31]_i_8__19\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \outreg[31]_i_9__19\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__33\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__33\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__31\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__33\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__32\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__25\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__33\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__22\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__22\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__22\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__22\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__33\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__22\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__22\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__22\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__22\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__33\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__33\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__33\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__33\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__33\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__33\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__32\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__33\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__32\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__32\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__32\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__32\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__33\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__30\ : label is "soft_lutpair663";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_out_start_trigmode1_valid <= \^wreg_out_start_trigmode1_valid\;
\check[0]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__13_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__13_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__13_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__13_n_0\,
      I1 => \getdata_reg[3]_rep\,
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__13_n_0\,
      I1 => D(3),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__13_n_0\,
      I1 => \getdata_reg[7]_rep\(0),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__13_n_0\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__13_n_0\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_5__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check_reg[0]_1\
    );
\check[7]_i_6__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \^check_reg[0]_0\
    );
\check[7]_i_7__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \^q\(1),
      O => \check[7]_i_7__13_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[31]_i_3__18_n_0\,
      I1 => \outreg[31]_i_4__19_n_0\,
      I2 => \addr_reg[1]\,
      O => \outreg[31]_i_1__23_n_0\
    );
\outreg[31]_i_2__23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__23_n_0\
    );
\outreg[31]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__19_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(2),
      I3 => \getdata_reg[3]_rep_0\,
      I4 => \outreg[31]_i_8__19_n_0\,
      I5 => \outreg[31]_i_9__19_n_0\,
      O => \outreg[31]_i_3__18_n_0\
    );
\outreg[31]_i_4__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^check_reg[0]_0\,
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__1\(4),
      O => \outreg[31]_i_4__19_n_0\
    );
\outreg[31]_i_6__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[7]_rep\(1),
      O => \outreg[31]_i_6__19_n_0\
    );
\outreg[31]_i_8__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => D(3),
      O => \outreg[31]_i_8__19_n_0\
    );
\outreg[31]_i_9__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[7]_rep\(0),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[31]_i_9__19_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_out_start_trigmode1(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(2),
      Q => wreg_out_start_trigmode1(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(3),
      Q => wreg_out_start_trigmode1(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(4),
      Q => wreg_out_start_trigmode1(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(5),
      Q => wreg_out_start_trigmode1(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(6),
      Q => wreg_out_start_trigmode1(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(7),
      Q => wreg_out_start_trigmode1(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(8),
      Q => wreg_out_start_trigmode1(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(9),
      Q => wreg_out_start_trigmode1(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(10),
      Q => wreg_out_start_trigmode1(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(11),
      Q => wreg_out_start_trigmode1(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_out_start_trigmode1(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(12),
      Q => wreg_out_start_trigmode1(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(13),
      Q => wreg_out_start_trigmode1(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(14),
      Q => wreg_out_start_trigmode1(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(15),
      Q => wreg_out_start_trigmode1(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(16),
      Q => wreg_out_start_trigmode1(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(17),
      Q => wreg_out_start_trigmode1(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(18),
      Q => wreg_out_start_trigmode1(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(19),
      Q => wreg_out_start_trigmode1(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(20),
      Q => wreg_out_start_trigmode1(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(21),
      Q => wreg_out_start_trigmode1(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_out_start_trigmode1(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(22),
      Q => wreg_out_start_trigmode1(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(23),
      Q => wreg_out_start_trigmode1(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_out_start_trigmode1(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_out_start_trigmode1(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_out_start_trigmode1(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_out_start_trigmode1(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_out_start_trigmode1(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(0),
      Q => wreg_out_start_trigmode1(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__23_n_0\,
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__3\(1),
      Q => wreg_out_start_trigmode1(9)
    );
\result_data[0]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(0),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[0]_i_1__33_n_0\
    );
\result_data[10]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(10),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[10]_i_1__33_n_0\
    );
\result_data[11]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(11),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[11]_i_1__31_n_0\
    );
\result_data[12]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(12),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[12]_i_1__33_n_0\
    );
\result_data[13]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(13),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[13]_i_1__32_n_0\
    );
\result_data[14]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(14),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[14]_i_1__25_n_0\
    );
\result_data[15]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(15),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[15]_i_1__33_n_0\
    );
\result_data[16]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(16),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[16]_i_1__22_n_0\
    );
\result_data[17]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(17),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[17]_i_1__22_n_0\
    );
\result_data[18]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(18),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[18]_i_1__22_n_0\
    );
\result_data[19]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(19),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[19]_i_1__22_n_0\
    );
\result_data[1]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(1),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[1]_i_1__33_n_0\
    );
\result_data[20]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(20),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[20]_i_1__22_n_0\
    );
\result_data[21]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(21),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[21]_i_1__22_n_0\
    );
\result_data[22]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(22),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[22]_i_1__22_n_0\
    );
\result_data[23]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(23),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[23]_i_1__22_n_0\
    );
\result_data[2]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(2),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[2]_i_1__33_n_0\
    );
\result_data[3]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(3),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[3]_i_1__33_n_0\
    );
\result_data[4]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(4),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[4]_i_1__33_n_0\
    );
\result_data[5]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(5),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[5]_i_1__33_n_0\
    );
\result_data[6]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(6),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[6]_i_1__33_n_0\
    );
\result_data[7]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(7),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[7]_i_1__33_n_0\
    );
\result_data[8]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(8),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[8]_i_1__32_n_0\
    );
\result_data[9]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(9),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[9]_i_1__33_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[0]_i_1__33_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[10]_i_1__33_n_0\,
      Q => \p_0_in__3\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[11]_i_1__31_n_0\,
      Q => \p_0_in__3\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[12]_i_1__33_n_0\,
      Q => \p_0_in__3\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[13]_i_1__32_n_0\,
      Q => \p_0_in__3\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[14]_i_1__25_n_0\,
      Q => \p_0_in__3\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[15]_i_1__33_n_0\,
      Q => \p_0_in__3\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[16]_i_1__22_n_0\,
      Q => \p_0_in__3\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[17]_i_1__22_n_0\,
      Q => \p_0_in__3\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[18]_i_1__22_n_0\,
      Q => \p_0_in__3\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[19]_i_1__22_n_0\,
      Q => \p_0_in__3\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[1]_i_1__33_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[20]_i_1__22_n_0\,
      Q => \p_0_in__3\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[21]_i_1__22_n_0\,
      Q => \p_0_in__3\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[22]_i_1__22_n_0\,
      Q => \p_0_in__3\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[23]_i_1__22_n_0\,
      Q => \p_0_in__3\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__3\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__3\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__3\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__3\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__3\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__3\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[2]_i_1__33_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__3\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \getdata_reg[7]_rep_0\(7),
      Q => \p_0_in__3\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[3]_i_1__33_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[4]_i_1__33_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[5]_i_1__33_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[6]_i_1__33_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[7]_i_1__33_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[8]_i_1__32_n_0\,
      Q => \p_0_in__3\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \result_data[9]_i_1__33_n_0\,
      Q => \p_0_in__3\(1)
    );
\rv_len[1]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__2__0\(1)
    );
\rv_len[2]_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \p_0_in__2__0\(2)
    );
\rv_len[3]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(1),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__2__0\(3)
    );
\rv_len[4]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(3),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \^q\(1),
      I5 => \addr_reg[1]\,
      O => \p_0_in__2__0\(4)
    );
\rv_len[5]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[5]_i_2__31_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__2__0\(5)
    );
\rv_len[5]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(1),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__31_n_0\
    );
\rv_len[6]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[7]_i_3__32_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__2__0\(6)
    );
\rv_len[7]_i_2__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[7]_i_3__32_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__2__0\(7)
    );
\rv_len[7]_i_3__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \^q\(1),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__32_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__2__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__2__0\(2),
      Q => \^q\(1)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__2__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__2__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__2__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__2__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \outreg[31]_i_2__23_n_0\,
      D => \p_0_in__2__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[31]_i_3__18_n_0\,
      I1 => \outreg[31]_i_4__19_n_0\,
      I2 => \addr_reg[1]\,
      I3 => \^wreg_out_start_trigmode1_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__23_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_out_start_trigmode1_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized18\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    wreg_out_start_trigmode2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_trigmode2_valid : out STD_LOGIC;
    \addr_reg[1]\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \rv_len_reg[2]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \getdata_reg[3]_rep_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[1]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[1]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized18\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized18\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_5__34_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_1__24_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__20_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_3__19_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__20_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__20_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__20_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__20_n_0\ : STD_LOGIC;
  signal \p_0_in__3__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__34_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__34_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__32_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__34_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__33_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__26_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__34_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__34_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__34_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__34_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__34_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__34_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__34_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__34_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__33_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__34_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__32_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__33_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_out_start_trigmode2_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__44\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \check[1]_i_1__44\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \check[2]_i_1__44\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \check[3]_i_1__44\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \check[4]_i_1__44\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \check[5]_i_1__44\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \check[6]_i_1__44\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \check[7]_i_3__29\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \check[7]_i_4__32\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \check[7]_i_5__34\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \outreg[31]_i_4__20\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \outreg[31]_i_6__20\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \outreg[31]_i_8__20\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \outreg[31]_i_9__20\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__34\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__34\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__32\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__34\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__33\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__26\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__34\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__23\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__23\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__23\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__23\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__34\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__23\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__23\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__23\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__23\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__34\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__34\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__34\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__34\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__34\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__34\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__33\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__34\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__33\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__33\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__33\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__33\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__34\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__31\ : label is "soft_lutpair685";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_out_start_trigmode2_valid <= \^wreg_out_start_trigmode2_valid\;
\check[0]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__34_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__34_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__34_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__34_n_0\,
      I1 => \getdata_reg[3]_rep\,
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__34_n_0\,
      I1 => \getdata_reg[7]_rep\(0),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__34_n_0\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__34_n_0\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__34_n_0\,
      I1 => \getdata_reg[7]_rep\(3),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_3__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check_reg[0]_1\
    );
\check[7]_i_4__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \^check_reg[0]_0\
    );
\check[7]_i_5__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \^q\(1),
      O => \check[7]_i_5__34_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[31]_i_3__19_n_0\,
      I1 => \outreg[31]_i_4__20_n_0\,
      I2 => \addr_reg[1]\,
      O => \outreg[31]_i_1__24_n_0\
    );
\outreg[31]_i_2__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__20_n_0\
    );
\outreg[31]_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__20_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(3),
      I3 => \getdata_reg[3]_rep_0\,
      I4 => \outreg[31]_i_8__20_n_0\,
      I5 => \outreg[31]_i_9__20_n_0\,
      O => \outreg[31]_i_3__19_n_0\
    );
\outreg[31]_i_4__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^check_reg[0]_0\,
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__1\(4),
      O => \outreg[31]_i_4__20_n_0\
    );
\outreg[31]_i_6__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[7]_rep\(2),
      O => \outreg[31]_i_6__20_n_0\
    );
\outreg[31]_i_8__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]_rep\(0),
      O => \outreg[31]_i_8__20_n_0\
    );
\outreg[31]_i_9__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[31]_i_9__20_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_out_start_trigmode2(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(2),
      Q => wreg_out_start_trigmode2(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(3),
      Q => wreg_out_start_trigmode2(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(4),
      Q => wreg_out_start_trigmode2(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(5),
      Q => wreg_out_start_trigmode2(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(6),
      Q => wreg_out_start_trigmode2(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(7),
      Q => wreg_out_start_trigmode2(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(8),
      Q => wreg_out_start_trigmode2(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(9),
      Q => wreg_out_start_trigmode2(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(10),
      Q => wreg_out_start_trigmode2(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(11),
      Q => wreg_out_start_trigmode2(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_out_start_trigmode2(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(12),
      Q => wreg_out_start_trigmode2(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(13),
      Q => wreg_out_start_trigmode2(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(14),
      Q => wreg_out_start_trigmode2(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(15),
      Q => wreg_out_start_trigmode2(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(16),
      Q => wreg_out_start_trigmode2(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(17),
      Q => wreg_out_start_trigmode2(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(18),
      Q => wreg_out_start_trigmode2(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(19),
      Q => wreg_out_start_trigmode2(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(20),
      Q => wreg_out_start_trigmode2(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(21),
      Q => wreg_out_start_trigmode2(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_out_start_trigmode2(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(22),
      Q => wreg_out_start_trigmode2(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(23),
      Q => wreg_out_start_trigmode2(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_out_start_trigmode2(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_out_start_trigmode2(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_out_start_trigmode2(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_out_start_trigmode2(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_out_start_trigmode2(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(0),
      Q => wreg_out_start_trigmode2(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__24_n_0\,
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__4\(1),
      Q => wreg_out_start_trigmode2(9)
    );
\result_data[0]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(0),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[0]_i_1__34_n_0\
    );
\result_data[10]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(10),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[10]_i_1__34_n_0\
    );
\result_data[11]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(11),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[11]_i_1__32_n_0\
    );
\result_data[12]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(12),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[12]_i_1__34_n_0\
    );
\result_data[13]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(13),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[13]_i_1__33_n_0\
    );
\result_data[14]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(14),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[14]_i_1__26_n_0\
    );
\result_data[15]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(15),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[15]_i_1__34_n_0\
    );
\result_data[16]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(16),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[16]_i_1__23_n_0\
    );
\result_data[17]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(17),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[17]_i_1__23_n_0\
    );
\result_data[18]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(18),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[18]_i_1__23_n_0\
    );
\result_data[19]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(19),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[19]_i_1__23_n_0\
    );
\result_data[1]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(1),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[1]_i_1__34_n_0\
    );
\result_data[20]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(20),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[20]_i_1__23_n_0\
    );
\result_data[21]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(21),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[21]_i_1__23_n_0\
    );
\result_data[22]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(22),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[22]_i_1__23_n_0\
    );
\result_data[23]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(23),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[23]_i_1__23_n_0\
    );
\result_data[2]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(2),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[2]_i_1__34_n_0\
    );
\result_data[3]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(3),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[3]_i_1__34_n_0\
    );
\result_data[4]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(4),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[4]_i_1__34_n_0\
    );
\result_data[5]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(5),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[5]_i_1__34_n_0\
    );
\result_data[6]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(6),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[6]_i_1__34_n_0\
    );
\result_data[7]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(7),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[7]_i_1__34_n_0\
    );
\result_data[8]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(8),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[8]_i_1__33_n_0\
    );
\result_data[9]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(9),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[9]_i_1__34_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[0]_i_1__34_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[10]_i_1__34_n_0\,
      Q => \p_0_in__4\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[11]_i_1__32_n_0\,
      Q => \p_0_in__4\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[12]_i_1__34_n_0\,
      Q => \p_0_in__4\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[13]_i_1__33_n_0\,
      Q => \p_0_in__4\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[14]_i_1__26_n_0\,
      Q => \p_0_in__4\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[15]_i_1__34_n_0\,
      Q => \p_0_in__4\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[16]_i_1__23_n_0\,
      Q => \p_0_in__4\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[17]_i_1__23_n_0\,
      Q => \p_0_in__4\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[18]_i_1__23_n_0\,
      Q => \p_0_in__4\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[19]_i_1__23_n_0\,
      Q => \p_0_in__4\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[1]_i_1__34_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[20]_i_1__23_n_0\,
      Q => \p_0_in__4\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[21]_i_1__23_n_0\,
      Q => \p_0_in__4\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[22]_i_1__23_n_0\,
      Q => \p_0_in__4\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[23]_i_1__23_n_0\,
      Q => \p_0_in__4\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__4\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__4\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__4\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__4\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__4\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__4\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[2]_i_1__34_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__4\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \getdata_reg[7]_rep_0\(7),
      Q => \p_0_in__4\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[3]_i_1__34_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[4]_i_1__34_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[5]_i_1__34_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[6]_i_1__34_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[7]_i_1__34_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[8]_i_1__33_n_0\,
      Q => \p_0_in__4\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \result_data[9]_i_1__34_n_0\,
      Q => \p_0_in__4\(1)
    );
\rv_len[1]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__3__0\(1)
    );
\rv_len[2]_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \p_0_in__3__0\(2)
    );
\rv_len[3]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(1),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__3__0\(3)
    );
\rv_len[4]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(3),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \^q\(1),
      I5 => \addr_reg[1]\,
      O => \p_0_in__3__0\(4)
    );
\rv_len[5]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[5]_i_2__32_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__3__0\(5)
    );
\rv_len[5]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(1),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__32_n_0\
    );
\rv_len[6]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[7]_i_3__33_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__3__0\(6)
    );
\rv_len[7]_i_2__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[7]_i_3__33_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__3__0\(7)
    );
\rv_len[7]_i_3__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \^q\(1),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__33_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__3__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__3__0\(2),
      Q => \^q\(1)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__3__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__3__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__3__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__3__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__20_n_0\,
      D => \p_0_in__3__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[31]_i_3__19_n_0\,
      I1 => \outreg[31]_i_4__20_n_0\,
      I2 => \addr_reg[1]\,
      I3 => \^wreg_out_start_trigmode2_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__20_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_out_start_trigmode2_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized19\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    wreg_out_start_trigmode3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_trigmode3_valid : out STD_LOGIC;
    reset : in STD_LOGIC;
    \addr_reg[0]\ : in STD_LOGIC;
    \rv_len_reg[2]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \getdata_reg[3]_rep_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[5]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[5]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized19\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized19\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_7__14_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_1__7_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__24_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__21_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_5__21_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__21_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__21_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__21_n_0\ : STD_LOGIC;
  signal \p_0_in__4__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__41_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__41_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__34_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__41_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__35_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__33_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__36_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__41_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__41_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__41_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__41_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__41_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__41_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__41_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__40_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__41_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__33_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__34_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_out_start_trigmode3_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__45\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \check[1]_i_1__45\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \check[2]_i_1__45\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \check[3]_i_1__45\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \check[4]_i_1__45\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \check[5]_i_1__45\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \check[6]_i_1__45\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \check[7]_i_5__35\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \check[7]_i_6__26\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \check[7]_i_7__14\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \outreg[31]_i_5__21\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \outreg[31]_i_6__21\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \outreg[31]_i_8__21\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \outreg[31]_i_9__21\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__41\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__41\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__34\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__41\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__35\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__33\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__36\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__25\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__25\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__25\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__25\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__41\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__25\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__25\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__25\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__25\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__41\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__41\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__41\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__41\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__41\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__41\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__40\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__41\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__40\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__40\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__40\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__40\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__41\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__37\ : label is "soft_lutpair707";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_out_start_trigmode3_valid <= \^wreg_out_start_trigmode3_valid\;
\check[0]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__14_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__14_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__14_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__14_n_0\,
      I1 => \getdata_reg[3]_rep\,
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__14_n_0\,
      I1 => \getdata_reg[7]_rep\(0),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__14_n_0\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__14_n_0\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__14_n_0\,
      I1 => \getdata_reg[7]_rep\(3),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_5__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check_reg[0]_1\
    );
\check[7]_i_6__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \^check_reg[0]_0\
    );
\check[7]_i_7__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \^q\(1),
      O => \check[7]_i_7__14_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \outreg[31]_i_4__21_n_0\,
      I2 => \outreg[31]_i_5__21_n_0\,
      O => \outreg[31]_i_1__7_n_0\
    );
\outreg[31]_i_2__24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__24_n_0\
    );
\outreg[31]_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__21_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(3),
      I3 => \getdata_reg[3]_rep_0\,
      I4 => \outreg[31]_i_8__21_n_0\,
      I5 => \outreg[31]_i_9__21_n_0\,
      O => \outreg[31]_i_4__21_n_0\
    );
\outreg[31]_i_5__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^check_reg[0]_0\,
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__1\(4),
      O => \outreg[31]_i_5__21_n_0\
    );
\outreg[31]_i_6__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[7]_rep\(2),
      O => \outreg[31]_i_6__21_n_0\
    );
\outreg[31]_i_8__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]_rep\(0),
      O => \outreg[31]_i_8__21_n_0\
    );
\outreg[31]_i_9__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[31]_i_9__21_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_out_start_trigmode3(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(2),
      Q => wreg_out_start_trigmode3(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(3),
      Q => wreg_out_start_trigmode3(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(4),
      Q => wreg_out_start_trigmode3(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(5),
      Q => wreg_out_start_trigmode3(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(6),
      Q => wreg_out_start_trigmode3(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(7),
      Q => wreg_out_start_trigmode3(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(8),
      Q => wreg_out_start_trigmode3(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(9),
      Q => wreg_out_start_trigmode3(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(10),
      Q => wreg_out_start_trigmode3(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(11),
      Q => wreg_out_start_trigmode3(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_out_start_trigmode3(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(12),
      Q => wreg_out_start_trigmode3(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(13),
      Q => wreg_out_start_trigmode3(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(14),
      Q => wreg_out_start_trigmode3(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(15),
      Q => wreg_out_start_trigmode3(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(16),
      Q => wreg_out_start_trigmode3(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(17),
      Q => wreg_out_start_trigmode3(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(18),
      Q => wreg_out_start_trigmode3(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(19),
      Q => wreg_out_start_trigmode3(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(20),
      Q => wreg_out_start_trigmode3(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(21),
      Q => wreg_out_start_trigmode3(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_out_start_trigmode3(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(22),
      Q => wreg_out_start_trigmode3(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(23),
      Q => wreg_out_start_trigmode3(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_out_start_trigmode3(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_out_start_trigmode3(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_out_start_trigmode3(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_out_start_trigmode3(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_out_start_trigmode3(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(0),
      Q => wreg_out_start_trigmode3(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__7_n_0\,
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__5\(1),
      Q => wreg_out_start_trigmode3(9)
    );
\result_data[0]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(0),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[0]_i_1__41_n_0\
    );
\result_data[10]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(10),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[10]_i_1__41_n_0\
    );
\result_data[11]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(11),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[11]_i_1__34_n_0\
    );
\result_data[12]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(12),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[12]_i_1__41_n_0\
    );
\result_data[13]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(13),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[13]_i_1__35_n_0\
    );
\result_data[14]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(14),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[14]_i_1__33_n_0\
    );
\result_data[15]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(15),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[15]_i_1__36_n_0\
    );
\result_data[16]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(16),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[16]_i_1__25_n_0\
    );
\result_data[17]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(17),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[17]_i_1__25_n_0\
    );
\result_data[18]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(18),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[18]_i_1__25_n_0\
    );
\result_data[19]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(19),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[19]_i_1__25_n_0\
    );
\result_data[1]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(1),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[1]_i_1__41_n_0\
    );
\result_data[20]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(20),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[20]_i_1__25_n_0\
    );
\result_data[21]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(21),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[21]_i_1__25_n_0\
    );
\result_data[22]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(22),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[22]_i_1__25_n_0\
    );
\result_data[23]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(23),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[23]_i_1__25_n_0\
    );
\result_data[2]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(2),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[2]_i_1__41_n_0\
    );
\result_data[3]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(3),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[3]_i_1__41_n_0\
    );
\result_data[4]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(4),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[4]_i_1__41_n_0\
    );
\result_data[5]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(5),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[5]_i_1__41_n_0\
    );
\result_data[6]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(6),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[6]_i_1__41_n_0\
    );
\result_data[7]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(7),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[7]_i_1__41_n_0\
    );
\result_data[8]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(8),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[8]_i_1__40_n_0\
    );
\result_data[9]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(9),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[9]_i_1__41_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[0]_i_1__41_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[10]_i_1__41_n_0\,
      Q => \p_0_in__5\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[11]_i_1__34_n_0\,
      Q => \p_0_in__5\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[12]_i_1__41_n_0\,
      Q => \p_0_in__5\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[13]_i_1__35_n_0\,
      Q => \p_0_in__5\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[14]_i_1__33_n_0\,
      Q => \p_0_in__5\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[15]_i_1__36_n_0\,
      Q => \p_0_in__5\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[16]_i_1__25_n_0\,
      Q => \p_0_in__5\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[17]_i_1__25_n_0\,
      Q => \p_0_in__5\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[18]_i_1__25_n_0\,
      Q => \p_0_in__5\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[19]_i_1__25_n_0\,
      Q => \p_0_in__5\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[1]_i_1__41_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[20]_i_1__25_n_0\,
      Q => \p_0_in__5\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[21]_i_1__25_n_0\,
      Q => \p_0_in__5\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[22]_i_1__25_n_0\,
      Q => \p_0_in__5\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[23]_i_1__25_n_0\,
      Q => \p_0_in__5\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__5\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__5\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__5\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__5\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__5\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__5\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[2]_i_1__41_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__5\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \getdata_reg[7]_rep_0\(7),
      Q => \p_0_in__5\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[3]_i_1__41_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[4]_i_1__41_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[5]_i_1__41_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[6]_i_1__41_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[7]_i_1__41_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[8]_i_1__40_n_0\,
      Q => \p_0_in__5\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \result_data[9]_i_1__41_n_0\,
      Q => \p_0_in__5\(1)
    );
\rv_len[1]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__4__0\(1)
    );
\rv_len[2]_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \p_0_in__4__0\(2)
    );
\rv_len[3]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(1),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__4__0\(3)
    );
\rv_len[4]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \^q\(1),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__4__0\(4)
    );
\rv_len[5]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len[5]_i_2__33_n_0\,
      I2 => \addr_reg[0]\,
      O => \p_0_in__4__0\(5)
    );
\rv_len[5]_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(1),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__33_n_0\
    );
\rv_len[6]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \rv_len[7]_i_3__34_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__4__0\(6)
    );
\rv_len[7]_i_2__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \rv_len[7]_i_3__34_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__4__0\(7)
    );
\rv_len[7]_i_3__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \^q\(1),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__34_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__4__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__4__0\(2),
      Q => \^q\(1)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__4__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__4__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__4__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__4__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \outreg[31]_i_2__24_n_0\,
      D => \p_0_in__4__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[31]_i_4__21_n_0\,
      I1 => \outreg[31]_i_5__21_n_0\,
      I2 => \addr_reg[0]\,
      I3 => \^wreg_out_start_trigmode3_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__24_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_out_start_trigmode3_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized2\ is
  port (
    wreg_system_sync_minfrq_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_system_sync_minfrq : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \getdata_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \addr_reg[3]_0\ : in STD_LOGIC;
    isa_cs_reg : in STD_LOGIC;
    \addr_reg[2]\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC;
    \getdata_reg[0]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[0]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized2\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized2\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_4__43_n_0\ : STD_LOGIC;
  signal \^check_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[3]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \outreg[15]_i_1__16_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_3__16_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_5__16_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_6__16_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_8__16_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_9__6_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__3__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \result_data[0]_i_1__43_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__43_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__36_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__43_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__37_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__35_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_2__16_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__43_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__43_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__43_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__43_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__43_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__43_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__43_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__42_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__43_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__45_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__46_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__0__0\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \valid_i_1__3_n_0\ : STD_LOGIC;
  signal \^wreg_system_sync_minfrq_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \outreg[15]_i_6__16\ : label is "soft_lutpair1205";
  attribute SOFT_HLUTNM of \outreg[15]_i_8__16\ : label is "soft_lutpair1206";
  attribute SOFT_HLUTNM of \outreg[15]_i_9__6\ : label is "soft_lutpair1207";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__43\ : label is "soft_lutpair1215";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__43\ : label is "soft_lutpair1213";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__36\ : label is "soft_lutpair1207";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__43\ : label is "soft_lutpair1212";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__37\ : label is "soft_lutpair1206";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__35\ : label is "soft_lutpair1211";
  attribute SOFT_HLUTNM of \result_data[15]_i_2__16\ : label is "soft_lutpair1210";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__43\ : label is "soft_lutpair1210";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__43\ : label is "soft_lutpair1212";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__43\ : label is "soft_lutpair1211";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__43\ : label is "soft_lutpair1213";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__43\ : label is "soft_lutpair1214";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__43\ : label is "soft_lutpair1215";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__42\ : label is "soft_lutpair1214";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__43\ : label is "soft_lutpair1205";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__42\ : label is "soft_lutpair1209";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__42\ : label is "soft_lutpair1204";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__42\ : label is "soft_lutpair1204";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__42\ : label is "soft_lutpair1209";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__43\ : label is "soft_lutpair1208";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__39\ : label is "soft_lutpair1208";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \check_reg[7]_0\(0) <= \^check_reg[7]_0\(0);
  wreg_system_sync_minfrq_valid <= \^wreg_system_sync_minfrq_valid\;
\check[0]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_4__43_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[0]\,
      I5 => \getdata_reg[7]\(0),
      O => check(0)
    );
\check[1]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_4__43_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[1]\,
      I5 => \getdata_reg[7]\(1),
      O => check(1)
    );
\check[2]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_4__43_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[2]\,
      I5 => \getdata_reg[3]_rep\(0),
      O => check(2)
    );
\check[3]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_4__43_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[3]\,
      I5 => \getdata_reg[3]_rep\(1),
      O => check(3)
    );
\check[4]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_4__43_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[4]\,
      I5 => \getdata_reg[7]\(3),
      O => check(4)
    );
\check[5]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_4__43_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[5]\,
      I5 => \getdata_reg[7]\(4),
      O => check(5)
    );
\check[6]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_4__43_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[6]\,
      I5 => D(0),
      O => check(6)
    );
\check[7]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EF0000000000"
    )
        port map (
      I0 => \outreg[15]_i_3__16_n_0\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \addr_reg[3]_0\,
      I4 => isa_cs_reg,
      I5 => \addr_reg[2]\,
      O => \^e\(0)
    );
\check[7]_i_2__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_4__43_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \^check_reg[7]_0\(0),
      I5 => D(1),
      O => check(7)
    );
\check[7]_i_4__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__0__0\(2),
      I3 => \rv_len_reg__0__0\(6),
      I4 => \rv_len_reg__0__0\(7),
      O => \check[7]_i_4__43_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => check(3),
      Q => \check_reg_n_0_[3]\
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => check(7),
      Q => \^check_reg[7]_0\(0)
    );
\outreg[15]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \outreg[15]_i_3__16_n_0\,
      I3 => \addr_reg[3]\,
      I4 => \outreg[15]_i_5__16_n_0\,
      O => \outreg[15]_i_1__16_n_0\
    );
\outreg[15]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rv_len_reg__0__0\(3),
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(2),
      I3 => \rv_len_reg__0__0\(7),
      I4 => \rv_len_reg__0__0\(6),
      I5 => \rv_len_reg__0__0\(5),
      O => \outreg[15]_i_3__16_n_0\
    );
\outreg[15]_i_5__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000000000"
    )
        port map (
      I0 => \outreg[15]_i_6__16_n_0\,
      I1 => \check_reg_n_0_[6]\,
      I2 => D(0),
      I3 => \getdata_reg[7]_rep\,
      I4 => \outreg[15]_i_8__16_n_0\,
      I5 => \outreg[15]_i_9__6_n_0\,
      O => \outreg[15]_i_5__16_n_0\
    );
\outreg[15]_i_6__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \check_reg_n_0_[1]\,
      I1 => \getdata_reg[7]\(1),
      I2 => \check_reg_n_0_[2]\,
      I3 => \getdata_reg[3]_rep\(0),
      O => \outreg[15]_i_6__16_n_0\
    );
\outreg[15]_i_8__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[7]\(4),
      I2 => \check_reg_n_0_[0]\,
      I3 => \getdata_reg[7]\(0),
      O => \outreg[15]_i_8__16_n_0\
    );
\outreg[15]_i_9__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \check_reg_n_0_[3]\,
      I1 => \getdata_reg[3]_rep\(1),
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]\(3),
      O => \outreg[15]_i_9__6_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__16_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_system_sync_minfrq(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__16_n_0\,
      CLR => reset,
      D => \p_0_in__0\(2),
      Q => wreg_system_sync_minfrq(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__16_n_0\,
      CLR => reset,
      D => \p_0_in__0\(3),
      Q => wreg_system_sync_minfrq(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__16_n_0\,
      CLR => reset,
      D => \p_0_in__0\(4),
      Q => wreg_system_sync_minfrq(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__16_n_0\,
      CLR => reset,
      D => \p_0_in__0\(5),
      Q => wreg_system_sync_minfrq(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__16_n_0\,
      CLR => reset,
      D => \p_0_in__0\(6),
      Q => wreg_system_sync_minfrq(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__16_n_0\,
      CLR => reset,
      D => \p_0_in__0\(7),
      Q => wreg_system_sync_minfrq(15)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__16_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_system_sync_minfrq(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__16_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_system_sync_minfrq(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__16_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_system_sync_minfrq(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__16_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_system_sync_minfrq(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__16_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_system_sync_minfrq(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__16_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_system_sync_minfrq(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__16_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_system_sync_minfrq(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__16_n_0\,
      CLR => reset,
      D => \p_0_in__0\(0),
      Q => wreg_system_sync_minfrq(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__16_n_0\,
      CLR => reset,
      D => \p_0_in__0\(1),
      Q => wreg_system_sync_minfrq(9)
    );
\result_data[0]_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(0),
      O => \result_data[0]_i_1__43_n_0\
    );
\result_data[10]_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[7]\(2),
      O => \result_data[10]_i_1__43_n_0\
    );
\result_data[11]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[3]_rep\(1),
      O => \result_data[11]_i_1__36_n_0\
    );
\result_data[12]_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[7]\(3),
      O => \result_data[12]_i_1__43_n_0\
    );
\result_data[13]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[7]\(4),
      O => \result_data[13]_i_1__37_n_0\
    );
\result_data[14]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[7]\(5),
      O => \result_data[14]_i_1__35_n_0\
    );
\result_data[15]_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[7]\(6),
      O => \result_data[15]_i_2__16_n_0\
    );
\result_data[1]_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(1),
      O => \result_data[1]_i_1__43_n_0\
    );
\result_data[2]_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(2),
      O => \result_data[2]_i_1__43_n_0\
    );
\result_data[3]_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(3),
      O => \result_data[3]_i_1__43_n_0\
    );
\result_data[4]_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(4),
      O => \result_data[4]_i_1__43_n_0\
    );
\result_data[5]_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(5),
      O => \result_data[5]_i_1__43_n_0\
    );
\result_data[6]_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(6),
      O => \result_data[6]_i_1__43_n_0\
    );
\result_data[7]_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(7),
      O => \result_data[7]_i_1__43_n_0\
    );
\result_data[8]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[7]\(0),
      O => \result_data[8]_i_1__42_n_0\
    );
\result_data[9]_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[7]\(1),
      O => \result_data[9]_i_1__43_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => reset,
      D => \result_data[0]_i_1__43_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => reset,
      D => \result_data[10]_i_1__43_n_0\,
      Q => \p_0_in__0\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => reset,
      D => \result_data[11]_i_1__36_n_0\,
      Q => \p_0_in__0\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => reset,
      D => \result_data[12]_i_1__43_n_0\,
      Q => \p_0_in__0\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => reset,
      D => \result_data[13]_i_1__37_n_0\,
      Q => \p_0_in__0\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => reset,
      D => \result_data[14]_i_1__35_n_0\,
      Q => \p_0_in__0\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => reset,
      D => \result_data[15]_i_2__16_n_0\,
      Q => \p_0_in__0\(7)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => reset,
      D => \result_data[1]_i_1__43_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => reset,
      D => \result_data[2]_i_1__43_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => reset,
      D => \result_data[3]_i_1__43_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => reset,
      D => \result_data[4]_i_1__43_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => reset,
      D => \result_data[5]_i_1__43_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => reset,
      D => \result_data[6]_i_1__43_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => reset,
      D => \result_data[7]_i_1__43_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => reset,
      D => \result_data[8]_i_1__42_n_0\,
      Q => \p_0_in__0\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => reset,
      D => \result_data[9]_i_1__43_n_0\,
      Q => \p_0_in__0\(1)
    );
\rv_len[1]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__3__0\(1)
    );
\rv_len[2]_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0__0\(2),
      O => \p_0_in__3__0\(2)
    );
\rv_len[3]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0__0\(2),
      I4 => \rv_len_reg__0__0\(3),
      O => \p_0_in__3__0\(3)
    );
\rv_len[4]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len_reg__0__0\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__0__0\(3),
      I5 => \rv_len_reg__0__0\(4),
      O => \p_0_in__3__0\(4)
    );
\rv_len[5]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \rv_len[5]_i_2__45_n_0\,
      I1 => \addr_reg[3]\,
      I2 => \rv_len_reg__0__0\(5),
      O => \p_0_in__3__0\(5)
    );
\rv_len[5]_i_2__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \rv_len_reg__0__0\(4),
      I1 => \rv_len_reg__0__0\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__0__0\(3),
      O => \rv_len[5]_i_2__45_n_0\
    );
\rv_len[6]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \rv_len[7]_i_3__46_n_0\,
      I1 => \addr_reg[3]\,
      I2 => \rv_len_reg__0__0\(6),
      O => \p_0_in__3__0\(6)
    );
\rv_len[7]_i_2__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \rv_len[7]_i_3__46_n_0\,
      I1 => \rv_len_reg__0__0\(6),
      I2 => \addr_reg[3]\,
      I3 => \rv_len_reg__0__0\(7),
      O => \p_0_in__3__0\(7)
    );
\rv_len[7]_i_3__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__0__0\(5),
      I1 => \rv_len_reg__0__0\(3),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0__0\(2),
      I5 => \rv_len_reg__0__0\(4),
      O => \rv_len[7]_i_3__46_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => reset,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__3__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__3__0\(2),
      Q => \rv_len_reg__0__0\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__3__0\(3),
      Q => \rv_len_reg__0__0\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__3__0\(4),
      Q => \rv_len_reg__0__0\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__3__0\(5),
      Q => \rv_len_reg__0__0\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__3__0\(6),
      Q => \rv_len_reg__0__0\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__3__0\(7),
      Q => \rv_len_reg__0__0\(7)
    );
\valid_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000002000000"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \outreg[15]_i_3__16_n_0\,
      I3 => \outreg[15]_i_5__16_n_0\,
      I4 => \addr_reg[3]\,
      I5 => \^wreg_system_sync_minfrq_valid\,
      O => \valid_i_1__3_n_0\
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \valid_i_1__3_n_0\,
      Q => \^wreg_system_sync_minfrq_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized20\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    wreg_out_start_trigmode4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_trigmode4_valid : out STD_LOGIC;
    reset : in STD_LOGIC;
    \addr_reg[5]\ : in STD_LOGIC;
    \rv_len_reg[2]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \getdata_reg[3]_rep_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[1]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[1]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized20\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized20\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_6__27_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_1__6_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__19_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__22_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_5__22_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__22_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__22_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__22_n_0\ : STD_LOGIC;
  signal \p_0_in__5__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__40_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__40_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__33_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__40_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__34_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__32_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__35_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__40_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__40_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__40_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__40_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__40_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__40_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__40_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__39_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__40_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__34_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__35_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_out_start_trigmode4_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__46\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \check[1]_i_1__46\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \check[2]_i_1__46\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \check[3]_i_1__46\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \check[4]_i_1__46\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \check[5]_i_1__46\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \check[6]_i_1__46\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \check[7]_i_4__33\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \check[7]_i_5__36\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \check[7]_i_6__27\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \outreg[31]_i_5__22\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \outreg[31]_i_6__22\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \outreg[31]_i_8__22\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \outreg[31]_i_9__22\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__40\ : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__40\ : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__33\ : label is "soft_lutpair742";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__40\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__34\ : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__32\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__35\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__24\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__24\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__24\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__24\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__40\ : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__24\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__24\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__24\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__24\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__40\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__40\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__40\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__40\ : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__40\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__40\ : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__39\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__40\ : label is "soft_lutpair742";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__39\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__39\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__39\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__39\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__40\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__36\ : label is "soft_lutpair729";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_out_start_trigmode4_valid <= \^wreg_out_start_trigmode4_valid\;
\check[0]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__27_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__27_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__27_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__27_n_0\,
      I1 => \getdata_reg[3]_rep\,
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__27_n_0\,
      I1 => \getdata_reg[7]_rep\(0),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__27_n_0\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__27_n_0\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__27_n_0\,
      I1 => \getdata_reg[7]_rep\(3),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_4__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check_reg[0]_1\
    );
\check[7]_i_5__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \^check_reg[0]_0\
    );
\check[7]_i_6__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \^q\(1),
      O => \check[7]_i_6__27_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \outreg[31]_i_4__22_n_0\,
      I2 => \outreg[31]_i_5__22_n_0\,
      O => \outreg[31]_i_1__6_n_0\
    );
\outreg[31]_i_2__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__19_n_0\
    );
\outreg[31]_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__22_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(3),
      I3 => \getdata_reg[3]_rep_0\,
      I4 => \outreg[31]_i_8__22_n_0\,
      I5 => \outreg[31]_i_9__22_n_0\,
      O => \outreg[31]_i_4__22_n_0\
    );
\outreg[31]_i_5__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^check_reg[0]_0\,
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__1\(4),
      O => \outreg[31]_i_5__22_n_0\
    );
\outreg[31]_i_6__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[7]_rep\(2),
      O => \outreg[31]_i_6__22_n_0\
    );
\outreg[31]_i_8__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]_rep\(0),
      O => \outreg[31]_i_8__22_n_0\
    );
\outreg[31]_i_9__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[31]_i_9__22_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_out_start_trigmode4(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(2),
      Q => wreg_out_start_trigmode4(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(3),
      Q => wreg_out_start_trigmode4(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(4),
      Q => wreg_out_start_trigmode4(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(5),
      Q => wreg_out_start_trigmode4(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(6),
      Q => wreg_out_start_trigmode4(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(7),
      Q => wreg_out_start_trigmode4(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(8),
      Q => wreg_out_start_trigmode4(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(9),
      Q => wreg_out_start_trigmode4(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(10),
      Q => wreg_out_start_trigmode4(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(11),
      Q => wreg_out_start_trigmode4(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_out_start_trigmode4(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(12),
      Q => wreg_out_start_trigmode4(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(13),
      Q => wreg_out_start_trigmode4(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(14),
      Q => wreg_out_start_trigmode4(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(15),
      Q => wreg_out_start_trigmode4(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(16),
      Q => wreg_out_start_trigmode4(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(17),
      Q => wreg_out_start_trigmode4(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(18),
      Q => wreg_out_start_trigmode4(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(19),
      Q => wreg_out_start_trigmode4(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(20),
      Q => wreg_out_start_trigmode4(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(21),
      Q => wreg_out_start_trigmode4(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_out_start_trigmode4(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(22),
      Q => wreg_out_start_trigmode4(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(23),
      Q => wreg_out_start_trigmode4(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_out_start_trigmode4(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_out_start_trigmode4(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_out_start_trigmode4(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_out_start_trigmode4(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_out_start_trigmode4(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(0),
      Q => wreg_out_start_trigmode4(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__6_n_0\,
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__6\(1),
      Q => wreg_out_start_trigmode4(9)
    );
\result_data[0]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(0),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[0]_i_1__40_n_0\
    );
\result_data[10]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(10),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[10]_i_1__40_n_0\
    );
\result_data[11]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(11),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[11]_i_1__33_n_0\
    );
\result_data[12]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(12),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[12]_i_1__40_n_0\
    );
\result_data[13]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(13),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[13]_i_1__34_n_0\
    );
\result_data[14]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(14),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[14]_i_1__32_n_0\
    );
\result_data[15]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(15),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[15]_i_1__35_n_0\
    );
\result_data[16]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(16),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[16]_i_1__24_n_0\
    );
\result_data[17]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(17),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[17]_i_1__24_n_0\
    );
\result_data[18]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(18),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[18]_i_1__24_n_0\
    );
\result_data[19]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(19),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[19]_i_1__24_n_0\
    );
\result_data[1]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(1),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[1]_i_1__40_n_0\
    );
\result_data[20]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(20),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[20]_i_1__24_n_0\
    );
\result_data[21]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(21),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[21]_i_1__24_n_0\
    );
\result_data[22]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(22),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[22]_i_1__24_n_0\
    );
\result_data[23]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(23),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[23]_i_1__24_n_0\
    );
\result_data[2]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(2),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[2]_i_1__40_n_0\
    );
\result_data[3]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(3),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[3]_i_1__40_n_0\
    );
\result_data[4]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(4),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[4]_i_1__40_n_0\
    );
\result_data[5]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(5),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[5]_i_1__40_n_0\
    );
\result_data[6]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(6),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[6]_i_1__40_n_0\
    );
\result_data[7]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(7),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[7]_i_1__40_n_0\
    );
\result_data[8]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(8),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[8]_i_1__39_n_0\
    );
\result_data[9]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(9),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[9]_i_1__40_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[0]_i_1__40_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[10]_i_1__40_n_0\,
      Q => \p_0_in__6\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[11]_i_1__33_n_0\,
      Q => \p_0_in__6\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[12]_i_1__40_n_0\,
      Q => \p_0_in__6\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[13]_i_1__34_n_0\,
      Q => \p_0_in__6\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[14]_i_1__32_n_0\,
      Q => \p_0_in__6\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[15]_i_1__35_n_0\,
      Q => \p_0_in__6\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[16]_i_1__24_n_0\,
      Q => \p_0_in__6\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[17]_i_1__24_n_0\,
      Q => \p_0_in__6\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[18]_i_1__24_n_0\,
      Q => \p_0_in__6\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[19]_i_1__24_n_0\,
      Q => \p_0_in__6\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[1]_i_1__40_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[20]_i_1__24_n_0\,
      Q => \p_0_in__6\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[21]_i_1__24_n_0\,
      Q => \p_0_in__6\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[22]_i_1__24_n_0\,
      Q => \p_0_in__6\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[23]_i_1__24_n_0\,
      Q => \p_0_in__6\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__6\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__6\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__6\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__6\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__6\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__6\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[2]_i_1__40_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__6\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \getdata_reg[7]_rep_0\(7),
      Q => \p_0_in__6\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[3]_i_1__40_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[4]_i_1__40_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[5]_i_1__40_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[6]_i_1__40_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[7]_i_1__40_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[8]_i_1__39_n_0\,
      Q => \p_0_in__6\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \result_data[9]_i_1__40_n_0\,
      Q => \p_0_in__6\(1)
    );
\rv_len[1]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__5__0\(1)
    );
\rv_len[2]_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \p_0_in__5__0\(2)
    );
\rv_len[3]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(1),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__5__0\(3)
    );
\rv_len[4]_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \^q\(1),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__5__0\(4)
    );
\rv_len[5]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len[5]_i_2__34_n_0\,
      I2 => \addr_reg[5]\,
      O => \p_0_in__5__0\(5)
    );
\rv_len[5]_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(1),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__34_n_0\
    );
\rv_len[6]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \rv_len[7]_i_3__35_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__5__0\(6)
    );
\rv_len[7]_i_2__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \rv_len[7]_i_3__35_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__5__0\(7)
    );
\rv_len[7]_i_3__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \^q\(1),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__35_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__5__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__5__0\(2),
      Q => \^q\(1)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__5__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__5__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__5__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__5__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__19_n_0\,
      D => \p_0_in__5__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[31]_i_4__22_n_0\,
      I1 => \outreg[31]_i_5__22_n_0\,
      I2 => \addr_reg[5]\,
      I3 => \^wreg_out_start_trigmode4_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__19_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_out_start_trigmode4_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized21\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_out_trig_threshold_p : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_threshold_p_valid : out STD_LOGIC;
    \addr_reg[0]\ : in STD_LOGIC;
    \addr_reg[5]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \getdata_reg[3]_rep_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \getdata_reg[2]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[2]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized21\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized21\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_6__28_n_0\ : STD_LOGIC;
  signal \check[7]_i_7__16_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[15]_i_1__9_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_4__10_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_5__11_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_6__9_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_8__9_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_9__3_n_0\ : STD_LOGIC;
  signal \p_0_in__6__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \result_data[0]_i_1__39_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__39_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__39_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__39_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__39_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__39_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__39_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__39_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__35_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__36_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_out_trig_threshold_p_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__47\ : label is "soft_lutpair827";
  attribute SOFT_HLUTNM of \check[1]_i_1__47\ : label is "soft_lutpair828";
  attribute SOFT_HLUTNM of \check[2]_i_1__47\ : label is "soft_lutpair825";
  attribute SOFT_HLUTNM of \check[3]_i_1__47\ : label is "soft_lutpair829";
  attribute SOFT_HLUTNM of \check[4]_i_1__47\ : label is "soft_lutpair828";
  attribute SOFT_HLUTNM of \check[5]_i_1__47\ : label is "soft_lutpair826";
  attribute SOFT_HLUTNM of \check[7]_i_2__38\ : label is "soft_lutpair829";
  attribute SOFT_HLUTNM of \check[7]_i_4__34\ : label is "soft_lutpair822";
  attribute SOFT_HLUTNM of \check[7]_i_5__37\ : label is "soft_lutpair823";
  attribute SOFT_HLUTNM of \check[7]_i_6__28\ : label is "soft_lutpair823";
  attribute SOFT_HLUTNM of \outreg[15]_i_4__10\ : label is "soft_lutpair822";
  attribute SOFT_HLUTNM of \outreg[15]_i_6__9\ : label is "soft_lutpair825";
  attribute SOFT_HLUTNM of \outreg[15]_i_8__9\ : label is "soft_lutpair827";
  attribute SOFT_HLUTNM of \outreg[15]_i_9__3\ : label is "soft_lutpair826";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__39\ : label is "soft_lutpair832";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__39\ : label is "soft_lutpair833";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__39\ : label is "soft_lutpair834";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__39\ : label is "soft_lutpair834";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__39\ : label is "soft_lutpair833";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__39\ : label is "soft_lutpair832";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__39\ : label is "soft_lutpair831";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__39\ : label is "soft_lutpair831";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__38\ : label is "soft_lutpair830";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__38\ : label is "soft_lutpair821";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__38\ : label is "soft_lutpair821";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__38\ : label is "soft_lutpair830";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__39\ : label is "soft_lutpair824";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__35\ : label is "soft_lutpair824";
begin
  Q(0) <= \^q\(0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_out_trig_threshold_p_valid <= \^wreg_out_trig_threshold_p_valid\;
\check[0]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__28_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__28_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__28_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__28_n_0\,
      I1 => \getdata_reg[3]_rep\,
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__28_n_0\,
      I1 => \getdata_reg[7]_rep\(0),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__28_n_0\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__28_n_0\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__28_n_0\,
      I1 => \getdata_reg[7]_rep\(3),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_4__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__1\(2),
      O => \check_reg[0]_1\
    );
\check[7]_i_5__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len_reg__1\(4),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(6),
      O => \^check_reg[0]_0\
    );
\check[7]_i_6__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rv_len_reg__1\(6),
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \check[7]_i_7__16_n_0\,
      O => \check[7]_i_6__28_n_0\
    );
\check[7]_i_7__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__1\(4),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(2),
      I5 => \rv_len_reg__1\(5),
      O => \check[7]_i_7__16_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\,
      CLR => reset,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\,
      CLR => reset,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\,
      CLR => reset,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\,
      CLR => reset,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\,
      CLR => reset,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\,
      CLR => reset,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\,
      CLR => reset,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\,
      CLR => reset,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[15]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \outreg[15]_i_4__10_n_0\,
      I2 => \outreg[15]_i_5__11_n_0\,
      O => \outreg[15]_i_1__9_n_0\
    );
\outreg[15]_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__1\(2),
      I2 => \rv_len_reg__1\(3),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0\(1),
      O => \outreg[15]_i_4__10_n_0\
    );
\outreg[15]_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[15]_i_6__9_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(3),
      I3 => \getdata_reg[3]_rep_0\,
      I4 => \outreg[15]_i_8__9_n_0\,
      I5 => \outreg[15]_i_9__3_n_0\,
      O => \outreg[15]_i_5__11_n_0\
    );
\outreg[15]_i_6__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[7]_rep\(2),
      O => \outreg[15]_i_6__9_n_0\
    );
\outreg[15]_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]_rep\(0),
      O => \outreg[15]_i_8__9_n_0\
    );
\outreg[15]_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[15]_i_9__3_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__9_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_out_trig_threshold_p(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__9_n_0\,
      CLR => reset,
      D => \p_0_in__7\(2),
      Q => wreg_out_trig_threshold_p(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__9_n_0\,
      CLR => reset,
      D => \p_0_in__7\(3),
      Q => wreg_out_trig_threshold_p(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__9_n_0\,
      CLR => reset,
      D => \p_0_in__7\(4),
      Q => wreg_out_trig_threshold_p(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__9_n_0\,
      CLR => reset,
      D => \p_0_in__7\(5),
      Q => wreg_out_trig_threshold_p(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__9_n_0\,
      CLR => reset,
      D => \p_0_in__7\(6),
      Q => wreg_out_trig_threshold_p(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__9_n_0\,
      CLR => reset,
      D => \p_0_in__7\(7),
      Q => wreg_out_trig_threshold_p(15)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__9_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_out_trig_threshold_p(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__9_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_out_trig_threshold_p(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__9_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_out_trig_threshold_p(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__9_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_out_trig_threshold_p(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__9_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_out_trig_threshold_p(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__9_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_out_trig_threshold_p(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__9_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_out_trig_threshold_p(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__9_n_0\,
      CLR => reset,
      D => \p_0_in__7\(0),
      Q => wreg_out_trig_threshold_p(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__9_n_0\,
      CLR => reset,
      D => \p_0_in__7\(1),
      Q => wreg_out_trig_threshold_p(9)
    );
\result_data[0]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(0),
      I1 => \addr_reg[5]\,
      O => \result_data[0]_i_1__39_n_0\
    );
\result_data[1]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(1),
      I1 => \addr_reg[5]\,
      O => \result_data[1]_i_1__39_n_0\
    );
\result_data[2]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(2),
      I1 => \addr_reg[5]\,
      O => \result_data[2]_i_1__39_n_0\
    );
\result_data[3]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(3),
      I1 => \addr_reg[5]\,
      O => \result_data[3]_i_1__39_n_0\
    );
\result_data[4]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(4),
      I1 => \addr_reg[5]\,
      O => \result_data[4]_i_1__39_n_0\
    );
\result_data[5]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(5),
      I1 => \addr_reg[5]\,
      O => \result_data[5]_i_1__39_n_0\
    );
\result_data[6]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(6),
      I1 => \addr_reg[5]\,
      O => \result_data[6]_i_1__39_n_0\
    );
\result_data[7]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(7),
      I1 => \addr_reg[5]\,
      O => \result_data[7]_i_1__39_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \result_data[0]_i_1__39_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__7\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__7\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__7\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__7\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__7\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(7),
      Q => \p_0_in__7\(7)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \result_data[1]_i_1__39_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \result_data[2]_i_1__39_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \result_data[3]_i_1__39_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \result_data[4]_i_1__39_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \result_data[5]_i_1__39_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \result_data[6]_i_1__39_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \result_data[7]_i_1__39_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__7\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__7\(1)
    );
\rv_len[1]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      O => \p_0_in__6__0\(1)
    );
\rv_len[2]_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__1\(2),
      O => \p_0_in__6__0\(2)
    );
\rv_len[3]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__6__0\(3)
    );
\rv_len[4]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__6__0\(4)
    );
\rv_len[5]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len[5]_i_2__35_n_0\,
      I2 => \addr_reg[0]\,
      O => \p_0_in__6__0\(5)
    );
\rv_len[5]_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__35_n_0\
    );
\rv_len[6]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \rv_len[7]_i_3__36_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__6__0\(6)
    );
\rv_len[7]_i_2__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \rv_len[7]_i_3__36_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__6__0\(7)
    );
\rv_len[7]_i_3__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__36_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => reset,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__6__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__6__0\(2),
      Q => \rv_len_reg__1\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__6__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__6__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__6__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__6__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__6__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \outreg[15]_i_4__10_n_0\,
      I2 => \outreg[15]_i_5__11_n_0\,
      I3 => \^wreg_out_trig_threshold_p_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => valid_i_1_n_0,
      Q => \^wreg_out_trig_threshold_p_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized22\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    wreg_out_trig_threshold_n : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_threshold_n_valid : out STD_LOGIC;
    \addr_reg[5]\ : in STD_LOGIC;
    \addr_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \getdata_reg[3]_rep_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \getdata_reg[5]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[5]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized22\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized22\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_5__29_n_0\ : STD_LOGIC;
  signal \check[7]_i_6__21_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[15]_i_1__8_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_3__10_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_4__11_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_5__12_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_7__10_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_8__10_n_0\ : STD_LOGIC;
  signal \p_0_in__7__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \result_data[0]_i_1__38_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__38_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__38_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__38_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__38_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__38_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__38_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__38_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__36_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__37_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_out_trig_threshold_n_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__39\ : label is "soft_lutpair813";
  attribute SOFT_HLUTNM of \check[1]_i_1__39\ : label is "soft_lutpair815";
  attribute SOFT_HLUTNM of \check[2]_i_1__39\ : label is "soft_lutpair811";
  attribute SOFT_HLUTNM of \check[3]_i_1__39\ : label is "soft_lutpair815";
  attribute SOFT_HLUTNM of \check[4]_i_1__39\ : label is "soft_lutpair816";
  attribute SOFT_HLUTNM of \check[5]_i_1__39\ : label is "soft_lutpair812";
  attribute SOFT_HLUTNM of \check[6]_i_1__39\ : label is "soft_lutpair816";
  attribute SOFT_HLUTNM of \check[7]_i_3__27\ : label is "soft_lutpair808";
  attribute SOFT_HLUTNM of \check[7]_i_4__35\ : label is "soft_lutpair809";
  attribute SOFT_HLUTNM of \check[7]_i_5__29\ : label is "soft_lutpair809";
  attribute SOFT_HLUTNM of \outreg[15]_i_3__10\ : label is "soft_lutpair808";
  attribute SOFT_HLUTNM of \outreg[15]_i_5__12\ : label is "soft_lutpair811";
  attribute SOFT_HLUTNM of \outreg[15]_i_7__10\ : label is "soft_lutpair813";
  attribute SOFT_HLUTNM of \outreg[15]_i_8__10\ : label is "soft_lutpair812";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__38\ : label is "soft_lutpair819";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__38\ : label is "soft_lutpair820";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__38\ : label is "soft_lutpair820";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__38\ : label is "soft_lutpair819";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__38\ : label is "soft_lutpair818";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__38\ : label is "soft_lutpair818";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__38\ : label is "soft_lutpair817";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__38\ : label is "soft_lutpair817";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__37\ : label is "soft_lutpair814";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__37\ : label is "soft_lutpair807";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__37\ : label is "soft_lutpair807";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__37\ : label is "soft_lutpair814";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__38\ : label is "soft_lutpair810";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__34\ : label is "soft_lutpair810";
begin
  Q(0) <= \^q\(0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_out_trig_threshold_n_valid <= \^wreg_out_trig_threshold_n_valid\;
\check[0]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__29_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__29_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__29_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__29_n_0\,
      I1 => \getdata_reg[3]_rep\,
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__29_n_0\,
      I1 => \getdata_reg[7]_rep\(0),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__29_n_0\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__29_n_0\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__29_n_0\,
      I1 => \getdata_reg[7]_rep\(3),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_3__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__1\(2),
      O => \check_reg[0]_1\
    );
\check[7]_i_4__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len_reg__1\(4),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(6),
      O => \^check_reg[0]_0\
    );
\check[7]_i_5__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rv_len_reg__1\(6),
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \check[7]_i_6__21_n_0\,
      O => \check[7]_i_5__29_n_0\
    );
\check[7]_i_6__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__1\(4),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(2),
      I5 => \rv_len_reg__1\(5),
      O => \check[7]_i_6__21_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[15]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \outreg[15]_i_3__10_n_0\,
      I2 => \outreg[15]_i_4__11_n_0\,
      O => \outreg[15]_i_1__8_n_0\
    );
\outreg[15]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__1\(2),
      I2 => \rv_len_reg__1\(3),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0\(1),
      O => \outreg[15]_i_3__10_n_0\
    );
\outreg[15]_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[15]_i_5__12_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(3),
      I3 => \getdata_reg[3]_rep_0\,
      I4 => \outreg[15]_i_7__10_n_0\,
      I5 => \outreg[15]_i_8__10_n_0\,
      O => \outreg[15]_i_4__11_n_0\
    );
\outreg[15]_i_5__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[7]_rep\(2),
      O => \outreg[15]_i_5__12_n_0\
    );
\outreg[15]_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]_rep\(0),
      O => \outreg[15]_i_7__10_n_0\
    );
\outreg[15]_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[15]_i_8__10_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__8_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_out_trig_threshold_n(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__8_n_0\,
      CLR => reset,
      D => \p_0_in__8\(2),
      Q => wreg_out_trig_threshold_n(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__8_n_0\,
      CLR => reset,
      D => \p_0_in__8\(3),
      Q => wreg_out_trig_threshold_n(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__8_n_0\,
      CLR => reset,
      D => \p_0_in__8\(4),
      Q => wreg_out_trig_threshold_n(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__8_n_0\,
      CLR => reset,
      D => \p_0_in__8\(5),
      Q => wreg_out_trig_threshold_n(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__8_n_0\,
      CLR => reset,
      D => \p_0_in__8\(6),
      Q => wreg_out_trig_threshold_n(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__8_n_0\,
      CLR => reset,
      D => \p_0_in__8\(7),
      Q => wreg_out_trig_threshold_n(15)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__8_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_out_trig_threshold_n(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__8_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_out_trig_threshold_n(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__8_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_out_trig_threshold_n(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__8_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_out_trig_threshold_n(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__8_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_out_trig_threshold_n(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__8_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_out_trig_threshold_n(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__8_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_out_trig_threshold_n(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__8_n_0\,
      CLR => reset,
      D => \p_0_in__8\(0),
      Q => wreg_out_trig_threshold_n(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__8_n_0\,
      CLR => reset,
      D => \p_0_in__8\(1),
      Q => wreg_out_trig_threshold_n(9)
    );
\result_data[0]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(0),
      I1 => \addr_reg[0]\,
      O => \result_data[0]_i_1__38_n_0\
    );
\result_data[1]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(1),
      I1 => \addr_reg[0]\,
      O => \result_data[1]_i_1__38_n_0\
    );
\result_data[2]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(2),
      I1 => \addr_reg[0]\,
      O => \result_data[2]_i_1__38_n_0\
    );
\result_data[3]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(3),
      I1 => \addr_reg[0]\,
      O => \result_data[3]_i_1__38_n_0\
    );
\result_data[4]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(4),
      I1 => \addr_reg[0]\,
      O => \result_data[4]_i_1__38_n_0\
    );
\result_data[5]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(5),
      I1 => \addr_reg[0]\,
      O => \result_data[5]_i_1__38_n_0\
    );
\result_data[6]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(6),
      I1 => \addr_reg[0]\,
      O => \result_data[6]_i_1__38_n_0\
    );
\result_data[7]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(7),
      I1 => \addr_reg[0]\,
      O => \result_data[7]_i_1__38_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => reset,
      D => \result_data[0]_i_1__38_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__8\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__8\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__8\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__8\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__8\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(7),
      Q => \p_0_in__8\(7)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => reset,
      D => \result_data[1]_i_1__38_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => reset,
      D => \result_data[2]_i_1__38_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => reset,
      D => \result_data[3]_i_1__38_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => reset,
      D => \result_data[4]_i_1__38_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => reset,
      D => \result_data[5]_i_1__38_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => reset,
      D => \result_data[6]_i_1__38_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => reset,
      D => \result_data[7]_i_1__38_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__8\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__8\(1)
    );
\rv_len[1]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__7__0\(1)
    );
\rv_len[2]_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__1\(2),
      O => \p_0_in__7__0\(2)
    );
\rv_len[3]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__7__0\(3)
    );
\rv_len[4]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__7__0\(4)
    );
\rv_len[5]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \rv_len[5]_i_2__36_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__7__0\(5)
    );
\rv_len[5]_i_2__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__36_n_0\
    );
\rv_len[6]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \rv_len[7]_i_3__37_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__7__0\(6)
    );
\rv_len[7]_i_2__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \rv_len[7]_i_3__37_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__7__0\(7)
    );
\rv_len[7]_i_3__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__37_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => reset,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__7__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__7__0\(2),
      Q => \rv_len_reg__1\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__7__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__7__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__7__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__7__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__7__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \outreg[15]_i_3__10_n_0\,
      I2 => \outreg[15]_i_4__11_n_0\,
      I3 => \^wreg_out_trig_threshold_n_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => valid_i_1_n_0,
      Q => \^wreg_out_trig_threshold_n_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized23\ is
  port (
    \rv_len_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_out_trig_risetime : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_risetime_valid : out STD_LOGIC;
    \addr_reg[4]\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \addr_reg[4]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[3]_rep_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[2]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[2]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized23\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized23\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \check[7]_i_9_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[15]_i_1__13_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_2__14_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_3__11_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_5__13_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_7__11_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_8__11_n_0\ : STD_LOGIC;
  signal \p_0_in__8__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \result_data[0]_i_1__29_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__29_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__29_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__29_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__29_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__29_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__29_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__29_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__37_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__38_n_0\ : STD_LOGIC;
  signal \^rv_len_reg[0]_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_out_trig_risetime_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__48\ : label is "soft_lutpair783";
  attribute SOFT_HLUTNM of \check[1]_i_1__48\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \check[2]_i_1__48\ : label is "soft_lutpair782";
  attribute SOFT_HLUTNM of \check[3]_i_1__48\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \check[4]_i_1__48\ : label is "soft_lutpair788";
  attribute SOFT_HLUTNM of \check[5]_i_1__48\ : label is "soft_lutpair784";
  attribute SOFT_HLUTNM of \check[7]_i_2__39\ : label is "soft_lutpair788";
  attribute SOFT_HLUTNM of \check[7]_i_6__29\ : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of \check[7]_i_7__15\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \check[7]_i_8__0\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \outreg[15]_i_3__11\ : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of \outreg[15]_i_5__13\ : label is "soft_lutpair782";
  attribute SOFT_HLUTNM of \outreg[15]_i_7__11\ : label is "soft_lutpair783";
  attribute SOFT_HLUTNM of \outreg[15]_i_8__11\ : label is "soft_lutpair784";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__29\ : label is "soft_lutpair792";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__29\ : label is "soft_lutpair792";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__29\ : label is "soft_lutpair789";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__29\ : label is "soft_lutpair791";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__29\ : label is "soft_lutpair791";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__29\ : label is "soft_lutpair790";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__29\ : label is "soft_lutpair790";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__29\ : label is "soft_lutpair789";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__28\ : label is "soft_lutpair786";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__28\ : label is "soft_lutpair781";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__28\ : label is "soft_lutpair781";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__28\ : label is "soft_lutpair786";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__29\ : label is "soft_lutpair785";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__26\ : label is "soft_lutpair785";
begin
  Q(0) <= \^q\(0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  \rv_len_reg[0]_0\ <= \^rv_len_reg[0]_0\;
  wreg_out_trig_risetime_valid <= \^wreg_out_trig_risetime_valid\;
\check[0]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_8__0_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_8__0_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_8__0_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_8__0_n_0\,
      I1 => \getdata_reg[3]_rep\,
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_8__0_n_0\,
      I1 => \getdata_reg[7]_rep\(0),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_8__0_n_0\,
      I1 => p_0_in(0),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_8__0_n_0\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_8__0_n_0\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_6__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__1\(2),
      O => \check_reg[0]_1\
    );
\check[7]_i_7__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len_reg__1\(4),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(6),
      O => \^check_reg[0]_0\
    );
\check[7]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rv_len_reg__1\(6),
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \check[7]_i_9_n_0\,
      O => \check[7]_i_8__0_n_0\
    );
\check[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__1\(4),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(2),
      I5 => \rv_len_reg__1\(5),
      O => \check[7]_i_9_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[4]_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[4]_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[4]_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[4]_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[4]_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[4]_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[4]_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[4]_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[15]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[15]_i_2__14_n_0\,
      I1 => \outreg[15]_i_3__11_n_0\,
      I2 => \addr_reg[4]\,
      O => \outreg[15]_i_1__13_n_0\
    );
\outreg[15]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[15]_i_5__13_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(2),
      I3 => \getdata_reg[3]_rep_0\,
      I4 => \outreg[15]_i_7__11_n_0\,
      I5 => \outreg[15]_i_8__11_n_0\,
      O => \outreg[15]_i_2__14_n_0\
    );
\outreg[15]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \^rv_len_reg[0]_0\
    );
\outreg[15]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__1\(2),
      I2 => \rv_len_reg__1\(3),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0\(1),
      O => \outreg[15]_i_3__11_n_0\
    );
\outreg[15]_i_5__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[7]_rep\(1),
      O => \outreg[15]_i_5__13_n_0\
    );
\outreg[15]_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]_rep\(0),
      O => \outreg[15]_i_7__11_n_0\
    );
\outreg[15]_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => p_0_in(0),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[15]_i_8__11_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__13_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_out_trig_risetime(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__13_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__9\(2),
      Q => wreg_out_trig_risetime(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__13_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__9\(3),
      Q => wreg_out_trig_risetime(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__13_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__9\(4),
      Q => wreg_out_trig_risetime(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__13_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__9\(5),
      Q => wreg_out_trig_risetime(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__13_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__9\(6),
      Q => wreg_out_trig_risetime(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__13_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__9\(7),
      Q => wreg_out_trig_risetime(15)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__13_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_out_trig_risetime(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__13_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_out_trig_risetime(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__13_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_out_trig_risetime(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__13_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_out_trig_risetime(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__13_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_out_trig_risetime(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__13_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_out_trig_risetime(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__13_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_out_trig_risetime(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__13_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__9\(0),
      Q => wreg_out_trig_risetime(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__13_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__9\(1),
      Q => wreg_out_trig_risetime(9)
    );
\result_data[0]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(0),
      I1 => \addr_reg[4]_0\,
      O => \result_data[0]_i_1__29_n_0\
    );
\result_data[1]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(1),
      I1 => \addr_reg[4]_0\,
      O => \result_data[1]_i_1__29_n_0\
    );
\result_data[2]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(2),
      I1 => \addr_reg[4]_0\,
      O => \result_data[2]_i_1__29_n_0\
    );
\result_data[3]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(3),
      I1 => \addr_reg[4]_0\,
      O => \result_data[3]_i_1__29_n_0\
    );
\result_data[4]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(4),
      I1 => \addr_reg[4]_0\,
      O => \result_data[4]_i_1__29_n_0\
    );
\result_data[5]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(5),
      I1 => \addr_reg[4]_0\,
      O => \result_data[5]_i_1__29_n_0\
    );
\result_data[6]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(6),
      I1 => \addr_reg[4]_0\,
      O => \result_data[6]_i_1__29_n_0\
    );
\result_data[7]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(7),
      I1 => \addr_reg[4]_0\,
      O => \result_data[7]_i_1__29_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[0]_i_1__29_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__9\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__9\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__9\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__9\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__9\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(7),
      Q => \p_0_in__9\(7)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[1]_i_1__29_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[2]_i_1__29_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[3]_i_1__29_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[4]_i_1__29_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[5]_i_1__29_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[6]_i_1__29_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[7]_i_1__29_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__9\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__9\(1)
    );
\rv_len[1]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[4]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      O => \p_0_in__8__0\(1)
    );
\rv_len[2]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[4]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__1\(2),
      O => \p_0_in__8__0\(2)
    );
\rv_len[3]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[4]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__8__0\(3)
    );
\rv_len[4]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(3),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(2),
      I5 => \addr_reg[4]\,
      O => \p_0_in__8__0\(4)
    );
\rv_len[5]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[4]\,
      I1 => \rv_len[5]_i_2__37_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__8__0\(5)
    );
\rv_len[5]_i_2__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__37_n_0\
    );
\rv_len[6]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[4]\,
      I1 => \rv_len[7]_i_3__38_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__8__0\(6)
    );
\rv_len[7]_i_2__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[4]\,
      I1 => \rv_len[7]_i_3__38_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__8__0\(7)
    );
\rv_len[7]_i_3__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__38_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \rv_len_reg[0]_1\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__8__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__8__0\(2),
      Q => \rv_len_reg__1\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__8__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__8__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__8__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__8__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__8__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[15]_i_2__14_n_0\,
      I1 => \outreg[15]_i_3__11_n_0\,
      I2 => \addr_reg[4]\,
      I3 => \^wreg_out_trig_risetime_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^rv_len_reg[0]_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_out_trig_risetime_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized24\ is
  port (
    \outreg_reg[7]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_out_trig_droptime : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_droptime_valid : out STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \addr_reg[5]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[2]_rep\ : in STD_LOGIC;
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    \getdata_reg[3]_rep_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[5]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[5]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized24\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized24\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_6__30_n_0\ : STD_LOGIC;
  signal \check[7]_i_7__17_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[15]_i_1__14_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_3__12_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_4__12_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_6__12_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_8__12_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_9__4_n_0\ : STD_LOGIC;
  signal \^outreg_reg[7]_0\ : STD_LOGIC;
  signal \p_0_in__10__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__9__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \result_data[0]_i_1__37_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__37_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__37_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__37_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__37_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__37_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__37_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__37_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__38_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__39_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_out_trig_droptime_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__49\ : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of \check[1]_i_1__49\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of \check[2]_i_1__49\ : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of \check[3]_i_1__49\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of \check[4]_i_1__49\ : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of \check[5]_i_1__49\ : label is "soft_lutpair756";
  attribute SOFT_HLUTNM of \check[7]_i_2__40\ : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of \check[7]_i_4__36\ : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of \check[7]_i_5__38\ : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of \check[7]_i_6__30\ : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of \outreg[15]_i_4__12\ : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of \outreg[15]_i_6__12\ : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of \outreg[15]_i_8__12\ : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of \outreg[15]_i_9__4\ : label is "soft_lutpair756";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__37\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__37\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__37\ : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__37\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__37\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__37\ : label is "soft_lutpair762";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__37\ : label is "soft_lutpair762";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__37\ : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__36\ : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__36\ : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__36\ : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__36\ : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__37\ : label is "soft_lutpair757";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__33\ : label is "soft_lutpair757";
begin
  Q(0) <= \^q\(0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  \outreg_reg[7]_0\ <= \^outreg_reg[7]_0\;
  wreg_out_trig_droptime_valid <= \^wreg_out_trig_droptime_valid\;
\check[0]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__30_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__30_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__30_n_0\,
      I1 => \getdata_reg[2]_rep\,
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__30_n_0\,
      I1 => \getdata_reg[3]_rep\,
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__30_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__30_n_0\,
      I1 => D(3),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__30_n_0\,
      I1 => D(4),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__30_n_0\,
      I1 => D(5),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_4__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__1\(2),
      O => \check_reg[0]_1\
    );
\check[7]_i_5__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(6),
      I2 => \rv_len_reg__1\(5),
      I3 => \rv_len_reg__1\(4),
      O => \^check_reg[0]_0\
    );
\check[7]_i_6__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      I4 => \check[7]_i_7__17_n_0\,
      O => \check[7]_i_6__30_n_0\
    );
\check[7]_i_7__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__1\(4),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(2),
      I5 => \rv_len_reg__1\(5),
      O => \check[7]_i_7__17_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\,
      CLR => \^outreg_reg[7]_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\,
      CLR => \^outreg_reg[7]_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\,
      CLR => \^outreg_reg[7]_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\,
      CLR => \^outreg_reg[7]_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\,
      CLR => \^outreg_reg[7]_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\,
      CLR => \^outreg_reg[7]_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\,
      CLR => \^outreg_reg[7]_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\,
      CLR => \^outreg_reg[7]_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[15]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[15]_i_3__12_n_0\,
      I1 => \outreg[15]_i_4__12_n_0\,
      I2 => \addr_reg[3]\,
      O => \outreg[15]_i_1__14_n_0\
    );
\outreg[15]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \^outreg_reg[7]_0\
    );
\outreg[15]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[15]_i_6__12_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => D(5),
      I3 => \getdata_reg[3]_rep_0\,
      I4 => \outreg[15]_i_8__12_n_0\,
      I5 => \outreg[15]_i_9__4_n_0\,
      O => \outreg[15]_i_3__12_n_0\
    );
\outreg[15]_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__1\(2),
      I2 => \rv_len_reg__1\(3),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0\(1),
      O => \outreg[15]_i_4__12_n_0\
    );
\outreg[15]_i_6__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => \getdata_reg[2]_rep\,
      I2 => \check_reg_n_0_[6]\,
      I3 => D(4),
      O => \outreg[15]_i_6__12_n_0\
    );
\outreg[15]_i_8__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => D(2),
      O => \outreg[15]_i_8__12_n_0\
    );
\outreg[15]_i_9__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => D(3),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[15]_i_9__4_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__14_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_out_trig_droptime(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__14_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__10__0\(2),
      Q => wreg_out_trig_droptime(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__14_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__10__0\(3),
      Q => wreg_out_trig_droptime(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__14_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__10__0\(4),
      Q => wreg_out_trig_droptime(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__14_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__10__0\(5),
      Q => wreg_out_trig_droptime(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__14_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__10__0\(6),
      Q => wreg_out_trig_droptime(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__14_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__10__0\(7),
      Q => wreg_out_trig_droptime(15)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__14_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_out_trig_droptime(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__14_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_out_trig_droptime(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__14_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_out_trig_droptime(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__14_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_out_trig_droptime(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__14_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_out_trig_droptime(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__14_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_out_trig_droptime(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__14_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_out_trig_droptime(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__14_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__10__0\(0),
      Q => wreg_out_trig_droptime(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__14_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__10__0\(1),
      Q => wreg_out_trig_droptime(9)
    );
\result_data[0]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10__0\(0),
      I1 => \addr_reg[5]\,
      O => \result_data[0]_i_1__37_n_0\
    );
\result_data[1]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10__0\(1),
      I1 => \addr_reg[5]\,
      O => \result_data[1]_i_1__37_n_0\
    );
\result_data[2]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10__0\(2),
      I1 => \addr_reg[5]\,
      O => \result_data[2]_i_1__37_n_0\
    );
\result_data[3]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10__0\(3),
      I1 => \addr_reg[5]\,
      O => \result_data[3]_i_1__37_n_0\
    );
\result_data[4]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10__0\(4),
      I1 => \addr_reg[5]\,
      O => \result_data[4]_i_1__37_n_0\
    );
\result_data[5]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10__0\(5),
      I1 => \addr_reg[5]\,
      O => \result_data[5]_i_1__37_n_0\
    );
\result_data[6]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10__0\(6),
      I1 => \addr_reg[5]\,
      O => \result_data[6]_i_1__37_n_0\
    );
\result_data[7]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10__0\(7),
      I1 => \addr_reg[5]\,
      O => \result_data[7]_i_1__37_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[0]_i_1__37_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \getdata_reg[7]_rep\(2),
      Q => \p_0_in__10__0\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \getdata_reg[7]_rep\(3),
      Q => \p_0_in__10__0\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \getdata_reg[7]_rep\(4),
      Q => \p_0_in__10__0\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \getdata_reg[7]_rep\(5),
      Q => \p_0_in__10__0\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \getdata_reg[7]_rep\(6),
      Q => \p_0_in__10__0\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \getdata_reg[7]_rep\(7),
      Q => \p_0_in__10__0\(7)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[1]_i_1__37_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[2]_i_1__37_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[3]_i_1__37_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[4]_i_1__37_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[5]_i_1__37_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[6]_i_1__37_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[7]_i_1__37_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \getdata_reg[7]_rep\(0),
      Q => \p_0_in__10__0\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \getdata_reg[7]_rep\(1),
      Q => \p_0_in__10__0\(1)
    );
\rv_len[1]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      O => \p_0_in__9__0\(1)
    );
\rv_len[2]_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__1\(2),
      O => \p_0_in__9__0\(2)
    );
\rv_len[3]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__9__0\(3)
    );
\rv_len[4]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(3),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(2),
      I5 => \addr_reg[3]\,
      O => \p_0_in__9__0\(4)
    );
\rv_len[5]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len[5]_i_2__38_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__9__0\(5)
    );
\rv_len[5]_i_2__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__38_n_0\
    );
\rv_len[6]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len[7]_i_3__39_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__9__0\(6)
    );
\rv_len[7]_i_2__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len[7]_i_3__39_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__9__0\(7)
    );
\rv_len[7]_i_3__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__39_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__9__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__9__0\(2),
      Q => \rv_len_reg__1\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__9__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__9__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__9__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__9__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[5]_rep_0\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__9__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[15]_i_3__12_n_0\,
      I1 => \outreg[15]_i_4__12_n_0\,
      I2 => \addr_reg[3]\,
      I3 => \^wreg_out_trig_droptime_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^outreg_reg[7]_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_out_trig_droptime_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized25\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    wreg_out_trig_pulsewidth : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_pulsewidth_valid : out STD_LOGIC;
    \addr_reg[0]\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    wr_up_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \getdata_reg[3]_rep_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[3]_rep_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[3]_rep_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized25\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized25\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_5__30_n_0\ : STD_LOGIC;
  signal \check[7]_i_6__22_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[15]_i_1__7_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_2__5_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_4__13_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_5__10_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_6__13_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_8__13_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_9__5_n_0\ : STD_LOGIC;
  signal \p_0_in__10\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \result_data[0]_i_1__36_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__36_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__36_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__36_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__36_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__36_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__36_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__36_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__39_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__40_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_out_trig_pulsewidth_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__40\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \check[1]_i_1__40\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \check[2]_i_1__40\ : label is "soft_lutpair769";
  attribute SOFT_HLUTNM of \check[3]_i_1__40\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \check[4]_i_1__40\ : label is "soft_lutpair774";
  attribute SOFT_HLUTNM of \check[5]_i_1__40\ : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \check[6]_i_1__40\ : label is "soft_lutpair774";
  attribute SOFT_HLUTNM of \check[7]_i_3__28\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \check[7]_i_4__37\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \check[7]_i_5__30\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \outreg[15]_i_5__10\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \outreg[15]_i_6__13\ : label is "soft_lutpair769";
  attribute SOFT_HLUTNM of \outreg[15]_i_8__13\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \outreg[15]_i_9__5\ : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__36\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__36\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__36\ : label is "soft_lutpair777";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__36\ : label is "soft_lutpair777";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__36\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__36\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__36\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__36\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__35\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__35\ : label is "soft_lutpair767";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__35\ : label is "soft_lutpair767";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__35\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__36\ : label is "soft_lutpair768";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__47\ : label is "soft_lutpair768";
begin
  Q(0) <= \^q\(0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_out_trig_pulsewidth_valid <= \^wreg_out_trig_pulsewidth_valid\;
\check[0]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__30_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__30_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__30_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__30_n_0\,
      I1 => \getdata_reg[3]_rep\,
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__30_n_0\,
      I1 => \getdata_reg[7]_rep\(0),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__30_n_0\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__30_n_0\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__30_n_0\,
      I1 => \getdata_reg[7]_rep\(3),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_3__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__1\(2),
      O => \check_reg[0]_1\
    );
\check[7]_i_4__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len_reg__1\(4),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(6),
      O => \^check_reg[0]_0\
    );
\check[7]_i_5__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rv_len_reg__1\(6),
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \check[7]_i_6__22_n_0\,
      O => \check[7]_i_5__30_n_0\
    );
\check[7]_i_6__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__1\(4),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(2),
      I5 => \rv_len_reg__1\(5),
      O => \check[7]_i_6__22_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => wr_up_reg,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => wr_up_reg,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => wr_up_reg,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => wr_up_reg,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => wr_up_reg,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => wr_up_reg,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => wr_up_reg,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => wr_up_reg,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[15]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \outreg[15]_i_4__13_n_0\,
      I2 => \outreg[15]_i_5__10_n_0\,
      O => \outreg[15]_i_1__7_n_0\
    );
\outreg[15]_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[15]_i_2__5_n_0\
    );
\outreg[15]_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[15]_i_6__13_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(3),
      I3 => \getdata_reg[3]_rep_0\,
      I4 => \outreg[15]_i_8__13_n_0\,
      I5 => \outreg[15]_i_9__5_n_0\,
      O => \outreg[15]_i_4__13_n_0\
    );
\outreg[15]_i_5__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__1\(2),
      I2 => \rv_len_reg__1\(3),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0\(1),
      O => \outreg[15]_i_5__10_n_0\
    );
\outreg[15]_i_6__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[7]_rep\(2),
      O => \outreg[15]_i_6__13_n_0\
    );
\outreg[15]_i_8__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]_rep\(0),
      O => \outreg[15]_i_8__13_n_0\
    );
\outreg[15]_i_9__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[15]_i_9__5_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__7_n_0\,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_out_trig_pulsewidth(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__7_n_0\,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \p_0_in__11\(2),
      Q => wreg_out_trig_pulsewidth(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__7_n_0\,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \p_0_in__11\(3),
      Q => wreg_out_trig_pulsewidth(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__7_n_0\,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \p_0_in__11\(4),
      Q => wreg_out_trig_pulsewidth(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__7_n_0\,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \p_0_in__11\(5),
      Q => wreg_out_trig_pulsewidth(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__7_n_0\,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \p_0_in__11\(6),
      Q => wreg_out_trig_pulsewidth(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__7_n_0\,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \p_0_in__11\(7),
      Q => wreg_out_trig_pulsewidth(15)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__7_n_0\,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_out_trig_pulsewidth(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__7_n_0\,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_out_trig_pulsewidth(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__7_n_0\,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_out_trig_pulsewidth(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__7_n_0\,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_out_trig_pulsewidth(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__7_n_0\,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_out_trig_pulsewidth(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__7_n_0\,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_out_trig_pulsewidth(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__7_n_0\,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_out_trig_pulsewidth(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__7_n_0\,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \p_0_in__11\(0),
      Q => wreg_out_trig_pulsewidth(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__7_n_0\,
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \p_0_in__11\(1),
      Q => wreg_out_trig_pulsewidth(9)
    );
\result_data[0]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(0),
      I1 => wr_up_reg,
      O => \result_data[0]_i_1__36_n_0\
    );
\result_data[1]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(1),
      I1 => wr_up_reg,
      O => \result_data[1]_i_1__36_n_0\
    );
\result_data[2]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(2),
      I1 => wr_up_reg,
      O => \result_data[2]_i_1__36_n_0\
    );
\result_data[3]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(3),
      I1 => wr_up_reg,
      O => \result_data[3]_i_1__36_n_0\
    );
\result_data[4]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(4),
      I1 => wr_up_reg,
      O => \result_data[4]_i_1__36_n_0\
    );
\result_data[5]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(5),
      I1 => wr_up_reg,
      O => \result_data[5]_i_1__36_n_0\
    );
\result_data[6]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(6),
      I1 => wr_up_reg,
      O => \result_data[6]_i_1__36_n_0\
    );
\result_data[7]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(7),
      I1 => wr_up_reg,
      O => \result_data[7]_i_1__36_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \result_data[0]_i_1__36_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__11\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__11\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__11\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__11\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__11\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \getdata_reg[7]_rep_0\(7),
      Q => \p_0_in__11\(7)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \result_data[1]_i_1__36_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \result_data[2]_i_1__36_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \result_data[3]_i_1__36_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \result_data[4]_i_1__36_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \result_data[5]_i_1__36_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \result_data[6]_i_1__36_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \result_data[7]_i_1__36_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__11\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__11\(1)
    );
\rv_len[1]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__10\(1)
    );
\rv_len[2]_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__1\(2),
      O => \p_0_in__10\(2)
    );
\rv_len[3]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__10\(3)
    );
\rv_len[4]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__10\(4)
    );
\rv_len[5]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \rv_len[5]_i_2__39_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__10\(5)
    );
\rv_len[5]_i_2__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__39_n_0\
    );
\rv_len[6]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \rv_len[7]_i_3__40_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__10\(6)
    );
\rv_len[7]_i_2__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \rv_len[7]_i_3__40_n_0\,
      I1 => \rv_len_reg__1\(6),
      I2 => \addr_reg[0]\,
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__10\(7)
    );
\rv_len[7]_i_3__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__40_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_2\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_2\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \p_0_in__10\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_2\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \p_0_in__10\(2),
      Q => \rv_len_reg__1\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_2\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \p_0_in__10\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_2\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \p_0_in__10\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_2\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \p_0_in__10\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_2\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \p_0_in__10\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_2\(0),
      CLR => \outreg[15]_i_2__5_n_0\,
      D => \p_0_in__10\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[15]_i_4__13_n_0\,
      I1 => \outreg[15]_i_5__10_n_0\,
      I2 => \addr_reg[0]\,
      I3 => \^wreg_out_trig_pulsewidth_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[15]_i_2__5_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_out_trig_pulsewidth_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized26\ is
  port (
    wreg_out_trig_riseratio_valid : out STD_LOGIC;
    wreg_out_trig_riseratio : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[5]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized26\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized26\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\(0),
      CLR => reset,
      D => D(0),
      Q => wreg_out_trig_riseratio(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\(0),
      CLR => reset,
      D => D(1),
      Q => wreg_out_trig_riseratio(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\(0),
      CLR => reset,
      D => D(2),
      Q => wreg_out_trig_riseratio(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\(0),
      CLR => reset,
      D => p_0_in(0),
      Q => wreg_out_trig_riseratio(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\(0),
      CLR => reset,
      D => D(3),
      Q => wreg_out_trig_riseratio(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\(0),
      CLR => reset,
      D => \getdata_reg[5]_rep\(0),
      Q => wreg_out_trig_riseratio(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\(0),
      CLR => reset,
      D => D(4),
      Q => wreg_out_trig_riseratio(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[5]\(0),
      CLR => reset,
      D => D(5),
      Q => wreg_out_trig_riseratio(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \addr_reg[5]\(0),
      Q => wreg_out_trig_riseratio_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized27\ is
  port (
    wreg_out_trig_dropratio_valid : out STD_LOGIC;
    wreg_out_trig_dropratio : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[5]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized27\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized27\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(0),
      Q => wreg_out_trig_dropratio(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(1),
      Q => wreg_out_trig_dropratio(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(2),
      Q => wreg_out_trig_dropratio(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => p_0_in(0),
      Q => wreg_out_trig_dropratio(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(3),
      Q => wreg_out_trig_dropratio(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => \getdata_reg[5]_rep\(0),
      Q => wreg_out_trig_dropratio(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(4),
      Q => wreg_out_trig_dropratio(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(5),
      Q => wreg_out_trig_dropratio(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \addr_reg[2]\(0),
      Q => wreg_out_trig_dropratio_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized28\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_out_trig_rmsvalue : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_rmsvalue_valid : out STD_LOGIC;
    \addr_reg[1]\ : in STD_LOGIC;
    \addr_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    \getdata_reg[5]_rep\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \getdata_reg[3]_rep_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \getdata_reg[3]_rep_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[3]_rep_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized28\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized28\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_6__31_n_0\ : STD_LOGIC;
  signal \check[7]_i_7__18_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[15]_i_1__6_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_3__13_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_4__14_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_5__14_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_7__14_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_8__14_n_0\ : STD_LOGIC;
  signal \p_0_in__11__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \result_data[0]_i_1__35_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__35_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__35_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__35_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__35_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__35_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__35_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__35_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__40_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__41_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_out_trig_rmsvalue_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__50\ : label is "soft_lutpair799";
  attribute SOFT_HLUTNM of \check[1]_i_1__50\ : label is "soft_lutpair801";
  attribute SOFT_HLUTNM of \check[2]_i_1__50\ : label is "soft_lutpair796";
  attribute SOFT_HLUTNM of \check[3]_i_1__50\ : label is "soft_lutpair801";
  attribute SOFT_HLUTNM of \check[4]_i_1__50\ : label is "soft_lutpair802";
  attribute SOFT_HLUTNM of \check[5]_i_1__50\ : label is "soft_lutpair797";
  attribute SOFT_HLUTNM of \check[6]_i_1__50\ : label is "soft_lutpair802";
  attribute SOFT_HLUTNM of \check[7]_i_4__38\ : label is "soft_lutpair794";
  attribute SOFT_HLUTNM of \check[7]_i_5__39\ : label is "soft_lutpair793";
  attribute SOFT_HLUTNM of \check[7]_i_6__31\ : label is "soft_lutpair793";
  attribute SOFT_HLUTNM of \outreg[15]_i_3__13\ : label is "soft_lutpair794";
  attribute SOFT_HLUTNM of \outreg[15]_i_5__14\ : label is "soft_lutpair796";
  attribute SOFT_HLUTNM of \outreg[15]_i_7__14\ : label is "soft_lutpair799";
  attribute SOFT_HLUTNM of \outreg[15]_i_8__14\ : label is "soft_lutpair797";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__35\ : label is "soft_lutpair806";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__35\ : label is "soft_lutpair806";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__35\ : label is "soft_lutpair805";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__35\ : label is "soft_lutpair804";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__35\ : label is "soft_lutpair805";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__35\ : label is "soft_lutpair803";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__35\ : label is "soft_lutpair804";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__35\ : label is "soft_lutpair803";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__34\ : label is "soft_lutpair800";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__34\ : label is "soft_lutpair795";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__34\ : label is "soft_lutpair795";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__34\ : label is "soft_lutpair800";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__35\ : label is "soft_lutpair798";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__32\ : label is "soft_lutpair798";
begin
  Q(0) <= \^q\(0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_out_trig_rmsvalue_valid <= \^wreg_out_trig_rmsvalue_valid\;
\check[0]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__31_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__31_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__31_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__31_n_0\,
      I1 => \getdata_reg[3]_rep\,
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__31_n_0\,
      I1 => \getdata_reg[5]_rep\(0),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__31_n_0\,
      I1 => \getdata_reg[5]_rep\(1),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__31_n_0\,
      I1 => D(3),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__31_n_0\,
      I1 => D(4),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_4__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__1\(2),
      O => \check_reg[0]_1\
    );
\check[7]_i_5__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len_reg__1\(4),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(6),
      O => \^check_reg[0]_0\
    );
\check[7]_i_6__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rv_len_reg__1\(6),
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \check[7]_i_7__18_n_0\,
      O => \check[7]_i_6__31_n_0\
    );
\check[7]_i_7__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__1\(4),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(2),
      I5 => \rv_len_reg__1\(5),
      O => \check[7]_i_7__18_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[15]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \outreg[15]_i_3__13_n_0\,
      I2 => \outreg[15]_i_4__14_n_0\,
      O => \outreg[15]_i_1__6_n_0\
    );
\outreg[15]_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__1\(2),
      I2 => \rv_len_reg__1\(3),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0\(1),
      O => \outreg[15]_i_3__13_n_0\
    );
\outreg[15]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[15]_i_5__14_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => D(4),
      I3 => \getdata_reg[3]_rep_0\,
      I4 => \outreg[15]_i_7__14_n_0\,
      I5 => \outreg[15]_i_8__14_n_0\,
      O => \outreg[15]_i_4__14_n_0\
    );
\outreg[15]_i_5__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => D(3),
      O => \outreg[15]_i_5__14_n_0\
    );
\outreg[15]_i_7__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[5]_rep\(0),
      O => \outreg[15]_i_7__14_n_0\
    );
\outreg[15]_i_8__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[5]_rep\(1),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[15]_i_8__14_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__6_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_out_trig_rmsvalue(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__6_n_0\,
      CLR => reset,
      D => \p_0_in__12\(2),
      Q => wreg_out_trig_rmsvalue(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__6_n_0\,
      CLR => reset,
      D => \p_0_in__12\(3),
      Q => wreg_out_trig_rmsvalue(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__6_n_0\,
      CLR => reset,
      D => \p_0_in__12\(4),
      Q => wreg_out_trig_rmsvalue(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__6_n_0\,
      CLR => reset,
      D => \p_0_in__12\(5),
      Q => wreg_out_trig_rmsvalue(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__6_n_0\,
      CLR => reset,
      D => \p_0_in__12\(6),
      Q => wreg_out_trig_rmsvalue(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__6_n_0\,
      CLR => reset,
      D => \p_0_in__12\(7),
      Q => wreg_out_trig_rmsvalue(15)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__6_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_out_trig_rmsvalue(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__6_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_out_trig_rmsvalue(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__6_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_out_trig_rmsvalue(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__6_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_out_trig_rmsvalue(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__6_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_out_trig_rmsvalue(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__6_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_out_trig_rmsvalue(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__6_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_out_trig_rmsvalue(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__6_n_0\,
      CLR => reset,
      D => \p_0_in__12\(0),
      Q => wreg_out_trig_rmsvalue(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__6_n_0\,
      CLR => reset,
      D => \p_0_in__12\(1),
      Q => wreg_out_trig_rmsvalue(9)
    );
\result_data[0]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(0),
      I1 => \addr_reg[0]\,
      O => \result_data[0]_i_1__35_n_0\
    );
\result_data[1]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(1),
      I1 => \addr_reg[0]\,
      O => \result_data[1]_i_1__35_n_0\
    );
\result_data[2]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(2),
      I1 => \addr_reg[0]\,
      O => \result_data[2]_i_1__35_n_0\
    );
\result_data[3]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(3),
      I1 => \addr_reg[0]\,
      O => \result_data[3]_i_1__35_n_0\
    );
\result_data[4]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(4),
      I1 => \addr_reg[0]\,
      O => \result_data[4]_i_1__35_n_0\
    );
\result_data[5]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(5),
      I1 => \addr_reg[0]\,
      O => \result_data[5]_i_1__35_n_0\
    );
\result_data[6]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(6),
      I1 => \addr_reg[0]\,
      O => \result_data[6]_i_1__35_n_0\
    );
\result_data[7]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(7),
      I1 => \addr_reg[0]\,
      O => \result_data[7]_i_1__35_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => reset,
      D => \result_data[0]_i_1__35_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep\(2),
      Q => \p_0_in__12\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep\(3),
      Q => \p_0_in__12\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep\(4),
      Q => \p_0_in__12\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep\(5),
      Q => \p_0_in__12\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep\(6),
      Q => \p_0_in__12\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep\(7),
      Q => \p_0_in__12\(7)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => reset,
      D => \result_data[1]_i_1__35_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => reset,
      D => \result_data[2]_i_1__35_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => reset,
      D => \result_data[3]_i_1__35_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => reset,
      D => \result_data[4]_i_1__35_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => reset,
      D => \result_data[5]_i_1__35_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => reset,
      D => \result_data[6]_i_1__35_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => reset,
      D => \result_data[7]_i_1__35_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep\(0),
      Q => \p_0_in__12\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_1\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep\(1),
      Q => \p_0_in__12\(1)
    );
\rv_len[1]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      O => \p_0_in__11__0\(1)
    );
\rv_len[2]_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__1\(2),
      O => \p_0_in__11__0\(2)
    );
\rv_len[3]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__11__0\(3)
    );
\rv_len[4]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__11__0\(4)
    );
\rv_len[5]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len[5]_i_2__40_n_0\,
      I2 => \addr_reg[1]\,
      O => \p_0_in__11__0\(5)
    );
\rv_len[5]_i_2__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__40_n_0\
    );
\rv_len[6]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[7]_i_3__41_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__11__0\(6)
    );
\rv_len[7]_i_2__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[7]_i_3__41_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__11__0\(7)
    );
\rv_len[7]_i_3__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__41_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_2\(0),
      CLR => reset,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_2\(0),
      CLR => reset,
      D => \p_0_in__11__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_2\(0),
      CLR => reset,
      D => \p_0_in__11__0\(2),
      Q => \rv_len_reg__1\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_2\(0),
      CLR => reset,
      D => \p_0_in__11__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_2\(0),
      CLR => reset,
      D => \p_0_in__11__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_2\(0),
      CLR => reset,
      D => \p_0_in__11__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_2\(0),
      CLR => reset,
      D => \p_0_in__11__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep_2\(0),
      CLR => reset,
      D => \p_0_in__11__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \outreg[15]_i_3__13_n_0\,
      I2 => \outreg[15]_i_4__14_n_0\,
      I3 => \^wreg_out_trig_rmsvalue_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => valid_i_1_n_0,
      Q => \^wreg_out_trig_rmsvalue_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized29\ is
  port (
    wreg_mem_ctrl_valid : out STD_LOGIC;
    adv_up : out STD_LOGIC;
    wreg_mem_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    isa_adv_reg : in STD_LOGIC;
    adv_t_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized29\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized29\ is
begin
adv_up_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => adv_t_reg,
      Q => adv_up,
      R => isa_adv_reg
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(0),
      Q => wreg_mem_ctrl(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(1),
      Q => wreg_mem_ctrl(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(2),
      Q => wreg_mem_ctrl(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(3),
      Q => wreg_mem_ctrl(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(4),
      Q => wreg_mem_ctrl(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(5),
      Q => wreg_mem_ctrl(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(6),
      Q => wreg_mem_ctrl(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(7),
      Q => wreg_mem_ctrl(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => E(0),
      Q => wreg_mem_ctrl_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized3\ is
  port (
    wreg_system_sync_max_valid : out STD_LOGIC;
    \outreg_reg[7]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_system_sync_max : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \getdata_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reset : in STD_LOGIC;
    \addr_reg[3]_0\ : in STD_LOGIC;
    isa_cs_reg : in STD_LOGIC;
    \addr_reg[2]\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC;
    \getdata_reg[0]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[0]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized3\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized3\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_3__36_n_0\ : STD_LOGIC;
  signal \^check_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[3]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \outreg[15]_i_1__17_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_2__16_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_4__17_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_5__17_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_7__17_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_8__17_n_0\ : STD_LOGIC;
  signal \^outreg_reg[7]_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__4__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \result_data[0]_i_1__42_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__42_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__35_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__42_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__36_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__34_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_2__15_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__42_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__42_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__42_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__42_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__42_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__42_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__42_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__41_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__42_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__46_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__47_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__0__0\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \valid_i_1__4_n_0\ : STD_LOGIC;
  signal \^wreg_system_sync_max_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \outreg[15]_i_5__17\ : label is "soft_lutpair1193";
  attribute SOFT_HLUTNM of \outreg[15]_i_7__17\ : label is "soft_lutpair1194";
  attribute SOFT_HLUTNM of \outreg[15]_i_8__17\ : label is "soft_lutpair1195";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__42\ : label is "soft_lutpair1203";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__42\ : label is "soft_lutpair1201";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__35\ : label is "soft_lutpair1195";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__42\ : label is "soft_lutpair1200";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__36\ : label is "soft_lutpair1194";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__34\ : label is "soft_lutpair1199";
  attribute SOFT_HLUTNM of \result_data[15]_i_2__15\ : label is "soft_lutpair1198";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__42\ : label is "soft_lutpair1198";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__42\ : label is "soft_lutpair1200";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__42\ : label is "soft_lutpair1199";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__42\ : label is "soft_lutpair1201";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__42\ : label is "soft_lutpair1202";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__42\ : label is "soft_lutpair1203";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__41\ : label is "soft_lutpair1202";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__42\ : label is "soft_lutpair1193";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__41\ : label is "soft_lutpair1197";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__41\ : label is "soft_lutpair1192";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__41\ : label is "soft_lutpair1192";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__41\ : label is "soft_lutpair1197";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__42\ : label is "soft_lutpair1196";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__38\ : label is "soft_lutpair1196";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \check_reg[7]_0\(0) <= \^check_reg[7]_0\(0);
  \outreg_reg[7]_0\ <= \^outreg_reg[7]_0\;
  wreg_system_sync_max_valid <= \^wreg_system_sync_max_valid\;
\check[0]_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_3__36_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[0]\,
      I5 => \getdata_reg[7]\(0),
      O => check(0)
    );
\check[1]_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_3__36_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[1]\,
      I5 => \getdata_reg[7]\(1),
      O => check(1)
    );
\check[2]_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_3__36_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[2]\,
      I5 => \getdata_reg[3]_rep\(0),
      O => check(2)
    );
\check[3]_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_3__36_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[3]\,
      I5 => \getdata_reg[3]_rep\(1),
      O => check(3)
    );
\check[4]_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_3__36_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[4]\,
      I5 => \getdata_reg[7]\(3),
      O => check(4)
    );
\check[5]_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_3__36_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[5]\,
      I5 => \getdata_reg[7]\(4),
      O => check(5)
    );
\check[6]_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_3__36_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[6]\,
      I5 => D(0),
      O => check(6)
    );
\check[7]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EF0000000000"
    )
        port map (
      I0 => \outreg[15]_i_2__16_n_0\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \addr_reg[3]_0\,
      I4 => isa_cs_reg,
      I5 => \addr_reg[2]\,
      O => \^e\(0)
    );
\check[7]_i_2__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_3__36_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \^check_reg[7]_0\(0),
      I5 => D(1),
      O => check(7)
    );
\check[7]_i_3__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__0__0\(2),
      I3 => \rv_len_reg__0__0\(6),
      I4 => \rv_len_reg__0__0\(7),
      O => \check[7]_i_3__36_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^outreg_reg[7]_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^outreg_reg[7]_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^outreg_reg[7]_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^outreg_reg[7]_0\,
      D => check(3),
      Q => \check_reg_n_0_[3]\
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^outreg_reg[7]_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^outreg_reg[7]_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^outreg_reg[7]_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^outreg_reg[7]_0\,
      D => check(7),
      Q => \^check_reg[7]_0\(0)
    );
\outreg[15]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \outreg[15]_i_2__16_n_0\,
      I3 => \addr_reg[3]\,
      I4 => \outreg[15]_i_4__17_n_0\,
      O => \outreg[15]_i_1__17_n_0\
    );
\outreg[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \^outreg_reg[7]_0\
    );
\outreg[15]_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rv_len_reg__0__0\(3),
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(2),
      I3 => \rv_len_reg__0__0\(7),
      I4 => \rv_len_reg__0__0\(6),
      I5 => \rv_len_reg__0__0\(5),
      O => \outreg[15]_i_2__16_n_0\
    );
\outreg[15]_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000000000"
    )
        port map (
      I0 => \outreg[15]_i_5__17_n_0\,
      I1 => \check_reg_n_0_[6]\,
      I2 => D(0),
      I3 => \getdata_reg[7]_rep\,
      I4 => \outreg[15]_i_7__17_n_0\,
      I5 => \outreg[15]_i_8__17_n_0\,
      O => \outreg[15]_i_4__17_n_0\
    );
\outreg[15]_i_5__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \check_reg_n_0_[1]\,
      I1 => \getdata_reg[7]\(1),
      I2 => \check_reg_n_0_[2]\,
      I3 => \getdata_reg[3]_rep\(0),
      O => \outreg[15]_i_5__17_n_0\
    );
\outreg[15]_i_7__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[7]\(4),
      I2 => \check_reg_n_0_[0]\,
      I3 => \getdata_reg[7]\(0),
      O => \outreg[15]_i_7__17_n_0\
    );
\outreg[15]_i_8__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \check_reg_n_0_[3]\,
      I1 => \getdata_reg[3]_rep\(1),
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]\(3),
      O => \outreg[15]_i_8__17_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__17_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_system_sync_max(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__17_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__1\(2),
      Q => wreg_system_sync_max(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__17_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__1\(3),
      Q => wreg_system_sync_max(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__17_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__1\(4),
      Q => wreg_system_sync_max(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__17_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__1\(5),
      Q => wreg_system_sync_max(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__17_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__1\(6),
      Q => wreg_system_sync_max(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__17_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__1\(7),
      Q => wreg_system_sync_max(15)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__17_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_system_sync_max(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__17_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_system_sync_max(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__17_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_system_sync_max(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__17_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_system_sync_max(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__17_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_system_sync_max(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__17_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_system_sync_max(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__17_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_system_sync_max(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__17_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__1\(0),
      Q => wreg_system_sync_max(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__17_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__1\(1),
      Q => wreg_system_sync_max(9)
    );
\result_data[0]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__1\(0),
      O => \result_data[0]_i_1__42_n_0\
    );
\result_data[10]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[7]\(2),
      O => \result_data[10]_i_1__42_n_0\
    );
\result_data[11]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[3]_rep\(1),
      O => \result_data[11]_i_1__35_n_0\
    );
\result_data[12]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[7]\(3),
      O => \result_data[12]_i_1__42_n_0\
    );
\result_data[13]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[7]\(4),
      O => \result_data[13]_i_1__36_n_0\
    );
\result_data[14]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[7]\(5),
      O => \result_data[14]_i_1__34_n_0\
    );
\result_data[15]_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[7]\(6),
      O => \result_data[15]_i_2__15_n_0\
    );
\result_data[1]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__1\(1),
      O => \result_data[1]_i_1__42_n_0\
    );
\result_data[2]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__1\(2),
      O => \result_data[2]_i_1__42_n_0\
    );
\result_data[3]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__1\(3),
      O => \result_data[3]_i_1__42_n_0\
    );
\result_data[4]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__1\(4),
      O => \result_data[4]_i_1__42_n_0\
    );
\result_data[5]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__1\(5),
      O => \result_data[5]_i_1__42_n_0\
    );
\result_data[6]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__1\(6),
      O => \result_data[6]_i_1__42_n_0\
    );
\result_data[7]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__1\(7),
      O => \result_data[7]_i_1__42_n_0\
    );
\result_data[8]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[7]\(0),
      O => \result_data[8]_i_1__41_n_0\
    );
\result_data[9]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[7]\(1),
      O => \result_data[9]_i_1__42_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[0]_i_1__42_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[10]_i_1__42_n_0\,
      Q => \p_0_in__1\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[11]_i_1__35_n_0\,
      Q => \p_0_in__1\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[12]_i_1__42_n_0\,
      Q => \p_0_in__1\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[13]_i_1__36_n_0\,
      Q => \p_0_in__1\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[14]_i_1__34_n_0\,
      Q => \p_0_in__1\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[15]_i_2__15_n_0\,
      Q => \p_0_in__1\(7)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[1]_i_1__42_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[2]_i_1__42_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[3]_i_1__42_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[4]_i_1__42_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[5]_i_1__42_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[6]_i_1__42_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[7]_i_1__42_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[8]_i_1__41_n_0\,
      Q => \p_0_in__1\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[9]_i_1__42_n_0\,
      Q => \p_0_in__1\(1)
    );
\rv_len[1]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__4__0\(1)
    );
\rv_len[2]_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0__0\(2),
      O => \p_0_in__4__0\(2)
    );
\rv_len[3]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0__0\(2),
      I4 => \rv_len_reg__0__0\(3),
      O => \p_0_in__4__0\(3)
    );
\rv_len[4]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len_reg__0__0\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__0__0\(3),
      I5 => \rv_len_reg__0__0\(4),
      O => \p_0_in__4__0\(4)
    );
\rv_len[5]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \rv_len[5]_i_2__46_n_0\,
      I1 => \addr_reg[3]\,
      I2 => \rv_len_reg__0__0\(5),
      O => \p_0_in__4__0\(5)
    );
\rv_len[5]_i_2__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \rv_len_reg__0__0\(4),
      I1 => \rv_len_reg__0__0\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__0__0\(3),
      O => \rv_len[5]_i_2__46_n_0\
    );
\rv_len[6]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \rv_len[7]_i_3__47_n_0\,
      I1 => \addr_reg[3]\,
      I2 => \rv_len_reg__0__0\(6),
      O => \p_0_in__4__0\(6)
    );
\rv_len[7]_i_2__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \rv_len[7]_i_3__47_n_0\,
      I1 => \rv_len_reg__0__0\(6),
      I2 => \addr_reg[3]\,
      I3 => \rv_len_reg__0__0\(7),
      O => \p_0_in__4__0\(7)
    );
\rv_len[7]_i_3__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__0__0\(5),
      I1 => \rv_len_reg__0__0\(3),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0__0\(2),
      I5 => \rv_len_reg__0__0\(4),
      O => \rv_len[7]_i_3__47_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__4__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__4__0\(2),
      Q => \rv_len_reg__0__0\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__4__0\(3),
      Q => \rv_len_reg__0__0\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__4__0\(4),
      Q => \rv_len_reg__0__0\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__4__0\(5),
      Q => \rv_len_reg__0__0\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__4__0\(6),
      Q => \rv_len_reg__0__0\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__4__0\(7),
      Q => \rv_len_reg__0__0\(7)
    );
\valid_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000002000000"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \outreg[15]_i_2__16_n_0\,
      I3 => \outreg[15]_i_4__17_n_0\,
      I4 => \addr_reg[3]\,
      I5 => \^wreg_system_sync_max_valid\,
      O => \valid_i_1__4_n_0\
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^outreg_reg[7]_0\,
      D => \valid_i_1__4_n_0\,
      Q => \^wreg_system_sync_max_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized30\ is
  port (
    \outreg_reg[0]_0\ : out STD_LOGIC;
    \outreg_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outreg_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \addr_reg[7]_0\ : out STD_LOGIC;
    \addr_reg[6]_0\ : out STD_LOGIC;
    valid_reg_0 : out STD_LOGIC;
    valid_reg_1 : out STD_LOGIC;
    wreg_mem_addr_valid : out STD_LOGIC;
    \outreg_reg[0]_1\ : out STD_LOGIC;
    \outreg_reg[1]_1\ : out STD_LOGIC;
    \outreg_reg[3]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : out STD_LOGIC;
    \result_data_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \result_data_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \result_data_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_1\ : out STD_LOGIC;
    \result_data_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_2\ : out STD_LOGIC;
    \result_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_3\ : out STD_LOGIC;
    \check_reg[0]_4\ : out STD_LOGIC;
    \check_reg[0]_5\ : out STD_LOGIC;
    \rv_len_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[7]_2\ : out STD_LOGIC;
    \result_data_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_6\ : out STD_LOGIC;
    \result_data_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_7\ : out STD_LOGIC;
    \result_data_reg[15]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_8\ : out STD_LOGIC;
    \result_data_reg[31]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_9\ : out STD_LOGIC;
    \result_data_reg[15]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    valid_reg_2 : out STD_LOGIC;
    \check_reg[0]_10\ : out STD_LOGIC;
    \result_data_reg[15]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_11\ : out STD_LOGIC;
    \outreg_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[15]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_12\ : out STD_LOGIC;
    \result_data_reg[31]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rv_len_reg[0]_1\ : out STD_LOGIC;
    \result_data_reg[63]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_13\ : out STD_LOGIC;
    \rv_len_reg[0]_2\ : out STD_LOGIC;
    \result_data_reg[31]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_14\ : out STD_LOGIC;
    \result_data_reg[15]_5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_15\ : out STD_LOGIC;
    \rv_len_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_4\ : out STD_LOGIC;
    \result_data_reg[15]_6\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_16\ : out STD_LOGIC;
    \result_data_reg[63]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_17\ : out STD_LOGIC;
    \result_data_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_18\ : out STD_LOGIC;
    \result_data_reg[0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_19\ : out STD_LOGIC;
    \result_data_reg[0]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_20\ : out STD_LOGIC;
    \result_data_reg[0]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_21\ : out STD_LOGIC;
    \result_data_reg[0]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_22\ : out STD_LOGIC;
    \result_data_reg[0]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_23\ : out STD_LOGIC;
    \result_data_reg[15]_7\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_24\ : out STD_LOGIC;
    \result_data_reg[31]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \result_data_reg[63]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_25\ : out STD_LOGIC;
    \result_data_reg[31]_5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \result_data_reg[31]_6\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \result_data_reg[15]_8\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \result_data_reg[15]_9\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_26\ : out STD_LOGIC;
    \result_data_reg[15]_10\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \result_data_reg[15]_11\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rv_len_reg[0]_5\ : out STD_LOGIC;
    \result_data_reg[15]_12\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_27\ : out STD_LOGIC;
    \rv_len_reg[0]_6\ : out STD_LOGIC;
    \result_data_reg[31]_7\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_28\ : out STD_LOGIC;
    \rv_len_reg[0]_7\ : out STD_LOGIC;
    \result_data_reg[31]_8\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_29\ : out STD_LOGIC;
    \rv_len_reg[0]_8\ : out STD_LOGIC;
    \result_data_reg[31]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_10\ : out STD_LOGIC;
    \result_data_reg[31]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_11\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_12\ : out STD_LOGIC;
    \rv_len_reg[0]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_12\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_15\ : out STD_LOGIC;
    \rv_len_reg[0]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_30\ : out STD_LOGIC;
    \check_reg[0]_31\ : out STD_LOGIC;
    \rv_len_reg[0]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_18\ : out STD_LOGIC;
    \rv_len_reg[0]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_21\ : out STD_LOGIC;
    \rv_len_reg[0]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_23\ : out STD_LOGIC;
    \rv_len_reg[0]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_25\ : out STD_LOGIC;
    \rv_len_reg[0]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_27\ : out STD_LOGIC;
    \rv_len_reg[0]_28\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_29\ : out STD_LOGIC;
    \result_data_reg[31]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_30\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_31\ : out STD_LOGIC;
    \result_data_reg[31]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_32\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_33\ : out STD_LOGIC;
    \result_data_reg[31]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_34\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_35\ : out STD_LOGIC;
    \result_data_reg[31]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_36\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_37\ : out STD_LOGIC;
    \result_data_reg[31]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_38\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_39\ : out STD_LOGIC;
    \rv_len_reg[0]_40\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_41\ : out STD_LOGIC;
    valid_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_4 : out STD_LOGIC;
    \result_data_reg[63]_2\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_42\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_19\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_43\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_6 : out STD_LOGIC;
    \result_data_reg[31]_20\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_21\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_22\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_46\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_8 : out STD_LOGIC;
    \result_data_reg[31]_23\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_47\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_32\ : out STD_LOGIC;
    \check_reg[0]_33\ : out STD_LOGIC;
    \check_reg[0]_34\ : out STD_LOGIC;
    \check_reg[0]_35\ : out STD_LOGIC;
    \rv_len_reg[0]_48\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_24\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_49\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_25\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rv_len_reg[0]_50\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_51\ : out STD_LOGIC;
    \check_reg[0]_36\ : out STD_LOGIC;
    \result_data_reg[31]_26\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_52\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_53\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_27\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_54\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_37\ : out STD_LOGIC;
    \check_reg[0]_38\ : out STD_LOGIC;
    \result_data_reg[31]_28\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_55\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \outreg_reg[31]\ : out STD_LOGIC;
    \outreg_reg[0]_3\ : out STD_LOGIC;
    \outreg_reg[0]_4\ : out STD_LOGIC;
    \outreg_reg[31]_0\ : out STD_LOGIC;
    \outreg_reg[31]_1\ : out STD_LOGIC;
    \outreg_reg[31]_2\ : out STD_LOGIC;
    \outreg_reg[31]_3\ : out STD_LOGIC;
    \outreg_reg[31]_4\ : out STD_LOGIC;
    \outreg_reg[31]_5\ : out STD_LOGIC;
    \outreg_reg[31]_6\ : out STD_LOGIC;
    \outreg_reg[31]_7\ : out STD_LOGIC;
    \outreg_reg[31]_8\ : out STD_LOGIC;
    \outreg_reg[31]_9\ : out STD_LOGIC;
    \outreg_reg[63]\ : out STD_LOGIC;
    \outreg_reg[31]_10\ : out STD_LOGIC;
    \outreg_reg[0]_5\ : out STD_LOGIC;
    \result_data_reg[15]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_56\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_57\ : out STD_LOGIC;
    \result_data_reg[0]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_39\ : out STD_LOGIC;
    \rv_len_reg[0]_58\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_29\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[15]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_59\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_60\ : out STD_LOGIC;
    \rv_len_reg[0]_61\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_62\ : out STD_LOGIC;
    \result_data_reg[15]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_63\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_64\ : out STD_LOGIC;
    \result_data_reg[15]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_65\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_66\ : out STD_LOGIC;
    \result_data_reg[31]_30\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_67\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_68\ : out STD_LOGIC;
    \result_data_reg[15]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_69\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_70\ : out STD_LOGIC;
    \result_data_reg[15]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_71\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_72\ : out STD_LOGIC;
    \rv_len_reg[0]_73\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_74\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_75\ : out STD_LOGIC;
    \result_data_reg[63]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_76\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[15]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_77\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_78\ : out STD_LOGIC;
    \rv_len_reg[0]_79\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_80\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_81\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_32\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \result_data_reg[15]_20\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \rv_len_reg[0]_82\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[15]_21\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \rv_len_reg[0]_83\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_84\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_85\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_86\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_87\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_88\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_89\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[15]_22\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_40\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_41\ : out STD_LOGIC;
    valid_reg_15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_90\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_42\ : out STD_LOGIC;
    \outreg_reg[0]_6\ : out STD_LOGIC;
    \outreg_reg[15]_0\ : out STD_LOGIC;
    \outreg_reg[0]_7\ : out STD_LOGIC;
    \outreg_reg[0]_8\ : out STD_LOGIC;
    \outreg_reg[0]_9\ : out STD_LOGIC;
    \outreg_reg[0]_10\ : out STD_LOGIC;
    \outreg_reg[0]_11\ : out STD_LOGIC;
    \outreg_reg[0]_12\ : out STD_LOGIC;
    \outreg_reg[0]_13\ : out STD_LOGIC;
    \outreg_reg[0]_14\ : out STD_LOGIC;
    \outreg_reg[15]_1\ : out STD_LOGIC;
    \outreg_reg[0]_15\ : out STD_LOGIC;
    \outreg_reg[0]_16\ : out STD_LOGIC;
    \outreg_reg[15]_2\ : out STD_LOGIC;
    \rv_len_reg[0]_91\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_92\ : out STD_LOGIC;
    \rv_len_reg[0]_93\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_94\ : out STD_LOGIC;
    \result_data_reg[31]_33\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_95\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_96\ : out STD_LOGIC;
    \rv_len_reg[0]_97\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_98\ : out STD_LOGIC;
    \result_data_reg[15]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_99\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_100\ : out STD_LOGIC;
    \result_data_reg[31]_34\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_101\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_102\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_103\ : out STD_LOGIC;
    \result_data_reg[15]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_104\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_105\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_106\ : out STD_LOGIC;
    \result_data_reg[15]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_107\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_108\ : out STD_LOGIC;
    \result_data_reg[31]_35\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_109\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_110\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_111\ : out STD_LOGIC;
    \rv_len_reg[0]_112\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_113\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_21 : out STD_LOGIC;
    \rv_len_reg[0]_114\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_115\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_36\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_116\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_117\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_118\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_119\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_120\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_121\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_122\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_123\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_124\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_125\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \outreg_reg[63]_0\ : out STD_LOGIC;
    \outreg_reg[31]_11\ : out STD_LOGIC;
    \outreg_reg[0]_17\ : out STD_LOGIC;
    \outreg_reg[31]_12\ : out STD_LOGIC;
    \outreg_reg[31]_13\ : out STD_LOGIC;
    \outreg_reg[0]_18\ : out STD_LOGIC;
    \outreg_reg[0]_19\ : out STD_LOGIC;
    \outreg_reg[0]_20\ : out STD_LOGIC;
    \outreg_reg[0]_21\ : out STD_LOGIC;
    \outreg_reg[15]_3\ : out STD_LOGIC;
    \outreg_reg[15]_4\ : out STD_LOGIC;
    \outreg_reg[0]_22\ : out STD_LOGIC;
    \outreg_reg[0]_23\ : out STD_LOGIC;
    valid_reg_29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[15]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_126\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_127\ : out STD_LOGIC;
    \rv_len_reg[0]_128\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_43\ : out STD_LOGIC;
    \result_data_reg[15]_27\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_129\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_130\ : out STD_LOGIC;
    \rv_len_reg[0]_131\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_44\ : out STD_LOGIC;
    \result_data_reg[63]_4\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \check_reg[0]_45\ : out STD_LOGIC;
    \result_data_reg[0]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_46\ : out STD_LOGIC;
    \rv_len_reg[0]_132\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    result_data1 : out STD_LOGIC;
    \rv_len_reg[0]_133\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \outreg_reg[0]_24\ : out STD_LOGIC;
    \result_data_reg[31]_37\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_134\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_135\ : out STD_LOGIC;
    \result_data_reg[0]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_136\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    result_data1_1 : out STD_LOGIC;
    valid_reg_31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_32 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \outreg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_33 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \outreg_reg[0]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_137\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_138\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_47\ : out STD_LOGIC;
    \check_reg[0]_48\ : out STD_LOGIC;
    \outreg_reg[0]_26\ : out STD_LOGIC;
    \outreg_reg[0]_27\ : out STD_LOGIC;
    \outreg_reg[0]_28\ : out STD_LOGIC;
    valid_reg_34 : out STD_LOGIC;
    valid_reg_35 : out STD_LOGIC;
    wreg_mem_addr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    isa_getdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    adv_up : in STD_LOGIC;
    isa_wr_reg : in STD_LOGIC;
    wr_t_reg : in STD_LOGIC;
    reset : in STD_LOGIC;
    check_2 : in STD_LOGIC;
    \rv_len_reg[2]_0\ : in STD_LOGIC;
    \rv_len_reg[3]_0\ : in STD_LOGIC;
    \rv_len_reg[2]_1\ : in STD_LOGIC;
    \rv_len_reg[2]_2\ : in STD_LOGIC;
    \rv_len_reg[2]_3\ : in STD_LOGIC;
    isa_cs : in STD_LOGIC;
    \rv_len_reg[0]_139\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[2]_4\ : in STD_LOGIC;
    isa_cs_reg : in STD_LOGIC;
    \rv_len_reg[2]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_140\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[7]_3\ : in STD_LOGIC;
    \rv_len_reg[0]_141\ : in STD_LOGIC;
    \rv_len_reg[2]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[2]_7\ : in STD_LOGIC;
    \rv_len_reg[2]_8\ : in STD_LOGIC;
    \rv_len_reg[2]_9\ : in STD_LOGIC;
    \rv_len_reg[2]_10\ : in STD_LOGIC;
    \rv_len_reg[2]_11\ : in STD_LOGIC;
    \rv_len_reg[0]_142\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_143\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_144\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_145\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_146\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_147\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[1]_0\ : in STD_LOGIC;
    \rv_len_reg[5]_0\ : in STD_LOGIC;
    \rv_len_reg[0]_148\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_149\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_150\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_151\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[7]_4\ : in STD_LOGIC;
    \rv_len_reg[0]_152\ : in STD_LOGIC;
    \rv_len_reg[2]_12\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[0]_153\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_154\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[2]_13\ : in STD_LOGIC;
    \rv_len_reg[3]_1\ : in STD_LOGIC;
    \rv_len_reg[3]_2\ : in STD_LOGIC;
    \rv_len_reg[1]_1\ : in STD_LOGIC;
    \rv_len_reg[5]_1\ : in STD_LOGIC;
    \rv_len_reg[0]_155\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[7]_5\ : in STD_LOGIC;
    \rv_len_reg[0]_156\ : in STD_LOGIC;
    \rv_len_reg[2]_14\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[1]_2\ : in STD_LOGIC;
    \rv_len_reg[5]_2\ : in STD_LOGIC;
    \rv_len_reg[0]_157\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_158\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_159\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[1]_3\ : in STD_LOGIC;
    \rv_len_reg[5]_3\ : in STD_LOGIC;
    \rv_len_reg[0]_160\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[1]_4\ : in STD_LOGIC;
    \rv_len_reg[5]_4\ : in STD_LOGIC;
    \rv_len_reg[0]_161\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[2]_15\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[7]_6\ : in STD_LOGIC;
    \rv_len_reg[0]_162\ : in STD_LOGIC;
    \rv_len_reg[3]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[2]_16\ : in STD_LOGIC;
    \rv_len_reg[1]_5\ : in STD_LOGIC;
    \rv_len_reg[7]_7\ : in STD_LOGIC;
    \rv_len_reg[0]_163\ : in STD_LOGIC;
    \rv_len_reg[2]_17\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[1]_6\ : in STD_LOGIC;
    \rv_len_reg[5]_5\ : in STD_LOGIC;
    \rv_len_reg[0]_164\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[1]_7\ : in STD_LOGIC;
    \rv_len_reg[5]_6\ : in STD_LOGIC;
    \rv_len_reg[1]_8\ : in STD_LOGIC;
    \rv_len_reg[5]_7\ : in STD_LOGIC;
    \rv_len_reg[0]_165\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_23\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_24\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_25\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_26\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_27\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_28\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[2]_18\ : in STD_LOGIC;
    \rv_len_reg[1]_9\ : in STD_LOGIC;
    \rv_len_reg[5]_8\ : in STD_LOGIC;
    \rv_len_reg[0]_166\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[7]_8\ : in STD_LOGIC;
    \rv_len_reg[0]_167\ : in STD_LOGIC;
    \rv_len_reg[2]_19\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[2]_20\ : in STD_LOGIC;
    \rv_len_reg[1]_10\ : in STD_LOGIC;
    \rv_len_reg[3]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[0]_168\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[7]_9\ : in STD_LOGIC;
    \rv_len_reg[0]_169\ : in STD_LOGIC;
    \rv_len_reg[2]_21\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[7]_10\ : in STD_LOGIC;
    \rv_len_reg[0]_170\ : in STD_LOGIC;
    \rv_len_reg[2]_22\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[1]_11\ : in STD_LOGIC;
    \rv_len_reg[5]_9\ : in STD_LOGIC;
    \rv_len_reg[0]_171\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[1]_12\ : in STD_LOGIC;
    \rv_len_reg[5]_10\ : in STD_LOGIC;
    \rv_len_reg[0]_172\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[1]_13\ : in STD_LOGIC;
    \rv_len_reg[7]_11\ : in STD_LOGIC;
    \rv_len_reg[0]_173\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_174\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[1]_14\ : in STD_LOGIC;
    \rv_len_reg[5]_11\ : in STD_LOGIC;
    \rv_len_reg[0]_175\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[1]_15\ : in STD_LOGIC;
    \rv_len_reg[5]_12\ : in STD_LOGIC;
    \rv_len_reg[2]_23\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[7]_12\ : in STD_LOGIC;
    \rv_len_reg[0]_176\ : in STD_LOGIC;
    \rv_len_reg[2]_24\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[7]_13\ : in STD_LOGIC;
    \rv_len_reg[0]_177\ : in STD_LOGIC;
    \check_reg[3]_30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_31\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_32\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_33\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_34\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_35\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_36\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_37\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_38\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_39\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_40\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_41\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_42\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_178\ : in STD_LOGIC;
    \rv_len_reg[0]_179\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_180\ : in STD_LOGIC;
    \rv_len_reg[0]_181\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[63]_5\ : in STD_LOGIC_VECTOR ( 55 downto 0 );
    \rv_len_reg[7]_14\ : in STD_LOGIC;
    \rv_len_reg[3]_5\ : in STD_LOGIC;
    \rv_len_reg[0]_182\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[2]_25\ : in STD_LOGIC;
    check_3 : in STD_LOGIC;
    \rv_len_reg[0]_183\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_184\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[7]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[7]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized30\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized30\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^addr_reg[6]_0\ : STD_LOGIC;
  signal \^addr_reg[7]_0\ : STD_LOGIC;
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \check[7]_i_3__13_n_0\ : STD_LOGIC;
  signal \check[7]_i_3__16_n_0\ : STD_LOGIC;
  signal \check[7]_i_3__17_n_0\ : STD_LOGIC;
  signal \check[7]_i_3__18_n_0\ : STD_LOGIC;
  signal \check[7]_i_3__20_n_0\ : STD_LOGIC;
  signal \check[7]_i_3__21_n_0\ : STD_LOGIC;
  signal \check[7]_i_3__22_n_0\ : STD_LOGIC;
  signal \check[7]_i_3__23_n_0\ : STD_LOGIC;
  signal \check[7]_i_3__24_n_0\ : STD_LOGIC;
  signal \check[7]_i_3__25_n_0\ : STD_LOGIC;
  signal \check[7]_i_3__26_n_0\ : STD_LOGIC;
  signal \check[7]_i_3__30_n_0\ : STD_LOGIC;
  signal \check[7]_i_3__32_n_0\ : STD_LOGIC;
  signal \check[7]_i_3__37_n_0\ : STD_LOGIC;
  signal \check[7]_i_3__41_n_0\ : STD_LOGIC;
  signal \check[7]_i_3__42_n_0\ : STD_LOGIC;
  signal \check[7]_i_3__44_n_0\ : STD_LOGIC;
  signal \check[7]_i_3__45_n_0\ : STD_LOGIC;
  signal \check[7]_i_3__46_n_0\ : STD_LOGIC;
  signal \check[7]_i_3__47_n_0\ : STD_LOGIC;
  signal \check[7]_i_3__5_n_0\ : STD_LOGIC;
  signal \check[7]_i_4__13_n_0\ : STD_LOGIC;
  signal \check[7]_i_4__14_n_0\ : STD_LOGIC;
  signal \check[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \check[7]_i_4__27_n_0\ : STD_LOGIC;
  signal \check[7]_i_4__28_n_0\ : STD_LOGIC;
  signal \check[7]_i_4__29_n_0\ : STD_LOGIC;
  signal \check[7]_i_4__44_n_0\ : STD_LOGIC;
  signal \check[7]_i_5__43_n_0\ : STD_LOGIC;
  signal \check[7]_i_5__44_n_0\ : STD_LOGIC;
  signal \check[7]_i_6__32_n_0\ : STD_LOGIC;
  signal check_1 : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[0]_1\ : STD_LOGIC;
  signal \^check_reg[0]_10\ : STD_LOGIC;
  signal \^check_reg[0]_11\ : STD_LOGIC;
  signal \^check_reg[0]_12\ : STD_LOGIC;
  signal \^check_reg[0]_13\ : STD_LOGIC;
  signal \^check_reg[0]_14\ : STD_LOGIC;
  signal \^check_reg[0]_15\ : STD_LOGIC;
  signal \^check_reg[0]_16\ : STD_LOGIC;
  signal \^check_reg[0]_17\ : STD_LOGIC;
  signal \^check_reg[0]_18\ : STD_LOGIC;
  signal \^check_reg[0]_19\ : STD_LOGIC;
  signal \^check_reg[0]_2\ : STD_LOGIC;
  signal \^check_reg[0]_20\ : STD_LOGIC;
  signal \^check_reg[0]_21\ : STD_LOGIC;
  signal \^check_reg[0]_22\ : STD_LOGIC;
  signal \^check_reg[0]_23\ : STD_LOGIC;
  signal \^check_reg[0]_24\ : STD_LOGIC;
  signal \^check_reg[0]_26\ : STD_LOGIC;
  signal \^check_reg[0]_27\ : STD_LOGIC;
  signal \^check_reg[0]_28\ : STD_LOGIC;
  signal \^check_reg[0]_29\ : STD_LOGIC;
  signal \^check_reg[0]_3\ : STD_LOGIC;
  signal \^check_reg[0]_31\ : STD_LOGIC;
  signal \^check_reg[0]_32\ : STD_LOGIC;
  signal \^check_reg[0]_39\ : STD_LOGIC;
  signal \^check_reg[0]_4\ : STD_LOGIC;
  signal \^check_reg[0]_41\ : STD_LOGIC;
  signal \^check_reg[0]_43\ : STD_LOGIC;
  signal \^check_reg[0]_44\ : STD_LOGIC;
  signal \^check_reg[0]_45\ : STD_LOGIC;
  signal \^check_reg[0]_46\ : STD_LOGIC;
  signal \^check_reg[0]_5\ : STD_LOGIC;
  signal \^check_reg[0]_6\ : STD_LOGIC;
  signal \^check_reg[0]_7\ : STD_LOGIC;
  signal \^check_reg[0]_8\ : STD_LOGIC;
  signal \^check_reg[0]_9\ : STD_LOGIC;
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[3]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal outreg : STD_LOGIC;
  signal \outreg[15]_i_2__15_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_4__16_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_5__15_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_6__15_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_7__15_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_8__15_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_9__7_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_6__2_n_0\ : STD_LOGIC;
  signal \outreg[7]_i_2__10_n_0\ : STD_LOGIC;
  signal \outreg[7]_i_2__11_n_0\ : STD_LOGIC;
  signal \outreg[7]_i_2__15_n_0\ : STD_LOGIC;
  signal \outreg[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \outreg[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \outreg[7]_i_2__4_n_0\ : STD_LOGIC;
  signal \outreg[7]_i_2__5_n_0\ : STD_LOGIC;
  signal \outreg[7]_i_2__7_n_0\ : STD_LOGIC;
  signal \outreg[7]_i_2__9_n_0\ : STD_LOGIC;
  signal \outreg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \outreg[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \outreg[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \outreg[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \outreg[7]_i_3_n_0\ : STD_LOGIC;
  signal \^outreg_reg[0]_0\ : STD_LOGIC;
  signal \^outreg_reg[0]_1\ : STD_LOGIC;
  signal \^outreg_reg[0]_24\ : STD_LOGIC;
  signal \^outreg_reg[1]_0\ : STD_LOGIC;
  signal \^outreg_reg[1]_1\ : STD_LOGIC;
  signal \^outreg_reg[3]_0\ : STD_LOGIC;
  signal \^outreg_reg[5]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 15 to 15 );
  signal result_data0 : STD_LOGIC;
  signal \^result_data1\ : STD_LOGIC;
  signal \^result_data1_1\ : STD_LOGIC;
  signal result_data1_2 : STD_LOGIC;
  signal \result_data[0]_i_1__45_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__45_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__38_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__45_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__39_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__37_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_2__17_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_3__10_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_3__3_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_3__4_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_3__5_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_3__6_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_3__7_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_3__9_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_5_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__45_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__45_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_3__3_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_3__4_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_3__5_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_3__6_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_3__7_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_3__8_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_4__3_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_4__4_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_4__5_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_5__3_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_5__4_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_5_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_6__1_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_6_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__45_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__45_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__45_n_0\ : STD_LOGIC;
  signal \result_data[63]_i_3__0_n_0\ : STD_LOGIC;
  signal \result_data[63]_i_3_n_0\ : STD_LOGIC;
  signal \result_data[63]_i_4__0_n_0\ : STD_LOGIC;
  signal \result_data[63]_i_4_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__45_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__45_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__44_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__45_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__41_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__42_n_0\ : STD_LOGIC;
  signal \^rv_len_reg[0]_0\ : STD_LOGIC;
  signal \^rv_len_reg[0]_1\ : STD_LOGIC;
  signal \^rv_len_reg[0]_10\ : STD_LOGIC;
  signal \^rv_len_reg[0]_100\ : STD_LOGIC;
  signal \^rv_len_reg[0]_103\ : STD_LOGIC;
  signal \^rv_len_reg[0]_106\ : STD_LOGIC;
  signal \^rv_len_reg[0]_108\ : STD_LOGIC;
  signal \^rv_len_reg[0]_111\ : STD_LOGIC;
  signal \^rv_len_reg[0]_12\ : STD_LOGIC;
  signal \^rv_len_reg[0]_127\ : STD_LOGIC;
  signal \^rv_len_reg[0]_130\ : STD_LOGIC;
  signal \^rv_len_reg[0]_135\ : STD_LOGIC;
  signal \^rv_len_reg[0]_15\ : STD_LOGIC;
  signal \^rv_len_reg[0]_18\ : STD_LOGIC;
  signal \^rv_len_reg[0]_2\ : STD_LOGIC;
  signal \^rv_len_reg[0]_21\ : STD_LOGIC;
  signal \^rv_len_reg[0]_23\ : STD_LOGIC;
  signal \^rv_len_reg[0]_25\ : STD_LOGIC;
  signal \^rv_len_reg[0]_27\ : STD_LOGIC;
  signal \^rv_len_reg[0]_29\ : STD_LOGIC;
  signal \^rv_len_reg[0]_31\ : STD_LOGIC;
  signal \^rv_len_reg[0]_33\ : STD_LOGIC;
  signal \^rv_len_reg[0]_35\ : STD_LOGIC;
  signal \^rv_len_reg[0]_37\ : STD_LOGIC;
  signal \^rv_len_reg[0]_39\ : STD_LOGIC;
  signal \^rv_len_reg[0]_4\ : STD_LOGIC;
  signal \^rv_len_reg[0]_41\ : STD_LOGIC;
  signal \^rv_len_reg[0]_5\ : STD_LOGIC;
  signal \^rv_len_reg[0]_51\ : STD_LOGIC;
  signal \^rv_len_reg[0]_57\ : STD_LOGIC;
  signal \^rv_len_reg[0]_6\ : STD_LOGIC;
  signal \^rv_len_reg[0]_60\ : STD_LOGIC;
  signal \^rv_len_reg[0]_62\ : STD_LOGIC;
  signal \^rv_len_reg[0]_64\ : STD_LOGIC;
  signal \^rv_len_reg[0]_66\ : STD_LOGIC;
  signal \^rv_len_reg[0]_68\ : STD_LOGIC;
  signal \^rv_len_reg[0]_7\ : STD_LOGIC;
  signal \^rv_len_reg[0]_70\ : STD_LOGIC;
  signal \^rv_len_reg[0]_72\ : STD_LOGIC;
  signal \^rv_len_reg[0]_75\ : STD_LOGIC;
  signal \^rv_len_reg[0]_78\ : STD_LOGIC;
  signal \^rv_len_reg[0]_8\ : STD_LOGIC;
  signal \^rv_len_reg[0]_92\ : STD_LOGIC;
  signal \^rv_len_reg[0]_94\ : STD_LOGIC;
  signal \^rv_len_reg[0]_96\ : STD_LOGIC;
  signal \^rv_len_reg[0]_98\ : STD_LOGIC;
  signal \^rv_len_reg[7]_2\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rv_len_reg__0__0\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal sel : STD_LOGIC;
  signal \valid_i_1__2_n_0\ : STD_LOGIC;
  signal \^valid_reg_0\ : STD_LOGIC;
  signal \^valid_reg_1\ : STD_LOGIC;
  signal \^valid_reg_2\ : STD_LOGIC;
  signal \^valid_reg_21\ : STD_LOGIC;
  signal \^valid_reg_4\ : STD_LOGIC;
  signal \^valid_reg_6\ : STD_LOGIC;
  signal \^valid_reg_8\ : STD_LOGIC;
  signal \^wreg_mem_addr_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[7]_i_3\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \check[7]_i_3__0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \check[7]_i_3__15\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \check[7]_i_3__16\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \check[7]_i_3__17\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \check[7]_i_3__2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \check[7]_i_3__20\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \check[7]_i_3__21\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \check[7]_i_3__22\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \check[7]_i_3__23\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \check[7]_i_3__24\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \check[7]_i_3__25\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \check[7]_i_3__26\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \check[7]_i_3__3\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \check[7]_i_3__30\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \check[7]_i_3__31\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \check[7]_i_3__32\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \check[7]_i_3__37\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \check[7]_i_3__38\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \check[7]_i_3__40\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \check[7]_i_3__41\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \check[7]_i_3__42\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \check[7]_i_3__43\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \check[7]_i_3__44\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \check[7]_i_3__45\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \check[7]_i_3__46\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \check[7]_i_3__47\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \check[7]_i_3__5\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \check[7]_i_3__6\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \check[7]_i_3__7\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \check[7]_i_4\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \check[7]_i_4__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \check[7]_i_4__1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \check[7]_i_4__13\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \check[7]_i_4__14\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \check[7]_i_4__27\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \check[7]_i_4__28\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \check[7]_i_4__29\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \check[7]_i_4__39\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \check[7]_i_4__40\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \check[7]_i_4__41\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \check[7]_i_4__45\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \check[7]_i_4__46\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \check[7]_i_5__40\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \check[7]_i_5__44\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \check[7]_i_6\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \check[7]_i_6__32\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \check[7]_i_6__9\ : label is "soft_lutpair285";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \getdata_reg[0]\ : label is "getdata_reg[0]";
  attribute ORIG_CELL_NAME of \getdata_reg[0]_rep\ : label is "getdata_reg[0]";
  attribute ORIG_CELL_NAME of \getdata_reg[0]_rep__0\ : label is "getdata_reg[0]";
  attribute ORIG_CELL_NAME of \getdata_reg[1]\ : label is "getdata_reg[1]";
  attribute ORIG_CELL_NAME of \getdata_reg[1]_rep\ : label is "getdata_reg[1]";
  attribute ORIG_CELL_NAME of \getdata_reg[1]_rep__0\ : label is "getdata_reg[1]";
  attribute ORIG_CELL_NAME of \getdata_reg[2]\ : label is "getdata_reg[2]";
  attribute ORIG_CELL_NAME of \getdata_reg[2]_rep\ : label is "getdata_reg[2]";
  attribute ORIG_CELL_NAME of \getdata_reg[3]\ : label is "getdata_reg[3]";
  attribute ORIG_CELL_NAME of \getdata_reg[3]_rep\ : label is "getdata_reg[3]";
  attribute ORIG_CELL_NAME of \getdata_reg[3]_rep__0\ : label is "getdata_reg[3]";
  attribute ORIG_CELL_NAME of \getdata_reg[4]\ : label is "getdata_reg[4]";
  attribute ORIG_CELL_NAME of \getdata_reg[4]_rep\ : label is "getdata_reg[4]";
  attribute ORIG_CELL_NAME of \getdata_reg[5]\ : label is "getdata_reg[5]";
  attribute ORIG_CELL_NAME of \getdata_reg[5]_rep\ : label is "getdata_reg[5]";
  attribute ORIG_CELL_NAME of \getdata_reg[6]\ : label is "getdata_reg[6]";
  attribute ORIG_CELL_NAME of \getdata_reg[6]_rep\ : label is "getdata_reg[6]";
  attribute ORIG_CELL_NAME of \getdata_reg[7]\ : label is "getdata_reg[7]";
  attribute ORIG_CELL_NAME of \getdata_reg[7]_rep\ : label is "getdata_reg[7]";
  attribute SOFT_HLUTNM of \outreg[15]_i_5__15\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \outreg[15]_i_6\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \outreg[15]_i_6__10\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \outreg[15]_i_6__11\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \outreg[15]_i_6__14\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \outreg[15]_i_6__15\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \outreg[15]_i_6__17\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \outreg[15]_i_6__2\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \outreg[15]_i_6__4\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \outreg[15]_i_6__5\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \outreg[15]_i_6__7\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \outreg[15]_i_6__8\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \outreg[15]_i_7__0\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \outreg[15]_i_7__1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \outreg[15]_i_7__12\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \outreg[15]_i_7__13\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \outreg[15]_i_7__15\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \outreg[15]_i_7__16\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \outreg[15]_i_7__3\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \outreg[15]_i_7__6\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \outreg[15]_i_7__9\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \outreg[15]_i_8__15\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \outreg[15]_i_9__7\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \outreg[31]_i_3\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \outreg[31]_i_5__1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \outreg[31]_i_5__2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \outreg[31]_i_5__23\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \outreg[31]_i_5__24\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \outreg[31]_i_5__3\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \outreg[31]_i_5__4\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \outreg[31]_i_5__5\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \outreg[31]_i_7\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__10\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__11\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__12\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__13\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__14\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__15\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__16\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__17\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__19\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__2\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__20\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__21\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__22\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__23\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__24\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__3\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__4\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__5\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__6\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__7\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__8\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \outreg[31]_i_7__9\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \outreg[31]_i_8__0\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \outreg[63]_i_5\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \outreg[63]_i_6__2\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \outreg[63]_i_7\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \outreg[63]_i_7__0\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \outreg[63]_i_7__1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \outreg[7]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \outreg[7]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \outreg[7]_i_1__21\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \outreg[7]_i_1__22\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \outreg[7]_i_1__27\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \outreg[7]_i_2__10\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \outreg[7]_i_2__11\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \outreg[7]_i_2__12\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \outreg[7]_i_2__14\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \outreg[7]_i_2__15\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \outreg[7]_i_2__2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \outreg[7]_i_2__3\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \outreg[7]_i_2__4\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \outreg[7]_i_2__5\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \outreg[7]_i_2__6\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \outreg[7]_i_2__7\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \outreg[7]_i_2__9\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \outreg[7]_i_3\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \outreg[7]_i_3__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \outreg[7]_i_3__2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \outreg[7]_i_3__3\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__44\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__15\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__17\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__19\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__20\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__21\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__22\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__26\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__27\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__28\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__29\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__35\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__36\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__37\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__38\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__39\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__44\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__45\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__8\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__14\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__16\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__18\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__19\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__20\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__21\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__25\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__26\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__27\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__37\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__38\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__41\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__42\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__43\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__44\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__45\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__46\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__47\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__15\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__17\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__19\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__20\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__21\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__22\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__26\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__27\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__28\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__29\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__35\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__36\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__37\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__38\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__39\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__44\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__45\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__8\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__15\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__17\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__19\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__20\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__21\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__22\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__26\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__27\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__28\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__38\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__39\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__42\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__43\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__44\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__45\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__46\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__47\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__8\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__20\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__21\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__27\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__28\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__29\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__30\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__31\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__36\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__37\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__40\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__41\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__44\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__45\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__46\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__47\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__8\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__17\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__19\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__37\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__38\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__39\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \result_data[15]_i_2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \result_data[15]_i_2__0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \result_data[15]_i_2__1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \result_data[15]_i_2__10\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \result_data[15]_i_2__11\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \result_data[15]_i_2__12\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \result_data[15]_i_2__13\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \result_data[15]_i_2__14\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \result_data[15]_i_2__17\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \result_data[15]_i_2__2\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \result_data[15]_i_2__3\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \result_data[15]_i_2__4\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \result_data[15]_i_2__5\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \result_data[15]_i_2__6\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \result_data[15]_i_2__7\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \result_data[15]_i_2__8\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \result_data[15]_i_2__9\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \result_data[15]_i_3__0\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \result_data[15]_i_3__1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \result_data[15]_i_3__3\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \result_data[15]_i_3__4\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \result_data[15]_i_3__5\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \result_data[15]_i_3__6\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \result_data[15]_i_3__7\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \result_data[15]_i_3__9\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \result_data[15]_i_4\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \result_data[15]_i_4__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \result_data[15]_i_4__1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \result_data[15]_i_4__2\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \result_data[15]_i_5\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \result_data[15]_i_5__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \result_data[15]_i_5__1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__26\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__26\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__26\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__26\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__44\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__45\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__26\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__26\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__26\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__26\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__10\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__11\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__12\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__13\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__18\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__3\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__5\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__8\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__9\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \result_data[25]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__0\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__10\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__11\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__12\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__13\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__14\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__15\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__16\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__18\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__19\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__21\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__22\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__23\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__24\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__25\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__26\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__3\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__4\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__5\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__6\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__7\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__8\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__9\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \result_data[26]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__0\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__10\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__11\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__12\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__13\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__14\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__15\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__16\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__18\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__19\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__21\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__22\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__23\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__24\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__25\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__26\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__3\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__4\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__5\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__6\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__7\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__8\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__9\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__0\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__12\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__2\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__20\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__23\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__25\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__26\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__27\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__28\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__3\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__5\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__7\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \result_data[28]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__10\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__11\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__12\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__13\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__14\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__15\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__16\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__18\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__19\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__21\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__22\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__23\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__24\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__25\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__26\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__3\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__4\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__5\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__6\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__7\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__8\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__9\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \result_data[29]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__10\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__11\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__12\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__13\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__14\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__15\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__16\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__18\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__20\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__23\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__25\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__26\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__27\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__28\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__3\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__4\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__5\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__6\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__7\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__8\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__9\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__44\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__45\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \result_data[30]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__0\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__10\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__11\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__12\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__13\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__14\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__16\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__18\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__19\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__20\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__21\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__22\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__23\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__26\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__27\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__28\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__3\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__4\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__5\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__6\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__7\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__8\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__9\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \result_data[31]_i_1__16\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \result_data[31]_i_1__17\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \result_data[31]_i_1__18\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \result_data[31]_i_2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__10\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__11\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__12\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__13\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__14\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__15\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__16\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__17\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__18\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__19\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__2\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__20\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__21\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__22\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__3\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__4\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__5\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__6\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__7\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__8\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__9\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \result_data[31]_i_3__1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \result_data[31]_i_3__2\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \result_data[31]_i_3__3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \result_data[31]_i_3__4\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \result_data[31]_i_3__5\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \result_data[31]_i_3__8\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \result_data[31]_i_4__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \result_data[31]_i_4__1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \result_data[31]_i_4__2\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \result_data[31]_i_4__3\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \result_data[31]_i_4__4\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \result_data[31]_i_4__5\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \result_data[31]_i_5\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \result_data[31]_i_5__0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \result_data[31]_i_5__3\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \result_data[31]_i_6\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \result_data[31]_i_6__1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \result_data[32]_i_1__2\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \result_data[33]_i_1__2\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \result_data[34]_i_1__2\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \result_data[35]_i_1__2\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \result_data[36]_i_1__2\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \result_data[37]_i_1__2\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \result_data[38]_i_1__2\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \result_data[39]_i_1__2\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__44\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__45\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \result_data[40]_i_1__2\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \result_data[41]_i_1__2\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \result_data[42]_i_1__2\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \result_data[43]_i_1__2\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \result_data[44]_i_1__2\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \result_data[45]_i_1__2\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \result_data[46]_i_1__2\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \result_data[47]_i_1__2\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \result_data[48]_i_1__2\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \result_data[49]_i_1__2\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__44\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__45\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \result_data[50]_i_1__2\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \result_data[51]_i_1__2\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \result_data[52]_i_1__2\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \result_data[53]_i_1__2\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \result_data[54]_i_1__2\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \result_data[55]_i_1__2\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \result_data[56]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \result_data[56]_i_1__0\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \result_data[56]_i_1__1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \result_data[57]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \result_data[57]_i_1__0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \result_data[57]_i_1__1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \result_data[57]_i_1__2\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \result_data[58]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \result_data[58]_i_1__0\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \result_data[58]_i_1__1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \result_data[58]_i_1__2\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \result_data[59]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \result_data[59]_i_1__0\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \result_data[59]_i_1__2\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__44\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__45\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \result_data[60]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \result_data[60]_i_1__0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \result_data[60]_i_1__1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \result_data[60]_i_1__2\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \result_data[61]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \result_data[61]_i_1__1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \result_data[61]_i_1__2\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \result_data[62]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \result_data[62]_i_1__0\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \result_data[62]_i_1__1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \result_data[62]_i_1__2\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \result_data[63]_i_1__0\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \result_data[63]_i_2\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \result_data[63]_i_2__0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \result_data[63]_i_2__1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \result_data[63]_i_2__2\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \result_data[63]_i_3\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \result_data[63]_i_4__0\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__44\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__45\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__44\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__45\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__14\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__16\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__18\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__19\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__20\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__21\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__25\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__26\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__27\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__28\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__34\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__35\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__36\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__37\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__38\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__43\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__44\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__47\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__15\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__17\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__19\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__20\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__21\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__22\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__26\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__27\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__28\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__29\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__35\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__36\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__37\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__38\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__39\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__44\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__45\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__8\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \rv_len[0]_i_1__43\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__44\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__44\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__44\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__45\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \rv_len[7]_i_1__40\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \rv_len[7]_i_1__41\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \rv_len[7]_i_1__42\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \rv_len[7]_i_1__43\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \rv_len[7]_i_1__44\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__41\ : label is "soft_lutpair331";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  \addr_reg[6]_0\ <= \^addr_reg[6]_0\;
  \addr_reg[7]_0\ <= \^addr_reg[7]_0\;
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[0]_1\ <= \^check_reg[0]_1\;
  \check_reg[0]_10\ <= \^check_reg[0]_10\;
  \check_reg[0]_11\ <= \^check_reg[0]_11\;
  \check_reg[0]_12\ <= \^check_reg[0]_12\;
  \check_reg[0]_13\ <= \^check_reg[0]_13\;
  \check_reg[0]_14\ <= \^check_reg[0]_14\;
  \check_reg[0]_15\ <= \^check_reg[0]_15\;
  \check_reg[0]_16\ <= \^check_reg[0]_16\;
  \check_reg[0]_17\ <= \^check_reg[0]_17\;
  \check_reg[0]_18\ <= \^check_reg[0]_18\;
  \check_reg[0]_19\ <= \^check_reg[0]_19\;
  \check_reg[0]_2\ <= \^check_reg[0]_2\;
  \check_reg[0]_20\ <= \^check_reg[0]_20\;
  \check_reg[0]_21\ <= \^check_reg[0]_21\;
  \check_reg[0]_22\ <= \^check_reg[0]_22\;
  \check_reg[0]_23\ <= \^check_reg[0]_23\;
  \check_reg[0]_24\ <= \^check_reg[0]_24\;
  \check_reg[0]_26\ <= \^check_reg[0]_26\;
  \check_reg[0]_27\ <= \^check_reg[0]_27\;
  \check_reg[0]_28\ <= \^check_reg[0]_28\;
  \check_reg[0]_29\ <= \^check_reg[0]_29\;
  \check_reg[0]_3\ <= \^check_reg[0]_3\;
  \check_reg[0]_31\ <= \^check_reg[0]_31\;
  \check_reg[0]_32\ <= \^check_reg[0]_32\;
  \check_reg[0]_39\ <= \^check_reg[0]_39\;
  \check_reg[0]_4\ <= \^check_reg[0]_4\;
  \check_reg[0]_41\ <= \^check_reg[0]_41\;
  \check_reg[0]_43\ <= \^check_reg[0]_43\;
  \check_reg[0]_44\ <= \^check_reg[0]_44\;
  \check_reg[0]_45\ <= \^check_reg[0]_45\;
  \check_reg[0]_46\ <= \^check_reg[0]_46\;
  \check_reg[0]_5\ <= \^check_reg[0]_5\;
  \check_reg[0]_6\ <= \^check_reg[0]_6\;
  \check_reg[0]_7\ <= \^check_reg[0]_7\;
  \check_reg[0]_8\ <= \^check_reg[0]_8\;
  \check_reg[0]_9\ <= \^check_reg[0]_9\;
  \outreg_reg[0]_0\ <= \^outreg_reg[0]_0\;
  \outreg_reg[0]_1\ <= \^outreg_reg[0]_1\;
  \outreg_reg[0]_24\ <= \^outreg_reg[0]_24\;
  \outreg_reg[1]_0\ <= \^outreg_reg[1]_0\;
  \outreg_reg[1]_1\ <= \^outreg_reg[1]_1\;
  \outreg_reg[3]_0\ <= \^outreg_reg[3]_0\;
  \outreg_reg[5]_0\(3 downto 0) <= \^outreg_reg[5]_0\(3 downto 0);
  result_data1 <= \^result_data1\;
  result_data1_1 <= \^result_data1_1\;
  \rv_len_reg[0]_0\ <= \^rv_len_reg[0]_0\;
  \rv_len_reg[0]_1\ <= \^rv_len_reg[0]_1\;
  \rv_len_reg[0]_10\ <= \^rv_len_reg[0]_10\;
  \rv_len_reg[0]_100\ <= \^rv_len_reg[0]_100\;
  \rv_len_reg[0]_103\ <= \^rv_len_reg[0]_103\;
  \rv_len_reg[0]_106\ <= \^rv_len_reg[0]_106\;
  \rv_len_reg[0]_108\ <= \^rv_len_reg[0]_108\;
  \rv_len_reg[0]_111\ <= \^rv_len_reg[0]_111\;
  \rv_len_reg[0]_12\ <= \^rv_len_reg[0]_12\;
  \rv_len_reg[0]_127\ <= \^rv_len_reg[0]_127\;
  \rv_len_reg[0]_130\ <= \^rv_len_reg[0]_130\;
  \rv_len_reg[0]_135\ <= \^rv_len_reg[0]_135\;
  \rv_len_reg[0]_15\ <= \^rv_len_reg[0]_15\;
  \rv_len_reg[0]_18\ <= \^rv_len_reg[0]_18\;
  \rv_len_reg[0]_2\ <= \^rv_len_reg[0]_2\;
  \rv_len_reg[0]_21\ <= \^rv_len_reg[0]_21\;
  \rv_len_reg[0]_23\ <= \^rv_len_reg[0]_23\;
  \rv_len_reg[0]_25\ <= \^rv_len_reg[0]_25\;
  \rv_len_reg[0]_27\ <= \^rv_len_reg[0]_27\;
  \rv_len_reg[0]_29\ <= \^rv_len_reg[0]_29\;
  \rv_len_reg[0]_31\ <= \^rv_len_reg[0]_31\;
  \rv_len_reg[0]_33\ <= \^rv_len_reg[0]_33\;
  \rv_len_reg[0]_35\ <= \^rv_len_reg[0]_35\;
  \rv_len_reg[0]_37\ <= \^rv_len_reg[0]_37\;
  \rv_len_reg[0]_39\ <= \^rv_len_reg[0]_39\;
  \rv_len_reg[0]_4\ <= \^rv_len_reg[0]_4\;
  \rv_len_reg[0]_41\ <= \^rv_len_reg[0]_41\;
  \rv_len_reg[0]_5\ <= \^rv_len_reg[0]_5\;
  \rv_len_reg[0]_51\ <= \^rv_len_reg[0]_51\;
  \rv_len_reg[0]_57\ <= \^rv_len_reg[0]_57\;
  \rv_len_reg[0]_6\ <= \^rv_len_reg[0]_6\;
  \rv_len_reg[0]_60\ <= \^rv_len_reg[0]_60\;
  \rv_len_reg[0]_62\ <= \^rv_len_reg[0]_62\;
  \rv_len_reg[0]_64\ <= \^rv_len_reg[0]_64\;
  \rv_len_reg[0]_66\ <= \^rv_len_reg[0]_66\;
  \rv_len_reg[0]_68\ <= \^rv_len_reg[0]_68\;
  \rv_len_reg[0]_7\ <= \^rv_len_reg[0]_7\;
  \rv_len_reg[0]_70\ <= \^rv_len_reg[0]_70\;
  \rv_len_reg[0]_72\ <= \^rv_len_reg[0]_72\;
  \rv_len_reg[0]_75\ <= \^rv_len_reg[0]_75\;
  \rv_len_reg[0]_78\ <= \^rv_len_reg[0]_78\;
  \rv_len_reg[0]_8\ <= \^rv_len_reg[0]_8\;
  \rv_len_reg[0]_92\ <= \^rv_len_reg[0]_92\;
  \rv_len_reg[0]_94\ <= \^rv_len_reg[0]_94\;
  \rv_len_reg[0]_96\ <= \^rv_len_reg[0]_96\;
  \rv_len_reg[0]_98\ <= \^rv_len_reg[0]_98\;
  \rv_len_reg[7]_2\ <= \^rv_len_reg[7]_2\;
  valid_reg_0 <= \^valid_reg_0\;
  valid_reg_1 <= \^valid_reg_1\;
  valid_reg_2 <= \^valid_reg_2\;
  valid_reg_21 <= \^valid_reg_21\;
  valid_reg_4 <= \^valid_reg_4\;
  valid_reg_6 <= \^valid_reg_6\;
  valid_reg_8 <= \^valid_reg_8\;
  wreg_mem_addr_valid <= \^wreg_mem_addr_valid\;
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adv_up,
      D => \^d\(0),
      Q => addr(0),
      R => '0'
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adv_up,
      D => \^d\(1),
      Q => addr(1),
      R => '0'
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adv_up,
      D => \^outreg_reg[5]_0\(0),
      Q => addr(2),
      R => '0'
    );
\addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adv_up,
      D => \^outreg_reg[5]_0\(1),
      Q => \^valid_reg_0\,
      R => '0'
    );
\addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adv_up,
      D => \^d\(4),
      Q => addr(4),
      R => '0'
    );
\addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adv_up,
      D => \^d\(5),
      Q => addr(5),
      R => '0'
    );
\addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adv_up,
      D => \^addr_reg[6]_0\,
      Q => addr(6),
      R => '0'
    );
\addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adv_up,
      D => \^addr_reg[7]_0\,
      Q => addr(7),
      R => '0'
    );
\check[0]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__43_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[0]\,
      I5 => \^d\(0),
      O => check(0)
    );
\check[1]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__43_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[1]\,
      I5 => \^d\(1),
      O => check(1)
    );
\check[2]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__43_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[2]\,
      I5 => \^outreg_reg[5]_0\(0),
      O => check(2)
    );
\check[3]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__43_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[3]\,
      I5 => \^outreg_reg[5]_0\(1),
      O => check(3)
    );
\check[4]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__43_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[4]\,
      I5 => \^outreg_reg[5]_0\(2),
      O => check(4)
    );
\check[5]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__43_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[5]\,
      I5 => \^outreg_reg[5]_0\(3),
      O => check(5)
    );
\check[6]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__43_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[6]\,
      I5 => \^addr_reg[6]_0\,
      O => check(6)
    );
\check[7]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010101"
    )
        port map (
      I0 => \check[7]_i_3__0_n_0\,
      I1 => \check[7]_i_4__1_n_0\,
      I2 => \^check_reg[0]_31\,
      I3 => \rv_len_reg[7]_3\,
      I4 => \rv_len_reg[0]_141\,
      I5 => \rv_len_reg[2]_6\(1),
      O => \^check_reg[0]_0\
    );
\check[7]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000010001"
    )
        port map (
      I0 => addr(0),
      I1 => \check[7]_i_3__5_n_0\,
      I2 => addr(1),
      I3 => \^check_reg[0]_2\,
      I4 => \rv_len_reg[1]_0\,
      I5 => \rv_len_reg[5]_0\,
      O => \^check_reg[0]_1\
    );
\check[7]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010101"
    )
        port map (
      I0 => \outreg[7]_i_2__2_n_0\,
      I1 => \check[7]_i_3__45_n_0\,
      I2 => \check[7]_i_3__5_n_0\,
      I3 => \rv_len_reg[7]_4\,
      I4 => \rv_len_reg[0]_152\,
      I5 => \rv_len_reg[2]_12\(1),
      O => \^check_reg[0]_3\
    );
\check[7]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000010001"
    )
        port map (
      I0 => \check[7]_i_3__13_n_0\,
      I1 => isa_cs_reg,
      I2 => \^valid_reg_0\,
      I3 => addr(2),
      I4 => \rv_len_reg[1]_1\,
      I5 => \rv_len_reg[5]_1\,
      O => \^check_reg[0]_8\
    );
\check[7]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100010101010"
    )
        port map (
      I0 => \^valid_reg_0\,
      I1 => \^check_reg[0]_10\,
      I2 => \check[7]_i_4__14_n_0\,
      I3 => \rv_len_reg[7]_5\,
      I4 => \rv_len_reg[0]_156\,
      I5 => \rv_len_reg[2]_14\(1),
      O => \^check_reg[0]_9\
    );
\check[7]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => \check[7]_i_3__18_n_0\,
      I1 => \outreg[7]_i_3_n_0\,
      I2 => addr(6),
      I3 => \rv_len_reg[1]_2\,
      I4 => \rv_len_reg[5]_2\,
      O => \^check_reg[0]_6\
    );
\check[7]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000040004"
    )
        port map (
      I0 => \outreg[7]_i_3_n_0\,
      I1 => addr(6),
      I2 => addr(1),
      I3 => \check[7]_i_3__47_n_0\,
      I4 => \rv_len_reg[1]_3\,
      I5 => \rv_len_reg[5]_3\,
      O => \^check_reg[0]_11\
    );
\check[7]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000001000100"
    )
        port map (
      I0 => \outreg[7]_i_3_n_0\,
      I1 => \check[7]_i_3__37_n_0\,
      I2 => \outreg[7]_i_3__3_n_0\,
      I3 => \check[7]_i_3__16_n_0\,
      I4 => \rv_len_reg[1]_4\,
      I5 => \rv_len_reg[5]_4\,
      O => \^check_reg[0]_12\
    );
\check[7]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010101"
    )
        port map (
      I0 => \outreg[7]_i_3_n_0\,
      I1 => \check[7]_i_3__17_n_0\,
      I2 => \check[7]_i_4__13_n_0\,
      I3 => \rv_len_reg[7]_6\,
      I4 => \rv_len_reg[0]_162\,
      I5 => \rv_len_reg[2]_15\(1),
      O => \^check_reg[0]_7\
    );
\check[7]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040400040404"
    )
        port map (
      I0 => \check[7]_i_3__44_n_0\,
      I1 => \outreg[7]_i_2__3_n_0\,
      I2 => \check[7]_i_4__13_n_0\,
      I3 => \rv_len_reg[3]_3\(1),
      I4 => \rv_len_reg[2]_16\,
      I5 => \rv_len_reg[1]_5\,
      O => \^check_reg[0]_13\
    );
\check[7]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400040404040"
    )
        port map (
      I0 => \check[7]_i_3__44_n_0\,
      I1 => \outreg[7]_i_2__3_n_0\,
      I2 => \check[7]_i_3__16_n_0\,
      I3 => \rv_len_reg[7]_7\,
      I4 => \rv_len_reg[0]_163\,
      I5 => \rv_len_reg[2]_17\(1),
      O => \^check_reg[0]_14\
    );
\check[7]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000020002000"
    )
        port map (
      I0 => \check[7]_i_3__32_n_0\,
      I1 => isa_cs_reg,
      I2 => addr(6),
      I3 => \outreg[7]_i_2__3_n_0\,
      I4 => \rv_len_reg[1]_6\,
      I5 => \rv_len_reg[5]_5\,
      O => \^check_reg[0]_15\
    );
\check[7]_i_1__36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^check_reg[0]_39\,
      O => \check_reg[0]_40\(0)
    );
\check[7]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000001000100"
    )
        port map (
      I0 => addr(2),
      I1 => addr(0),
      I2 => \outreg[7]_i_3__3_n_0\,
      I3 => \check[7]_i_3__41_n_0\,
      I4 => \rv_len_reg[1]_8\,
      I5 => \rv_len_reg[5]_7\,
      O => \^check_reg[0]_16\
    );
\check[7]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000010001"
    )
        port map (
      I0 => \check[7]_i_3__42_n_0\,
      I1 => \check[7]_i_4__44_n_0\,
      I2 => \check[7]_i_5__44_n_0\,
      I3 => \outreg[7]_i_2__15_n_0\,
      I4 => \rv_len_reg[1]_9\,
      I5 => \rv_len_reg[5]_8\,
      O => \^check_reg[0]_24\
    );
\check[7]_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100010101010"
    )
        port map (
      I0 => \check[7]_i_4__27_n_0\,
      I1 => \check[7]_i_3__46_n_0\,
      I2 => \^valid_reg_21\,
      I3 => \rv_len_reg[7]_8\,
      I4 => \rv_len_reg[0]_167\,
      I5 => \rv_len_reg[2]_19\(1),
      O => \^check_reg[0]_18\
    );
\check[7]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100010101010"
    )
        port map (
      I0 => \check[7]_i_3__20_n_0\,
      I1 => \check[7]_i_4__27_n_0\,
      I2 => \^valid_reg_21\,
      I3 => \rv_len_reg[2]_20\,
      I4 => \rv_len_reg[1]_10\,
      I5 => \rv_len_reg[3]_4\(1),
      O => \^check_reg[0]_17\
    );
\check[7]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100010101010"
    )
        port map (
      I0 => \check[7]_i_3__20_n_0\,
      I1 => \check[7]_i_3__21_n_0\,
      I2 => \check[7]_i_4__28_n_0\,
      I3 => \rv_len_reg[7]_9\,
      I4 => \rv_len_reg[0]_169\,
      I5 => \rv_len_reg[2]_21\(1),
      O => \^check_reg[0]_19\
    );
\check[7]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100010101010"
    )
        port map (
      I0 => \check[7]_i_3__46_n_0\,
      I1 => \check[7]_i_3__21_n_0\,
      I2 => \check[7]_i_4__28_n_0\,
      I3 => \rv_len_reg[7]_10\,
      I4 => \rv_len_reg[0]_170\,
      I5 => \rv_len_reg[2]_22\(1),
      O => \^check_reg[0]_20\
    );
\check[7]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000400040"
    )
        port map (
      I0 => \check[7]_i_3__22_n_0\,
      I1 => addr(0),
      I2 => addr(1),
      I3 => \outreg[7]_i_3__3_n_0\,
      I4 => \rv_len_reg[1]_11\,
      I5 => \rv_len_reg[5]_9\,
      O => \^check_reg[0]_21\
    );
\check[7]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000001000100"
    )
        port map (
      I0 => \outreg[7]_i_3__3_n_0\,
      I1 => \check[7]_i_3__37_n_0\,
      I2 => \outreg[7]_i_2__7_n_0\,
      I3 => \check[7]_i_4__29_n_0\,
      I4 => \rv_len_reg[1]_12\,
      I5 => \rv_len_reg[5]_10\,
      O => \^check_reg[0]_26\
    );
\check[7]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000004000400"
    )
        port map (
      I0 => \outreg[7]_i_2__7_n_0\,
      I1 => addr(5),
      I2 => \^valid_reg_0\,
      I3 => \check[7]_i_3__26_n_0\,
      I4 => \rv_len_reg[1]_13\,
      I5 => \rv_len_reg[7]_11\,
      O => \^check_reg[0]_22\
    );
\check[7]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000010001000"
    )
        port map (
      I0 => \outreg[7]_i_2__15_n_0\,
      I1 => \check[7]_i_3__23_n_0\,
      I2 => addr(0),
      I3 => addr(5),
      I4 => \rv_len_reg[1]_14\,
      I5 => \rv_len_reg[5]_11\,
      O => \^check_reg[0]_23\
    );
\check[7]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000100010"
    )
        port map (
      I0 => \outreg[7]_i_2__15_n_0\,
      I1 => \check[7]_i_3__23_n_0\,
      I2 => addr(5),
      I3 => addr(0),
      I4 => \rv_len_reg[1]_15\,
      I5 => \rv_len_reg[5]_12\,
      O => \^check_reg[0]_27\
    );
\check[7]_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800080808080"
    )
        port map (
      I0 => \check[7]_i_4__28_n_0\,
      I1 => \check[7]_i_3__24_n_0\,
      I2 => \check[7]_i_3__25_n_0\,
      I3 => \rv_len_reg[7]_12\,
      I4 => \rv_len_reg[0]_176\,
      I5 => \rv_len_reg[2]_23\(1),
      O => \^check_reg[0]_28\
    );
\check[7]_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800080808080"
    )
        port map (
      I0 => \check[7]_i_4__28_n_0\,
      I1 => \check[7]_i_3__24_n_0\,
      I2 => \check[7]_i_4__29_n_0\,
      I3 => \rv_len_reg[7]_13\,
      I4 => \rv_len_reg[0]_177\,
      I5 => \rv_len_reg[2]_24\(1),
      O => \^check_reg[0]_29\
    );
\check[7]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0000000000000"
    )
        port map (
      I0 => \rv_len_reg[7]_14\,
      I1 => \rv_len_reg[3]_5\,
      I2 => \^check_reg[0]_46\,
      I3 => isa_cs_reg,
      I4 => \check[7]_i_6__32_n_0\,
      I5 => addr(2),
      O => \^check_reg[0]_45\
    );
\check[7]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF00000000000000"
    )
        port map (
      I0 => \outreg[15]_i_2__15_n_0\,
      I1 => \rv_len_reg__0\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \check[7]_i_3__30_n_0\,
      I4 => \^check_reg[0]_43\,
      I5 => \outreg[7]_i_2__10_n_0\,
      O => check_1
    );
\check[7]_i_2__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__43_n_0\,
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(3),
      I3 => \rv_len_reg__0__0\(5),
      I4 => \check_reg_n_0_[7]\,
      I5 => \^addr_reg[7]_0\,
      O => check(7)
    );
\check[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => addr(0),
      I1 => addr(2),
      I2 => addr(1),
      I3 => \^valid_reg_1\,
      I4 => isa_cs,
      O => \check_reg[0]_30\
    );
\check[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^valid_reg_0\,
      I1 => addr(1),
      O => \check[7]_i_3__0_n_0\
    );
\check[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => isa_cs,
      I1 => \^valid_reg_1\,
      I2 => addr(2),
      I3 => addr(0),
      I4 => addr(6),
      I5 => addr(5),
      O => \^check_reg[0]_31\
    );
\check[7]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => addr(6),
      I1 => addr(0),
      I2 => addr(1),
      I3 => addr(4),
      I4 => addr(5),
      I5 => addr(7),
      O => \check[7]_i_3__13_n_0\
    );
\check[7]_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => \rv_len_reg[1]_7\,
      I1 => \rv_len_reg[5]_6\,
      I2 => \^valid_reg_0\,
      I3 => \^check_reg[0]_41\,
      I4 => \outreg[7]_i_2__5_n_0\,
      O => \^check_reg[0]_39\
    );
\check[7]_i_3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => addr(2),
      I1 => addr(0),
      I2 => addr(1),
      I3 => \^valid_reg_1\,
      I4 => isa_cs,
      O => \check_reg[0]_42\
    );
\check[7]_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr(0),
      I1 => addr(6),
      O => \check[7]_i_3__16_n_0\
    );
\check[7]_i_3__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => addr(2),
      I1 => isa_cs,
      I2 => \^valid_reg_1\,
      I3 => \^valid_reg_0\,
      I4 => addr(1),
      O => \check[7]_i_3__17_n_0\
    );
\check[7]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => \^valid_reg_0\,
      I1 => isa_cs,
      I2 => \^valid_reg_1\,
      I3 => addr(0),
      I4 => addr(2),
      I5 => addr(1),
      O => \check[7]_i_3__18_n_0\
    );
\check[7]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => addr(4),
      I1 => addr(7),
      I2 => addr(6),
      I3 => addr(5),
      I4 => \^valid_reg_0\,
      O => \check_reg[0]_33\
    );
\check[7]_i_3__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => addr(0),
      I1 => \^valid_reg_1\,
      I2 => isa_cs,
      O => \check[7]_i_3__20_n_0\
    );
\check[7]_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => addr(1),
      I1 => addr(5),
      O => \check[7]_i_3__21_n_0\
    );
\check[7]_i_3__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => addr(6),
      I1 => addr(7),
      I2 => addr(4),
      I3 => addr(5),
      I4 => addr(2),
      O => \check[7]_i_3__22_n_0\
    );
\check[7]_i_3__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => addr(6),
      I1 => addr(7),
      I2 => addr(4),
      I3 => \^valid_reg_0\,
      I4 => addr(1),
      O => \check[7]_i_3__23_n_0\
    );
\check[7]_i_3__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addr(1),
      I1 => \^valid_reg_1\,
      I2 => isa_cs,
      O => \check[7]_i_3__24_n_0\
    );
\check[7]_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr(0),
      I1 => addr(5),
      O => \check[7]_i_3__25_n_0\
    );
\check[7]_i_3__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addr(2),
      I1 => isa_cs,
      I2 => \^valid_reg_1\,
      I3 => addr(1),
      I4 => addr(0),
      O => \check[7]_i_3__26_n_0\
    );
\check[7]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addr(4),
      I1 => addr(7),
      I2 => \^valid_reg_0\,
      I3 => addr(2),
      O => \check_reg[0]_34\
    );
\check[7]_i_3__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => addr(4),
      I1 => addr(5),
      I2 => \^valid_reg_0\,
      O => \check[7]_i_3__30_n_0\
    );
\check[7]_i_3__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addr(2),
      I1 => addr(1),
      I2 => addr(0),
      O => \^check_reg[0]_44\
    );
\check[7]_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addr(1),
      I1 => addr(0),
      O => \check[7]_i_3__32_n_0\
    );
\check[7]_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => addr(2),
      I1 => addr(1),
      O => \check[7]_i_3__37_n_0\
    );
\check[7]_i_3__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \^valid_reg_0\,
      I1 => addr(5),
      I2 => addr(7),
      I3 => addr(4),
      I4 => addr(6),
      O => \^check_reg[0]_5\
    );
\check[7]_i_3__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => addr(5),
      I1 => addr(7),
      I2 => addr(4),
      I3 => addr(6),
      O => \^check_reg[0]_10\
    );
\check[7]_i_3__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => addr(1),
      I1 => addr(5),
      I2 => addr(4),
      I3 => addr(6),
      I4 => addr(7),
      O => \check[7]_i_3__41_n_0\
    );
\check[7]_i_3__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => addr(4),
      I1 => addr(0),
      I2 => addr(1),
      O => \check[7]_i_3__42_n_0\
    );
\check[7]_i_3__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => addr(1),
      I1 => addr(0),
      I2 => \^valid_reg_1\,
      I3 => isa_cs,
      I4 => addr(2),
      O => \check_reg[0]_25\
    );
\check[7]_i_3__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => isa_cs,
      I1 => \^valid_reg_1\,
      I2 => addr(1),
      O => \check[7]_i_3__44_n_0\
    );
\check[7]_i_3__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => addr(1),
      I1 => addr(0),
      I2 => addr(6),
      O => \check[7]_i_3__45_n_0\
    );
\check[7]_i_3__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^valid_reg_1\,
      I1 => isa_cs,
      I2 => addr(0),
      O => \check[7]_i_3__46_n_0\
    );
\check[7]_i_3__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => addr(0),
      I1 => \^valid_reg_1\,
      I2 => isa_cs,
      I3 => addr(2),
      I4 => \^valid_reg_0\,
      O => \check[7]_i_3__47_n_0\
    );
\check[7]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => addr(2),
      I1 => \^valid_reg_1\,
      I2 => isa_cs,
      O => \check[7]_i_3__5_n_0\
    );
\check[7]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \^valid_reg_0\,
      I1 => addr(5),
      I2 => addr(7),
      I3 => addr(4),
      I4 => addr(0),
      O => \check_reg[0]_37\
    );
\check[7]_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => addr(4),
      I1 => addr(7),
      I2 => addr(2),
      I3 => \^valid_reg_0\,
      O => \check_reg[0]_38\
    );
\check[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^valid_reg_0\,
      I1 => addr(1),
      I2 => addr(4),
      I3 => addr(7),
      O => \check_reg[0]_35\
    );
\check[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^valid_reg_1\,
      I1 => isa_cs,
      I2 => addr(0),
      I3 => addr(1),
      I4 => addr(2),
      O => \^check_reg[0]_32\
    );
\check[7]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => addr(7),
      I1 => addr(4),
      O => \check[7]_i_4__1_n_0\
    );
\check[7]_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => addr(0),
      I1 => addr(6),
      O => \check[7]_i_4__13_n_0\
    );
\check[7]_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => addr(0),
      I1 => addr(2),
      I2 => addr(1),
      I3 => \^valid_reg_1\,
      I4 => isa_cs,
      O => \check[7]_i_4__14_n_0\
    );
\check[7]_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => addr(1),
      I1 => addr(2),
      O => \check[7]_i_4__27_n_0\
    );
\check[7]_i_4__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^valid_reg_0\,
      I1 => addr(2),
      I2 => addr(6),
      I3 => addr(7),
      I4 => addr(4),
      O => \check[7]_i_4__28_n_0\
    );
\check[7]_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr(5),
      I1 => addr(0),
      O => \check[7]_i_4__29_n_0\
    );
\check[7]_i_4__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addr(2),
      I1 => addr(1),
      I2 => addr(0),
      O => \^check_reg[0]_43\
    );
\check[7]_i_4__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addr(5),
      I1 => addr(4),
      I2 => addr(0),
      I3 => addr(1),
      O => \check_reg[0]_47\
    );
\check[7]_i_4__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addr(5),
      I1 => addr(4),
      I2 => addr(1),
      I3 => addr(0),
      O => \check_reg[0]_48\
    );
\check[7]_i_4__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^valid_reg_0\,
      I1 => addr(5),
      O => \check[7]_i_4__44_n_0\
    );
\check[7]_i_4__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => addr(5),
      I1 => \^valid_reg_0\,
      I2 => addr(7),
      I3 => addr(4),
      I4 => addr(6),
      O => \^check_reg[0]_2\
    );
\check[7]_i_4__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => addr(2),
      I1 => \^valid_reg_1\,
      I2 => isa_cs,
      I3 => addr(1),
      I4 => addr(6),
      O => \^check_reg[0]_4\
    );
\check[7]_i_5__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^valid_reg_0\,
      I1 => addr(7),
      I2 => addr(6),
      I3 => addr(4),
      I4 => addr(5),
      O => \^check_reg[0]_46\
    );
\check[7]_i_5__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \rv_len_reg__0\(0),
      I2 => \rv_len_reg__0__0\(2),
      I3 => \rv_len_reg__0__0\(6),
      I4 => \rv_len_reg__0__0\(7),
      O => \check[7]_i_5__43_n_0\
    );
\check[7]_i_5__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => addr(6),
      I1 => addr(7),
      O => \check[7]_i_5__44_n_0\
    );
\check[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => addr(4),
      I1 => addr(7),
      I2 => \^valid_reg_0\,
      I3 => addr(5),
      O => \check_reg[0]_36\
    );
\check[7]_i_6__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr(0),
      I1 => addr(1),
      O => \check[7]_i_6__32_n_0\
    );
\check[7]_i_6__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addr(1),
      I1 => addr(0),
      I2 => \^valid_reg_1\,
      I3 => isa_cs,
      I4 => addr(2),
      O => \^check_reg[0]_41\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => check_1,
      CLR => reset,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => check_1,
      CLR => reset,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => check_1,
      CLR => reset,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => check_1,
      CLR => reset,
      D => check(3),
      Q => \check_reg_n_0_[3]\
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => check_1,
      CLR => reset,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => check_1,
      CLR => reset,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => check_1,
      CLR => reset,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => check_1,
      CLR => reset,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\getdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_getdata(0),
      Q => \^outreg_reg[0]_0\,
      R => '0'
    );
\getdata_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_getdata(0),
      Q => \^d\(0),
      R => '0'
    );
\getdata_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_getdata(0),
      Q => \^outreg_reg[0]_1\,
      R => '0'
    );
\getdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_getdata(1),
      Q => \^outreg_reg[1]_0\,
      R => '0'
    );
\getdata_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_getdata(1),
      Q => \^d\(1),
      R => '0'
    );
\getdata_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_getdata(1),
      Q => \^outreg_reg[1]_1\,
      R => '0'
    );
\getdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_getdata(2),
      Q => \^d\(2),
      R => '0'
    );
\getdata_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_getdata(2),
      Q => \^outreg_reg[5]_0\(0),
      R => '0'
    );
\getdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_getdata(3),
      Q => \^d\(3),
      R => '0'
    );
\getdata_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_getdata(3),
      Q => \^outreg_reg[5]_0\(1),
      R => '0'
    );
\getdata_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_getdata(3),
      Q => \^outreg_reg[3]_0\,
      R => '0'
    );
\getdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_getdata(4),
      Q => \^outreg_reg[5]_0\(2),
      R => '0'
    );
\getdata_reg[4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_getdata(4),
      Q => \^d\(4),
      R => '0'
    );
\getdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_getdata(5),
      Q => \^outreg_reg[5]_0\(3),
      R => '0'
    );
\getdata_reg[5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_getdata(5),
      Q => \^d\(5),
      R => '0'
    );
\getdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_getdata(6),
      Q => \^d\(6),
      R => '0'
    );
\getdata_reg[6]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_getdata(6),
      Q => \^addr_reg[6]_0\,
      R => '0'
    );
\getdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_getdata(7),
      Q => \^d\(7),
      R => '0'
    );
\getdata_reg[7]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_getdata(7),
      Q => \^addr_reg[7]_0\,
      R => '0'
    );
\outreg[15]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \rv_len_reg__0\(0),
      I2 => \outreg[15]_i_2__15_n_0\,
      I3 => result_data1_2,
      I4 => \outreg[15]_i_4__16_n_0\,
      O => outreg
    );
\outreg[15]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \outreg[7]_i_2__5_n_0\,
      I1 => addr(1),
      I2 => addr(0),
      I3 => isa_cs_reg,
      I4 => addr(2),
      I5 => \^valid_reg_0\,
      O => \^rv_len_reg[0]_4\
    );
\outreg[15]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \outreg[7]_i_3__3_n_0\,
      I1 => addr(1),
      I2 => addr(0),
      I3 => addr(2),
      I4 => addr(5),
      I5 => \outreg[7]_i_2__7_n_0\,
      O => \^rv_len_reg[0]_106\
    );
\outreg[15]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rv_len_reg__0__0\(3),
      I1 => \rv_len_reg__0__0\(4),
      I2 => \rv_len_reg__0__0\(2),
      I3 => \rv_len_reg__0__0\(7),
      I4 => \rv_len_reg__0__0\(6),
      I5 => \rv_len_reg__0__0\(5),
      O => \outreg[15]_i_2__15_n_0\
    );
\outreg[15]_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => addr(5),
      I1 => addr(0),
      I2 => \outreg[7]_i_2__7_n_0\,
      I3 => \^valid_reg_0\,
      I4 => addr(1),
      I5 => \outreg[7]_i_2__15_n_0\,
      O => \^rv_len_reg[0]_5\
    );
\outreg[15]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^check_reg[0]_2\,
      I1 => addr(1),
      I2 => isa_cs,
      I3 => \^valid_reg_1\,
      I4 => addr(2),
      I5 => addr(0),
      O => \^rv_len_reg[0]_41\
    );
\outreg[15]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^valid_reg_2\,
      I1 => isa_cs,
      I2 => \^valid_reg_1\,
      I3 => addr(1),
      I4 => addr(0),
      I5 => addr(2),
      O => \^rv_len_reg[0]_64\
    );
\outreg[15]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^valid_reg_0\,
      I1 => \outreg[7]_i_2__15_n_0\,
      I2 => addr(0),
      I3 => addr(1),
      I4 => addr(6),
      I5 => \outreg[7]_i_3_n_0\,
      O => \^rv_len_reg[0]_70\
    );
\outreg[15]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \outreg[7]_i_2__3_n_0\,
      I1 => addr(6),
      I2 => \^valid_reg_1\,
      I3 => isa_cs,
      I4 => addr(1),
      I5 => addr(0),
      O => \^rv_len_reg[0]_78\
    );
\outreg[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \^valid_reg_0\,
      I1 => addr(5),
      I2 => addr(7),
      I3 => addr(4),
      I4 => addr(6),
      I5 => \^valid_reg_8\,
      O => \^rv_len_reg[0]_72\
    );
\outreg[15]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => addr(6),
      I1 => addr(0),
      I2 => \outreg[7]_i_3__3_n_0\,
      I3 => addr(1),
      I4 => addr(2),
      I5 => \outreg[7]_i_3_n_0\,
      O => \^rv_len_reg[0]_66\
    );
\outreg[15]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^check_reg[0]_43\,
      I1 => isa_cs_reg,
      I2 => \^valid_reg_0\,
      I3 => addr(7),
      I4 => addr(6),
      I5 => \outreg[7]_i_3__2_n_0\,
      O => \^rv_len_reg[0]_127\
    );
\outreg[15]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \outreg[7]_i_2__10_n_0\,
      I1 => addr(2),
      I2 => addr(1),
      I3 => addr(0),
      I4 => \^valid_reg_0\,
      I5 => \outreg[7]_i_3__2_n_0\,
      O => result_data1_2
    );
\outreg[15]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => addr(0),
      I1 => addr(5),
      I2 => \outreg[7]_i_2__7_n_0\,
      I3 => \^valid_reg_0\,
      I4 => addr(1),
      I5 => \outreg[7]_i_2__15_n_0\,
      O => \^rv_len_reg[0]_6\
    );
\outreg[15]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => addr(0),
      I1 => addr(5),
      I2 => \outreg[7]_i_2__7_n_0\,
      I3 => addr(1),
      I4 => addr(2),
      I5 => \outreg[7]_i_3__3_n_0\,
      O => \^rv_len_reg[0]_100\
    );
\outreg[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \outreg[15]_i_9__7_n_0\,
      I1 => addr(7),
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(1),
      I5 => \check[7]_i_4__13_n_0\,
      O => \^rv_len_reg[0]_60\
    );
\outreg[15]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^check_reg[0]_10\,
      I1 => addr(1),
      I2 => addr(2),
      I3 => addr(0),
      I4 => isa_cs_reg,
      I5 => \^valid_reg_0\,
      O => \^rv_len_reg[0]_62\
    );
\outreg[15]_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^check_reg[0]_44\,
      I1 => isa_cs_reg,
      I2 => \^valid_reg_0\,
      I3 => addr(7),
      I4 => addr(6),
      I5 => \outreg[7]_i_3__2_n_0\,
      O => \^rv_len_reg[0]_130\
    );
\outreg[15]_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000000000"
    )
        port map (
      I0 => \outreg[15]_i_5__15_n_0\,
      I1 => \check_reg_n_0_[6]\,
      I2 => \^addr_reg[6]_0\,
      I3 => \outreg[15]_i_6__15_n_0\,
      I4 => \outreg[15]_i_7__15_n_0\,
      I5 => \outreg[15]_i_8__15_n_0\,
      O => \outreg[15]_i_4__16_n_0\
    );
\outreg[15]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \outreg[7]_i_2__15_n_0\,
      I1 => \check[7]_i_5__44_n_0\,
      I2 => \check[7]_i_4__44_n_0\,
      I3 => addr(4),
      I4 => addr(0),
      I5 => addr(1),
      O => \^rv_len_reg[0]_108\
    );
\outreg[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \outreg[7]_i_2__5_n_0\,
      I1 => addr(1),
      I2 => isa_cs_reg,
      I3 => \^valid_reg_0\,
      I4 => addr(0),
      I5 => addr(2),
      O => \^rv_len_reg[0]_57\
    );
\outreg[15]_i_5__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \check_reg_n_0_[1]\,
      I1 => \^d\(1),
      I2 => \check_reg_n_0_[2]\,
      I3 => \^outreg_reg[5]_0\(0),
      O => \outreg[15]_i_5__15_n_0\
    );
\outreg[15]_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \check[7]_i_3__26_n_0\,
      I1 => \^valid_reg_0\,
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(7),
      I5 => addr(6),
      O => \^rv_len_reg[0]_111\
    );
\outreg[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_1\(0),
      O => \outreg_reg[0]_3\
    );
\outreg[15]_i_6__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \check_reg[3]_38\(0),
      O => \outreg_reg[0]_21\
    );
\outreg[15]_i_6__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \check_reg[3]_39\(0),
      O => \outreg_reg[15]_3\
    );
\outreg[15]_i_6__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \check_reg[3]_42\(0),
      O => \outreg_reg[0]_23\
    );
\outreg[15]_i_6__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \check_reg_n_0_[7]\,
      O => \outreg[15]_i_6__15_n_0\
    );
\outreg[15]_i_6__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \check_reg[7]_4\(0),
      O => valid_reg_35
    );
\outreg[15]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_18\(0),
      O => \outreg_reg[0]_7\
    );
\outreg[15]_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_25\(0),
      O => \outreg_reg[0]_14\
    );
\outreg[15]_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_26\(0),
      O => \outreg_reg[15]_1\
    );
\outreg[15]_i_6__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \check_reg[3]_28\(0),
      O => \outreg_reg[0]_16\
    );
\outreg[15]_i_6__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \check_reg[3]_29\(0),
      O => \outreg_reg[15]_2\
    );
\outreg[15]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \check_reg[3]_16\(0),
      O => \outreg_reg[0]_6\
    );
\outreg[15]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \check_reg[3]_17\(0),
      O => \outreg_reg[15]_0\
    );
\outreg[15]_i_7__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \check_reg[3]_40\(0),
      O => \outreg_reg[15]_4\
    );
\outreg[15]_i_7__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \check_reg[3]_41\(0),
      O => \outreg_reg[0]_22\
    );
\outreg[15]_i_7__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \^outreg_reg[5]_0\(3),
      I2 => \check_reg_n_0_[0]\,
      I3 => \^d\(0),
      O => \outreg[15]_i_7__15_n_0\
    );
\outreg[15]_i_7__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \check_reg[7]_3\(0),
      O => valid_reg_34
    );
\outreg[15]_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \check_reg[3]_24\(0),
      O => \outreg_reg[0]_13\
    );
\outreg[15]_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_27\(0),
      O => \outreg_reg[0]_15\
    );
\outreg[15]_i_7__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \check_reg[3]_37\(0),
      O => \outreg_reg[0]_20\
    );
\outreg[15]_i_8__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \check_reg_n_0_[3]\,
      I1 => \^outreg_reg[5]_0\(1),
      I2 => \check_reg_n_0_[4]\,
      I3 => \^outreg_reg[5]_0\(2),
      O => \outreg[15]_i_8__15_n_0\
    );
\outreg[15]_i_9__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^valid_reg_1\,
      I1 => isa_cs,
      I2 => \^valid_reg_0\,
      I3 => addr(2),
      O => \outreg[15]_i_9__7_n_0\
    );
\outreg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^rv_len_reg[0]_51\,
      I1 => addr(5),
      I2 => \^valid_reg_0\,
      I3 => addr(7),
      I4 => addr(4),
      O => \^rv_len_reg[0]_39\
    );
\outreg[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \^check_reg[0]_4\,
      I1 => addr(0),
      I2 => addr(4),
      I3 => addr(7),
      I4 => addr(5),
      I5 => \^valid_reg_0\,
      O => \^rv_len_reg[0]_21\
    );
\outreg[31]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => addr(1),
      I2 => addr(2),
      I3 => addr(0),
      I4 => \^check_reg[0]_10\,
      I5 => \^valid_reg_0\,
      O => \^rv_len_reg[0]_68\
    );
\outreg[31]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => addr(6),
      I1 => addr(0),
      I2 => \outreg[7]_i_2__3_n_0\,
      I3 => isa_cs,
      I4 => \^valid_reg_1\,
      I5 => addr(1),
      O => \^rv_len_reg[0]_75\
    );
\outreg[31]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^valid_reg_21\,
      I1 => addr(2),
      I2 => isa_cs,
      I3 => \^valid_reg_1\,
      I4 => addr(0),
      I5 => addr(1),
      O => \^rv_len_reg[0]_96\
    );
\outreg[31]_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => addr(6),
      I1 => addr(0),
      I2 => \outreg[7]_i_2__15_n_0\,
      I3 => \^valid_reg_0\,
      I4 => addr(1),
      I5 => \outreg[7]_i_3_n_0\,
      O => \^rv_len_reg[0]_1\
    );
\outreg[31]_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => addr(5),
      I1 => addr(0),
      I2 => addr(1),
      I3 => \^valid_reg_1\,
      I4 => isa_cs,
      I5 => \check[7]_i_4__28_n_0\,
      O => \^rv_len_reg[0]_7\
    );
\outreg[31]_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => addr(0),
      I1 => addr(5),
      I2 => addr(1),
      I3 => \^valid_reg_1\,
      I4 => isa_cs,
      I5 => \check[7]_i_4__28_n_0\,
      O => \^rv_len_reg[0]_8\
    );
\outreg[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => isa_cs,
      I1 => \^valid_reg_1\,
      I2 => addr(1),
      I3 => addr(2),
      I4 => addr(0),
      I5 => \^check_reg[0]_5\,
      O => \^rv_len_reg[0]_12\
    );
\outreg[31]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^check_reg[0]_2\,
      I1 => isa_cs,
      I2 => \^valid_reg_1\,
      I3 => addr(1),
      I4 => addr(2),
      I5 => addr(0),
      O => \^rv_len_reg[0]_15\
    );
\outreg[31]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^check_reg[0]_31\,
      I1 => addr(7),
      I2 => addr(4),
      I3 => \^valid_reg_0\,
      I4 => addr(1),
      O => \^rv_len_reg[0]_18\
    );
\outreg[31]_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => addr(6),
      I1 => addr(4),
      I2 => addr(7),
      I3 => addr(5),
      I4 => \^valid_reg_0\,
      I5 => \^valid_reg_8\,
      O => \^rv_len_reg[0]_27\
    );
\outreg[31]_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => addr(1),
      I1 => addr(0),
      I2 => isa_cs_reg,
      I3 => addr(2),
      I4 => \^valid_reg_0\,
      I5 => \^check_reg[0]_10\,
      O => \^rv_len_reg[7]_2\
    );
\outreg[31]_i_5__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^valid_reg_21\,
      I1 => \^valid_reg_1\,
      I2 => isa_cs,
      I3 => addr(0),
      I4 => addr(1),
      I5 => addr(2),
      O => \^rv_len_reg[0]_94\
    );
\outreg[31]_i_5__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \check[7]_i_4__28_n_0\,
      I1 => addr(1),
      I2 => addr(5),
      I3 => addr(0),
      I4 => \^valid_reg_1\,
      I5 => isa_cs,
      O => \^rv_len_reg[0]_98\
    );
\outreg[31]_i_5__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \check[7]_i_4__28_n_0\,
      I1 => addr(1),
      I2 => addr(5),
      I3 => \^valid_reg_1\,
      I4 => isa_cs,
      I5 => addr(0),
      O => \^rv_len_reg[0]_103\
    );
\outreg[31]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => addr(2),
      I1 => \^valid_reg_0\,
      I2 => addr(7),
      I3 => addr(4),
      I4 => \^valid_reg_4\,
      O => \^rv_len_reg[0]_33\
    );
\outreg[31]_i_5__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addr(0),
      I1 => addr(1),
      I2 => addr(4),
      I3 => addr(5),
      I4 => \^outreg_reg[0]_24\,
      O => \^rv_len_reg[0]_135\
    );
\outreg[31]_i_5__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addr(1),
      I1 => addr(0),
      I2 => addr(4),
      I3 => addr(5),
      I4 => \^outreg_reg[0]_24\,
      O => \^result_data1_1\
    );
\outreg[31]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^valid_reg_6\,
      I1 => \^valid_reg_0\,
      I2 => addr(2),
      I3 => addr(7),
      I4 => addr(4),
      O => \^rv_len_reg[0]_25\
    );
\outreg[31]_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => addr(2),
      I1 => \^valid_reg_0\,
      I2 => addr(7),
      I3 => addr(4),
      I4 => \^valid_reg_6\,
      O => \^rv_len_reg[0]_35\
    );
\outreg[31]_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => addr(7),
      I1 => addr(4),
      I2 => addr(1),
      I3 => \^valid_reg_0\,
      I4 => \^check_reg[0]_31\,
      O => \^rv_len_reg[0]_37\
    );
\outreg[31]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^check_reg[0]_32\,
      I1 => \^valid_reg_0\,
      I2 => addr(5),
      I3 => addr(6),
      I4 => addr(7),
      I5 => addr(4),
      O => \^rv_len_reg[0]_0\
    );
\outreg[31]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => addr(2),
      I1 => addr(1),
      I2 => addr(0),
      I3 => isa_cs,
      I4 => \^valid_reg_1\,
      I5 => \^check_reg[0]_2\,
      O => \^rv_len_reg[0]_10\
    );
\outreg[31]_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => addr(2),
      I1 => addr(1),
      I2 => addr(0),
      I3 => isa_cs,
      I4 => \^valid_reg_1\,
      I5 => \^check_reg[0]_5\,
      O => \^rv_len_reg[0]_29\
    );
\outreg[31]_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => addr(2),
      I2 => addr(1),
      I3 => addr(0),
      I4 => addr(6),
      I5 => \outreg[7]_i_2__2_n_0\,
      O => \^rv_len_reg[0]_31\
    );
\outreg[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => addr(0),
      I1 => addr(6),
      I2 => addr(1),
      I3 => isa_cs,
      I4 => \^valid_reg_1\,
      I5 => addr(2),
      O => \^rv_len_reg[0]_51\
    );
\outreg[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_0\(0),
      O => \outreg_reg[31]\
    );
\outreg[31]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_3\(0),
      O => \outreg_reg[31]_0\
    );
\outreg[31]_i_7__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_12\(0),
      O => \outreg_reg[31]_9\
    );
\outreg[31]_i_7__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_14\(0),
      O => \outreg_reg[31]_10\
    );
\outreg[31]_i_7__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_15\(0),
      O => \outreg_reg[0]_5\
    );
\outreg[31]_i_7__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_20\(0),
      O => \outreg_reg[0]_9\
    );
\outreg[31]_i_7__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \check_reg[3]_21\(0),
      O => \outreg_reg[0]_10\
    );
\outreg[31]_i_7__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \check_reg[3]_22\(0),
      O => \outreg_reg[0]_11\
    );
\outreg[31]_i_7__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \check_reg[3]_23\(0),
      O => \outreg_reg[0]_12\
    );
\outreg[31]_i_7__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_31\(0),
      O => \outreg_reg[31]_11\
    );
\outreg[31]_i_7__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_32\(0),
      O => \outreg_reg[0]_17\
    );
\outreg[31]_i_7__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \check_reg[3]_33\(0),
      O => \outreg_reg[31]_12\
    );
\outreg[31]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_4\(0),
      O => \outreg_reg[31]_1\
    );
\outreg[31]_i_7__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \check_reg[3]_34\(0),
      O => \outreg_reg[31]_13\
    );
\outreg[31]_i_7__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \check_reg[3]_35\(0),
      O => \outreg_reg[0]_18\
    );
\outreg[31]_i_7__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \check_reg[3]_36\(0),
      O => \outreg_reg[0]_19\
    );
\outreg[31]_i_7__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(7),
      I1 => \check_reg[7]_0\(0),
      O => \outreg_reg[0]_26\
    );
\outreg[31]_i_7__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(7),
      I1 => \check_reg[7]_1\(0),
      O => \outreg_reg[0]_27\
    );
\outreg[31]_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_5\(0),
      O => \outreg_reg[31]_2\
    );
\outreg[31]_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_6\(0),
      O => \outreg_reg[31]_3\
    );
\outreg[31]_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_7\(0),
      O => \outreg_reg[31]_4\
    );
\outreg[31]_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_8\(0),
      O => \outreg_reg[31]_5\
    );
\outreg[31]_i_7__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_9\(0),
      O => \outreg_reg[31]_6\
    );
\outreg[31]_i_7__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_10\(0),
      O => \outreg_reg[31]_7\
    );
\outreg[31]_i_7__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_11\(0),
      O => \outreg_reg[31]_8\
    );
\outreg[31]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_2\(0),
      O => \outreg_reg[0]_4\
    );
\outreg[63]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => addr(6),
      I1 => addr(0),
      I2 => \outreg[7]_i_2__3_n_0\,
      I3 => isa_cs,
      I4 => \^valid_reg_1\,
      I5 => addr(1),
      O => \^rv_len_reg[0]_2\
    );
\outreg[63]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => addr(2),
      I1 => \check[7]_i_6__32_n_0\,
      I2 => isa_cs_reg,
      I3 => \^valid_reg_0\,
      I4 => \outreg[63]_i_6__2_n_0\,
      I5 => \outreg[7]_i_3__2_n_0\,
      O => \^result_data1\
    );
\outreg[63]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^valid_reg_4\,
      I1 => \^valid_reg_0\,
      I2 => addr(2),
      I3 => addr(7),
      I4 => addr(4),
      O => \^rv_len_reg[0]_23\
    );
\outreg[63]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^valid_reg_21\,
      I1 => addr(1),
      I2 => addr(2),
      I3 => addr(0),
      I4 => \^valid_reg_1\,
      I5 => isa_cs,
      O => \^rv_len_reg[0]_92\
    );
\outreg[63]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      O => \outreg[63]_i_6__2_n_0\
    );
\outreg[63]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_13\(0),
      O => \outreg_reg[63]\
    );
\outreg[63]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_19\(0),
      O => \outreg_reg[0]_8\
    );
\outreg[63]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \check_reg[3]_30\(0),
      O => \outreg_reg[63]_0\
    );
\outreg[63]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(7),
      I1 => \check_reg[7]_2\(0),
      O => \outreg_reg[0]_28\
    );
\outreg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^valid_reg_4\,
      I1 => \^valid_reg_0\,
      I2 => addr(2),
      I3 => addr(7),
      I4 => addr(4),
      O => valid_reg_3(0)
    );
\outreg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^valid_reg_6\,
      I1 => \^valid_reg_0\,
      I2 => addr(2),
      I3 => addr(7),
      I4 => addr(4),
      O => valid_reg_5(0)
    );
\outreg[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^valid_reg_0\,
      I1 => addr(5),
      I2 => addr(6),
      I3 => addr(7),
      I4 => addr(4),
      I5 => \^valid_reg_8\,
      O => valid_reg_7(0)
    );
\outreg[7]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \outreg[7]_i_2__5_n_0\,
      I1 => addr(1),
      I2 => addr(2),
      I3 => addr(0),
      I4 => isa_cs_reg,
      I5 => \^valid_reg_0\,
      O => valid_reg_17(0)
    );
\outreg[7]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(4),
      I3 => addr(5),
      I4 => \^valid_reg_0\,
      I5 => \^valid_reg_8\,
      O => valid_reg_18(0)
    );
\outreg[7]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \outreg[7]_i_2__4_n_0\,
      I1 => isa_cs,
      I2 => \^valid_reg_1\,
      I3 => addr(1),
      I4 => addr(0),
      I5 => addr(2),
      O => valid_reg_19(0)
    );
\outreg[7]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \outreg[7]_i_2__4_n_0\,
      I1 => addr(2),
      I2 => addr(1),
      I3 => \^valid_reg_1\,
      I4 => isa_cs,
      I5 => addr(0),
      O => valid_reg_20(0)
    );
\outreg[7]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \outreg[7]_i_3__0_n_0\,
      I1 => addr(2),
      I2 => \^valid_reg_0\,
      I3 => isa_cs_reg,
      I4 => addr(1),
      I5 => addr(0),
      O => valid_reg_22(0)
    );
\outreg[7]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^valid_reg_0\,
      I1 => isa_cs_reg,
      I2 => addr(1),
      I3 => addr(0),
      I4 => \outreg[7]_i_3__0_n_0\,
      I5 => addr(2),
      O => valid_reg_23(0)
    );
\outreg[7]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \outreg[7]_i_3__0_n_0\,
      I1 => addr(0),
      I2 => addr(1),
      I3 => addr(2),
      I4 => isa_cs_reg,
      I5 => \^valid_reg_0\,
      O => valid_reg_24(0)
    );
\outreg[7]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => addr(0),
      I1 => addr(1),
      I2 => isa_cs_reg,
      I3 => addr(2),
      I4 => \outreg[7]_i_3__0_n_0\,
      I5 => \^valid_reg_0\,
      O => valid_reg_25(0)
    );
\outreg[7]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^valid_reg_21\,
      I1 => addr(0),
      I2 => addr(1),
      I3 => \^valid_reg_1\,
      I4 => isa_cs,
      I5 => addr(2),
      O => valid_reg_26(0)
    );
\outreg[7]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => addr(2),
      I1 => addr(5),
      I2 => \outreg[7]_i_2__7_n_0\,
      I3 => \outreg[7]_i_3__3_n_0\,
      I4 => addr(1),
      I5 => addr(0),
      O => valid_reg_27(0)
    );
\outreg[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => addr(6),
      I1 => addr(4),
      I2 => addr(7),
      I3 => \^valid_reg_0\,
      I4 => addr(5),
      I5 => \^valid_reg_8\,
      O => valid_reg_9(0)
    );
\outreg[7]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => addr(5),
      I1 => addr(0),
      I2 => \outreg[7]_i_2__7_n_0\,
      I3 => addr(1),
      I4 => addr(2),
      I5 => \outreg[7]_i_3__3_n_0\,
      O => valid_reg_28(0)
    );
\outreg[7]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => addr(2),
      I1 => addr(1),
      I2 => addr(0),
      I3 => \outreg[7]_i_3__1_n_0\,
      O => valid_reg_29(0)
    );
\outreg[7]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addr(2),
      I1 => addr(0),
      I2 => addr(1),
      I3 => \outreg[7]_i_3__1_n_0\,
      O => valid_reg_30(0)
    );
\outreg[7]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => addr(0),
      I1 => addr(1),
      I2 => addr(4),
      I3 => addr(5),
      I4 => \^valid_reg_0\,
      I5 => \outreg[7]_i_2__9_n_0\,
      O => valid_reg_31(0)
    );
\outreg[7]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => addr(1),
      I1 => addr(0),
      I2 => addr(4),
      I3 => addr(5),
      I4 => \^valid_reg_0\,
      I5 => \outreg[7]_i_2__9_n_0\,
      O => valid_reg_32(0)
    );
\outreg[7]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \outreg[7]_i_2__10_n_0\,
      I1 => addr(2),
      I2 => addr(1),
      I3 => addr(0),
      I4 => \^valid_reg_0\,
      I5 => \outreg[7]_i_3__2_n_0\,
      O => \outreg_reg[7]_0\(0)
    );
\outreg[7]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \outreg[7]_i_2__11_n_0\,
      I1 => \^valid_reg_0\,
      I2 => addr(0),
      I3 => addr(4),
      I4 => addr(5),
      I5 => \outreg[7]_i_2__10_n_0\,
      O => valid_reg_33(0)
    );
\outreg[7]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addr(1),
      I1 => addr(0),
      I2 => addr(4),
      I3 => addr(5),
      I4 => \^outreg_reg[0]_24\,
      O => \outreg_reg[0]_25\(0)
    );
\outreg[7]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => addr(6),
      I1 => addr(0),
      I2 => \outreg[7]_i_3__3_n_0\,
      I3 => addr(1),
      I4 => addr(2),
      I5 => \outreg[7]_i_3_n_0\,
      O => \outreg_reg[0]_2\(0)
    );
\outreg[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => addr(2),
      I1 => isa_cs_reg,
      I2 => addr(1),
      I3 => addr(6),
      I4 => addr(0),
      I5 => \outreg[7]_i_2__2_n_0\,
      O => valid_reg_10(0)
    );
\outreg[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => isa_cs,
      I1 => \^valid_reg_1\,
      I2 => addr(1),
      I3 => addr(2),
      I4 => addr(0),
      I5 => \^valid_reg_2\,
      O => valid_reg_11(0)
    );
\outreg[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => addr(2),
      I1 => isa_cs,
      I2 => \^valid_reg_1\,
      I3 => addr(0),
      I4 => addr(1),
      I5 => \^valid_reg_2\,
      O => valid_reg_12(0)
    );
\outreg[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => addr(6),
      I1 => addr(0),
      I2 => \outreg[7]_i_2__15_n_0\,
      I3 => \^valid_reg_0\,
      I4 => addr(1),
      I5 => \outreg[7]_i_3_n_0\,
      O => valid_reg_13(0)
    );
\outreg[7]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \outreg[7]_i_2__3_n_0\,
      I1 => addr(1),
      I2 => addr(6),
      I3 => \^valid_reg_1\,
      I4 => isa_cs,
      I5 => addr(0),
      O => valid_reg_14(0)
    );
\outreg[7]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => addr(2),
      I1 => isa_cs,
      I2 => \^valid_reg_1\,
      I3 => addr(0),
      I4 => addr(1),
      I5 => \outreg[7]_i_2__4_n_0\,
      O => valid_reg_15(0)
    );
\outreg[7]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \outreg[7]_i_2__5_n_0\,
      I1 => addr(1),
      I2 => \^valid_reg_0\,
      I3 => addr(2),
      I4 => isa_cs_reg,
      I5 => addr(0),
      O => valid_reg_16(0)
    );
\outreg[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFFFFF"
    )
        port map (
      I0 => addr(1),
      I1 => \^valid_reg_1\,
      I2 => isa_cs,
      I3 => addr(6),
      I4 => addr(5),
      I5 => addr(0),
      O => \^valid_reg_4\
    );
\outreg[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7FFFFF"
    )
        port map (
      I0 => addr(0),
      I1 => addr(6),
      I2 => addr(5),
      I3 => isa_cs,
      I4 => \^valid_reg_1\,
      I5 => addr(1),
      O => \^valid_reg_6\
    );
\outreg[7]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => addr(6),
      I1 => addr(7),
      I2 => \^valid_reg_1\,
      I3 => isa_cs,
      O => \outreg[7]_i_2__10_n_0\
    );
\outreg[7]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr(1),
      I1 => addr(2),
      O => \outreg[7]_i_2__11_n_0\
    );
\outreg[7]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => addr(2),
      I1 => isa_cs,
      I2 => \^valid_reg_1\,
      I3 => addr(1),
      I4 => addr(0),
      O => \^valid_reg_8\
    );
\outreg[7]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => addr(6),
      I1 => addr(4),
      I2 => addr(7),
      I3 => addr(5),
      I4 => \^valid_reg_0\,
      O => \^valid_reg_2\
    );
\outreg[7]_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^valid_reg_1\,
      I1 => isa_cs,
      I2 => addr(2),
      O => \outreg[7]_i_2__15_n_0\
    );
\outreg[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => addr(4),
      I1 => addr(7),
      I2 => addr(5),
      I3 => \^valid_reg_0\,
      O => \outreg[7]_i_2__2_n_0\
    );
\outreg[7]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => addr(5),
      I1 => addr(7),
      I2 => addr(4),
      I3 => \^valid_reg_0\,
      I4 => addr(2),
      O => \outreg[7]_i_2__3_n_0\
    );
\outreg[7]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^valid_reg_0\,
      I1 => addr(5),
      I2 => addr(4),
      I3 => addr(6),
      I4 => addr(7),
      O => \outreg[7]_i_2__4_n_0\
    );
\outreg[7]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(4),
      I3 => addr(5),
      O => \outreg[7]_i_2__5_n_0\
    );
\outreg[7]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^valid_reg_0\,
      I1 => addr(5),
      I2 => addr(4),
      I3 => addr(6),
      I4 => addr(7),
      O => \^valid_reg_21\
    );
\outreg[7]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => addr(4),
      I1 => addr(7),
      I2 => addr(6),
      O => \outreg[7]_i_2__7_n_0\
    );
\outreg[7]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => addr(2),
      I1 => addr(6),
      I2 => addr(7),
      I3 => \^valid_reg_1\,
      I4 => isa_cs,
      I5 => \^valid_reg_0\,
      O => \^outreg_reg[0]_24\
    );
\outreg[7]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => isa_cs,
      I1 => \^valid_reg_1\,
      I2 => addr(7),
      I3 => addr(6),
      I4 => addr(2),
      O => \outreg[7]_i_2__9_n_0\
    );
\outreg[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => addr(4),
      I1 => addr(7),
      I2 => addr(5),
      O => \outreg[7]_i_3_n_0\
    );
\outreg[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(4),
      I3 => addr(5),
      O => \outreg[7]_i_3__0_n_0\
    );
\outreg[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => addr(5),
      I1 => addr(4),
      I2 => addr(6),
      I3 => addr(7),
      I4 => \^valid_reg_0\,
      I5 => isa_cs_reg,
      O => \outreg[7]_i_3__1_n_0\
    );
\outreg[7]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addr(5),
      I1 => addr(4),
      O => \outreg[7]_i_3__2_n_0\
    );
\outreg[7]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^valid_reg_1\,
      I1 => isa_cs,
      I2 => \^valid_reg_0\,
      O => \outreg[7]_i_3__3_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_mem_addr(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \p_0_in__0\(2),
      Q => wreg_mem_addr(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \p_0_in__0\(3),
      Q => wreg_mem_addr(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \p_0_in__0\(4),
      Q => wreg_mem_addr(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \p_0_in__0\(5),
      Q => wreg_mem_addr(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \p_0_in__0\(6),
      Q => wreg_mem_addr(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \p_0_in__0\(7),
      Q => wreg_mem_addr(15)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_mem_addr(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_mem_addr(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_mem_addr(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_mem_addr(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_mem_addr(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_mem_addr(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_mem_addr(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \p_0_in__0\(0),
      Q => wreg_mem_addr(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \p_0_in__0\(1),
      Q => wreg_mem_addr(9)
    );
\result_data[0]_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(0),
      O => \result_data_reg[63]_4\(0)
    );
\result_data[0]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => check_1,
      I1 => \p_0_in__0\(0),
      O => \result_data[0]_i_1__45_n_0\
    );
\result_data[10]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \^check_reg[0]_8\,
      O => \result_data_reg[15]_1\(2)
    );
\result_data[10]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^check_reg[0]_6\,
      O => \result_data_reg[15]_2\(2)
    );
\result_data[10]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \rv_len_reg[3]_1\,
      O => \result_data_reg[15]_20\(2)
    );
\result_data[10]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \rv_len_reg[3]_2\,
      O => \result_data_reg[15]_21\(2)
    );
\result_data[10]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \^check_reg[0]_11\,
      O => \result_data_reg[15]_3\(2)
    );
\result_data[10]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \^check_reg[0]_12\,
      O => \result_data_reg[15]_4\(2)
    );
\result_data[10]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \^check_reg[0]_15\,
      O => \result_data_reg[15]_5\(2)
    );
\result_data[10]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^check_reg[0]_39\,
      O => \result_data_reg[15]_22\(2)
    );
\result_data[10]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \^check_reg[0]_16\,
      O => \result_data_reg[15]_6\(2)
    );
\result_data[10]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \^check_reg[0]_24\,
      O => \result_data_reg[15]_7\(2)
    );
\result_data[10]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^check_reg[0]_21\,
      O => \result_data_reg[15]_8\(2)
    );
\result_data[10]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^check_reg[0]_26\,
      O => \result_data_reg[15]_9\(2)
    );
\result_data[10]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \^check_reg[0]_22\,
      O => \result_data_reg[15]_10\(2)
    );
\result_data[10]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \^check_reg[0]_23\,
      O => \result_data_reg[15]_11\(2)
    );
\result_data[10]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \^check_reg[0]_27\,
      O => \result_data_reg[15]_12\(2)
    );
\result_data[10]_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(10),
      O => \result_data_reg[63]_4\(10)
    );
\result_data[10]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => check_1,
      I1 => \^d\(2),
      O => \result_data[10]_i_1__45_n_0\
    );
\result_data[10]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^check_reg[0]_1\,
      O => \result_data_reg[15]_0\(2)
    );
\result_data[11]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \^check_reg[0]_8\,
      O => \result_data_reg[15]_1\(3)
    );
\result_data[11]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \^check_reg[0]_6\,
      O => \result_data_reg[15]_2\(3)
    );
\result_data[11]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \rv_len_reg[3]_1\,
      O => \result_data_reg[15]_20\(3)
    );
\result_data[11]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \rv_len_reg[3]_2\,
      O => \result_data_reg[15]_21\(3)
    );
\result_data[11]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \^check_reg[0]_11\,
      O => \result_data_reg[15]_3\(3)
    );
\result_data[11]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \^check_reg[0]_12\,
      O => \result_data_reg[15]_4\(3)
    );
\result_data[11]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \^check_reg[0]_15\,
      O => \result_data_reg[15]_5\(3)
    );
\result_data[11]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \^check_reg[0]_39\,
      O => \result_data_reg[15]_22\(3)
    );
\result_data[11]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \^check_reg[0]_16\,
      O => \result_data_reg[15]_6\(3)
    );
\result_data[11]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(11),
      O => \result_data_reg[63]_4\(11)
    );
\result_data[11]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => check_1,
      I1 => \^outreg_reg[5]_0\(1),
      O => \result_data[11]_i_1__38_n_0\
    );
\result_data[11]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_1\,
      I1 => \^outreg_reg[3]_0\,
      O => \result_data_reg[15]_0\(3)
    );
\result_data[11]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_24\,
      I1 => \^outreg_reg[5]_0\(1),
      O => \result_data_reg[15]_7\(3)
    );
\result_data[11]_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_21\,
      I1 => \^outreg_reg[5]_0\(1),
      O => \result_data_reg[15]_8\(3)
    );
\result_data[11]_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_26\,
      I1 => \^outreg_reg[5]_0\(1),
      O => \result_data_reg[15]_9\(3)
    );
\result_data[11]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_22\,
      I1 => \^outreg_reg[5]_0\(1),
      O => \result_data_reg[15]_10\(3)
    );
\result_data[11]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_23\,
      I1 => \^outreg_reg[5]_0\(1),
      O => \result_data_reg[15]_11\(3)
    );
\result_data[11]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_27\,
      I1 => \^outreg_reg[5]_0\(1),
      O => \result_data_reg[15]_12\(3)
    );
\result_data[12]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_8\,
      O => \result_data_reg[15]_1\(4)
    );
\result_data[12]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_6\,
      O => \result_data_reg[15]_2\(4)
    );
\result_data[12]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \rv_len_reg[3]_1\,
      O => \result_data_reg[15]_20\(4)
    );
\result_data[12]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \rv_len_reg[3]_2\,
      O => \result_data_reg[15]_21\(4)
    );
\result_data[12]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_11\,
      O => \result_data_reg[15]_3\(4)
    );
\result_data[12]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_12\,
      O => \result_data_reg[15]_4\(4)
    );
\result_data[12]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_15\,
      O => \result_data_reg[15]_5\(4)
    );
\result_data[12]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_39\,
      O => \result_data_reg[15]_22\(4)
    );
\result_data[12]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_16\,
      O => \result_data_reg[15]_6\(4)
    );
\result_data[12]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_24\,
      O => \result_data_reg[15]_7\(4)
    );
\result_data[12]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_21\,
      O => \result_data_reg[15]_8\(4)
    );
\result_data[12]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_26\,
      O => \result_data_reg[15]_9\(4)
    );
\result_data[12]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_22\,
      O => \result_data_reg[15]_10\(4)
    );
\result_data[12]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_23\,
      O => \result_data_reg[15]_11\(4)
    );
\result_data[12]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_27\,
      O => \result_data_reg[15]_12\(4)
    );
\result_data[12]_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(12),
      O => \result_data_reg[63]_4\(12)
    );
\result_data[12]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => check_1,
      I1 => \^outreg_reg[5]_0\(2),
      O => \result_data[12]_i_1__45_n_0\
    );
\result_data[12]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(2),
      I1 => \^check_reg[0]_1\,
      O => \result_data_reg[15]_0\(4)
    );
\result_data[13]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^check_reg[0]_8\,
      O => \result_data_reg[15]_1\(5)
    );
\result_data[13]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^check_reg[0]_6\,
      O => \result_data_reg[15]_2\(5)
    );
\result_data[13]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \rv_len_reg[3]_1\,
      O => \result_data_reg[15]_20\(5)
    );
\result_data[13]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(3),
      I1 => \rv_len_reg[3]_2\,
      O => \result_data_reg[15]_21\(5)
    );
\result_data[13]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^check_reg[0]_11\,
      O => \result_data_reg[15]_3\(5)
    );
\result_data[13]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^check_reg[0]_12\,
      O => \result_data_reg[15]_4\(5)
    );
\result_data[13]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^check_reg[0]_15\,
      O => \result_data_reg[15]_5\(5)
    );
\result_data[13]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^check_reg[0]_39\,
      O => \result_data_reg[15]_22\(5)
    );
\result_data[13]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^check_reg[0]_16\,
      O => \result_data_reg[15]_6\(5)
    );
\result_data[13]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(13),
      O => \result_data_reg[63]_4\(13)
    );
\result_data[13]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => check_1,
      I1 => \^outreg_reg[5]_0\(3),
      O => \result_data[13]_i_1__39_n_0\
    );
\result_data[13]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_24\,
      I1 => \^d\(5),
      O => \result_data_reg[15]_7\(5)
    );
\result_data[13]_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_21\,
      I1 => \^d\(5),
      O => \result_data_reg[15]_8\(5)
    );
\result_data[13]_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_26\,
      I1 => \^d\(5),
      O => \result_data_reg[15]_9\(5)
    );
\result_data[13]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_22\,
      I1 => \^d\(5),
      O => \result_data_reg[15]_10\(5)
    );
\result_data[13]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_23\,
      I1 => \^d\(5),
      O => \result_data_reg[15]_11\(5)
    );
\result_data[13]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_27\,
      I1 => \^d\(5),
      O => \result_data_reg[15]_12\(5)
    );
\result_data[13]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^check_reg[0]_1\,
      O => \result_data_reg[15]_0\(5)
    );
\result_data[14]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^check_reg[0]_39\,
      O => \result_data_reg[15]_22\(6)
    );
\result_data[14]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^check_reg[0]_24\,
      O => \result_data_reg[15]_7\(6)
    );
\result_data[14]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^check_reg[0]_21\,
      O => \result_data_reg[15]_8\(6)
    );
\result_data[14]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^check_reg[0]_26\,
      O => \result_data_reg[15]_9\(6)
    );
\result_data[14]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^check_reg[0]_22\,
      O => \result_data_reg[15]_10\(6)
    );
\result_data[14]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^check_reg[0]_23\,
      O => \result_data_reg[15]_11\(6)
    );
\result_data[14]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^check_reg[0]_27\,
      O => \result_data_reg[15]_12\(6)
    );
\result_data[14]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(14),
      O => \result_data_reg[63]_4\(14)
    );
\result_data[14]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => check_1,
      I1 => \^addr_reg[6]_0\,
      O => \result_data[14]_i_1__37_n_0\
    );
\result_data[14]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_8\,
      I1 => \^addr_reg[6]_0\,
      O => \result_data_reg[15]_1\(6)
    );
\result_data[14]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_6\,
      I1 => \^addr_reg[6]_0\,
      O => \result_data_reg[15]_2\(6)
    );
\result_data[14]_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_11\,
      I1 => \^addr_reg[6]_0\,
      O => \result_data_reg[15]_3\(6)
    );
\result_data[14]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_12\,
      I1 => \^addr_reg[6]_0\,
      O => \result_data_reg[15]_4\(6)
    );
\result_data[14]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_15\,
      I1 => \^addr_reg[6]_0\,
      O => \result_data_reg[15]_5\(6)
    );
\result_data[14]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_16\,
      I1 => \^addr_reg[6]_0\,
      O => \result_data_reg[15]_6\(6)
    );
\result_data[14]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^check_reg[0]_1\,
      O => \result_data_reg[15]_0\(6)
    );
\result_data[15]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \result_data[15]_i_3__5_n_0\,
      I1 => \^outreg_reg[5]_0\(0),
      I2 => \^outreg_reg[5]_0\(1),
      I3 => \result_data[15]_i_3__0_n_0\,
      I4 => \result_data[15]_i_5_n_0\,
      I5 => \^check_reg[0]_16\,
      O => \result_data_reg[15]_13\(0)
    );
\result_data[15]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001000FFFFFFFF"
    )
        port map (
      I0 => \result_data[15]_i_3__0_n_0\,
      I1 => \result_data[15]_i_4__2_n_0\,
      I2 => \result_data[15]_i_5_n_0\,
      I3 => \^d\(2),
      I4 => \^outreg_reg[5]_0\(1),
      I5 => \^check_reg[0]_39\,
      O => \result_data_reg[0]_15\(0)
    );
\result_data[15]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \result_data[15]_i_3__4_n_0\,
      I1 => \^outreg_reg[0]_1\,
      I2 => \^outreg_reg[5]_0\(1),
      I3 => \result_data[31]_i_4__1_n_0\,
      I4 => \result_data[15]_i_5_n_0\,
      I5 => \^check_reg[0]_8\,
      O => \result_data_reg[15]_14\(0)
    );
\result_data[15]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => \result_data[31]_i_3__2_n_0\,
      I1 => \result_data[15]_i_3__3_n_0\,
      I2 => \^d\(2),
      I3 => \result_data[15]_i_5_n_0\,
      I4 => \rv_len_reg[3]_1\,
      O => \result_data_reg[15]_15\(0)
    );
\result_data[15]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \result_data[31]_i_3__1_n_0\,
      I1 => \result_data[31]_i_5__4_n_0\,
      I2 => \^outreg_reg[0]_1\,
      I3 => \^outreg_reg[5]_0\(1),
      I4 => \result_data[15]_i_5_n_0\,
      I5 => \^check_reg[0]_12\,
      O => \result_data_reg[15]_16\(0)
    );
\result_data[15]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
        port map (
      I0 => \result_data[15]_i_3__2_n_0\,
      I1 => \result_data[15]_i_5_n_0\,
      I2 => \^addr_reg[6]_0\,
      I3 => \^outreg_reg[1]_1\,
      I4 => \^check_reg[0]_11\,
      O => \result_data_reg[15]_17\(0)
    );
\result_data[15]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^addr_reg[7]_0\,
      I2 => \^outreg_reg[5]_0\(3),
      I3 => \result_data[15]_i_3__3_n_0\,
      I4 => \result_data[31]_i_5__1_n_0\,
      I5 => \rv_len_reg[3]_2\,
      O => \result_data_reg[15]_18\(0)
    );
\result_data[15]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000000"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^outreg_reg[1]_1\,
      I2 => \^outreg_reg[0]_1\,
      I3 => \result_data[15]_i_5_n_0\,
      I4 => \result_data[15]_i_3__1_n_0\,
      I5 => \^check_reg[0]_15\,
      O => \result_data_reg[15]_19\(0)
    );
\result_data[15]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => \result_data[15]_i_3__10_n_0\,
      I1 => \^outreg_reg[5]_0\(1),
      I2 => \^d\(2),
      I3 => \^d\(4),
      I4 => \result_data[63]_i_3_n_0\,
      I5 => \^check_reg[0]_26\,
      O => \result_data_reg[15]_23\(0)
    );
\result_data[15]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => \result_data[15]_i_3__6_n_0\,
      I1 => \^outreg_reg[5]_0\(0),
      I2 => \^d\(0),
      I3 => \result_data[31]_i_5__2_n_0\,
      I4 => \^d\(5),
      I5 => \^check_reg[0]_27\,
      O => \result_data_reg[15]_24\(0)
    );
\result_data[15]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \result_data[15]_i_3__9_n_0\,
      I2 => \result_data[15]_i_4__0_n_0\,
      I3 => \result_data[31]_i_3__7_n_0\,
      I4 => \result_data[31]_i_5__2_n_0\,
      I5 => \^check_reg[0]_24\,
      O => \result_data_reg[15]_25\(0)
    );
\result_data[15]_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^d\(0),
      I1 => \result_data[63]_i_3__0_n_0\,
      I2 => \^d\(1),
      I3 => \rv_len_reg[0]_178\,
      O => \result_data_reg[15]_26\(0)
    );
\result_data[15]_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \^d\(0),
      I1 => \result_data[63]_i_3__0_n_0\,
      I2 => \^d\(1),
      I3 => \rv_len_reg[0]_180\,
      O => \result_data_reg[15]_27\(0)
    );
\result_data[15]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(15),
      O => \result_data_reg[63]_4\(15)
    );
\result_data[15]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => check_1,
      I1 => result_data0,
      O => p_1_out(15)
    );
\result_data[15]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => \result_data[31]_i_4_n_0\,
      I1 => \result_data[15]_i_3_n_0\,
      I2 => \^outreg_reg[0]_1\,
      I3 => \^d\(2),
      I4 => \^outreg_reg[1]_1\,
      I5 => \^check_reg[0]_1\,
      O => \result_data_reg[0]_6\(0)
    );
\result_data[15]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \result_data[15]_i_4__2_n_0\,
      I1 => \result_data[31]_i_3__1_n_0\,
      I2 => \result_data[15]_i_5_n_0\,
      I3 => \^outreg_reg[3]_0\,
      I4 => \^d\(2),
      I5 => \^check_reg[0]_6\,
      O => \result_data_reg[0]_7\(0)
    );
\result_data[15]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => \result_data[15]_i_3__10_n_0\,
      I1 => \^outreg_reg[5]_0\(1),
      I2 => \^d\(2),
      I3 => \^d\(4),
      I4 => \result_data[15]_i_3__7_n_0\,
      I5 => \^check_reg[0]_21\,
      O => \result_data_reg[0]_12\(0)
    );
\result_data[15]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \result_data[15]_i_3__7_n_0\,
      I1 => \^d\(5),
      I2 => \result_data[31]_i_3__7_n_0\,
      I3 => \^outreg_reg[5]_0\(0),
      I4 => \result_data[31]_i_5__2_n_0\,
      I5 => \^check_reg[0]_22\,
      O => \result_data_reg[0]_13\(0)
    );
\result_data[15]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
        port map (
      I0 => \result_data[15]_i_3__6_n_0\,
      I1 => \^d\(5),
      I2 => \^d\(0),
      I3 => \result_data[31]_i_5__2_n_0\,
      I4 => \^outreg_reg[5]_0\(0),
      I5 => \^check_reg[0]_23\,
      O => \result_data_reg[0]_14\(0)
    );
\result_data[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(7),
      I1 => \^check_reg[0]_1\,
      O => \result_data_reg[15]_0\(7)
    );
\result_data[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_8\,
      O => \result_data_reg[15]_1\(7)
    );
\result_data[15]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_6\,
      O => \result_data_reg[15]_2\(7)
    );
\result_data[15]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_21\,
      O => \result_data_reg[15]_8\(7)
    );
\result_data[15]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_26\,
      O => \result_data_reg[15]_9\(7)
    );
\result_data[15]_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_22\,
      O => \result_data_reg[15]_10\(7)
    );
\result_data[15]_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_23\,
      O => \result_data_reg[15]_11\(7)
    );
\result_data[15]_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_27\,
      O => \result_data_reg[15]_12\(7)
    );
\result_data[15]_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => check_1,
      I1 => \^addr_reg[7]_0\,
      O => \result_data[15]_i_2__17_n_0\
    );
\result_data[15]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \rv_len_reg[3]_1\,
      O => \result_data_reg[15]_20\(6)
    );
\result_data[15]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \rv_len_reg[3]_2\,
      O => \result_data_reg[15]_21\(6)
    );
\result_data[15]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_11\,
      O => \result_data_reg[15]_3\(7)
    );
\result_data[15]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_12\,
      O => \result_data_reg[15]_4\(7)
    );
\result_data[15]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_15\,
      O => \result_data_reg[15]_5\(7)
    );
\result_data[15]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_39\,
      O => \result_data_reg[15]_22\(7)
    );
\result_data[15]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_16\,
      O => \result_data_reg[15]_6\(7)
    );
\result_data[15]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_24\,
      O => \result_data_reg[15]_7\(7)
    );
\result_data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => addr(6),
      I1 => addr(5),
      I2 => addr(0),
      I3 => \result_data[15]_i_4_n_0\,
      I4 => \check[7]_i_3__5_n_0\,
      I5 => \result_data[15]_i_5__1_n_0\,
      O => \result_data[15]_i_3_n_0\
    );
\result_data[15]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^addr_reg[7]_0\,
      I2 => \^d\(5),
      I3 => \^addr_reg[6]_0\,
      O => \result_data[15]_i_3__0_n_0\
    );
\result_data[15]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^addr_reg[7]_0\,
      I2 => \^outreg_reg[3]_0\,
      I3 => \^d\(4),
      I4 => \^outreg_reg[5]_0\(0),
      O => \result_data[15]_i_3__1_n_0\
    );
\result_data[15]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => addr(6),
      I1 => addr(7),
      I2 => addr(5),
      I3 => \outreg[15]_i_9__7_n_0\,
      I4 => \check[7]_i_3__42_n_0\,
      I5 => \^d\(5),
      O => \result_data[15]_i_3__10_n_0\
    );
\result_data[15]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \^d\(4),
      I2 => \^outreg_reg[0]_1\,
      I3 => \^outreg_reg[5]_0\(1),
      I4 => \^addr_reg[7]_0\,
      I5 => \^d\(5),
      O => \result_data[15]_i_3__2_n_0\
    );
\result_data[15]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^outreg_reg[0]_1\,
      I1 => \^outreg_reg[3]_0\,
      I2 => \^d\(4),
      O => \result_data[15]_i_3__3_n_0\
    );
\result_data[15]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \^outreg_reg[1]_1\,
      I2 => \^d\(4),
      I3 => \^addr_reg[6]_0\,
      O => \result_data[15]_i_3__4_n_0\
    );
\result_data[15]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^outreg_reg[0]_1\,
      I1 => \^outreg_reg[1]_1\,
      O => \result_data[15]_i_3__5_n_0\
    );
\result_data[15]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^addr_reg[6]_0\,
      I2 => \^d\(1),
      I3 => \^d\(4),
      I4 => \^outreg_reg[5]_0\(1),
      O => \result_data[15]_i_3__6_n_0\
    );
\result_data[15]_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^addr_reg[7]_0\,
      I2 => \^d\(0),
      I3 => \^d\(1),
      O => \result_data[15]_i_3__7_n_0\
    );
\result_data[15]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \result_data[15]_i_4__1_n_0\,
      I1 => \outreg[7]_i_3__2_n_0\,
      I2 => \^addr_reg[6]_0\,
      I3 => \^addr_reg[7]_0\,
      I4 => \result_data[15]_i_5__0_n_0\,
      I5 => \^outreg_reg[0]_24\,
      O => result_data0
    );
\result_data[15]_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^addr_reg[6]_0\,
      O => \result_data[15]_i_3__9_n_0\
    );
\result_data[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => addr(4),
      I1 => addr(7),
      I2 => addr(1),
      I3 => \^valid_reg_0\,
      O => \result_data[15]_i_4_n_0\
    );
\result_data[15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(0),
      I2 => \^d\(5),
      O => \result_data[15]_i_4__0_n_0\
    );
\result_data[15]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(0),
      I2 => \^outreg_reg[5]_0\(1),
      I3 => \^outreg_reg[5]_0\(0),
      O => \result_data[15]_i_4__1_n_0\
    );
\result_data[15]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \^outreg_reg[0]_1\,
      O => \result_data[15]_i_4__2_n_0\
    );
\result_data[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \outreg[7]_i_3_n_0\,
      I1 => addr(6),
      I2 => addr(1),
      I3 => addr(0),
      I4 => \outreg[15]_i_9__7_n_0\,
      O => \result_data[15]_i_5_n_0\
    );
\result_data[15]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => addr(0),
      I1 => addr(1),
      I2 => \^d\(5),
      I3 => \^d\(4),
      O => \result_data[15]_i_5__0_n_0\
    );
\result_data[15]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^addr_reg[7]_0\,
      I2 => \^outreg_reg[3]_0\,
      O => \result_data[15]_i_5__1_n_0\
    );
\result_data[16]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(16),
      O => \result_data_reg[63]_4\(16)
    );
\result_data[17]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(17),
      O => \result_data_reg[63]_4\(17)
    );
\result_data[18]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(18),
      O => \result_data_reg[63]_4\(18)
    );
\result_data[19]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(19),
      O => \result_data_reg[63]_4\(19)
    );
\result_data[1]_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(1),
      O => \result_data_reg[63]_4\(1)
    );
\result_data[1]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => check_1,
      I1 => \p_0_in__0\(1),
      O => \result_data[1]_i_1__45_n_0\
    );
\result_data[20]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(20),
      O => \result_data_reg[63]_4\(20)
    );
\result_data[21]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(21),
      O => \result_data_reg[63]_4\(21)
    );
\result_data[22]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(22),
      O => \result_data_reg[63]_4\(22)
    );
\result_data[23]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(23),
      O => \result_data_reg[63]_4\(23)
    );
\result_data[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^outreg_reg[0]_1\,
      I1 => \rv_len_reg[2]_11\,
      O => \result_data_reg[31]_25\(0)
    );
\result_data[24]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[0]_1\,
      I1 => \^check_reg[0]_9\,
      O => \result_data_reg[31]_1\(0)
    );
\result_data[24]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^check_reg[0]_20\,
      O => \result_data_reg[31]_6\(0)
    );
\result_data[24]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^check_reg[0]_28\,
      O => \result_data_reg[31]_7\(0)
    );
\result_data[24]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^check_reg[0]_29\,
      O => \result_data_reg[31]_8\(0)
    );
\result_data[24]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(24),
      O => \result_data_reg[63]_4\(24)
    );
\result_data[24]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \^outreg_reg[0]_0\,
      O => \result_data_reg[31]\(0)
    );
\result_data[24]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^outreg_reg[0]_1\,
      I1 => \rv_len_reg[2]_13\,
      O => \result_data_reg[31]_32\(0)
    );
\result_data[24]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_3\,
      I1 => \^outreg_reg[0]_0\,
      O => \result_data_reg[31]_0\(0)
    );
\result_data[24]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[0]_0\,
      I1 => \^check_reg[0]_7\,
      O => \result_data_reg[31]_2\(0)
    );
\result_data[24]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[0]_1\,
      I1 => \^check_reg[0]_14\,
      O => \result_data_reg[31]_3\(0)
    );
\result_data[24]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[0]_1\,
      I1 => \^check_reg[0]_18\,
      O => \result_data_reg[31]_4\(0)
    );
\result_data[24]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \rv_len_reg[2]_18\,
      O => \result_data_reg[31]_36\(0)
    );
\result_data[24]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^check_reg[0]_19\,
      O => \result_data_reg[31]_5\(0)
    );
\result_data[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_0\,
      I1 => \rv_len_reg[2]_5\,
      O => \result_data_reg[31]_11\(0)
    );
\result_data[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_0\,
      I1 => \rv_len_reg[2]_0\,
      O => \result_data_reg[31]_12\(0)
    );
\result_data[25]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_0\,
      I1 => \^check_reg[0]_0\,
      O => \result_data_reg[31]\(1)
    );
\result_data[25]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_0\,
      I1 => \rv_len_reg[2]_3\,
      O => \result_data_reg[31]_26\(0)
    );
\result_data[25]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_0\,
      I1 => \^check_reg[0]_3\,
      O => \result_data_reg[31]_0\(1)
    );
\result_data[25]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \rv_len_reg[2]_7\,
      O => \result_data_reg[31]_27\(0)
    );
\result_data[25]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_0\,
      I1 => \rv_len_reg[2]_2\,
      O => \result_data_reg[31]_28\(0)
    );
\result_data[25]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \^check_reg[0]_9\,
      O => \result_data_reg[31]_1\(1)
    );
\result_data[25]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \rv_len_reg[2]_13\,
      O => \result_data_reg[31]_32\(1)
    );
\result_data[25]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^check_reg[0]_7\,
      O => \result_data_reg[31]_2\(1)
    );
\result_data[25]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \^check_reg[0]_14\,
      O => \result_data_reg[31]_3\(1)
    );
\result_data[25]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^check_reg[0]_18\,
      O => \result_data_reg[31]_4\(1)
    );
\result_data[25]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \rv_len_reg[2]_18\,
      O => \result_data_reg[31]_36\(1)
    );
\result_data[25]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \^check_reg[0]_19\,
      O => \result_data_reg[31]_5\(1)
    );
\result_data[25]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \^check_reg[0]_20\,
      O => \result_data_reg[31]_6\(1)
    );
\result_data[25]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \^check_reg[0]_28\,
      O => \result_data_reg[31]_7\(1)
    );
\result_data[25]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^check_reg[0]_29\,
      O => \result_data_reg[31]_8\(1)
    );
\result_data[25]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(25),
      O => \result_data_reg[63]_4\(25)
    );
\result_data[25]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_0\,
      I1 => \rv_len_reg[2]_8\,
      O => \result_data_reg[31]_19\(0)
    );
\result_data[25]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_0\,
      I1 => \rv_len_reg[2]_1\,
      O => \result_data_reg[31]_20\(0)
    );
\result_data[25]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_0\,
      I1 => \rv_len_reg[2]_9\,
      O => \result_data_reg[31]_21\(0)
    );
\result_data[25]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_0\,
      I1 => \rv_len_reg[2]_10\,
      O => \result_data_reg[31]_22\(0)
    );
\result_data[25]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_0\,
      I1 => check_2,
      O => \result_data_reg[31]_23\(0)
    );
\result_data[25]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_0\,
      I1 => \rv_len_reg[2]_4\,
      O => \result_data_reg[31]_24\(0)
    );
\result_data[25]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^outreg_reg[1]_0\,
      I1 => \rv_len_reg[2]_11\,
      O => \result_data_reg[31]_25\(1)
    );
\result_data[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \rv_len_reg[2]_5\,
      O => \result_data_reg[31]_11\(1)
    );
\result_data[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data_reg[31]_12\(1)
    );
\result_data[26]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^check_reg[0]_0\,
      O => \result_data_reg[31]\(2)
    );
\result_data[26]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \rv_len_reg[2]_3\,
      O => \result_data_reg[31]_26\(1)
    );
\result_data[26]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^check_reg[0]_3\,
      O => \result_data_reg[31]_0\(2)
    );
\result_data[26]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \rv_len_reg[2]_7\,
      O => \result_data_reg[31]_27\(1)
    );
\result_data[26]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \rv_len_reg[2]_2\,
      O => \result_data_reg[31]_28\(1)
    );
\result_data[26]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \^check_reg[0]_9\,
      O => \result_data_reg[31]_1\(2)
    );
\result_data[26]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(2),
      I1 => \rv_len_reg[2]_13\,
      O => \result_data_reg[31]_32\(2)
    );
\result_data[26]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^check_reg[0]_7\,
      O => \result_data_reg[31]_2\(2)
    );
\result_data[26]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \^check_reg[0]_14\,
      O => \result_data_reg[31]_3\(2)
    );
\result_data[26]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^check_reg[0]_18\,
      O => \result_data_reg[31]_4\(2)
    );
\result_data[26]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \rv_len_reg[2]_18\,
      O => \result_data_reg[31]_36\(2)
    );
\result_data[26]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \^check_reg[0]_19\,
      O => \result_data_reg[31]_5\(2)
    );
\result_data[26]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \^check_reg[0]_20\,
      O => \result_data_reg[31]_6\(2)
    );
\result_data[26]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \^check_reg[0]_28\,
      O => \result_data_reg[31]_7\(2)
    );
\result_data[26]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \^check_reg[0]_29\,
      O => \result_data_reg[31]_8\(2)
    );
\result_data[26]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(26),
      O => \result_data_reg[63]_4\(26)
    );
\result_data[26]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \rv_len_reg[2]_8\,
      O => \result_data_reg[31]_19\(1)
    );
\result_data[26]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \rv_len_reg[2]_1\,
      O => \result_data_reg[31]_20\(1)
    );
\result_data[26]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \rv_len_reg[2]_9\,
      O => \result_data_reg[31]_21\(1)
    );
\result_data[26]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \rv_len_reg[2]_10\,
      O => \result_data_reg[31]_22\(1)
    );
\result_data[26]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(2),
      I1 => check_2,
      O => \result_data_reg[31]_23\(1)
    );
\result_data[26]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \rv_len_reg[2]_4\,
      O => \result_data_reg[31]_24\(1)
    );
\result_data[26]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(2),
      I1 => \rv_len_reg[2]_11\,
      O => \result_data_reg[31]_25\(2)
    );
\result_data[27]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \rv_len_reg[2]_11\,
      O => \result_data_reg[31]_25\(3)
    );
\result_data[27]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \^check_reg[0]_9\,
      O => \result_data_reg[31]_1\(3)
    );
\result_data[27]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \^outreg_reg[3]_0\,
      O => \result_data_reg[31]\(3)
    );
\result_data[27]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \rv_len_reg[2]_13\,
      O => \result_data_reg[31]_32\(3)
    );
\result_data[27]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_3\,
      I1 => \^outreg_reg[3]_0\,
      O => \result_data_reg[31]_0\(3)
    );
\result_data[27]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_18\,
      I1 => \^outreg_reg[3]_0\,
      O => \result_data_reg[31]_4\(3)
    );
\result_data[27]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_19\,
      I1 => \^outreg_reg[5]_0\(1),
      O => \result_data_reg[31]_5\(3)
    );
\result_data[27]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_20\,
      I1 => \^outreg_reg[5]_0\(1),
      O => \result_data_reg[31]_6\(3)
    );
\result_data[27]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_28\,
      I1 => \^outreg_reg[5]_0\(1),
      O => \result_data_reg[31]_7\(3)
    );
\result_data[27]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_29\,
      I1 => \^outreg_reg[5]_0\(1),
      O => \result_data_reg[31]_8\(3)
    );
\result_data[27]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \^check_reg[0]_7\,
      O => \result_data_reg[31]_2\(3)
    );
\result_data[27]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \^check_reg[0]_14\,
      O => \result_data_reg[31]_3\(3)
    );
\result_data[27]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(27),
      O => \result_data_reg[63]_4\(27)
    );
\result_data[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(2),
      I1 => \rv_len_reg[2]_5\,
      O => \result_data_reg[31]_11\(2)
    );
\result_data[28]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(2),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data_reg[31]_12\(2)
    );
\result_data[28]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(2),
      I1 => \^check_reg[0]_0\,
      O => \result_data_reg[31]\(4)
    );
\result_data[28]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(2),
      I1 => \rv_len_reg[2]_3\,
      O => \result_data_reg[31]_26\(2)
    );
\result_data[28]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(2),
      I1 => \^check_reg[0]_3\,
      O => \result_data_reg[31]_0\(4)
    );
\result_data[28]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \rv_len_reg[2]_7\,
      O => \result_data_reg[31]_27\(2)
    );
\result_data[28]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(2),
      I1 => \rv_len_reg[2]_2\,
      O => \result_data_reg[31]_28\(2)
    );
\result_data[28]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_9\,
      O => \result_data_reg[31]_1\(4)
    );
\result_data[28]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(4),
      I1 => \rv_len_reg[2]_13\,
      O => \result_data_reg[31]_32\(4)
    );
\result_data[28]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_7\,
      O => \result_data_reg[31]_2\(4)
    );
\result_data[28]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_14\,
      O => \result_data_reg[31]_3\(4)
    );
\result_data[28]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_18\,
      O => \result_data_reg[31]_4\(4)
    );
\result_data[28]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \rv_len_reg[2]_18\,
      O => \result_data_reg[31]_36\(3)
    );
\result_data[28]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_19\,
      O => \result_data_reg[31]_5\(4)
    );
\result_data[28]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_20\,
      O => \result_data_reg[31]_6\(4)
    );
\result_data[28]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_28\,
      O => \result_data_reg[31]_7\(4)
    );
\result_data[28]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_29\,
      O => \result_data_reg[31]_8\(4)
    );
\result_data[28]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(28),
      O => \result_data_reg[63]_4\(28)
    );
\result_data[28]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(2),
      I1 => \rv_len_reg[2]_8\,
      O => \result_data_reg[31]_19\(2)
    );
\result_data[28]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(2),
      I1 => \rv_len_reg[2]_1\,
      O => \result_data_reg[31]_20\(2)
    );
\result_data[28]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(2),
      I1 => \rv_len_reg[2]_9\,
      O => \result_data_reg[31]_21\(2)
    );
\result_data[28]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(2),
      I1 => \rv_len_reg[2]_10\,
      O => \result_data_reg[31]_22\(2)
    );
\result_data[28]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => check_2,
      O => \result_data_reg[31]_23\(2)
    );
\result_data[28]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \rv_len_reg[2]_4\,
      O => \result_data_reg[31]_24\(2)
    );
\result_data[28]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(2),
      I1 => \rv_len_reg[2]_11\,
      O => \result_data_reg[31]_25\(4)
    );
\result_data[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \rv_len_reg[2]_5\,
      O => \result_data_reg[31]_11\(3)
    );
\result_data[29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data_reg[31]_12\(3)
    );
\result_data[29]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^check_reg[0]_0\,
      O => \result_data_reg[31]\(5)
    );
\result_data[29]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \rv_len_reg[2]_3\,
      O => \result_data_reg[31]_26\(3)
    );
\result_data[29]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^check_reg[0]_3\,
      O => \result_data_reg[31]_0\(5)
    );
\result_data[29]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \rv_len_reg[2]_7\,
      O => \result_data_reg[31]_27\(3)
    );
\result_data[29]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \rv_len_reg[2]_2\,
      O => \result_data_reg[31]_28\(3)
    );
\result_data[29]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^check_reg[0]_9\,
      O => \result_data_reg[31]_1\(5)
    );
\result_data[29]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(5),
      I1 => \rv_len_reg[2]_13\,
      O => \result_data_reg[31]_32\(5)
    );
\result_data[29]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^check_reg[0]_7\,
      O => \result_data_reg[31]_2\(5)
    );
\result_data[29]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^check_reg[0]_14\,
      O => \result_data_reg[31]_3\(5)
    );
\result_data[29]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(29),
      O => \result_data_reg[63]_4\(29)
    );
\result_data[29]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_18\,
      I1 => \^d\(5),
      O => \result_data_reg[31]_4\(5)
    );
\result_data[29]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_19\,
      I1 => \^d\(5),
      O => \result_data_reg[31]_5\(5)
    );
\result_data[29]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_20\,
      I1 => \^d\(5),
      O => \result_data_reg[31]_6\(5)
    );
\result_data[29]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_28\,
      I1 => \^d\(5),
      O => \result_data_reg[31]_7\(5)
    );
\result_data[29]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_29\,
      I1 => \^d\(5),
      O => \result_data_reg[31]_8\(5)
    );
\result_data[29]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \rv_len_reg[2]_8\,
      O => \result_data_reg[31]_19\(3)
    );
\result_data[29]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \rv_len_reg[2]_1\,
      O => \result_data_reg[31]_20\(3)
    );
\result_data[29]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \rv_len_reg[2]_9\,
      O => \result_data_reg[31]_21\(3)
    );
\result_data[29]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \rv_len_reg[2]_10\,
      O => \result_data_reg[31]_22\(3)
    );
\result_data[29]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => check_2,
      O => \result_data_reg[31]_23\(3)
    );
\result_data[29]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \rv_len_reg[2]_4\,
      O => \result_data_reg[31]_24\(3)
    );
\result_data[29]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(5),
      I1 => \rv_len_reg[2]_11\,
      O => \result_data_reg[31]_25\(5)
    );
\result_data[2]_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(2),
      O => \result_data_reg[63]_4\(2)
    );
\result_data[2]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => check_1,
      I1 => \p_0_in__0\(2),
      O => \result_data[2]_i_1__45_n_0\
    );
\result_data[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \rv_len_reg[2]_5\,
      O => \result_data_reg[31]_11\(4)
    );
\result_data[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \rv_len_reg[2]_0\,
      O => \result_data_reg[31]_12\(4)
    );
\result_data[30]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^check_reg[0]_0\,
      O => \result_data_reg[31]\(6)
    );
\result_data[30]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \rv_len_reg[2]_3\,
      O => \result_data_reg[31]_26\(4)
    );
\result_data[30]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^check_reg[0]_3\,
      O => \result_data_reg[31]_0\(6)
    );
\result_data[30]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \rv_len_reg[2]_7\,
      O => \result_data_reg[31]_27\(4)
    );
\result_data[30]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \rv_len_reg[2]_2\,
      O => \result_data_reg[31]_28\(4)
    );
\result_data[30]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \rv_len_reg[2]_13\,
      O => \result_data_reg[31]_32\(6)
    );
\result_data[30]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^check_reg[0]_18\,
      O => \result_data_reg[31]_4\(6)
    );
\result_data[30]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \rv_len_reg[2]_18\,
      O => \result_data_reg[31]_36\(4)
    );
\result_data[30]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^check_reg[0]_19\,
      O => \result_data_reg[31]_5\(6)
    );
\result_data[30]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^check_reg[0]_20\,
      O => \result_data_reg[31]_6\(6)
    );
\result_data[30]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^check_reg[0]_28\,
      O => \result_data_reg[31]_7\(6)
    );
\result_data[30]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^check_reg[0]_29\,
      O => \result_data_reg[31]_8\(6)
    );
\result_data[30]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(30),
      O => \result_data_reg[63]_4\(30)
    );
\result_data[30]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_9\,
      I1 => \^addr_reg[6]_0\,
      O => \result_data_reg[31]_1\(6)
    );
\result_data[30]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_7\,
      I1 => \^addr_reg[6]_0\,
      O => \result_data_reg[31]_2\(6)
    );
\result_data[30]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_14\,
      I1 => \^addr_reg[6]_0\,
      O => \result_data_reg[31]_3\(6)
    );
\result_data[30]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \rv_len_reg[2]_8\,
      O => \result_data_reg[31]_19\(4)
    );
\result_data[30]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \rv_len_reg[2]_1\,
      O => \result_data_reg[31]_20\(4)
    );
\result_data[30]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \rv_len_reg[2]_9\,
      O => \result_data_reg[31]_21\(4)
    );
\result_data[30]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \rv_len_reg[2]_10\,
      O => \result_data_reg[31]_22\(4)
    );
\result_data[30]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => check_2,
      O => \result_data_reg[31]_23\(4)
    );
\result_data[30]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \rv_len_reg[2]_4\,
      O => \result_data_reg[31]_24\(4)
    );
\result_data[30]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \rv_len_reg[2]_11\,
      O => \result_data_reg[31]_25\(6)
    );
\result_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => \result_data[31]_i_4_n_0\,
      I1 => \^outreg_reg[3]_0\,
      I2 => \^d\(7),
      I3 => \^d\(4),
      I4 => \result_data[31]_i_3_n_0\,
      I5 => \rv_len_reg[2]_4\,
      O => \result_data_reg[31]_9\(0)
    );
\result_data[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \result_data[31]_i_3__0_n_0\,
      I1 => \^d\(2),
      I2 => \^outreg_reg[1]_0\,
      I3 => \result_data[31]_i_4_n_0\,
      I4 => \^outreg_reg[0]_0\,
      I5 => \rv_len_reg[2]_5\,
      O => \result_data_reg[31]_10\(0)
    );
\result_data[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \result_data[31]_i_3__8_n_0\,
      I1 => \result_data[31]_i_4__4_n_0\,
      I2 => \^outreg_reg[3]_0\,
      I3 => \result_data[31]_i_5__4_n_0\,
      I4 => \result_data[31]_i_6__0_n_0\,
      I5 => \rv_len_reg[2]_7\,
      O => \result_data_reg[31]_13\(0)
    );
\result_data[31]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^outreg_reg[1]_1\,
      I2 => \^outreg_reg[0]_1\,
      I3 => \result_data[15]_i_5_n_0\,
      I4 => \result_data[15]_i_3__1_n_0\,
      I5 => \^check_reg[0]_14\,
      O => \result_data_reg[31]_31\(0)
    );
\result_data[31]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \result_data[31]_i_4__5_n_0\,
      I1 => \^d\(0),
      I2 => \^outreg_reg[1]_1\,
      I3 => \result_data[31]_i_3__4_n_0\,
      I4 => \result_data[31]_i_5__2_n_0\,
      I5 => \rv_len_reg[2]_18\,
      O => \result_data_reg[31]_33\(0)
    );
\result_data[31]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \^d\(0),
      I2 => \result_data[31]_i_3__5_n_0\,
      I3 => \^d\(5),
      I4 => \result_data[31]_i_5__2_n_0\,
      I5 => \^check_reg[0]_28\,
      O => \result_data_reg[31]_34\(0)
    );
\result_data[31]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \result_data[31]_i_3__5_n_0\,
      I1 => \^d\(5),
      I2 => \^d\(0),
      I3 => \^d\(1),
      I4 => \result_data[31]_i_5__2_n_0\,
      I5 => \^check_reg[0]_29\,
      O => \result_data_reg[31]_35\(0)
    );
\result_data[31]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(31),
      O => \result_data_reg[63]_4\(31)
    );
\result_data[31]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^outreg_reg[0]_0\,
      I1 => \result_data[31]_i_3__6_n_0\,
      I2 => \rv_len_reg[2]_25\,
      O => \result_data_reg[31]_37\(0)
    );
\result_data[31]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^outreg_reg[0]_0\,
      I1 => \result_data[31]_i_3__6_n_0\,
      I2 => check_3,
      O => \result_data_reg[0]_17\(0)
    );
\result_data[31]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => check_2,
      I1 => \result_data[31]_i_3_n_0\,
      I2 => \result_data[31]_i_4_n_0\,
      I3 => \^addr_reg[7]_0\,
      I4 => \^d\(4),
      I5 => \^outreg_reg[3]_0\,
      O => E(0)
    );
\result_data[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \result_data[31]_i_4_n_0\,
      I1 => \result_data[31]_i_3__0_n_0\,
      I2 => \^outreg_reg[0]_0\,
      I3 => \^d\(2),
      I4 => \^outreg_reg[1]_0\,
      I5 => \^check_reg[0]_3\,
      O => \result_data_reg[31]_14\(0)
    );
\result_data[31]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^outreg_reg[1]_0\,
      I2 => \result_data[31]_i_4_n_0\,
      I3 => \^outreg_reg[0]_1\,
      I4 => \result_data[15]_i_3_n_0\,
      I5 => \rv_len_reg[2]_0\,
      O => \result_data_reg[0]_0\(0)
    );
\result_data[31]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \result_data[31]_i_3__0_n_0\,
      I1 => \^d\(2),
      I2 => \^outreg_reg[1]_0\,
      I3 => \^outreg_reg[0]_0\,
      I4 => \result_data[31]_i_4_n_0\,
      I5 => \^check_reg[0]_0\,
      O => \result_data_reg[0]_1\(0)
    );
\result_data[31]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => \result_data[31]_i_3__0_n_0\,
      I1 => \^d\(2),
      I2 => \^outreg_reg[0]_0\,
      I3 => \result_data[31]_i_4_n_0\,
      I4 => \^outreg_reg[1]_0\,
      I5 => \rv_len_reg[2]_1\,
      O => \result_data_reg[0]_3\(0)
    );
\result_data[31]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \^outreg_reg[1]_0\,
      I1 => \^outreg_reg[0]_0\,
      I2 => \result_data[31]_i_4_n_0\,
      I3 => \^d\(2),
      I4 => \result_data[31]_i_3__0_n_0\,
      I5 => \rv_len_reg[2]_2\,
      O => \result_data_reg[0]_4\(0)
    );
\result_data[31]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \result_data[31]_i_4_n_0\,
      I1 => \result_data[31]_i_3__0_n_0\,
      I2 => \^outreg_reg[1]_0\,
      I3 => \^d\(2),
      I4 => \^outreg_reg[0]_0\,
      I5 => \rv_len_reg[2]_3\,
      O => \result_data_reg[0]_5\(0)
    );
\result_data[31]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \result_data[31]_i_3__7_n_0\,
      I1 => \^d\(2),
      I2 => \result_data[31]_i_4__1_n_0\,
      I3 => \result_data[31]_i_5__1_n_0\,
      I4 => \^outreg_reg[0]_0\,
      I5 => \^check_reg[0]_7\,
      O => \result_data_reg[0]_8\(0)
    );
\result_data[31]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \result_data[31]_i_3__3_n_0\,
      I1 => \result_data[31]_i_4__5_n_0\,
      I2 => \^d\(0),
      I3 => \result_data[31]_i_5__2_n_0\,
      I4 => \^d\(2),
      I5 => \^check_reg[0]_18\,
      O => \result_data_reg[0]_9\(0)
    );
\result_data[31]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => \result_data[31]_i_3__5_n_0\,
      I1 => \^d\(5),
      I2 => \result_data[31]_i_5__2_n_0\,
      I3 => \^d\(0),
      I4 => \^outreg_reg[1]_1\,
      I5 => \^check_reg[0]_19\,
      O => \result_data_reg[0]_10\(0)
    );
\result_data[31]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \^d\(0),
      I2 => \result_data[31]_i_3__5_n_0\,
      I3 => \^d\(5),
      I4 => \result_data[31]_i_5__2_n_0\,
      I5 => \^check_reg[0]_20\,
      O => \result_data_reg[0]_11\(0)
    );
\result_data[31]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000000"
    )
        port map (
      I0 => \^outreg_reg[1]_0\,
      I1 => \^outreg_reg[0]_1\,
      I2 => \result_data[31]_i_4_n_0\,
      I3 => \^d\(2),
      I4 => \result_data[15]_i_3_n_0\,
      I5 => \rv_len_reg[2]_8\,
      O => \result_data_reg[31]_15\(0)
    );
\result_data[31]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^outreg_reg[0]_1\,
      I2 => \result_data[31]_i_4_n_0\,
      I3 => \^outreg_reg[1]_0\,
      I4 => \result_data[15]_i_3_n_0\,
      I5 => \rv_len_reg[2]_9\,
      O => \result_data_reg[31]_16\(0)
    );
\result_data[31]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^outreg_reg[1]_0\,
      I2 => \^outreg_reg[0]_1\,
      I3 => \result_data[31]_i_4_n_0\,
      I4 => \result_data[15]_i_3_n_0\,
      I5 => \rv_len_reg[2]_10\,
      O => \result_data_reg[31]_17\(0)
    );
\result_data[31]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00100000FFFFFFFF"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^outreg_reg[1]_0\,
      I2 => \^outreg_reg[0]_1\,
      I3 => \result_data[31]_i_4_n_0\,
      I4 => \result_data[15]_i_3_n_0\,
      I5 => \rv_len_reg[2]_11\,
      O => \result_data_reg[31]_18\(0)
    );
\result_data[31]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001000FFFFFFFF"
    )
        port map (
      I0 => \result_data[31]_i_3__1_n_0\,
      I1 => \result_data[15]_i_4__2_n_0\,
      I2 => \result_data[15]_i_5_n_0\,
      I3 => \^d\(2),
      I4 => \^outreg_reg[5]_0\(1),
      I5 => \rv_len_reg[2]_13\,
      O => \result_data_reg[31]_29\(0)
    );
\result_data[31]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \result_data[31]_i_3__2_n_0\,
      I1 => \result_data[31]_i_4__2_n_0\,
      I2 => \^outreg_reg[0]_1\,
      I3 => \^outreg_reg[5]_0\(1),
      I4 => \result_data[15]_i_5_n_0\,
      I5 => \^check_reg[0]_9\,
      O => \result_data_reg[31]_30\(0)
    );
\result_data[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(7),
      I1 => \rv_len_reg[2]_5\,
      O => \result_data_reg[31]_11\(5)
    );
\result_data[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(7),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data_reg[31]_12\(5)
    );
\result_data[31]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_0\,
      O => \result_data_reg[31]\(7)
    );
\result_data[31]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(7),
      I1 => \^check_reg[0]_3\,
      O => \result_data_reg[31]_0\(7)
    );
\result_data[31]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \rv_len_reg[2]_7\,
      O => \result_data_reg[31]_27\(5)
    );
\result_data[31]_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \rv_len_reg[2]_2\,
      O => \result_data_reg[31]_28\(5)
    );
\result_data[31]_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_9\,
      O => \result_data_reg[31]_1\(7)
    );
\result_data[31]_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \rv_len_reg[2]_13\,
      O => \result_data_reg[31]_32\(7)
    );
\result_data[31]_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_7\,
      O => \result_data_reg[31]_2\(7)
    );
\result_data[31]_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_14\,
      O => \result_data_reg[31]_3\(7)
    );
\result_data[31]_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_18\,
      O => \result_data_reg[31]_4\(7)
    );
\result_data[31]_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \rv_len_reg[2]_18\,
      O => \result_data_reg[31]_36\(5)
    );
\result_data[31]_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_19\,
      O => \result_data_reg[31]_5\(7)
    );
\result_data[31]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \rv_len_reg[2]_8\,
      O => \result_data_reg[31]_19\(5)
    );
\result_data[31]_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_20\,
      O => \result_data_reg[31]_6\(7)
    );
\result_data[31]_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_28\,
      O => \result_data_reg[31]_7\(7)
    );
\result_data[31]_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_29\,
      O => \result_data_reg[31]_8\(7)
    );
\result_data[31]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \rv_len_reg[2]_1\,
      O => \result_data_reg[31]_20\(5)
    );
\result_data[31]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \rv_len_reg[2]_9\,
      O => \result_data_reg[31]_21\(5)
    );
\result_data[31]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \rv_len_reg[2]_10\,
      O => \result_data_reg[31]_22\(5)
    );
\result_data[31]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => check_2,
      O => \result_data_reg[31]_23\(5)
    );
\result_data[31]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(7),
      I1 => \rv_len_reg[2]_4\,
      O => \result_data_reg[31]_24\(5)
    );
\result_data[31]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \rv_len_reg[2]_11\,
      O => \result_data_reg[31]_25\(7)
    );
\result_data[31]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(7),
      I1 => \rv_len_reg[2]_3\,
      O => \result_data_reg[31]_26\(5)
    );
\result_data[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \result_data[31]_i_5_n_0\,
      I1 => \result_data[31]_i_6_n_0\,
      I2 => \check[7]_i_5__44_n_0\,
      I3 => addr(4),
      I4 => addr(5),
      I5 => isa_cs_reg,
      O => \result_data[31]_i_3_n_0\
    );
\result_data[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result_data[31]_i_4__4_n_0\,
      I1 => \^outreg_reg[3]_0\,
      I2 => \result_data[31]_i_4__0_n_0\,
      I3 => \check[7]_i_3__0_n_0\,
      I4 => \result_data[31]_i_5__0_n_0\,
      I5 => \check[7]_i_3__5_n_0\,
      O => \result_data[31]_i_3__0_n_0\
    );
\result_data[31]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^addr_reg[7]_0\,
      I2 => \^addr_reg[6]_0\,
      I3 => \^d\(4),
      O => \result_data[31]_i_3__1_n_0\
    );
\result_data[31]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^addr_reg[7]_0\,
      I2 => \^addr_reg[6]_0\,
      I3 => \^outreg_reg[1]_1\,
      O => \result_data[31]_i_3__2_n_0\
    );
\result_data[31]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^addr_reg[6]_0\,
      I2 => \^addr_reg[7]_0\,
      O => \result_data[31]_i_3__3_n_0\
    );
\result_data[31]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^addr_reg[7]_0\,
      I2 => \^outreg_reg[5]_0\(0),
      O => \result_data[31]_i_3__4_n_0\
    );
\result_data[31]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^outreg_reg[5]_0\(1),
      I2 => \^addr_reg[7]_0\,
      I3 => \^addr_reg[6]_0\,
      I4 => \^outreg_reg[5]_0\(0),
      O => \result_data[31]_i_3__5_n_0\
    );
\result_data[31]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^outreg_reg[0]_24\,
      I1 => \result_data[31]_i_4__3_n_0\,
      I2 => \^d\(4),
      I3 => \^d\(5),
      I4 => \^d\(1),
      I5 => \result_data[31]_i_5__3_n_0\,
      O => \result_data[31]_i_3__6_n_0\
    );
\result_data[31]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \^d\(4),
      O => \result_data[31]_i_3__7_n_0\
    );
\result_data[31]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^outreg_reg[0]_1\,
      I1 => \^d\(5),
      I2 => \^addr_reg[6]_0\,
      O => \result_data[31]_i_3__8_n_0\
    );
\result_data[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^d\(5),
      O => \result_data[31]_i_4_n_0\
    );
\result_data[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => addr(0),
      I1 => addr(5),
      I2 => addr(6),
      O => \result_data[31]_i_4__0_n_0\
    );
\result_data[31]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^d\(5),
      O => \result_data[31]_i_4__1_n_0\
    );
\result_data[31]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^outreg_reg[5]_0\(0),
      O => \result_data[31]_i_4__2_n_0\
    );
\result_data[31]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => addr(0),
      I1 => addr(1),
      I2 => addr(4),
      I3 => addr(5),
      O => \result_data[31]_i_4__3_n_0\
    );
\result_data[31]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^d\(4),
      O => \result_data[31]_i_4__4_n_0\
    );
\result_data[31]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^d\(5),
      I2 => \^outreg_reg[3]_0\,
      O => \result_data[31]_i_4__5_n_0\
    );
\result_data[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \^outreg_reg[5]_0\(0),
      I2 => \^outreg_reg[0]_1\,
      O => \result_data[31]_i_5_n_0\
    );
\result_data[31]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => addr(7),
      I1 => addr(4),
      O => \result_data[31]_i_5__0_n_0\
    );
\result_data[31]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \outreg[15]_i_9__7_n_0\,
      I1 => \result_data[31]_i_6__1_n_0\,
      I2 => addr(6),
      I3 => \outreg[7]_i_3_n_0\,
      I4 => \^addr_reg[6]_0\,
      I5 => \^d\(1),
      O => \result_data[31]_i_5__1_n_0\
    );
\result_data[31]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => addr(1),
      I1 => addr(0),
      I2 => addr(4),
      I3 => \outreg[15]_i_9__7_n_0\,
      I4 => addr(5),
      I5 => \check[7]_i_5__44_n_0\,
      O => \result_data[31]_i_5__2_n_0\
    );
\result_data[31]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(1),
      I1 => \^addr_reg[6]_0\,
      I2 => \^addr_reg[7]_0\,
      I3 => \^outreg_reg[5]_0\(0),
      O => \result_data[31]_i_5__3_n_0\
    );
\result_data[31]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \^outreg_reg[5]_0\(0),
      O => \result_data[31]_i_5__4_n_0\
    );
\result_data[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => addr(1),
      I1 => \^valid_reg_0\,
      I2 => addr(0),
      I3 => addr(2),
      O => \result_data[31]_i_6_n_0\
    );
\result_data[31]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \check[7]_i_3__5_n_0\,
      I1 => \result_data[31]_i_5__0_n_0\,
      I2 => \check[7]_i_3__0_n_0\,
      I3 => addr(0),
      I4 => addr(5),
      I5 => addr(6),
      O => \result_data[31]_i_6__0_n_0\
    );
\result_data[31]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr(1),
      I1 => addr(0),
      O => \result_data[31]_i_6__1_n_0\
    );
\result_data[32]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(32),
      O => \result_data_reg[63]_4\(32)
    );
\result_data[33]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(33),
      O => \result_data_reg[63]_4\(33)
    );
\result_data[34]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(34),
      O => \result_data_reg[63]_4\(34)
    );
\result_data[35]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(35),
      O => \result_data_reg[63]_4\(35)
    );
\result_data[36]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(36),
      O => \result_data_reg[63]_4\(36)
    );
\result_data[37]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(37),
      O => \result_data_reg[63]_4\(37)
    );
\result_data[38]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(38),
      O => \result_data_reg[63]_4\(38)
    );
\result_data[39]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(39),
      O => \result_data_reg[63]_4\(39)
    );
\result_data[3]_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(3),
      O => \result_data_reg[63]_4\(3)
    );
\result_data[3]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => check_1,
      I1 => \p_0_in__0\(3),
      O => \result_data[3]_i_1__45_n_0\
    );
\result_data[40]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(40),
      O => \result_data_reg[63]_4\(40)
    );
\result_data[41]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(41),
      O => \result_data_reg[63]_4\(41)
    );
\result_data[42]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(42),
      O => \result_data_reg[63]_4\(42)
    );
\result_data[43]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(43),
      O => \result_data_reg[63]_4\(43)
    );
\result_data[44]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(44),
      O => \result_data_reg[63]_4\(44)
    );
\result_data[45]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(45),
      O => \result_data_reg[63]_4\(45)
    );
\result_data[46]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(46),
      O => \result_data_reg[63]_4\(46)
    );
\result_data[47]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(47),
      O => \result_data_reg[63]_4\(47)
    );
\result_data[48]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(48),
      O => \result_data_reg[63]_4\(48)
    );
\result_data[49]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(49),
      O => \result_data_reg[63]_4\(49)
    );
\result_data[4]_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(4),
      O => \result_data_reg[63]_4\(4)
    );
\result_data[4]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => check_1,
      I1 => \p_0_in__0\(4),
      O => \result_data[4]_i_1__45_n_0\
    );
\result_data[50]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(50),
      O => \result_data_reg[63]_4\(50)
    );
\result_data[51]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(51),
      O => \result_data_reg[63]_4\(51)
    );
\result_data[52]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(52),
      O => \result_data_reg[63]_4\(52)
    );
\result_data[53]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(53),
      O => \result_data_reg[63]_4\(53)
    );
\result_data[54]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(54),
      O => \result_data_reg[63]_4\(54)
    );
\result_data[55]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(55),
      O => \result_data_reg[63]_4\(55)
    );
\result_data[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[0]_1\,
      I1 => \^check_reg[0]_13\,
      O => \result_data_reg[63]\(0)
    );
\result_data[56]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^check_reg[0]_17\,
      O => \result_data_reg[63]_1\(0)
    );
\result_data[56]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \^d\(0),
      O => \result_data_reg[63]_4\(56)
    );
\result_data[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_0\,
      I1 => \rv_len_reg[3]_0\,
      O => \result_data_reg[63]_2\(0)
    );
\result_data[57]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \^check_reg[0]_13\,
      O => \result_data_reg[63]\(1)
    );
\result_data[57]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^check_reg[0]_17\,
      O => \result_data_reg[63]_1\(1)
    );
\result_data[57]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \^d\(1),
      O => \result_data_reg[63]_4\(57)
    );
\result_data[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data_reg[63]_2\(1)
    );
\result_data[58]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \^check_reg[0]_13\,
      O => \result_data_reg[63]\(2)
    );
\result_data[58]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => \^check_reg[0]_17\,
      O => \result_data_reg[63]_1\(2)
    );
\result_data[58]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \^outreg_reg[5]_0\(0),
      O => \result_data_reg[63]_4\(58)
    );
\result_data[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[3]_0\,
      I1 => \^check_reg[0]_13\,
      O => \result_data_reg[63]\(3)
    );
\result_data[59]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \^outreg_reg[5]_0\(1),
      O => \result_data_reg[63]_4\(59)
    );
\result_data[59]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_17\,
      I1 => \^outreg_reg[3]_0\,
      O => \result_data_reg[63]_1\(3)
    );
\result_data[5]_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(5),
      O => \result_data_reg[63]_4\(5)
    );
\result_data[5]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => check_1,
      I1 => \p_0_in__0\(5),
      O => \result_data[5]_i_1__45_n_0\
    );
\result_data[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(2),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data_reg[63]_2\(2)
    );
\result_data[60]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^check_reg[0]_13\,
      O => \result_data_reg[63]\(4)
    );
\result_data[60]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(2),
      I1 => \^check_reg[0]_17\,
      O => \result_data_reg[63]_1\(4)
    );
\result_data[60]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \^outreg_reg[5]_0\(2),
      O => \result_data_reg[63]_4\(60)
    );
\result_data[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data_reg[63]_2\(3)
    );
\result_data[61]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^check_reg[0]_13\,
      O => \result_data_reg[63]\(5)
    );
\result_data[61]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \^outreg_reg[5]_0\(3),
      O => \result_data_reg[63]_4\(61)
    );
\result_data[61]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_17\,
      I1 => \^d\(5),
      O => \result_data_reg[63]_1\(5)
    );
\result_data[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \rv_len_reg[3]_0\,
      O => \result_data_reg[63]_2\(4)
    );
\result_data[62]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^check_reg[0]_17\,
      O => \result_data_reg[63]_1\(6)
    );
\result_data[62]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \^d\(6),
      O => \result_data_reg[63]_4\(62)
    );
\result_data[62]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_13\,
      I1 => \^addr_reg[6]_0\,
      O => \result_data_reg[63]\(6)
    );
\result_data[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \^addr_reg[6]_0\,
      I2 => \^outreg_reg[0]_1\,
      I3 => \result_data[15]_i_5_n_0\,
      I4 => \result_data[15]_i_3__1_n_0\,
      I5 => \^check_reg[0]_13\,
      O => \result_data_reg[63]_3\(0)
    );
\result_data[63]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => \result_data[63]_i_3__0_n_0\,
      I1 => \^d\(0),
      I2 => \^d\(1),
      I3 => \^check_reg[0]_45\,
      O => \result_data_reg[0]_16\(0)
    );
\result_data[63]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => \result_data[31]_i_3__0_n_0\,
      I1 => \^outreg_reg[1]_0\,
      I2 => \^outreg_reg[0]_0\,
      I3 => \result_data[31]_i_4_n_0\,
      I4 => \^d\(2),
      I5 => \rv_len_reg[3]_0\,
      O => \result_data_reg[0]_2\(0)
    );
\result_data[63]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => \result_data[63]_i_3_n_0\,
      I1 => \^outreg_reg[3]_0\,
      I2 => \^d\(5),
      I3 => \^outreg_reg[5]_0\(2),
      I4 => \result_data[63]_i_4_n_0\,
      I5 => \^check_reg[0]_17\,
      O => \result_data_reg[63]_0\(0)
    );
\result_data[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \rv_len_reg[3]_0\,
      O => \result_data_reg[63]_2\(5)
    );
\result_data[63]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_13\,
      O => \result_data_reg[63]\(7)
    );
\result_data[63]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_reg[7]_0\,
      I1 => \^check_reg[0]_17\,
      O => \result_data_reg[63]_1\(7)
    );
\result_data[63]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \^d\(7),
      O => \result_data_reg[63]_4\(63)
    );
\result_data[63]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^addr_reg[6]_0\,
      I1 => \^addr_reg[7]_0\,
      I2 => \^d\(1),
      I3 => \^d\(0),
      O => \result_data[63]_i_3_n_0\
    );
\result_data[63]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \outreg[7]_i_3__2_n_0\,
      I1 => addr(1),
      I2 => addr(0),
      I3 => \^outreg_reg[0]_24\,
      I4 => \result_data[63]_i_4__0_n_0\,
      I5 => \^outreg_reg[5]_0\(0),
      O => \result_data[63]_i_3__0_n_0\
    );
\result_data[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^outreg_reg[5]_0\(0),
      I1 => addr(6),
      I2 => addr(7),
      I3 => addr(5),
      I4 => \outreg[15]_i_9__7_n_0\,
      I5 => \check[7]_i_3__42_n_0\,
      O => \result_data[63]_i_4_n_0\
    );
\result_data[63]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^d\(4),
      I2 => \^outreg_reg[5]_0\(1),
      I3 => \^addr_reg[6]_0\,
      I4 => \^addr_reg[7]_0\,
      O => \result_data[63]_i_4__0_n_0\
    );
\result_data[6]_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(6),
      O => \result_data_reg[63]_4\(6)
    );
\result_data[6]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => check_1,
      I1 => \p_0_in__0\(6),
      O => \result_data[6]_i_1__45_n_0\
    );
\result_data[7]_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(7),
      O => \result_data_reg[63]_4\(7)
    );
\result_data[7]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => check_1,
      I1 => \p_0_in__0\(7),
      O => \result_data[7]_i_1__45_n_0\
    );
\result_data[8]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[0]_1\,
      I1 => \^check_reg[0]_8\,
      O => \result_data_reg[15]_1\(0)
    );
\result_data[8]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[0]_1\,
      I1 => \^check_reg[0]_6\,
      O => \result_data_reg[15]_2\(0)
    );
\result_data[8]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[0]_1\,
      I1 => \rv_len_reg[3]_1\,
      O => \result_data_reg[15]_20\(0)
    );
\result_data[8]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[0]_1\,
      I1 => \rv_len_reg[3]_2\,
      O => \result_data_reg[15]_21\(0)
    );
\result_data[8]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[0]_1\,
      I1 => \^check_reg[0]_11\,
      O => \result_data_reg[15]_3\(0)
    );
\result_data[8]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[0]_1\,
      I1 => \^check_reg[0]_12\,
      O => \result_data_reg[15]_4\(0)
    );
\result_data[8]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[0]_1\,
      I1 => \^check_reg[0]_15\,
      O => \result_data_reg[15]_5\(0)
    );
\result_data[8]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^outreg_reg[0]_1\,
      I1 => \^check_reg[0]_39\,
      O => \result_data_reg[15]_22\(0)
    );
\result_data[8]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[0]_1\,
      I1 => \^check_reg[0]_16\,
      O => \result_data_reg[15]_6\(0)
    );
\result_data[8]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^check_reg[0]_24\,
      O => \result_data_reg[15]_7\(0)
    );
\result_data[8]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^check_reg[0]_21\,
      O => \result_data_reg[15]_8\(0)
    );
\result_data[8]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^check_reg[0]_26\,
      O => \result_data_reg[15]_9\(0)
    );
\result_data[8]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^check_reg[0]_22\,
      O => \result_data_reg[15]_10\(0)
    );
\result_data[8]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^check_reg[0]_23\,
      O => \result_data_reg[15]_11\(0)
    );
\result_data[8]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^check_reg[0]_27\,
      O => \result_data_reg[15]_12\(0)
    );
\result_data[8]_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(8),
      O => \result_data_reg[63]_4\(8)
    );
\result_data[8]_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => check_1,
      I1 => \^outreg_reg[0]_0\,
      O => \result_data[8]_i_1__44_n_0\
    );
\result_data[8]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_1\,
      I1 => \^outreg_reg[0]_1\,
      O => \result_data_reg[15]_0\(0)
    );
\result_data[9]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \^check_reg[0]_8\,
      O => \result_data_reg[15]_1\(1)
    );
\result_data[9]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \^check_reg[0]_6\,
      O => \result_data_reg[15]_2\(1)
    );
\result_data[9]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \rv_len_reg[3]_1\,
      O => \result_data_reg[15]_20\(1)
    );
\result_data[9]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \rv_len_reg[3]_2\,
      O => \result_data_reg[15]_21\(1)
    );
\result_data[9]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \^check_reg[0]_11\,
      O => \result_data_reg[15]_3\(1)
    );
\result_data[9]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \^check_reg[0]_12\,
      O => \result_data_reg[15]_4\(1)
    );
\result_data[9]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \^check_reg[0]_15\,
      O => \result_data_reg[15]_5\(1)
    );
\result_data[9]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \^check_reg[0]_39\,
      O => \result_data_reg[15]_22\(1)
    );
\result_data[9]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \^check_reg[0]_16\,
      O => \result_data_reg[15]_6\(1)
    );
\result_data[9]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^check_reg[0]_24\,
      O => \result_data_reg[15]_7\(1)
    );
\result_data[9]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^check_reg[0]_21\,
      O => \result_data_reg[15]_8\(1)
    );
\result_data[9]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^check_reg[0]_26\,
      O => \result_data_reg[15]_9\(1)
    );
\result_data[9]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^check_reg[0]_22\,
      O => \result_data_reg[15]_10\(1)
    );
\result_data[9]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^check_reg[0]_23\,
      O => \result_data_reg[15]_11\(1)
    );
\result_data[9]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^check_reg[0]_27\,
      O => \result_data_reg[15]_12\(1)
    );
\result_data[9]_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^check_reg[0]_45\,
      I1 => \result_data_reg[63]_5\(9),
      O => \result_data_reg[63]_4\(9)
    );
\result_data[9]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => check_1,
      I1 => \^outreg_reg[1]_0\,
      O => \result_data[9]_i_1__45_n_0\
    );
\result_data[9]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^outreg_reg[1]_1\,
      I1 => \^check_reg[0]_1\,
      O => \result_data_reg[15]_0\(1)
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_out(15),
      CLR => reset,
      D => \result_data[0]_i_1__45_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_out(15),
      CLR => reset,
      D => \result_data[10]_i_1__45_n_0\,
      Q => \p_0_in__0\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_out(15),
      CLR => reset,
      D => \result_data[11]_i_1__38_n_0\,
      Q => \p_0_in__0\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_out(15),
      CLR => reset,
      D => \result_data[12]_i_1__45_n_0\,
      Q => \p_0_in__0\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_out(15),
      CLR => reset,
      D => \result_data[13]_i_1__39_n_0\,
      Q => \p_0_in__0\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_out(15),
      CLR => reset,
      D => \result_data[14]_i_1__37_n_0\,
      Q => \p_0_in__0\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_out(15),
      CLR => reset,
      D => \result_data[15]_i_2__17_n_0\,
      Q => \p_0_in__0\(7)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_out(15),
      CLR => reset,
      D => \result_data[1]_i_1__45_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_out(15),
      CLR => reset,
      D => \result_data[2]_i_1__45_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_out(15),
      CLR => reset,
      D => \result_data[3]_i_1__45_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_out(15),
      CLR => reset,
      D => \result_data[4]_i_1__45_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_out(15),
      CLR => reset,
      D => \result_data[5]_i_1__45_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_out(15),
      CLR => reset,
      D => \result_data[6]_i_1__45_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_out(15),
      CLR => reset,
      D => \result_data[7]_i_1__45_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_out(15),
      CLR => reset,
      D => \result_data[8]_i_1__44_n_0\,
      Q => \p_0_in__0\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_out(15),
      CLR => reset,
      D => \result_data[9]_i_1__45_n_0\,
      Q => \p_0_in__0\(1)
    );
\rv_len[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_12\,
      I1 => Q(0),
      O => \rv_len_reg[0]_11\(0)
    );
\rv_len[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_15\,
      I1 => \rv_len_reg[0]_140\(0),
      O => \rv_len_reg[0]_14\(0)
    );
\rv_len[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_18\,
      I1 => \rv_len_reg[2]_6\(0),
      O => \rv_len_reg[0]_17\(0)
    );
\rv_len[0]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_39\,
      I1 => \rv_len_reg[0]_150\(0),
      O => \rv_len_reg[0]_50\(0)
    );
\rv_len[0]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_29\,
      I1 => \rv_len_reg[0]_151\(0),
      O => \rv_len_reg[0]_52\(0)
    );
\rv_len[0]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_31\,
      I1 => \rv_len_reg[2]_12\(0),
      O => \rv_len_reg[0]_53\(0)
    );
\rv_len[0]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_21\,
      I1 => \rv_len_reg[0]_153\(0),
      O => \rv_len_reg[0]_54\(0)
    );
\rv_len[0]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_27\,
      I1 => \rv_len_reg[0]_154\(0),
      O => \rv_len_reg[0]_55\(0)
    );
\rv_len[0]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_60\,
      I1 => \rv_len_reg[0]_155\(0),
      O => \rv_len_reg[0]_79\(0)
    );
\rv_len[0]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_68\,
      I1 => \rv_len_reg[2]_14\(0),
      O => \rv_len_reg[0]_80\(0)
    );
\rv_len[0]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_62\,
      I1 => \rv_len_reg[0]_157\(0),
      O => \rv_len_reg[0]_81\(0)
    );
\rv_len[0]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_64\,
      I1 => \rv_len_reg[0]_158\(0),
      O => \rv_len_reg[0]_82\(0)
    );
\rv_len[0]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_72\,
      I1 => \rv_len_reg[0]_159\(0),
      O => \rv_len_reg[0]_83\(0)
    );
\rv_len[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_23\,
      I1 => \rv_len_reg[0]_142\(0),
      O => \rv_len_reg[0]_42\(0)
    );
\rv_len[0]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_70\,
      I1 => \rv_len_reg[0]_160\(0),
      O => \rv_len_reg[0]_84\(0)
    );
\rv_len[0]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_66\,
      I1 => \rv_len_reg[0]_161\(0),
      O => \rv_len_reg[0]_85\(0)
    );
\rv_len[0]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_1\,
      I1 => \rv_len_reg[2]_15\(0),
      O => \rv_len_reg[0]_86\(0)
    );
\rv_len[0]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_2\,
      I1 => \rv_len_reg[3]_3\(0),
      O => \rv_len_reg[0]_87\(0)
    );
\rv_len[0]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_75\,
      I1 => \rv_len_reg[2]_17\(0),
      O => \rv_len_reg[0]_88\(0)
    );
\rv_len[0]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_78\,
      I1 => \rv_len_reg[0]_164\(0),
      O => \rv_len_reg[0]_89\(0)
    );
\rv_len[0]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_57\,
      I1 => \rv_len_reg[0]_165\(0),
      O => \rv_len_reg[0]_90\(0)
    );
\rv_len[0]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_108\,
      I1 => \rv_len_reg[0]_166\(0),
      O => \rv_len_reg[0]_113\(0)
    );
\rv_len[0]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_94\,
      I1 => \rv_len_reg[2]_19\(0),
      O => \rv_len_reg[0]_114\(0)
    );
\rv_len[0]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_92\,
      I1 => \rv_len_reg[3]_4\(0),
      O => \rv_len_reg[0]_115\(0)
    );
\rv_len[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_33\,
      I1 => \rv_len_reg[0]_143\(0),
      O => \rv_len_reg[0]_43\(0)
    );
\rv_len[0]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_96\,
      I1 => \rv_len_reg[0]_168\(0),
      O => \rv_len_reg[0]_116\(0)
    );
\rv_len[0]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_98\,
      I1 => \rv_len_reg[2]_21\(0),
      O => \rv_len_reg[0]_117\(0)
    );
\rv_len[0]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_103\,
      I1 => \rv_len_reg[2]_22\(0),
      O => \rv_len_reg[0]_118\(0)
    );
\rv_len[0]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_106\,
      I1 => \rv_len_reg[0]_171\(0),
      O => \rv_len_reg[0]_119\(0)
    );
\rv_len[0]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_100\,
      I1 => \rv_len_reg[0]_172\(0),
      O => \rv_len_reg[0]_120\(0)
    );
\rv_len[0]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_111\,
      I1 => \rv_len_reg[0]_173\(0),
      O => \rv_len_reg[0]_121\(0)
    );
\rv_len[0]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_5\,
      I1 => \rv_len_reg[0]_174\(0),
      O => \rv_len_reg[0]_122\(0)
    );
\rv_len[0]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_6\,
      I1 => \rv_len_reg[0]_175\(0),
      O => \rv_len_reg[0]_123\(0)
    );
\rv_len[0]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_7\,
      I1 => \rv_len_reg[2]_23\(0),
      O => \rv_len_reg[0]_124\(0)
    );
\rv_len[0]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_8\,
      I1 => \rv_len_reg[2]_24\(0),
      O => \rv_len_reg[0]_125\(0)
    );
\rv_len[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_25\,
      I1 => \rv_len_reg[0]_144\(0),
      O => \rv_len_reg[0]_44\(0)
    );
\rv_len[0]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_127\,
      I1 => \rv_len_reg[0]_179\(0),
      O => \rv_len_reg[0]_126\(0)
    );
\rv_len[0]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_130\,
      I1 => \rv_len_reg[0]_181\(0),
      O => \rv_len_reg[0]_129\(0)
    );
\rv_len[0]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^result_data1\,
      I1 => \rv_len_reg[0]_182\(0),
      O => \rv_len_reg[0]_132\(0)
    );
\rv_len[0]_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => result_data1_2,
      I1 => \rv_len_reg__0\(0),
      O => \p_0_in__9\(0)
    );
\rv_len[0]_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_135\,
      I1 => \rv_len_reg[0]_183\(0),
      O => \rv_len_reg[0]_137\(0)
    );
\rv_len[0]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^result_data1_1\,
      I1 => \rv_len_reg[0]_184\(0),
      O => \rv_len_reg[0]_138\(0)
    );
\rv_len[0]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_4\,
      I1 => \rv_len_reg[0]_139\(0),
      O => \rv_len_reg[0]_3\(0)
    );
\rv_len[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_35\,
      I1 => \rv_len_reg[0]_145\(0),
      O => \rv_len_reg[0]_45\(0)
    );
\rv_len[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_37\,
      I1 => \rv_len_reg[0]_146\(0),
      O => \rv_len_reg[0]_46\(0)
    );
\rv_len[0]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_0\,
      I1 => \rv_len_reg[0]_147\(0),
      O => \rv_len_reg[0]_47\(0)
    );
\rv_len[0]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_41\,
      I1 => \rv_len_reg[0]_148\(0),
      O => \rv_len_reg[0]_48\(0)
    );
\rv_len[0]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rv_len_reg[0]_10\,
      I1 => \rv_len_reg[0]_149\(0),
      O => \rv_len_reg[0]_49\(0)
    );
\rv_len[1]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => result_data1_2,
      I1 => \rv_len_reg__0\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__9\(1)
    );
\rv_len[2]_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => result_data1_2,
      I1 => \rv_len_reg__0\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0__0\(2),
      O => \p_0_in__9\(2)
    );
\rv_len[3]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => result_data1_2,
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__0\(0),
      I3 => \rv_len_reg__0__0\(2),
      I4 => \rv_len_reg__0__0\(3),
      O => \p_0_in__9\(3)
    );
\rv_len[4]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => result_data1_2,
      I1 => \rv_len_reg__0__0\(2),
      I2 => \rv_len_reg__0\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__0__0\(3),
      I5 => \rv_len_reg__0__0\(4),
      O => \p_0_in__9\(4)
    );
\rv_len[5]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \rv_len[5]_i_2__41_n_0\,
      I1 => result_data1_2,
      I2 => \rv_len_reg__0__0\(5),
      O => \p_0_in__9\(5)
    );
\rv_len[5]_i_2__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \rv_len_reg__0__0\(4),
      I1 => \rv_len_reg__0__0\(2),
      I2 => \rv_len_reg__0\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__0__0\(3),
      O => \rv_len[5]_i_2__41_n_0\
    );
\rv_len[6]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \rv_len[7]_i_3__42_n_0\,
      I1 => result_data1_2,
      I2 => \rv_len_reg__0__0\(6),
      O => \p_0_in__9\(6)
    );
\rv_len[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_10\,
      I1 => \result_data[31]_i_4_n_0\,
      I2 => \^outreg_reg[3]_0\,
      I3 => \^addr_reg[7]_0\,
      I4 => \^d\(4),
      I5 => \result_data[31]_i_3_n_0\,
      O => \rv_len_reg[0]_9\(0)
    );
\rv_len[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_12\,
      I1 => \result_data[31]_i_3__0_n_0\,
      I2 => \^outreg_reg[5]_0\(0),
      I3 => \^outreg_reg[1]_1\,
      I4 => \result_data[31]_i_4_n_0\,
      I5 => \^outreg_reg[0]_1\,
      O => \rv_len_reg[0]_13\(0)
    );
\rv_len[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_15\,
      I1 => \^outreg_reg[5]_0\(0),
      I2 => \^outreg_reg[1]_1\,
      I3 => \result_data[31]_i_4_n_0\,
      I4 => \^outreg_reg[0]_1\,
      I5 => \result_data[15]_i_3_n_0\,
      O => \rv_len_reg[0]_16\(0)
    );
\rv_len[7]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_35\,
      I1 => \^outreg_reg[5]_0\(0),
      I2 => \^outreg_reg[0]_1\,
      I3 => \result_data[31]_i_4_n_0\,
      I4 => \^outreg_reg[1]_1\,
      I5 => \result_data[15]_i_3_n_0\,
      O => \rv_len_reg[0]_34\(0)
    );
\rv_len[7]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_37\,
      I1 => \^outreg_reg[5]_0\(0),
      I2 => \^outreg_reg[1]_1\,
      I3 => \^outreg_reg[0]_1\,
      I4 => \result_data[31]_i_4_n_0\,
      I5 => \result_data[15]_i_3_n_0\,
      O => \rv_len_reg[0]_36\(0)
    );
\rv_len[7]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_39\,
      I1 => \^outreg_reg[5]_0\(0),
      I2 => \^outreg_reg[1]_1\,
      I3 => \^outreg_reg[0]_1\,
      I4 => \result_data[31]_i_4_n_0\,
      I5 => \result_data[15]_i_3_n_0\,
      O => \rv_len_reg[0]_38\(0)
    );
\rv_len[7]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => \^rv_len_reg[0]_41\,
      I1 => \result_data[31]_i_4_n_0\,
      I2 => \result_data[15]_i_3_n_0\,
      I3 => \^outreg_reg[0]_1\,
      I4 => \^outreg_reg[5]_0\(0),
      I5 => \^outreg_reg[1]_1\,
      O => \rv_len_reg[0]_40\(0)
    );
\rv_len[7]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_57\,
      I1 => \result_data[15]_i_3__5_n_0\,
      I2 => \^outreg_reg[5]_0\(0),
      I3 => \^outreg_reg[5]_0\(1),
      I4 => \result_data[15]_i_3__0_n_0\,
      I5 => \result_data[15]_i_5_n_0\,
      O => \rv_len_reg[0]_56\(0)
    );
\rv_len[7]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_4\,
      I1 => \result_data[15]_i_3__0_n_0\,
      I2 => \result_data[15]_i_4__2_n_0\,
      I3 => \result_data[15]_i_5_n_0\,
      I4 => \^outreg_reg[5]_0\(0),
      I5 => \^outreg_reg[5]_0\(1),
      O => \rv_len_reg[0]_58\(0)
    );
\rv_len[7]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_60\,
      I1 => \result_data[15]_i_3__4_n_0\,
      I2 => \^outreg_reg[0]_1\,
      I3 => \^outreg_reg[5]_0\(1),
      I4 => \result_data[31]_i_4__1_n_0\,
      I5 => \result_data[15]_i_5_n_0\,
      O => \rv_len_reg[0]_59\(0)
    );
\rv_len[7]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_62\,
      I1 => \result_data[15]_i_4__2_n_0\,
      I2 => \result_data[31]_i_3__1_n_0\,
      I3 => \result_data[15]_i_5_n_0\,
      I4 => \^outreg_reg[3]_0\,
      I5 => \^outreg_reg[5]_0\(0),
      O => \rv_len_reg[0]_61\(0)
    );
\rv_len[7]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_64\,
      I1 => \result_data[31]_i_3__2_n_0\,
      I2 => \result_data[15]_i_3__3_n_0\,
      I3 => \^outreg_reg[5]_0\(0),
      I4 => \result_data[15]_i_5_n_0\,
      O => \rv_len_reg[0]_63\(0)
    );
\rv_len[7]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_66\,
      I1 => \result_data[31]_i_3__1_n_0\,
      I2 => \result_data[31]_i_5__4_n_0\,
      I3 => \^outreg_reg[0]_1\,
      I4 => \^outreg_reg[5]_0\(1),
      I5 => \result_data[15]_i_5_n_0\,
      O => \rv_len_reg[0]_65\(0)
    );
\rv_len[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_18\,
      I1 => \result_data[31]_i_3__0_n_0\,
      I2 => \^outreg_reg[5]_0\(0),
      I3 => \^outreg_reg[1]_1\,
      I4 => \^outreg_reg[0]_1\,
      I5 => \result_data[31]_i_4_n_0\,
      O => \rv_len_reg[0]_19\(0)
    );
\rv_len[7]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_68\,
      I1 => \result_data[31]_i_3__2_n_0\,
      I2 => \result_data[31]_i_4__2_n_0\,
      I3 => \^outreg_reg[0]_1\,
      I4 => \^outreg_reg[5]_0\(1),
      I5 => \result_data[15]_i_5_n_0\,
      O => \rv_len_reg[0]_67\(0)
    );
\rv_len[7]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_70\,
      I1 => \result_data[15]_i_3__2_n_0\,
      I2 => \result_data[15]_i_5_n_0\,
      I3 => \^addr_reg[6]_0\,
      I4 => \^outreg_reg[1]_1\,
      O => \rv_len_reg[0]_69\(0)
    );
\rv_len[7]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_72\,
      I1 => \^outreg_reg[5]_0\(0),
      I2 => \^addr_reg[7]_0\,
      I3 => \^d\(5),
      I4 => \result_data[15]_i_3__3_n_0\,
      I5 => \result_data[31]_i_5__1_n_0\,
      O => \rv_len_reg[0]_71\(0)
    );
\rv_len[7]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_1\,
      I1 => \result_data[31]_i_3__7_n_0\,
      I2 => \^outreg_reg[5]_0\(0),
      I3 => \result_data[31]_i_4__1_n_0\,
      I4 => \result_data[31]_i_5__1_n_0\,
      I5 => \^outreg_reg[0]_1\,
      O => \rv_len_reg[0]_73\(0)
    );
\rv_len[7]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_75\,
      I1 => \^addr_reg[6]_0\,
      I2 => \^d\(1),
      I3 => \^outreg_reg[0]_1\,
      I4 => \result_data[15]_i_5_n_0\,
      I5 => \result_data[15]_i_3__1_n_0\,
      O => \rv_len_reg[0]_74\(0)
    );
\rv_len[7]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_2\,
      I1 => \^d\(1),
      I2 => \^addr_reg[6]_0\,
      I3 => \^outreg_reg[0]_1\,
      I4 => \result_data[15]_i_5_n_0\,
      I5 => \result_data[15]_i_3__1_n_0\,
      O => \rv_len_reg[0]_76\(0)
    );
\rv_len[7]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_78\,
      I1 => \^addr_reg[6]_0\,
      I2 => \^outreg_reg[1]_1\,
      I3 => \^outreg_reg[0]_1\,
      I4 => \result_data[15]_i_5_n_0\,
      I5 => \result_data[15]_i_3__1_n_0\,
      O => \rv_len_reg[0]_77\(0)
    );
\rv_len[7]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_92\,
      I1 => \result_data[63]_i_3_n_0\,
      I2 => \^outreg_reg[3]_0\,
      I3 => \^d\(5),
      I4 => \^d\(4),
      I5 => \result_data[63]_i_4_n_0\,
      O => \rv_len_reg[0]_91\(0)
    );
\rv_len[7]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_94\,
      I1 => \result_data[31]_i_3__3_n_0\,
      I2 => \result_data[31]_i_4__5_n_0\,
      I3 => \^d\(0),
      I4 => \result_data[31]_i_5__2_n_0\,
      I5 => \^outreg_reg[5]_0\(0),
      O => \rv_len_reg[0]_93\(0)
    );
\rv_len[7]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_96\,
      I1 => \result_data[31]_i_4__5_n_0\,
      I2 => \^d\(0),
      I3 => \^d\(1),
      I4 => \result_data[31]_i_3__4_n_0\,
      I5 => \result_data[31]_i_5__2_n_0\,
      O => \rv_len_reg[0]_95\(0)
    );
\rv_len[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_21\,
      I1 => \result_data[31]_i_3__8_n_0\,
      I2 => \result_data[31]_i_4__4_n_0\,
      I3 => \^outreg_reg[3]_0\,
      I4 => \result_data[31]_i_5__4_n_0\,
      I5 => \result_data[31]_i_6__0_n_0\,
      O => \rv_len_reg[0]_20\(0)
    );
\rv_len[7]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => \^rv_len_reg[0]_98\,
      I1 => \result_data[31]_i_3__5_n_0\,
      I2 => \^d\(5),
      I3 => \result_data[31]_i_5__2_n_0\,
      I4 => \^d\(0),
      I5 => \^d\(1),
      O => \rv_len_reg[0]_97\(0)
    );
\rv_len[7]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => \^rv_len_reg[0]_100\,
      I1 => \result_data[15]_i_3__10_n_0\,
      I2 => \^outreg_reg[5]_0\(1),
      I3 => \^outreg_reg[5]_0\(0),
      I4 => \^d\(4),
      I5 => \result_data[63]_i_3_n_0\,
      O => \rv_len_reg[0]_99\(0)
    );
\rv_len[7]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAEAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_7\,
      I1 => \^d\(1),
      I2 => \^d\(0),
      I3 => \result_data[31]_i_3__5_n_0\,
      I4 => \^d\(5),
      I5 => \result_data[31]_i_5__2_n_0\,
      O => \rv_len_reg[0]_101\(0)
    );
\rv_len[7]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_103\,
      I1 => \^d\(1),
      I2 => \^d\(0),
      I3 => \result_data[31]_i_3__5_n_0\,
      I4 => \^d\(5),
      I5 => \result_data[31]_i_5__2_n_0\,
      O => \rv_len_reg[0]_102\(0)
    );
\rv_len[7]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_6\,
      I1 => \result_data[15]_i_3__6_n_0\,
      I2 => \^outreg_reg[5]_0\(0),
      I3 => \^d\(0),
      I4 => \result_data[31]_i_5__2_n_0\,
      I5 => \^d\(5),
      O => \rv_len_reg[0]_104\(0)
    );
\rv_len[7]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => \^rv_len_reg[0]_106\,
      I1 => \result_data[15]_i_3__10_n_0\,
      I2 => \^outreg_reg[5]_0\(1),
      I3 => \^outreg_reg[5]_0\(0),
      I4 => \^d\(4),
      I5 => \result_data[15]_i_3__7_n_0\,
      O => \rv_len_reg[0]_105\(0)
    );
\rv_len[7]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \^rv_len_reg[0]_108\,
      I1 => \^outreg_reg[5]_0\(0),
      I2 => \result_data[15]_i_3__9_n_0\,
      I3 => \result_data[15]_i_4__0_n_0\,
      I4 => \result_data[31]_i_3__7_n_0\,
      I5 => \result_data[31]_i_5__2_n_0\,
      O => \rv_len_reg[0]_107\(0)
    );
\rv_len[7]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_8\,
      I1 => \result_data[31]_i_3__5_n_0\,
      I2 => \^d\(5),
      I3 => \^d\(0),
      I4 => \^d\(1),
      I5 => \result_data[31]_i_5__2_n_0\,
      O => \rv_len_reg[0]_109\(0)
    );
\rv_len[7]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_111\,
      I1 => \result_data[15]_i_3__7_n_0\,
      I2 => \^d\(5),
      I3 => \result_data[31]_i_3__7_n_0\,
      I4 => \^outreg_reg[5]_0\(0),
      I5 => \result_data[31]_i_5__2_n_0\,
      O => \rv_len_reg[0]_110\(0)
    );
\rv_len[7]_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_5\,
      I1 => \result_data[15]_i_3__6_n_0\,
      I2 => \^d\(5),
      I3 => \^d\(0),
      I4 => \result_data[31]_i_5__2_n_0\,
      I5 => \^outreg_reg[5]_0\(0),
      O => \rv_len_reg[0]_112\(0)
    );
\rv_len[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_23\,
      I1 => \result_data[31]_i_3__0_n_0\,
      I2 => \^outreg_reg[1]_1\,
      I3 => \^outreg_reg[0]_1\,
      I4 => \result_data[31]_i_4_n_0\,
      I5 => \^outreg_reg[5]_0\(0),
      O => \rv_len_reg[0]_22\(0)
    );
\rv_len[7]_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^d\(0),
      I1 => \result_data[63]_i_3__0_n_0\,
      I2 => \^d\(1),
      I3 => \^rv_len_reg[0]_127\,
      O => \rv_len_reg[0]_128\(0)
    );
\rv_len[7]_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \^d\(0),
      I1 => \result_data[63]_i_3__0_n_0\,
      I2 => \^d\(1),
      I3 => \^rv_len_reg[0]_130\,
      O => \rv_len_reg[0]_131\(0)
    );
\rv_len[7]_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => \result_data[63]_i_3__0_n_0\,
      I1 => \^d\(0),
      I2 => \^d\(1),
      I3 => \^result_data1\,
      O => \rv_len_reg[0]_133\(0)
    );
\rv_len[7]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \result_data[31]_i_3__6_n_0\,
      I2 => \^rv_len_reg[0]_135\,
      O => \rv_len_reg[0]_134\(0)
    );
\rv_len[7]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^d\(0),
      I1 => \result_data[31]_i_3__6_n_0\,
      I2 => \^result_data1_1\,
      O => \rv_len_reg[0]_136\(0)
    );
\rv_len[7]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => result_data0,
      I1 => result_data1_2,
      O => sel
    );
\rv_len[7]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \^rv_len_reg[0]_0\,
      I1 => \result_data[31]_i_3_n_0\,
      I2 => \result_data[31]_i_4_n_0\,
      I3 => \^addr_reg[7]_0\,
      I4 => \^d\(4),
      I5 => \^outreg_reg[3]_0\,
      O => \rv_len_reg[7]_0\(0)
    );
\rv_len[7]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001000FFFFFFFF"
    )
        port map (
      I0 => \result_data[31]_i_3__1_n_0\,
      I1 => \result_data[15]_i_4__2_n_0\,
      I2 => \result_data[15]_i_5_n_0\,
      I3 => \^outreg_reg[5]_0\(0),
      I4 => \^outreg_reg[5]_0\(1),
      I5 => \^rv_len_reg[7]_2\,
      O => \rv_len_reg[7]_1\(0)
    );
\rv_len[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_25\,
      I1 => \result_data[31]_i_3__0_n_0\,
      I2 => \^outreg_reg[5]_0\(0),
      I3 => \^outreg_reg[0]_1\,
      I4 => \result_data[31]_i_4_n_0\,
      I5 => \^outreg_reg[1]_1\,
      O => \rv_len_reg[0]_24\(0)
    );
\rv_len[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_27\,
      I1 => \^d\(1),
      I2 => \^d\(0),
      I3 => \result_data[31]_i_4_n_0\,
      I4 => \^outreg_reg[5]_0\(0),
      I5 => \result_data[31]_i_3__0_n_0\,
      O => \rv_len_reg[0]_26\(0)
    );
\rv_len[7]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_29\,
      I1 => \result_data[31]_i_4_n_0\,
      I2 => \result_data[31]_i_3__0_n_0\,
      I3 => \^outreg_reg[1]_1\,
      I4 => \^outreg_reg[5]_0\(0),
      I5 => \^outreg_reg[0]_1\,
      O => \rv_len_reg[0]_28\(0)
    );
\rv_len[7]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \^rv_len_reg[0]_31\,
      I1 => \result_data[31]_i_4_n_0\,
      I2 => \result_data[31]_i_3__0_n_0\,
      I3 => \^d\(0),
      I4 => \^outreg_reg[5]_0\(0),
      I5 => \^d\(1),
      O => \rv_len_reg[0]_30\(0)
    );
\rv_len[7]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
        port map (
      I0 => \^rv_len_reg[0]_33\,
      I1 => \^outreg_reg[1]_1\,
      I2 => \^outreg_reg[0]_1\,
      I3 => \result_data[31]_i_4_n_0\,
      I4 => \^outreg_reg[5]_0\(0),
      I5 => \result_data[15]_i_3_n_0\,
      O => \rv_len_reg[0]_32\(0)
    );
\rv_len[7]_i_2__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \rv_len[7]_i_3__42_n_0\,
      I1 => \rv_len_reg__0__0\(6),
      I2 => result_data1_2,
      I3 => \rv_len_reg__0__0\(7),
      O => \p_0_in__9\(7)
    );
\rv_len[7]_i_3__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__0__0\(5),
      I1 => \rv_len_reg__0__0\(3),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(0),
      I4 => \rv_len_reg__0__0\(2),
      I5 => \rv_len_reg__0__0\(4),
      O => \rv_len[7]_i_3__42_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => reset,
      D => \p_0_in__9\(0),
      Q => \rv_len_reg__0\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => reset,
      D => \p_0_in__9\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => reset,
      D => \p_0_in__9\(2),
      Q => \rv_len_reg__0__0\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => reset,
      D => \p_0_in__9\(3),
      Q => \rv_len_reg__0__0\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => reset,
      D => \p_0_in__9\(4),
      Q => \rv_len_reg__0__0\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => reset,
      D => \p_0_in__9\(5),
      Q => \rv_len_reg__0__0\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => reset,
      D => \p_0_in__9\(6),
      Q => \rv_len_reg__0__0\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => reset,
      D => \p_0_in__9\(7),
      Q => \rv_len_reg__0__0\(7)
    );
\valid_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000002000000"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \rv_len_reg__0\(0),
      I2 => \outreg[15]_i_2__15_n_0\,
      I3 => \outreg[15]_i_4__16_n_0\,
      I4 => result_data1_2,
      I5 => \^wreg_mem_addr_valid\,
      O => \valid_i_1__2_n_0\
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \valid_i_1__2_n_0\,
      Q => \^wreg_mem_addr_valid\
    );
wr_up_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => wr_t_reg,
      Q => \^valid_reg_1\,
      R => isa_wr_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized31\ is
  port (
    wreg_mem_len_valid : out STD_LOGIC;
    wreg_mem_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized31\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized31\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(0),
      Q => wreg_mem_len(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(1),
      Q => wreg_mem_len(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(2),
      Q => wreg_mem_len(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(3),
      Q => wreg_mem_len(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(4),
      Q => wreg_mem_len(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(5),
      Q => wreg_mem_len(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(6),
      Q => wreg_mem_len(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(7),
      Q => wreg_mem_len(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => E(0),
      Q => wreg_mem_len_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized32\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \outreg_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_ch_zero_cal : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_zero_cal_valid : out STD_LOGIC;
    \addr_reg[1]\ : in STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \getdata_reg[3]_rep_0\ : in STD_LOGIC;
    \addr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \getdata_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[2]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized32\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized32\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_4__17_n_0\ : STD_LOGIC;
  signal \check[7]_i_7__6_n_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal outreg : STD_LOGIC;
  signal \outreg[15]_i_3__3_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_4__4_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_9_n_0\ : STD_LOGIC;
  signal \^outreg_reg[0]_0\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \result_data[0]_i_1__27_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__27_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__27_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__27_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__27_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__27_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__27_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__27_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__14_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__15_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_ch_zero_cal_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__29\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \check[1]_i_1__29\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \check[2]_i_1__29\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \check[3]_i_1__29\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \check[4]_i_1__29\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \check[5]_i_1__29\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \check[7]_i_2__20\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \check[7]_i_4__17\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \check[7]_i_5__17\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \outreg[15]_i_3__3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \outreg[15]_i_5__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \outreg[15]_i_6__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \outreg[15]_i_8__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \outreg[15]_i_9\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__27\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__27\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__27\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__27\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__27\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__27\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__27\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__27\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__26\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__26\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__26\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__26\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__27\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__45\ : label is "soft_lutpair234";
begin
  Q(0) <= \^q\(0);
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  \outreg_reg[0]_0\ <= \^outreg_reg[0]_0\;
  wreg_ch_zero_cal_valid <= \^wreg_ch_zero_cal_valid\;
\check[0]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_4__17_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_4__17_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_4__17_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_4__17_n_0\,
      I1 => \getdata_reg[3]_rep\,
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_4__17_n_0\,
      I1 => \getdata_reg[7]_rep\(0),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_4__17_n_0\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_4__17_n_0\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_4__17_n_0\,
      I1 => \getdata_reg[7]_rep\(3),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_4__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rv_len_reg__1\(6),
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \check[7]_i_7__6_n_0\,
      O => \check[7]_i_4__17_n_0\
    );
\check[7]_i_5__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__1\(2),
      O => \check_reg[0]_0\
    );
\check[7]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__1\(4),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(2),
      I5 => \rv_len_reg__1\(5),
      O => \check[7]_i_7__6_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]_0\(0),
      CLR => reset,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]_0\(0),
      CLR => reset,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]_0\(0),
      CLR => reset,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]_0\(0),
      CLR => reset,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]_0\(0),
      CLR => reset,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]_0\(0),
      CLR => reset,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]_0\(0),
      CLR => reset,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]_0\(0),
      CLR => reset,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[15]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \outreg[15]_i_3__3_n_0\,
      I2 => \outreg[15]_i_4__4_n_0\,
      O => outreg
    );
\outreg[15]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^outreg_reg[0]_0\,
      I1 => \rv_len_reg__1\(2),
      I2 => \rv_len_reg__1\(3),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0\(1),
      O => \outreg[15]_i_3__3_n_0\
    );
\outreg[15]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[15]_i_6__0_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(3),
      I3 => \getdata_reg[3]_rep_0\,
      I4 => \outreg[15]_i_8__0_n_0\,
      I5 => \outreg[15]_i_9_n_0\,
      O => \outreg[15]_i_4__4_n_0\
    );
\outreg[15]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len_reg__1\(4),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(6),
      O => \^outreg_reg[0]_0\
    );
\outreg[15]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[7]_rep\(2),
      O => \outreg[15]_i_6__0_n_0\
    );
\outreg[15]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]_rep\(0),
      O => \outreg[15]_i_8__0_n_0\
    );
\outreg[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[15]_i_9_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_ch_zero_cal(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \p_0_in__0\(2),
      Q => wreg_ch_zero_cal(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \p_0_in__0\(3),
      Q => wreg_ch_zero_cal(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \p_0_in__0\(4),
      Q => wreg_ch_zero_cal(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \p_0_in__0\(5),
      Q => wreg_ch_zero_cal(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \p_0_in__0\(6),
      Q => wreg_ch_zero_cal(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \p_0_in__0\(7),
      Q => wreg_ch_zero_cal(15)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_ch_zero_cal(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_ch_zero_cal(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_ch_zero_cal(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_ch_zero_cal(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_ch_zero_cal(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_ch_zero_cal(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_ch_zero_cal(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \p_0_in__0\(0),
      Q => wreg_ch_zero_cal(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset,
      D => \p_0_in__0\(1),
      Q => wreg_ch_zero_cal(9)
    );
\result_data[0]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__0\(0),
      I1 => \addr_reg[3]\,
      O => \result_data[0]_i_1__27_n_0\
    );
\result_data[1]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__0\(1),
      I1 => \addr_reg[3]\,
      O => \result_data[1]_i_1__27_n_0\
    );
\result_data[2]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__0\(2),
      I1 => \addr_reg[3]\,
      O => \result_data[2]_i_1__27_n_0\
    );
\result_data[3]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__0\(3),
      I1 => \addr_reg[3]\,
      O => \result_data[3]_i_1__27_n_0\
    );
\result_data[4]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__0\(4),
      I1 => \addr_reg[3]\,
      O => \result_data[4]_i_1__27_n_0\
    );
\result_data[5]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__0\(5),
      I1 => \addr_reg[3]\,
      O => \result_data[5]_i_1__27_n_0\
    );
\result_data[6]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__0\(6),
      I1 => \addr_reg[3]\,
      O => \result_data[6]_i_1__27_n_0\
    );
\result_data[7]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__0\(7),
      I1 => \addr_reg[3]\,
      O => \result_data[7]_i_1__27_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \result_data[0]_i_1__27_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__0\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__0\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__0\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__0\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__0\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(7),
      Q => \p_0_in__0\(7)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \result_data[1]_i_1__27_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \result_data[2]_i_1__27_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \result_data[3]_i_1__27_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \result_data[4]_i_1__27_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \result_data[5]_i_1__27_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \result_data[6]_i_1__27_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \result_data[7]_i_1__27_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__0\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__0\(1)
    );
\rv_len[1]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      O => p_0_in_0(1)
    );
\rv_len[2]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__1\(2),
      O => p_0_in_0(2)
    );
\rv_len[3]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(3),
      O => p_0_in_0(3)
    );
\rv_len[4]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => p_0_in_0(4)
    );
\rv_len[5]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[5]_i_2__14_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => p_0_in_0(5)
    );
\rv_len[5]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__14_n_0\
    );
\rv_len[6]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[7]_i_3__15_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => p_0_in_0(6)
    );
\rv_len[7]_i_2__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \rv_len[7]_i_3__15_n_0\,
      I1 => \rv_len_reg__1\(6),
      I2 => \addr_reg[1]\,
      I3 => \rv_len_reg__1\(7),
      O => p_0_in_0(7)
    );
\rv_len[7]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__15_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => p_0_in_0(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => p_0_in_0(2),
      Q => \rv_len_reg__1\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => p_0_in_0(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => p_0_in_0(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => p_0_in_0(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => p_0_in_0(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => p_0_in_0(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \outreg[15]_i_3__3_n_0\,
      I2 => \outreg[15]_i_4__4_n_0\,
      I3 => \^wreg_ch_zero_cal_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => valid_i_1_n_0,
      Q => \^wreg_ch_zero_cal_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized33\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_ch_sample_rate : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_sample_rate_valid : out STD_LOGIC;
    \addr_reg[1]\ : in STD_LOGIC;
    \addr_reg[2]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \getdata_reg[3]_rep_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \getdata_reg[2]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[2]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized33\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized33\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_6__14_n_0\ : STD_LOGIC;
  signal \check[7]_i_7__7_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[15]_i_1__12_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_3__4_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_4__5_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_8__1_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \result_data[0]_i_1__28_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__28_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__28_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__28_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__28_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__28_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__28_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__28_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__15_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__16_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_ch_sample_rate_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__30\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \check[1]_i_1__30\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \check[2]_i_1__30\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \check[3]_i_1__30\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \check[4]_i_1__30\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \check[5]_i_1__30\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \check[7]_i_2__21\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \check[7]_i_4__18\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \check[7]_i_5__18\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \check[7]_i_6__14\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \outreg[15]_i_4__5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \outreg[15]_i_6__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \outreg[15]_i_8__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \outreg[15]_i_9__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__28\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__28\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__28\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__28\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__28\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__28\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__28\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__28\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__27\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__27\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__27\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__27\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__28\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__25\ : label is "soft_lutpair26";
begin
  Q(0) <= \^q\(0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_ch_sample_rate_valid <= \^wreg_ch_sample_rate_valid\;
\check[0]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__14_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__14_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__14_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__14_n_0\,
      I1 => \getdata_reg[3]_rep\,
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__14_n_0\,
      I1 => \getdata_reg[7]_rep\(0),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__14_n_0\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__14_n_0\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__14_n_0\,
      I1 => \getdata_reg[7]_rep\(3),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_4__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__1\(2),
      O => \check_reg[0]_1\
    );
\check[7]_i_5__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len_reg__1\(4),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(6),
      O => \^check_reg[0]_0\
    );
\check[7]_i_6__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rv_len_reg__1\(6),
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \check[7]_i_7__7_n_0\,
      O => \check[7]_i_6__14_n_0\
    );
\check[7]_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__1\(4),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(2),
      I5 => \rv_len_reg__1\(5),
      O => \check[7]_i_7__7_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\,
      CLR => reset,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\,
      CLR => reset,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\,
      CLR => reset,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\,
      CLR => reset,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\,
      CLR => reset,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\,
      CLR => reset,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\,
      CLR => reset,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\,
      CLR => reset,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[15]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[15]_i_3__4_n_0\,
      I1 => \outreg[15]_i_4__5_n_0\,
      I2 => \addr_reg[1]\,
      O => \outreg[15]_i_1__12_n_0\
    );
\outreg[15]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[15]_i_6__1_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(3),
      I3 => \getdata_reg[3]_rep_0\,
      I4 => \outreg[15]_i_8__1_n_0\,
      I5 => \outreg[15]_i_9__0_n_0\,
      O => \outreg[15]_i_3__4_n_0\
    );
\outreg[15]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__1\(2),
      I2 => \rv_len_reg__1\(3),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0\(1),
      O => \outreg[15]_i_4__5_n_0\
    );
\outreg[15]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[7]_rep\(2),
      O => \outreg[15]_i_6__1_n_0\
    );
\outreg[15]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]_rep\(0),
      O => \outreg[15]_i_8__1_n_0\
    );
\outreg[15]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[15]_i_9__0_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__12_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_ch_sample_rate(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__12_n_0\,
      CLR => reset,
      D => \p_0_in__1\(2),
      Q => wreg_ch_sample_rate(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__12_n_0\,
      CLR => reset,
      D => \p_0_in__1\(3),
      Q => wreg_ch_sample_rate(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__12_n_0\,
      CLR => reset,
      D => \p_0_in__1\(4),
      Q => wreg_ch_sample_rate(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__12_n_0\,
      CLR => reset,
      D => \p_0_in__1\(5),
      Q => wreg_ch_sample_rate(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__12_n_0\,
      CLR => reset,
      D => \p_0_in__1\(6),
      Q => wreg_ch_sample_rate(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__12_n_0\,
      CLR => reset,
      D => \p_0_in__1\(7),
      Q => wreg_ch_sample_rate(15)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__12_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_ch_sample_rate(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__12_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_ch_sample_rate(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__12_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_ch_sample_rate(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__12_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_ch_sample_rate(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__12_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_ch_sample_rate(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__12_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_ch_sample_rate(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__12_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_ch_sample_rate(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__12_n_0\,
      CLR => reset,
      D => \p_0_in__1\(0),
      Q => wreg_ch_sample_rate(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__12_n_0\,
      CLR => reset,
      D => \p_0_in__1\(1),
      Q => wreg_ch_sample_rate(9)
    );
\result_data[0]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \addr_reg[2]\,
      O => \result_data[0]_i_1__28_n_0\
    );
\result_data[1]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \addr_reg[2]\,
      O => \result_data[1]_i_1__28_n_0\
    );
\result_data[2]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(2),
      I1 => \addr_reg[2]\,
      O => \result_data[2]_i_1__28_n_0\
    );
\result_data[3]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(3),
      I1 => \addr_reg[2]\,
      O => \result_data[3]_i_1__28_n_0\
    );
\result_data[4]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(4),
      I1 => \addr_reg[2]\,
      O => \result_data[4]_i_1__28_n_0\
    );
\result_data[5]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(5),
      I1 => \addr_reg[2]\,
      O => \result_data[5]_i_1__28_n_0\
    );
\result_data[6]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(6),
      I1 => \addr_reg[2]\,
      O => \result_data[6]_i_1__28_n_0\
    );
\result_data[7]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(7),
      I1 => \addr_reg[2]\,
      O => \result_data[7]_i_1__28_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \result_data[0]_i_1__28_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__1\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__1\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__1\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__1\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__1\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(7),
      Q => \p_0_in__1\(7)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \result_data[1]_i_1__28_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \result_data[2]_i_1__28_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \result_data[3]_i_1__28_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \result_data[4]_i_1__28_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \result_data[5]_i_1__28_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \result_data[6]_i_1__28_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \result_data[7]_i_1__28_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__1\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__1\(1)
    );
\rv_len[1]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      O => \p_0_in__0__0\(1)
    );
\rv_len[2]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__1\(2),
      O => \p_0_in__0__0\(2)
    );
\rv_len[3]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__0__0\(3)
    );
\rv_len[4]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__0__0\(4)
    );
\rv_len[5]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[5]_i_2__15_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__0__0\(5)
    );
\rv_len[5]_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__15_n_0\
    );
\rv_len[6]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[7]_i_3__16_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__0__0\(6)
    );
\rv_len[7]_i_2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[7]_i_3__16_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__0__0\(7)
    );
\rv_len[7]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__16_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => reset,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__0__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__0__0\(2),
      Q => \rv_len_reg__1\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__0__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__0__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__0__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__0__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => reset,
      D => \p_0_in__0__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[15]_i_3__4_n_0\,
      I1 => \outreg[15]_i_4__5_n_0\,
      I2 => \addr_reg[1]\,
      I3 => \^wreg_ch_sample_rate_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => valid_i_1_n_0,
      Q => \^wreg_ch_sample_rate_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized34\ is
  port (
    wreg_ch_sign_handle_valid : out STD_LOGIC;
    wreg_ch_sign_handle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized34\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized34\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(0),
      Q => wreg_ch_sign_handle(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(1),
      Q => wreg_ch_sign_handle(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(2),
      Q => wreg_ch_sign_handle(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(3),
      Q => wreg_ch_sign_handle(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(4),
      Q => wreg_ch_sign_handle(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(5),
      Q => wreg_ch_sign_handle(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(6),
      Q => wreg_ch_sign_handle(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(7),
      Q => wreg_ch_sign_handle(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => E(0),
      Q => wreg_ch_sign_handle_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized35\ is
  port (
    wreg_ch_main_amp_valid : out STD_LOGIC;
    wreg_ch_main_amp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    isa_cs_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized35\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized35\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => isa_cs_reg(0),
      CLR => reset,
      D => D(0),
      Q => wreg_ch_main_amp(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => isa_cs_reg(0),
      CLR => reset,
      D => D(1),
      Q => wreg_ch_main_amp(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => isa_cs_reg(0),
      CLR => reset,
      D => D(2),
      Q => wreg_ch_main_amp(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => isa_cs_reg(0),
      CLR => reset,
      D => D(3),
      Q => wreg_ch_main_amp(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => isa_cs_reg(0),
      CLR => reset,
      D => D(4),
      Q => wreg_ch_main_amp(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => isa_cs_reg(0),
      CLR => reset,
      D => D(5),
      Q => wreg_ch_main_amp(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => isa_cs_reg(0),
      CLR => reset,
      D => D(6),
      Q => wreg_ch_main_amp(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => isa_cs_reg(0),
      CLR => reset,
      D => D(7),
      Q => wreg_ch_main_amp(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => isa_cs_reg(0),
      Q => wreg_ch_main_amp_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized36\ is
  port (
    wreg_ch_pre_amp_valid : out STD_LOGIC;
    wreg_ch_pre_amp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized36\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized36\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(0),
      Q => wreg_ch_pre_amp(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(1),
      Q => wreg_ch_pre_amp(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(2),
      Q => wreg_ch_pre_amp(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => \getdata_reg[3]_rep__0\(0),
      Q => wreg_ch_pre_amp(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(3),
      Q => wreg_ch_pre_amp(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(4),
      Q => wreg_ch_pre_amp(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(5),
      Q => wreg_ch_pre_amp(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(6),
      Q => wreg_ch_pre_amp(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \addr_reg[1]\(0),
      Q => wreg_ch_pre_amp_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized37\ is
  port (
    wreg_ch_v_amp_valid : out STD_LOGIC;
    wreg_ch_v_amp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \getdata_reg[6]_rep\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized37\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized37\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[7]\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep\(0),
      Q => wreg_ch_v_amp(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[7]\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep\(1),
      Q => wreg_ch_v_amp(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[7]\(0),
      CLR => reset,
      D => p_0_in(0),
      Q => wreg_ch_v_amp(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[7]\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep\(2),
      Q => wreg_ch_v_amp(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[7]\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep\(3),
      Q => wreg_ch_v_amp(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[7]\(0),
      CLR => reset,
      D => \getdata_reg[6]_rep\(0),
      Q => wreg_ch_v_amp(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[7]\(0),
      CLR => reset,
      D => \getdata_reg[6]_rep\(1),
      Q => wreg_ch_v_amp(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[7]\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep\(4),
      Q => wreg_ch_v_amp(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \addr_reg[7]\(0),
      Q => wreg_ch_v_amp_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized38\ is
  port (
    wreg_ch_i_amp_valid : out STD_LOGIC;
    wreg_ch_i_amp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized38\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized38\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized38\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(0),
      Q => wreg_ch_i_amp(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(1),
      Q => wreg_ch_i_amp(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(2),
      Q => wreg_ch_i_amp(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => \getdata_reg[3]_rep__0\(0),
      Q => wreg_ch_i_amp(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(3),
      Q => wreg_ch_i_amp(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(4),
      Q => wreg_ch_i_amp(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(5),
      Q => wreg_ch_i_amp(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(6),
      Q => wreg_ch_i_amp(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \addr_reg[1]\(0),
      Q => wreg_ch_i_amp_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized39\ is
  port (
    wreg_ch_noise_comp_valid : out STD_LOGIC;
    wreg_ch_noise_comp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized39\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized39\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(0),
      Q => wreg_ch_noise_comp(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(1),
      Q => wreg_ch_noise_comp(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(2),
      Q => wreg_ch_noise_comp(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(3),
      Q => wreg_ch_noise_comp(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(4),
      Q => wreg_ch_noise_comp(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(5),
      Q => wreg_ch_noise_comp(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(6),
      Q => wreg_ch_noise_comp(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(7),
      Q => wreg_ch_noise_comp(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \addr_reg[2]\(0),
      Q => wreg_ch_noise_comp_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized4\ is
  port (
    wreg_system_sync_sel_valid : out STD_LOGIC;
    wreg_system_sync_sel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \getdata_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized4\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized4\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => \getdata_reg[7]\(0),
      Q => wreg_system_sync_sel(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => \getdata_reg[7]\(1),
      Q => wreg_system_sync_sel(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(0),
      Q => wreg_system_sync_sel(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(1),
      Q => wreg_system_sync_sel(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(2),
      Q => wreg_system_sync_sel(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(3),
      Q => wreg_system_sync_sel(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => \getdata_reg[7]\(2),
      Q => wreg_system_sync_sel(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => \getdata_reg[7]\(3),
      Q => wreg_system_sync_sel(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \addr_reg[1]\(0),
      Q => wreg_system_sync_sel_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized40\ is
  port (
    \rv_len_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_ch_noise_amp_cof : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_noise_amp_cof_valid : out STD_LOGIC;
    reset : in STD_LOGIC;
    \addr_reg[6]\ : in STD_LOGIC;
    \addr_reg[6]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[6]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[6]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized40\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized40\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized40\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_6__15_n_0\ : STD_LOGIC;
  signal \check[7]_i_7__8_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_3__5_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_4__6_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_7__2_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_8__2_n_0\ : STD_LOGIC;
  signal \p_0_in__1__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \result_data[0]_i_1__26_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__26_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__26_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__26_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__26_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__26_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__26_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__26_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__16_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__17_n_0\ : STD_LOGIC;
  signal \^rv_len_reg[0]_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_ch_noise_amp_cof_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__31\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \check[1]_i_1__31\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \check[2]_i_1__31\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \check[3]_i_1__31\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \check[4]_i_1__31\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \check[5]_i_1__31\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \check[6]_i_1__31\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \check[7]_i_4__19\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \check[7]_i_5__19\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \check[7]_i_6__15\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \outreg[15]_i_3__5\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \outreg[15]_i_5__2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \outreg[15]_i_7__2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \outreg[15]_i_8__2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__26\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__26\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__26\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__26\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__26\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__26\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__26\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__26\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__25\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__25\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__25\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__25\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__26\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__24\ : label is "soft_lutpair12";
begin
  Q(0) <= \^q\(0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  \rv_len_reg[0]_0\ <= \^rv_len_reg[0]_0\;
  wreg_ch_noise_amp_cof_valid <= \^wreg_ch_noise_amp_cof_valid\;
\check[0]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__15_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__15_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__15_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__15_n_0\,
      I1 => \getdata_reg[7]_rep\(0),
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__15_n_0\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__15_n_0\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__15_n_0\,
      I1 => \getdata_reg[7]_rep\(3),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__15_n_0\,
      I1 => \getdata_reg[7]_rep\(4),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_4__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__1\(2),
      O => \check_reg[0]_1\
    );
\check[7]_i_5__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len_reg__1\(4),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(6),
      O => \^check_reg[0]_0\
    );
\check[7]_i_6__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rv_len_reg__1\(6),
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \check[7]_i_7__8_n_0\,
      O => \check[7]_i_6__15_n_0\
    );
\check[7]_i_7__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__1\(4),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(2),
      I5 => \rv_len_reg__1\(5),
      O => \check[7]_i_7__8_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[15]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \outreg[15]_i_3__5_n_0\,
      I2 => \outreg[15]_i_4__6_n_0\,
      O => \outreg[15]_i_1__4_n_0\
    );
\outreg[15]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \^rv_len_reg[0]_0\
    );
\outreg[15]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__1\(2),
      I2 => \rv_len_reg__1\(3),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0\(1),
      O => \outreg[15]_i_3__5_n_0\
    );
\outreg[15]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[15]_i_5__2_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(4),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[15]_i_7__2_n_0\,
      I5 => \outreg[15]_i_8__2_n_0\,
      O => \outreg[15]_i_4__6_n_0\
    );
\outreg[15]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[7]_rep\(3),
      O => \outreg[15]_i_5__2_n_0\
    );
\outreg[15]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]_rep\(1),
      O => \outreg[15]_i_7__2_n_0\
    );
\outreg[15]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[15]_i_8__2_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__4_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_ch_noise_amp_cof(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__4_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__2\(2),
      Q => wreg_ch_noise_amp_cof(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__4_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__2\(3),
      Q => wreg_ch_noise_amp_cof(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__4_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__2\(4),
      Q => wreg_ch_noise_amp_cof(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__4_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__2\(5),
      Q => wreg_ch_noise_amp_cof(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__4_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__2\(6),
      Q => wreg_ch_noise_amp_cof(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__4_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__2\(7),
      Q => wreg_ch_noise_amp_cof(15)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__4_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_ch_noise_amp_cof(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__4_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_ch_noise_amp_cof(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__4_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_ch_noise_amp_cof(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__4_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_ch_noise_amp_cof(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__4_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_ch_noise_amp_cof(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__4_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_ch_noise_amp_cof(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__4_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_ch_noise_amp_cof(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__4_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__2\(0),
      Q => wreg_ch_noise_amp_cof(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__4_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__2\(1),
      Q => wreg_ch_noise_amp_cof(9)
    );
\result_data[0]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(0),
      I1 => \addr_reg[6]_0\,
      O => \result_data[0]_i_1__26_n_0\
    );
\result_data[1]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(1),
      I1 => \addr_reg[6]_0\,
      O => \result_data[1]_i_1__26_n_0\
    );
\result_data[2]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(2),
      I1 => \addr_reg[6]_0\,
      O => \result_data[2]_i_1__26_n_0\
    );
\result_data[3]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(3),
      I1 => \addr_reg[6]_0\,
      O => \result_data[3]_i_1__26_n_0\
    );
\result_data[4]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(4),
      I1 => \addr_reg[6]_0\,
      O => \result_data[4]_i_1__26_n_0\
    );
\result_data[5]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(5),
      I1 => \addr_reg[6]_0\,
      O => \result_data[5]_i_1__26_n_0\
    );
\result_data[6]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(6),
      I1 => \addr_reg[6]_0\,
      O => \result_data[6]_i_1__26_n_0\
    );
\result_data[7]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__2\(7),
      I1 => \addr_reg[6]_0\,
      O => \result_data[7]_i_1__26_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[0]_i_1__26_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__2\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__2\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__2\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__2\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__2\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(7),
      Q => \p_0_in__2\(7)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[1]_i_1__26_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[2]_i_1__26_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[3]_i_1__26_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[4]_i_1__26_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[5]_i_1__26_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[6]_i_1__26_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[7]_i_1__26_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__2\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__2\(1)
    );
\rv_len[1]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      O => \p_0_in__1__0\(1)
    );
\rv_len[2]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__1\(2),
      O => \p_0_in__1__0\(2)
    );
\rv_len[3]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__1__0\(3)
    );
\rv_len[4]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__1__0\(4)
    );
\rv_len[5]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len[5]_i_2__16_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__1__0\(5)
    );
\rv_len[5]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__16_n_0\
    );
\rv_len[6]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len[7]_i_3__17_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__1__0\(6)
    );
\rv_len[7]_i_2__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len[7]_i_3__17_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__1__0\(7)
    );
\rv_len[7]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len_reg__1\(4),
      I2 => \rv_len_reg__1\(2),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0\(1),
      I5 => \rv_len_reg__1\(3),
      O => \rv_len[7]_i_3__17_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \rv_len_reg[0]_1\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__1__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__1__0\(2),
      Q => \rv_len_reg__1\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__1__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__1__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__1__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__1__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__1__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \outreg[15]_i_3__5_n_0\,
      I2 => \outreg[15]_i_4__6_n_0\,
      I3 => \^wreg_ch_noise_amp_cof_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^rv_len_reg[0]_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_ch_noise_amp_cof_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized41\ is
  port (
    wreg_ch_noise_delay_valid : out STD_LOGIC;
    wreg_ch_noise_delay : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[6]_rep\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized41\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized41\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(0),
      Q => wreg_ch_noise_delay(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(1),
      Q => wreg_ch_noise_delay(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => p_0_in(0),
      Q => wreg_ch_noise_delay(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(2),
      Q => wreg_ch_noise_delay(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(3),
      Q => wreg_ch_noise_delay(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(4),
      Q => wreg_ch_noise_delay(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => \getdata_reg[6]_rep\,
      Q => wreg_ch_noise_delay(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => D(5),
      Q => wreg_ch_noise_delay(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \addr_reg[1]\(0),
      Q => wreg_ch_noise_delay_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized42\ is
  port (
    \check_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \check_reg[0]_1\ : out STD_LOGIC;
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_ch_start_targettime : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wreg_ch_start_targettime_valid : out STD_LOGIC;
    reset : in STD_LOGIC;
    \addr_reg[6]\ : in STD_LOGIC;
    \rv_len_reg[3]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \getdata_reg[1]_rep__0\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[1]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[1]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized42\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized42\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized42\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_7__5_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[63]_i_1_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_2__1_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_4__2_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_5__0_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_6__0_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_8__0_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_9__0_n_0\ : STD_LOGIC;
  signal \p_0_in__2__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \result_data[0]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__18_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[25]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[26]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[27]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[28]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[29]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[30]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[38]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[39]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[43]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[45]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[46]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[47]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[49]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[50]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[51]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[53]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[54]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[55]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__17_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__18_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_ch_start_targettime_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__32\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \check[1]_i_1__32\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \check[2]_i_1__32\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \check[3]_i_1__32\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \check[4]_i_1__32\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \check[5]_i_1__32\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \check[6]_i_1__32\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \check[7]_i_6__16\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \check[7]_i_7__5\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \outreg[63]_i_4__2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \outreg[63]_i_6__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \outreg[63]_i_8__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \outreg[63]_i_9__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__24\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__24\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__23\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__24\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__24\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__18\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__25\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__17\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__17\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__17\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__17\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__24\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__17\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__17\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__17\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__17\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__4\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__17\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__17\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__17\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__17\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__24\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__15\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \result_data[31]_i_1__11\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \result_data[32]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \result_data[33]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \result_data[34]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \result_data[35]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \result_data[36]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \result_data[37]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \result_data[38]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \result_data[39]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__24\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \result_data[40]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \result_data[41]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \result_data[42]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \result_data[43]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \result_data[44]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \result_data[45]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \result_data[46]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \result_data[47]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \result_data[48]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \result_data[49]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__24\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \result_data[50]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \result_data[51]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \result_data[52]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \result_data[53]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \result_data[54]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \result_data[55]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__24\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__24\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__24\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__23\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__24\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__23\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__23\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__23\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__24\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__22\ : label is "soft_lutpair74";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_ch_start_targettime_valid <= \^wreg_ch_start_targettime_valid\;
\check[0]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__5_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__5_n_0\,
      I1 => \getdata_reg[1]_rep__0\,
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__5_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__5_n_0\,
      I1 => \getdata_reg[7]_rep\(0),
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__5_n_0\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__5_n_0\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__5_n_0\,
      I1 => \getdata_reg[7]_rep\(3),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__5_n_0\,
      I1 => \getdata_reg[7]_rep\(4),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_5__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \rv_len_reg__0\(2),
      I1 => \rv_len_reg__1\(6),
      I2 => \rv_len_reg__1\(4),
      O => \check_reg[0]_1\
    );
\check[7]_i_6__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(5),
      O => \^check_reg[0]_0\
    );
\check[7]_i_7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(4),
      I4 => \^q\(1),
      O => \check[7]_i_7__5_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[3]_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[3]_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[3]_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[3]_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[3]_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[3]_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[3]_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[3]_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \outreg[63]_i_4__2_n_0\,
      I2 => \outreg[63]_i_5__0_n_0\,
      O => \outreg[63]_i_1_n_0\
    );
\outreg[63]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[63]_i_2__1_n_0\
    );
\outreg[63]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(4),
      I4 => \^q\(1),
      O => \outreg[63]_i_4__2_n_0\
    );
\outreg[63]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[63]_i_6__0_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(4),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[63]_i_8__0_n_0\,
      I5 => \outreg[63]_i_9__0_n_0\,
      O => \outreg[63]_i_5__0_n_0\
    );
\outreg[63]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(1),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[7]_rep\(3),
      O => \outreg[63]_i_6__0_n_0\
    );
\outreg[63]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]_rep\(1),
      O => \outreg[63]_i_8__0_n_0\
    );
\outreg[63]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[1]\,
      I3 => \getdata_reg[1]_rep__0\,
      O => \outreg[63]_i_9__0_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_ch_start_targettime(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(2),
      Q => wreg_ch_start_targettime(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(3),
      Q => wreg_ch_start_targettime(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(4),
      Q => wreg_ch_start_targettime(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(5),
      Q => wreg_ch_start_targettime(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(6),
      Q => wreg_ch_start_targettime(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(7),
      Q => wreg_ch_start_targettime(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(8),
      Q => wreg_ch_start_targettime(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(9),
      Q => wreg_ch_start_targettime(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(10),
      Q => wreg_ch_start_targettime(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(11),
      Q => wreg_ch_start_targettime(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_ch_start_targettime(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(12),
      Q => wreg_ch_start_targettime(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(13),
      Q => wreg_ch_start_targettime(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(14),
      Q => wreg_ch_start_targettime(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(15),
      Q => wreg_ch_start_targettime(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(16),
      Q => wreg_ch_start_targettime(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(17),
      Q => wreg_ch_start_targettime(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(18),
      Q => wreg_ch_start_targettime(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(19),
      Q => wreg_ch_start_targettime(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(20),
      Q => wreg_ch_start_targettime(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(21),
      Q => wreg_ch_start_targettime(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_ch_start_targettime(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(22),
      Q => wreg_ch_start_targettime(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(23),
      Q => wreg_ch_start_targettime(31)
    );
\outreg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(24),
      Q => wreg_ch_start_targettime(32)
    );
\outreg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(25),
      Q => wreg_ch_start_targettime(33)
    );
\outreg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(26),
      Q => wreg_ch_start_targettime(34)
    );
\outreg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(27),
      Q => wreg_ch_start_targettime(35)
    );
\outreg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(28),
      Q => wreg_ch_start_targettime(36)
    );
\outreg_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(29),
      Q => wreg_ch_start_targettime(37)
    );
\outreg_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(30),
      Q => wreg_ch_start_targettime(38)
    );
\outreg_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(31),
      Q => wreg_ch_start_targettime(39)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_ch_start_targettime(3)
    );
\outreg_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(32),
      Q => wreg_ch_start_targettime(40)
    );
\outreg_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(33),
      Q => wreg_ch_start_targettime(41)
    );
\outreg_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(34),
      Q => wreg_ch_start_targettime(42)
    );
\outreg_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(35),
      Q => wreg_ch_start_targettime(43)
    );
\outreg_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(36),
      Q => wreg_ch_start_targettime(44)
    );
\outreg_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(37),
      Q => wreg_ch_start_targettime(45)
    );
\outreg_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(38),
      Q => wreg_ch_start_targettime(46)
    );
\outreg_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(39),
      Q => wreg_ch_start_targettime(47)
    );
\outreg_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(40),
      Q => wreg_ch_start_targettime(48)
    );
\outreg_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(41),
      Q => wreg_ch_start_targettime(49)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_ch_start_targettime(4)
    );
\outreg_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(42),
      Q => wreg_ch_start_targettime(50)
    );
\outreg_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(43),
      Q => wreg_ch_start_targettime(51)
    );
\outreg_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(44),
      Q => wreg_ch_start_targettime(52)
    );
\outreg_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(45),
      Q => wreg_ch_start_targettime(53)
    );
\outreg_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(46),
      Q => wreg_ch_start_targettime(54)
    );
\outreg_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(47),
      Q => wreg_ch_start_targettime(55)
    );
\outreg_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(48),
      Q => wreg_ch_start_targettime(56)
    );
\outreg_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(49),
      Q => wreg_ch_start_targettime(57)
    );
\outreg_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(50),
      Q => wreg_ch_start_targettime(58)
    );
\outreg_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(51),
      Q => wreg_ch_start_targettime(59)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_ch_start_targettime(5)
    );
\outreg_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(52),
      Q => wreg_ch_start_targettime(60)
    );
\outreg_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(53),
      Q => wreg_ch_start_targettime(61)
    );
\outreg_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(54),
      Q => wreg_ch_start_targettime(62)
    );
\outreg_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(55),
      Q => wreg_ch_start_targettime(63)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_ch_start_targettime(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_ch_start_targettime(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(0),
      Q => wreg_ch_start_targettime(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1_n_0\,
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__3\(1),
      Q => wreg_ch_start_targettime(9)
    );
\result_data[0]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(0),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[0]_i_1__24_n_0\
    );
\result_data[10]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(10),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[10]_i_1__24_n_0\
    );
\result_data[11]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(11),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[11]_i_1__23_n_0\
    );
\result_data[12]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(12),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[12]_i_1__24_n_0\
    );
\result_data[13]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(13),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[13]_i_1__24_n_0\
    );
\result_data[14]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(14),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[14]_i_1__18_n_0\
    );
\result_data[15]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(15),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[15]_i_1__25_n_0\
    );
\result_data[16]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(16),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[16]_i_1__17_n_0\
    );
\result_data[17]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(17),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[17]_i_1__17_n_0\
    );
\result_data[18]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(18),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[18]_i_1__17_n_0\
    );
\result_data[19]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(19),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[19]_i_1__17_n_0\
    );
\result_data[1]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(1),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[1]_i_1__24_n_0\
    );
\result_data[20]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(20),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[20]_i_1__17_n_0\
    );
\result_data[21]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(21),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[21]_i_1__17_n_0\
    );
\result_data[22]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(22),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[22]_i_1__17_n_0\
    );
\result_data[23]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(23),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[23]_i_1__17_n_0\
    );
\result_data[24]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(24),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[24]_i_1__4_n_0\
    );
\result_data[25]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(25),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[25]_i_1__17_n_0\
    );
\result_data[26]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(26),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[26]_i_1__17_n_0\
    );
\result_data[27]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(27),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[27]_i_1__4_n_0\
    );
\result_data[28]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(28),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[28]_i_1__17_n_0\
    );
\result_data[29]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(29),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[29]_i_1__17_n_0\
    );
\result_data[2]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(2),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[2]_i_1__24_n_0\
    );
\result_data[30]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(30),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[30]_i_1__15_n_0\
    );
\result_data[31]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(31),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[31]_i_1__11_n_0\
    );
\result_data[32]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(32),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[32]_i_1__0_n_0\
    );
\result_data[33]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(33),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[33]_i_1__0_n_0\
    );
\result_data[34]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(34),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[34]_i_1__0_n_0\
    );
\result_data[35]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(35),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[35]_i_1__0_n_0\
    );
\result_data[36]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(36),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[36]_i_1__0_n_0\
    );
\result_data[37]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(37),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[37]_i_1__0_n_0\
    );
\result_data[38]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(38),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[38]_i_1__0_n_0\
    );
\result_data[39]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(39),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[39]_i_1__0_n_0\
    );
\result_data[3]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(3),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[3]_i_1__24_n_0\
    );
\result_data[40]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(40),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[40]_i_1__0_n_0\
    );
\result_data[41]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(41),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[41]_i_1__0_n_0\
    );
\result_data[42]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(42),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[42]_i_1__0_n_0\
    );
\result_data[43]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(43),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[43]_i_1__0_n_0\
    );
\result_data[44]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(44),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[44]_i_1__0_n_0\
    );
\result_data[45]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(45),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[45]_i_1__0_n_0\
    );
\result_data[46]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(46),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[46]_i_1__0_n_0\
    );
\result_data[47]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(47),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[47]_i_1__0_n_0\
    );
\result_data[48]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(48),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[48]_i_1__0_n_0\
    );
\result_data[49]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(49),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[49]_i_1__0_n_0\
    );
\result_data[4]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(4),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[4]_i_1__24_n_0\
    );
\result_data[50]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(50),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[50]_i_1__0_n_0\
    );
\result_data[51]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(51),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[51]_i_1__0_n_0\
    );
\result_data[52]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(52),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[52]_i_1__0_n_0\
    );
\result_data[53]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(53),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[53]_i_1__0_n_0\
    );
\result_data[54]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(54),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[54]_i_1__0_n_0\
    );
\result_data[55]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(55),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[55]_i_1__0_n_0\
    );
\result_data[5]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(5),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[5]_i_1__24_n_0\
    );
\result_data[6]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(6),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[6]_i_1__24_n_0\
    );
\result_data[7]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(7),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[7]_i_1__24_n_0\
    );
\result_data[8]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(8),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[8]_i_1__23_n_0\
    );
\result_data[9]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(9),
      I1 => \rv_len_reg[3]_0\,
      O => \result_data[9]_i_1__24_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[0]_i_1__24_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[10]_i_1__24_n_0\,
      Q => \p_0_in__3\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[11]_i_1__23_n_0\,
      Q => \p_0_in__3\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[12]_i_1__24_n_0\,
      Q => \p_0_in__3\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[13]_i_1__24_n_0\,
      Q => \p_0_in__3\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[14]_i_1__18_n_0\,
      Q => \p_0_in__3\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[15]_i_1__25_n_0\,
      Q => \p_0_in__3\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[16]_i_1__17_n_0\,
      Q => \p_0_in__3\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[17]_i_1__17_n_0\,
      Q => \p_0_in__3\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[18]_i_1__17_n_0\,
      Q => \p_0_in__3\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[19]_i_1__17_n_0\,
      Q => \p_0_in__3\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[1]_i_1__24_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[20]_i_1__17_n_0\,
      Q => \p_0_in__3\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[21]_i_1__17_n_0\,
      Q => \p_0_in__3\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[22]_i_1__17_n_0\,
      Q => \p_0_in__3\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[23]_i_1__17_n_0\,
      Q => \p_0_in__3\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[24]_i_1__4_n_0\,
      Q => \p_0_in__3\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[25]_i_1__17_n_0\,
      Q => \p_0_in__3\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[26]_i_1__17_n_0\,
      Q => \p_0_in__3\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[27]_i_1__4_n_0\,
      Q => \p_0_in__3\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[28]_i_1__17_n_0\,
      Q => \p_0_in__3\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[29]_i_1__17_n_0\,
      Q => \p_0_in__3\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[2]_i_1__24_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[30]_i_1__15_n_0\,
      Q => \p_0_in__3\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[31]_i_1__11_n_0\,
      Q => \p_0_in__3\(23)
    );
\result_data_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[32]_i_1__0_n_0\,
      Q => \p_0_in__3\(24)
    );
\result_data_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[33]_i_1__0_n_0\,
      Q => \p_0_in__3\(25)
    );
\result_data_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[34]_i_1__0_n_0\,
      Q => \p_0_in__3\(26)
    );
\result_data_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[35]_i_1__0_n_0\,
      Q => \p_0_in__3\(27)
    );
\result_data_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[36]_i_1__0_n_0\,
      Q => \p_0_in__3\(28)
    );
\result_data_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[37]_i_1__0_n_0\,
      Q => \p_0_in__3\(29)
    );
\result_data_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[38]_i_1__0_n_0\,
      Q => \p_0_in__3\(30)
    );
\result_data_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[39]_i_1__0_n_0\,
      Q => \p_0_in__3\(31)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[3]_i_1__24_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[40]_i_1__0_n_0\,
      Q => \p_0_in__3\(32)
    );
\result_data_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[41]_i_1__0_n_0\,
      Q => \p_0_in__3\(33)
    );
\result_data_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[42]_i_1__0_n_0\,
      Q => \p_0_in__3\(34)
    );
\result_data_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[43]_i_1__0_n_0\,
      Q => \p_0_in__3\(35)
    );
\result_data_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[44]_i_1__0_n_0\,
      Q => \p_0_in__3\(36)
    );
\result_data_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[45]_i_1__0_n_0\,
      Q => \p_0_in__3\(37)
    );
\result_data_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[46]_i_1__0_n_0\,
      Q => \p_0_in__3\(38)
    );
\result_data_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[47]_i_1__0_n_0\,
      Q => \p_0_in__3\(39)
    );
\result_data_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[48]_i_1__0_n_0\,
      Q => \p_0_in__3\(40)
    );
\result_data_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[49]_i_1__0_n_0\,
      Q => \p_0_in__3\(41)
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[4]_i_1__24_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[50]_i_1__0_n_0\,
      Q => \p_0_in__3\(42)
    );
\result_data_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[51]_i_1__0_n_0\,
      Q => \p_0_in__3\(43)
    );
\result_data_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[52]_i_1__0_n_0\,
      Q => \p_0_in__3\(44)
    );
\result_data_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[53]_i_1__0_n_0\,
      Q => \p_0_in__3\(45)
    );
\result_data_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[54]_i_1__0_n_0\,
      Q => \p_0_in__3\(46)
    );
\result_data_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[55]_i_1__0_n_0\,
      Q => \p_0_in__3\(47)
    );
\result_data_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__3\(48)
    );
\result_data_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__3\(49)
    );
\result_data_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__3\(50)
    );
\result_data_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__3\(51)
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[5]_i_1__24_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__3\(52)
    );
\result_data_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__3\(53)
    );
\result_data_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__3\(54)
    );
\result_data_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \getdata_reg[7]_rep_0\(7),
      Q => \p_0_in__3\(55)
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[6]_i_1__24_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[7]_i_1__24_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[8]_i_1__23_n_0\,
      Q => \p_0_in__3\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0_0\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \result_data[9]_i_1__24_n_0\,
      Q => \p_0_in__3\(1)
    );
\rv_len[1]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      O => \p_0_in__2__0\(1)
    );
\rv_len[2]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      O => \p_0_in__2__0\(2)
    );
\rv_len[3]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(2),
      I4 => \^q\(1),
      O => \p_0_in__2__0\(3)
    );
\rv_len[4]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len_reg__0\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \^q\(1),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__2__0\(4)
    );
\rv_len[5]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len[5]_i_2__17_n_0\,
      I2 => \addr_reg[6]\,
      O => \p_0_in__2__0\(5)
    );
\rv_len[5]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__17_n_0\
    );
\rv_len[6]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len[7]_i_3__18_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__2__0\(6)
    );
\rv_len[7]_i_2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len[7]_i_3__18_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__2__0\(7)
    );
\rv_len[7]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__0\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \^q\(1),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__18_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__2__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__2__0\(2),
      Q => \rv_len_reg__0\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__2__0\(3),
      Q => \^q\(1)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__2__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__2__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__2__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[63]_i_2__1_n_0\,
      D => \p_0_in__2__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \outreg[63]_i_4__2_n_0\,
      I2 => \outreg[63]_i_5__0_n_0\,
      I3 => \^wreg_ch_start_targettime_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[63]_i_2__1_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_ch_start_targettime_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized43\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    wreg_ch_start_sustime : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_ch_start_sustime_valid : out STD_LOGIC;
    reset : in STD_LOGIC;
    \addr_reg[6]\ : in STD_LOGIC;
    \rv_len_reg[2]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \getdata_reg[1]_rep\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[6]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[6]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized43\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized43\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_10__2_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_1__4_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__17_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__13_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_5__14_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__13_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__13_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__13_n_0\ : STD_LOGIC;
  signal \p_0_in__3__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__19_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__26_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__18_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__18_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__18_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__18_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__18_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__18_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__18_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__18_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__18_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__19_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_ch_start_sustime_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[7]_i_5__15\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \outreg[31]_i_10__2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__25\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__25\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__24\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__25\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__25\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__19\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__26\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__18\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__18\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__18\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__18\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__25\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__18\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__18\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__18\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__18\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__25\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__25\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__25\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__25\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__25\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__25\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__24\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__25\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__24\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__24\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__24\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \rv_len[5]_i_2__18\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__25\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__23\ : label is "soft_lutpair57";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_ch_start_sustime_valid <= \^wreg_ch_start_sustime_valid\;
\check[0]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__14_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => D(0),
      I4 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__14_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => \getdata_reg[1]_rep\,
      I4 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__14_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => D(1),
      I4 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__14_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => \getdata_reg[7]_rep\(0),
      I4 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__14_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => \getdata_reg[7]_rep\(1),
      I4 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__14_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => \getdata_reg[7]_rep\(2),
      I4 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__14_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => \getdata_reg[7]_rep\(3),
      I4 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__14_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => \getdata_reg[7]_rep\(4),
      I4 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_4__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check_reg[0]_1\
    );
\check[7]_i_5__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \check_reg[0]_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      O => \outreg[31]_i_10__2_n_0\
    );
\outreg[31]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \outreg[31]_i_4__13_n_0\,
      I2 => \^q\(1),
      I3 => \outreg[31]_i_5__14_n_0\,
      O => \outreg[31]_i_1__4_n_0\
    );
\outreg[31]_i_2__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__17_n_0\
    );
\outreg[31]_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__13_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(4),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[31]_i_8__13_n_0\,
      I5 => \outreg[31]_i_9__13_n_0\,
      O => \outreg[31]_i_4__13_n_0\
    );
\outreg[31]_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(3),
      I4 => \rv_len_reg__1\(6),
      I5 => \outreg[31]_i_10__2_n_0\,
      O => \outreg[31]_i_5__14_n_0\
    );
\outreg[31]_i_6__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(1),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[7]_rep\(3),
      O => \outreg[31]_i_6__13_n_0\
    );
\outreg[31]_i_8__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]_rep\(1),
      O => \outreg[31]_i_8__13_n_0\
    );
\outreg[31]_i_9__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[1]\,
      I3 => \getdata_reg[1]_rep\,
      O => \outreg[31]_i_9__13_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_ch_start_sustime(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(2),
      Q => wreg_ch_start_sustime(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(3),
      Q => wreg_ch_start_sustime(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(4),
      Q => wreg_ch_start_sustime(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(5),
      Q => wreg_ch_start_sustime(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(6),
      Q => wreg_ch_start_sustime(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(7),
      Q => wreg_ch_start_sustime(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(8),
      Q => wreg_ch_start_sustime(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(9),
      Q => wreg_ch_start_sustime(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(10),
      Q => wreg_ch_start_sustime(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(11),
      Q => wreg_ch_start_sustime(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_ch_start_sustime(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(12),
      Q => wreg_ch_start_sustime(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(13),
      Q => wreg_ch_start_sustime(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(14),
      Q => wreg_ch_start_sustime(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(15),
      Q => wreg_ch_start_sustime(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(16),
      Q => wreg_ch_start_sustime(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(17),
      Q => wreg_ch_start_sustime(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(18),
      Q => wreg_ch_start_sustime(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(19),
      Q => wreg_ch_start_sustime(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(20),
      Q => wreg_ch_start_sustime(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(21),
      Q => wreg_ch_start_sustime(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_ch_start_sustime(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(22),
      Q => wreg_ch_start_sustime(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(23),
      Q => wreg_ch_start_sustime(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_ch_start_sustime(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_ch_start_sustime(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_ch_start_sustime(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_ch_start_sustime(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_ch_start_sustime(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(0),
      Q => wreg_ch_start_sustime(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__4_n_0\,
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__4\(1),
      Q => wreg_ch_start_sustime(9)
    );
\result_data[0]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(0),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[0]_i_1__25_n_0\
    );
\result_data[10]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(10),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[10]_i_1__25_n_0\
    );
\result_data[11]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(11),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[11]_i_1__24_n_0\
    );
\result_data[12]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(12),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[12]_i_1__25_n_0\
    );
\result_data[13]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(13),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[13]_i_1__25_n_0\
    );
\result_data[14]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(14),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[14]_i_1__19_n_0\
    );
\result_data[15]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(15),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[15]_i_1__26_n_0\
    );
\result_data[16]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(16),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[16]_i_1__18_n_0\
    );
\result_data[17]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(17),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[17]_i_1__18_n_0\
    );
\result_data[18]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(18),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[18]_i_1__18_n_0\
    );
\result_data[19]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(19),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[19]_i_1__18_n_0\
    );
\result_data[1]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(1),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[1]_i_1__25_n_0\
    );
\result_data[20]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(20),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[20]_i_1__18_n_0\
    );
\result_data[21]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(21),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[21]_i_1__18_n_0\
    );
\result_data[22]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(22),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[22]_i_1__18_n_0\
    );
\result_data[23]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(23),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[23]_i_1__18_n_0\
    );
\result_data[2]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(2),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[2]_i_1__25_n_0\
    );
\result_data[3]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(3),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[3]_i_1__25_n_0\
    );
\result_data[4]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(4),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[4]_i_1__25_n_0\
    );
\result_data[5]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(5),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[5]_i_1__25_n_0\
    );
\result_data[6]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(6),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[6]_i_1__25_n_0\
    );
\result_data[7]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(7),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[7]_i_1__25_n_0\
    );
\result_data[8]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(8),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[8]_i_1__24_n_0\
    );
\result_data[9]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(9),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[9]_i_1__25_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[0]_i_1__25_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[10]_i_1__25_n_0\,
      Q => \p_0_in__4\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[11]_i_1__24_n_0\,
      Q => \p_0_in__4\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[12]_i_1__25_n_0\,
      Q => \p_0_in__4\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[13]_i_1__25_n_0\,
      Q => \p_0_in__4\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[14]_i_1__19_n_0\,
      Q => \p_0_in__4\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[15]_i_1__26_n_0\,
      Q => \p_0_in__4\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[16]_i_1__18_n_0\,
      Q => \p_0_in__4\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[17]_i_1__18_n_0\,
      Q => \p_0_in__4\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[18]_i_1__18_n_0\,
      Q => \p_0_in__4\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[19]_i_1__18_n_0\,
      Q => \p_0_in__4\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[1]_i_1__25_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[20]_i_1__18_n_0\,
      Q => \p_0_in__4\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[21]_i_1__18_n_0\,
      Q => \p_0_in__4\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[22]_i_1__18_n_0\,
      Q => \p_0_in__4\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[23]_i_1__18_n_0\,
      Q => \p_0_in__4\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__4\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__4\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__4\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__4\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__4\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__4\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[2]_i_1__25_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__4\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \getdata_reg[7]_rep_0\(7),
      Q => \p_0_in__4\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[3]_i_1__25_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[4]_i_1__25_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[5]_i_1__25_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[6]_i_1__25_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[7]_i_1__25_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[8]_i_1__24_n_0\,
      Q => \p_0_in__4\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \result_data[9]_i_1__25_n_0\,
      Q => \p_0_in__4\(1)
    );
\rv_len[1]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      O => \p_0_in__3__0\(1)
    );
\rv_len[2]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \p_0_in__3__0\(2)
    );
\rv_len[3]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(1),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__3__0\(3)
    );
\rv_len[4]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \^q\(1),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__3__0\(4)
    );
\rv_len[5]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAA00800000"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len_reg__1\(4),
      I2 => \^q\(1),
      I3 => \rv_len[5]_i_2__18_n_0\,
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \p_0_in__3__0\(5)
    );
\rv_len[5]_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      O => \rv_len[5]_i_2__18_n_0\
    );
\rv_len[6]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len[7]_i_3__19_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__3__0\(6)
    );
\rv_len[7]_i_2__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len[7]_i_3__19_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__3__0\(7)
    );
\rv_len[7]_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \^q\(1),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__19_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__3__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__3__0\(2),
      Q => \^q\(1)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__3__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__3__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__3__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__3__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \outreg[31]_i_2__17_n_0\,
      D => \p_0_in__3__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000400"
    )
        port map (
      I0 => \outreg[31]_i_4__13_n_0\,
      I1 => \^q\(1),
      I2 => \outreg[31]_i_5__14_n_0\,
      I3 => \addr_reg[6]\,
      I4 => \^wreg_ch_start_sustime_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__17_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_ch_start_sustime_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized44\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    wreg_ch_start_susnum : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_ch_start_susnum_valid : out STD_LOGIC;
    reset : in STD_LOGIC;
    \addr_reg[6]\ : in STD_LOGIC;
    \rv_len_reg[2]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \getdata_reg[6]_rep\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    \getdata_reg[3]_rep_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[2]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized44\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized44\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_6__17_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__16_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__14_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_5__16_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__14_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__14_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__14_n_0\ : STD_LOGIC;
  signal \p_0_in__4__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__19_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__20_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_ch_start_susnum_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__33\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \check[1]_i_1__33\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \check[2]_i_1__33\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \check[3]_i_1__33\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \check[4]_i_1__33\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \check[5]_i_1__33\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \check[6]_i_1__33\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \check[7]_i_4__21\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \check[7]_i_5__20\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \check[7]_i_6__17\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \outreg[31]_i_5__16\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \outreg[31]_i_6__14\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \outreg[31]_i_8__14\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \outreg[31]_i_9__14\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__23\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__23\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__22\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__23\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__23\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__17\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__24\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__16\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__16\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__16\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__16\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__23\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__16\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__16\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__16\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__16\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__23\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__23\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__23\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__23\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__23\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__23\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__22\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__23\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__22\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__22\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__22\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__22\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__23\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__21\ : label is "soft_lutpair40";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_ch_start_susnum_valid <= \^wreg_ch_start_susnum_valid\;
\check[0]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__17_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__17_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__17_n_0\,
      I1 => \getdata_reg[6]_rep\(0),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__17_n_0\,
      I1 => \getdata_reg[3]_rep\,
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__17_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__17_n_0\,
      I1 => D(3),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__17_n_0\,
      I1 => \getdata_reg[6]_rep\(1),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__17_n_0\,
      I1 => D(4),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_4__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check_reg[0]_1\
    );
\check[7]_i_5__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \^check_reg[0]_0\
    );
\check[7]_i_6__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \^q\(1),
      O => \check[7]_i_6__17_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \outreg[31]_i_4__14_n_0\,
      I2 => \outreg[31]_i_5__16_n_0\,
      O => \outreg[31]_i_1__3_n_0\
    );
\outreg[31]_i_2__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__16_n_0\
    );
\outreg[31]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__14_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => D(4),
      I3 => \getdata_reg[3]_rep_0\,
      I4 => \outreg[31]_i_8__14_n_0\,
      I5 => \outreg[31]_i_9__14_n_0\,
      O => \outreg[31]_i_4__14_n_0\
    );
\outreg[31]_i_5__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^check_reg[0]_0\,
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__1\(4),
      O => \outreg[31]_i_5__16_n_0\
    );
\outreg[31]_i_6__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => \getdata_reg[6]_rep\(0),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[6]_rep\(1),
      O => \outreg[31]_i_6__14_n_0\
    );
\outreg[31]_i_8__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => D(2),
      O => \outreg[31]_i_8__14_n_0\
    );
\outreg[31]_i_9__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => D(3),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[31]_i_9__14_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_ch_start_susnum(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(2),
      Q => wreg_ch_start_susnum(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(3),
      Q => wreg_ch_start_susnum(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(4),
      Q => wreg_ch_start_susnum(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(5),
      Q => wreg_ch_start_susnum(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(6),
      Q => wreg_ch_start_susnum(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(7),
      Q => wreg_ch_start_susnum(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(8),
      Q => wreg_ch_start_susnum(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(9),
      Q => wreg_ch_start_susnum(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(10),
      Q => wreg_ch_start_susnum(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(11),
      Q => wreg_ch_start_susnum(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_ch_start_susnum(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(12),
      Q => wreg_ch_start_susnum(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(13),
      Q => wreg_ch_start_susnum(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(14),
      Q => wreg_ch_start_susnum(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(15),
      Q => wreg_ch_start_susnum(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(16),
      Q => wreg_ch_start_susnum(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(17),
      Q => wreg_ch_start_susnum(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(18),
      Q => wreg_ch_start_susnum(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(19),
      Q => wreg_ch_start_susnum(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(20),
      Q => wreg_ch_start_susnum(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(21),
      Q => wreg_ch_start_susnum(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_ch_start_susnum(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(22),
      Q => wreg_ch_start_susnum(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(23),
      Q => wreg_ch_start_susnum(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_ch_start_susnum(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_ch_start_susnum(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_ch_start_susnum(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_ch_start_susnum(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_ch_start_susnum(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(0),
      Q => wreg_ch_start_susnum(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__3_n_0\,
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__5\(1),
      Q => wreg_ch_start_susnum(9)
    );
\result_data[0]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(0),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[0]_i_1__23_n_0\
    );
\result_data[10]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(10),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[10]_i_1__23_n_0\
    );
\result_data[11]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(11),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[11]_i_1__22_n_0\
    );
\result_data[12]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(12),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[12]_i_1__23_n_0\
    );
\result_data[13]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(13),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[13]_i_1__23_n_0\
    );
\result_data[14]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(14),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[14]_i_1__17_n_0\
    );
\result_data[15]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(15),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[15]_i_1__24_n_0\
    );
\result_data[16]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(16),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[16]_i_1__16_n_0\
    );
\result_data[17]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(17),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[17]_i_1__16_n_0\
    );
\result_data[18]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(18),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[18]_i_1__16_n_0\
    );
\result_data[19]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(19),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[19]_i_1__16_n_0\
    );
\result_data[1]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(1),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[1]_i_1__23_n_0\
    );
\result_data[20]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(20),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[20]_i_1__16_n_0\
    );
\result_data[21]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(21),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[21]_i_1__16_n_0\
    );
\result_data[22]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(22),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[22]_i_1__16_n_0\
    );
\result_data[23]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(23),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[23]_i_1__16_n_0\
    );
\result_data[2]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(2),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[2]_i_1__23_n_0\
    );
\result_data[3]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(3),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[3]_i_1__23_n_0\
    );
\result_data[4]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(4),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[4]_i_1__23_n_0\
    );
\result_data[5]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(5),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[5]_i_1__23_n_0\
    );
\result_data[6]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(6),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[6]_i_1__23_n_0\
    );
\result_data[7]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(7),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[7]_i_1__23_n_0\
    );
\result_data[8]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(8),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[8]_i_1__22_n_0\
    );
\result_data[9]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(9),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[9]_i_1__23_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[0]_i_1__23_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[10]_i_1__23_n_0\,
      Q => \p_0_in__5\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[11]_i_1__22_n_0\,
      Q => \p_0_in__5\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[12]_i_1__23_n_0\,
      Q => \p_0_in__5\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[13]_i_1__23_n_0\,
      Q => \p_0_in__5\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[14]_i_1__17_n_0\,
      Q => \p_0_in__5\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[15]_i_1__24_n_0\,
      Q => \p_0_in__5\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[16]_i_1__16_n_0\,
      Q => \p_0_in__5\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[17]_i_1__16_n_0\,
      Q => \p_0_in__5\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[18]_i_1__16_n_0\,
      Q => \p_0_in__5\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[19]_i_1__16_n_0\,
      Q => \p_0_in__5\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[1]_i_1__23_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[20]_i_1__16_n_0\,
      Q => \p_0_in__5\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[21]_i_1__16_n_0\,
      Q => \p_0_in__5\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[22]_i_1__16_n_0\,
      Q => \p_0_in__5\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[23]_i_1__16_n_0\,
      Q => \p_0_in__5\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \getdata_reg[7]_rep\(0),
      Q => \p_0_in__5\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \getdata_reg[7]_rep\(1),
      Q => \p_0_in__5\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \getdata_reg[7]_rep\(2),
      Q => \p_0_in__5\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \getdata_reg[7]_rep\(3),
      Q => \p_0_in__5\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \getdata_reg[7]_rep\(4),
      Q => \p_0_in__5\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \getdata_reg[7]_rep\(5),
      Q => \p_0_in__5\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[2]_i_1__23_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \getdata_reg[7]_rep\(6),
      Q => \p_0_in__5\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \getdata_reg[7]_rep\(7),
      Q => \p_0_in__5\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[3]_i_1__23_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[4]_i_1__23_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[5]_i_1__23_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[6]_i_1__23_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[7]_i_1__23_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[8]_i_1__22_n_0\,
      Q => \p_0_in__5\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \result_data[9]_i_1__23_n_0\,
      Q => \p_0_in__5\(1)
    );
\rv_len[1]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__4__0\(1)
    );
\rv_len[2]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \p_0_in__4__0\(2)
    );
\rv_len[3]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(1),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__4__0\(3)
    );
\rv_len[4]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \^q\(1),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__4__0\(4)
    );
\rv_len[5]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len[5]_i_2__19_n_0\,
      I2 => \addr_reg[6]\,
      O => \p_0_in__4__0\(5)
    );
\rv_len[5]_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(1),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__19_n_0\
    );
\rv_len[6]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len[7]_i_3__20_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__4__0\(6)
    );
\rv_len[7]_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len[7]_i_3__20_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__4__0\(7)
    );
\rv_len[7]_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \^q\(1),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__20_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__4__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__4__0\(2),
      Q => \^q\(1)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__4__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__4__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__4__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__4__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__16_n_0\,
      D => \p_0_in__4__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[31]_i_4__14_n_0\,
      I1 => \outreg[31]_i_5__16_n_0\,
      I2 => \addr_reg[6]\,
      I3 => \^wreg_ch_start_susnum_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__16_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_ch_start_susnum_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized45\ is
  port (
    wreg_ch_start_suscycle_valid : out STD_LOGIC;
    wreg_ch_start_suscycle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \getdata_reg[6]_rep\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized45\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized45\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => D(0),
      Q => wreg_ch_start_suscycle(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => D(1),
      Q => wreg_ch_start_suscycle(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => p_0_in(0),
      Q => wreg_ch_start_suscycle(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => \getdata_reg[6]_rep\(0),
      Q => wreg_ch_start_suscycle(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => D(2),
      Q => wreg_ch_start_suscycle(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => D(3),
      Q => wreg_ch_start_suscycle(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => \getdata_reg[6]_rep\(1),
      Q => wreg_ch_start_suscycle(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => D(4),
      Q => wreg_ch_start_suscycle(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \addr_reg[6]\(0),
      Q => wreg_ch_start_suscycle_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized46\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    wreg_ch_stop_sustime : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_ch_stop_sustime_valid : out STD_LOGIC;
    \addr_reg[1]\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[5]_rep\ : in STD_LOGIC;
    \getdata_reg[3]_rep_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[0]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[0]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized46\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized46\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_10__3_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__18_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__15_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_5__15_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__15_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__15_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__15_n_0\ : STD_LOGIC;
  signal \p_0_in__5__0\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \p_0_in__6__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__20_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_2__44_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__21_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_ch_stop_sustime_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[7]_i_6__10\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \outreg[31]_i_10__3\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__16\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__16\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__15\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__16\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__16\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__15\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__22\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__14\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__14\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__14\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__14\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__16\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__14\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__14\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__14\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__14\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__16\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__16\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__16\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__16\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__16\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__16\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__15\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__16\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__16\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__16\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__16\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rv_len[5]_i_2__20\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__16\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__44\ : label is "soft_lutpair132";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_ch_stop_sustime_valid <= \^wreg_ch_stop_sustime_valid\;
\check[0]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__15_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => D(0),
      I4 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__15_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => D(1),
      I4 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__15_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => D(2),
      I4 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__15_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => \getdata_reg[3]_rep\,
      I4 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__15_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => \getdata_reg[7]_rep\(0),
      I4 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__15_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => \getdata_reg[5]_rep\,
      I4 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__15_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => \getdata_reg[7]_rep\(1),
      I4 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__15_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => \getdata_reg[7]_rep\(2),
      I4 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_5__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check_reg[0]_1\
    );
\check[7]_i_6__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \check_reg[0]_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_10__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      O => \outreg[31]_i_10__3_n_0\
    );
\outreg[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \outreg[31]_i_4__15_n_0\,
      I2 => \^q\(1),
      I3 => \outreg[31]_i_5__15_n_0\,
      O => \outreg[31]_i_1__1_n_0\
    );
\outreg[31]_i_2__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__18_n_0\
    );
\outreg[31]_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__15_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(2),
      I3 => \getdata_reg[3]_rep_0\,
      I4 => \outreg[31]_i_8__15_n_0\,
      I5 => \outreg[31]_i_9__15_n_0\,
      O => \outreg[31]_i_4__15_n_0\
    );
\outreg[31]_i_5__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(3),
      I4 => \rv_len_reg__1\(6),
      I5 => \outreg[31]_i_10__3_n_0\,
      O => \outreg[31]_i_5__15_n_0\
    );
\outreg[31]_i_6__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[7]_rep\(1),
      O => \outreg[31]_i_6__15_n_0\
    );
\outreg[31]_i_8__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]_rep\(0),
      O => \outreg[31]_i_8__15_n_0\
    );
\outreg[31]_i_9__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[5]_rep\,
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[31]_i_9__15_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_ch_stop_sustime(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(2),
      Q => wreg_ch_stop_sustime(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(3),
      Q => wreg_ch_stop_sustime(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(4),
      Q => wreg_ch_stop_sustime(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(5),
      Q => wreg_ch_stop_sustime(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(6),
      Q => wreg_ch_stop_sustime(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(7),
      Q => wreg_ch_stop_sustime(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(8),
      Q => wreg_ch_stop_sustime(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(9),
      Q => wreg_ch_stop_sustime(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(10),
      Q => wreg_ch_stop_sustime(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(11),
      Q => wreg_ch_stop_sustime(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_ch_stop_sustime(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(12),
      Q => wreg_ch_stop_sustime(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(13),
      Q => wreg_ch_stop_sustime(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(14),
      Q => wreg_ch_stop_sustime(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(15),
      Q => wreg_ch_stop_sustime(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(16),
      Q => wreg_ch_stop_sustime(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(17),
      Q => wreg_ch_stop_sustime(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(18),
      Q => wreg_ch_stop_sustime(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(19),
      Q => wreg_ch_stop_sustime(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(20),
      Q => wreg_ch_stop_sustime(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(21),
      Q => wreg_ch_stop_sustime(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_ch_stop_sustime(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(22),
      Q => wreg_ch_stop_sustime(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(23),
      Q => wreg_ch_stop_sustime(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_ch_stop_sustime(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_ch_stop_sustime(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_ch_stop_sustime(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_ch_stop_sustime(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_ch_stop_sustime(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(0),
      Q => wreg_ch_stop_sustime(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__1_n_0\,
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__6__0\(1),
      Q => wreg_ch_stop_sustime(9)
    );
\result_data[0]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(0),
      I1 => \addr_reg[3]\,
      O => \result_data[0]_i_1__16_n_0\
    );
\result_data[10]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(10),
      I1 => \addr_reg[3]\,
      O => \result_data[10]_i_1__16_n_0\
    );
\result_data[11]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(11),
      I1 => \addr_reg[3]\,
      O => \result_data[11]_i_1__15_n_0\
    );
\result_data[12]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(12),
      I1 => \addr_reg[3]\,
      O => \result_data[12]_i_1__16_n_0\
    );
\result_data[13]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(13),
      I1 => \addr_reg[3]\,
      O => \result_data[13]_i_1__16_n_0\
    );
\result_data[14]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(14),
      I1 => \addr_reg[3]\,
      O => \result_data[14]_i_1__15_n_0\
    );
\result_data[15]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(15),
      I1 => \addr_reg[3]\,
      O => \result_data[15]_i_1__22_n_0\
    );
\result_data[16]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(16),
      I1 => \addr_reg[3]\,
      O => \result_data[16]_i_1__14_n_0\
    );
\result_data[17]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(17),
      I1 => \addr_reg[3]\,
      O => \result_data[17]_i_1__14_n_0\
    );
\result_data[18]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(18),
      I1 => \addr_reg[3]\,
      O => \result_data[18]_i_1__14_n_0\
    );
\result_data[19]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(19),
      I1 => \addr_reg[3]\,
      O => \result_data[19]_i_1__14_n_0\
    );
\result_data[1]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(1),
      I1 => \addr_reg[3]\,
      O => \result_data[1]_i_1__16_n_0\
    );
\result_data[20]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(20),
      I1 => \addr_reg[3]\,
      O => \result_data[20]_i_1__14_n_0\
    );
\result_data[21]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(21),
      I1 => \addr_reg[3]\,
      O => \result_data[21]_i_1__14_n_0\
    );
\result_data[22]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(22),
      I1 => \addr_reg[3]\,
      O => \result_data[22]_i_1__14_n_0\
    );
\result_data[23]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(23),
      I1 => \addr_reg[3]\,
      O => \result_data[23]_i_1__14_n_0\
    );
\result_data[2]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(2),
      I1 => \addr_reg[3]\,
      O => \result_data[2]_i_1__16_n_0\
    );
\result_data[3]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(3),
      I1 => \addr_reg[3]\,
      O => \result_data[3]_i_1__16_n_0\
    );
\result_data[4]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(4),
      I1 => \addr_reg[3]\,
      O => \result_data[4]_i_1__16_n_0\
    );
\result_data[5]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(5),
      I1 => \addr_reg[3]\,
      O => \result_data[5]_i_1__16_n_0\
    );
\result_data[6]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(6),
      I1 => \addr_reg[3]\,
      O => \result_data[6]_i_1__16_n_0\
    );
\result_data[7]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(7),
      I1 => \addr_reg[3]\,
      O => \result_data[7]_i_1__16_n_0\
    );
\result_data[8]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(8),
      I1 => \addr_reg[3]\,
      O => \result_data[8]_i_1__15_n_0\
    );
\result_data[9]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6__0\(9),
      I1 => \addr_reg[3]\,
      O => \result_data[9]_i_1__16_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[0]_i_1__16_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[10]_i_1__16_n_0\,
      Q => \p_0_in__6__0\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[11]_i_1__15_n_0\,
      Q => \p_0_in__6__0\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[12]_i_1__16_n_0\,
      Q => \p_0_in__6__0\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[13]_i_1__16_n_0\,
      Q => \p_0_in__6__0\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[14]_i_1__15_n_0\,
      Q => \p_0_in__6__0\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[15]_i_1__22_n_0\,
      Q => \p_0_in__6__0\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[16]_i_1__14_n_0\,
      Q => \p_0_in__6__0\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[17]_i_1__14_n_0\,
      Q => \p_0_in__6__0\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[18]_i_1__14_n_0\,
      Q => \p_0_in__6__0\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[19]_i_1__14_n_0\,
      Q => \p_0_in__6__0\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[1]_i_1__16_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[20]_i_1__14_n_0\,
      Q => \p_0_in__6__0\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[21]_i_1__14_n_0\,
      Q => \p_0_in__6__0\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[22]_i_1__14_n_0\,
      Q => \p_0_in__6__0\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[23]_i_1__14_n_0\,
      Q => \p_0_in__6__0\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__6__0\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__6__0\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__6__0\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__6__0\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__6__0\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__6__0\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[2]_i_1__16_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__6__0\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \getdata_reg[7]_rep_0\(7),
      Q => \p_0_in__6__0\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[3]_i_1__16_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[4]_i_1__16_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[5]_i_1__16_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[6]_i_1__16_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[7]_i_1__16_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[8]_i_1__15_n_0\,
      Q => \p_0_in__6__0\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \result_data[9]_i_1__16_n_0\,
      Q => \p_0_in__6__0\(1)
    );
\rv_len[1]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      O => \p_0_in__5__0\(1)
    );
\rv_len[2]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \p_0_in__5__0\(2)
    );
\rv_len[3]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(1),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__5__0\(3)
    );
\rv_len[4]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \^q\(1),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__5__0\(4)
    );
\rv_len[5]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len_reg__1\(3),
      I2 => \rv_len[5]_i_2__20_n_0\,
      I3 => \^q\(1),
      I4 => \rv_len_reg__1\(4),
      I5 => \rv_len_reg__1\(5),
      O => \p_0_in__5__0\(5)
    );
\rv_len[5]_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      O => \rv_len[5]_i_2__20_n_0\
    );
\rv_len[6]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[7]_i_3__21_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__5__0\(6)
    );
\rv_len[7]_i_2__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => \rv_len[7]_i_3__21_n_0\,
      I1 => \rv_len_reg__1\(6),
      I2 => \rv_len_reg__1\(7),
      I3 => \addr_reg[1]\,
      O => \rv_len[7]_i_2__44_n_0\
    );
\rv_len[7]_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len_reg__1\(4),
      I2 => \^q\(1),
      I3 => \rv_len_reg__0\(1),
      I4 => \^q\(0),
      I5 => \rv_len_reg__1\(3),
      O => \rv_len[7]_i_3__21_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__5__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__5__0\(2),
      Q => \^q\(1)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__5__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__5__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__5__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \p_0_in__5__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__18_n_0\,
      D => \rv_len[7]_i_2__44_n_0\,
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000400"
    )
        port map (
      I0 => \outreg[31]_i_4__15_n_0\,
      I1 => \^q\(1),
      I2 => \outreg[31]_i_5__15_n_0\,
      I3 => \addr_reg[1]\,
      I4 => \^wreg_ch_stop_sustime_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__18_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_ch_stop_sustime_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized47\ is
  port (
    \result_data_reg[0]_0\ : out STD_LOGIC;
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_ch_stop_susnum : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_ch_stop_susnum_valid : out STD_LOGIC;
    \addr_reg[5]\ : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[1]\ : in STD_LOGIC;
    \addr_reg[1]_0\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[5]_rep\ : in STD_LOGIC;
    \getdata_reg[3]_rep_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[2]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized47\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized47\ is
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_1__27_n_0\ : STD_LOGIC;
  signal \check[7]_i_4__22_n_0\ : STD_LOGIC;
  signal \check[7]_i_5__22_n_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_10__4_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__15_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_3__15_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__16_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__16_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__16_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__16_n_0\ : STD_LOGIC;
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__18_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__18_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__18_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__18_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__18_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__18_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__18_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__18_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__18_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__18_n_0\ : STD_LOGIC;
  signal \^result_data_reg[0]_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[0]_i_1__46_n_0\ : STD_LOGIC;
  signal \rv_len[1]_i_1__47_n_0\ : STD_LOGIC;
  signal \rv_len[2]_i_1__47_n_0\ : STD_LOGIC;
  signal \rv_len[3]_i_1__47_n_0\ : STD_LOGIC;
  signal \rv_len[4]_i_1__47_n_0\ : STD_LOGIC;
  signal \rv_len[5]_i_1__47_n_0\ : STD_LOGIC;
  signal \rv_len[5]_i_2__21_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__22_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_ch_stop_susnum_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__34\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \check[1]_i_1__34\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \check[2]_i_1__34\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \check[3]_i_1__34\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \check[4]_i_1__34\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \check[5]_i_1__34\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \check[6]_i_1__34\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \check[7]_i_4__22\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \check[7]_i_5__22\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \outreg[31]_i_10__4\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \outreg[31]_i_4__16\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \outreg[31]_i_6__16\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \outreg[31]_i_8__16\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \outreg[31]_i_9__16\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__18\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__18\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__17\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__18\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__18\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__16\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__23\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__15\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__15\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__15\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__15\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__18\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__15\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__15\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__15\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__15\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__18\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__18\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__18\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__18\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__18\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__18\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__17\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__18\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__47\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__47\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__47\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__47\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__18\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__46\ : label is "soft_lutpair111";
begin
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  \result_data_reg[0]_0\ <= \^result_data_reg[0]_0\;
  wreg_ch_stop_susnum_valid <= \^wreg_ch_stop_susnum_valid\;
\check[0]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_4__22_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_4__22_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_4__22_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_4__22_n_0\,
      I1 => \getdata_reg[3]_rep\,
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_4__22_n_0\,
      I1 => \getdata_reg[7]_rep\(0),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_4__22_n_0\,
      I1 => \getdata_reg[5]_rep\,
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_4__22_n_0\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_1__27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^result_data_reg[0]_0\,
      O => \check[7]_i_1__27_n_0\
    );
\check[7]_i_2__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_4__22_n_0\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_3__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF10FFFFFFFF"
    )
        port map (
      I0 => \check[7]_i_5__22_n_0\,
      I1 => \outreg[31]_i_10__4_n_0\,
      I2 => \rv_len_reg__0\(2),
      I3 => \addr_reg[5]\,
      I4 => addr(0),
      I5 => \addr_reg[1]\,
      O => \^result_data_reg[0]_0\
    );
\check[7]_i_4__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \outreg[31]_i_10__4_n_0\,
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__0\(2),
      O => \check[7]_i_4__22_n_0\
    );
\check[7]_i_5__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check[7]_i_5__22_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \check[7]_i_1__27_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \check[7]_i_1__27_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \check[7]_i_1__27_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \check[7]_i_1__27_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \check[7]_i_1__27_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \check[7]_i_1__27_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \check[7]_i_1__27_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \check[7]_i_1__27_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rv_len_reg__0\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \outreg[31]_i_10__4_n_0\
    );
\outreg[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \outreg[31]_i_3__15_n_0\,
      I1 => \outreg[31]_i_4__16_n_0\,
      I2 => \addr_reg[1]_0\,
      O => \outreg[31]_i_1__2_n_0\
    );
\outreg[31]_i_2__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__15_n_0\
    );
\outreg[31]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__16_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(2),
      I3 => \getdata_reg[3]_rep_0\,
      I4 => \outreg[31]_i_8__16_n_0\,
      I5 => \outreg[31]_i_9__16_n_0\,
      O => \outreg[31]_i_3__15_n_0\
    );
\outreg[31]_i_4__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \rv_len_reg__0\(2),
      I1 => \outreg[31]_i_10__4_n_0\,
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__1\(4),
      O => \outreg[31]_i_4__16_n_0\
    );
\outreg[31]_i_6__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[7]_rep\(1),
      O => \outreg[31]_i_6__16_n_0\
    );
\outreg[31]_i_8__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]_rep\(0),
      O => \outreg[31]_i_8__16_n_0\
    );
\outreg[31]_i_9__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[5]_rep\,
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[31]_i_9__16_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_ch_stop_susnum(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(2),
      Q => wreg_ch_stop_susnum(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(3),
      Q => wreg_ch_stop_susnum(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(4),
      Q => wreg_ch_stop_susnum(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(5),
      Q => wreg_ch_stop_susnum(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(6),
      Q => wreg_ch_stop_susnum(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(7),
      Q => wreg_ch_stop_susnum(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(8),
      Q => wreg_ch_stop_susnum(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(9),
      Q => wreg_ch_stop_susnum(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(10),
      Q => wreg_ch_stop_susnum(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(11),
      Q => wreg_ch_stop_susnum(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_ch_stop_susnum(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(12),
      Q => wreg_ch_stop_susnum(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(13),
      Q => wreg_ch_stop_susnum(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(14),
      Q => wreg_ch_stop_susnum(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(15),
      Q => wreg_ch_stop_susnum(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(16),
      Q => wreg_ch_stop_susnum(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(17),
      Q => wreg_ch_stop_susnum(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(18),
      Q => wreg_ch_stop_susnum(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(19),
      Q => wreg_ch_stop_susnum(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(20),
      Q => wreg_ch_stop_susnum(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(21),
      Q => wreg_ch_stop_susnum(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_ch_stop_susnum(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(22),
      Q => wreg_ch_stop_susnum(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(23),
      Q => wreg_ch_stop_susnum(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_ch_stop_susnum(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_ch_stop_susnum(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_ch_stop_susnum(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_ch_stop_susnum(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_ch_stop_susnum(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(0),
      Q => wreg_ch_stop_susnum(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__2_n_0\,
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__7\(1),
      Q => wreg_ch_stop_susnum(9)
    );
\result_data[0]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(0),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[0]_i_1__18_n_0\
    );
\result_data[10]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(10),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[10]_i_1__18_n_0\
    );
\result_data[11]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(11),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[11]_i_1__17_n_0\
    );
\result_data[12]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(12),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[12]_i_1__18_n_0\
    );
\result_data[13]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(13),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[13]_i_1__18_n_0\
    );
\result_data[14]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(14),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[14]_i_1__16_n_0\
    );
\result_data[15]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(15),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[15]_i_1__23_n_0\
    );
\result_data[16]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(16),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[16]_i_1__15_n_0\
    );
\result_data[17]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(17),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[17]_i_1__15_n_0\
    );
\result_data[18]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(18),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[18]_i_1__15_n_0\
    );
\result_data[19]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(19),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[19]_i_1__15_n_0\
    );
\result_data[1]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(1),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[1]_i_1__18_n_0\
    );
\result_data[20]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(20),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[20]_i_1__15_n_0\
    );
\result_data[21]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(21),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[21]_i_1__15_n_0\
    );
\result_data[22]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(22),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[22]_i_1__15_n_0\
    );
\result_data[23]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(23),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[23]_i_1__15_n_0\
    );
\result_data[2]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(2),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[2]_i_1__18_n_0\
    );
\result_data[3]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(3),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[3]_i_1__18_n_0\
    );
\result_data[4]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(4),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[4]_i_1__18_n_0\
    );
\result_data[5]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(5),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[5]_i_1__18_n_0\
    );
\result_data[6]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(6),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[6]_i_1__18_n_0\
    );
\result_data[7]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(7),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[7]_i_1__18_n_0\
    );
\result_data[8]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(8),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[8]_i_1__17_n_0\
    );
\result_data[9]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__7\(9),
      I1 => \^result_data_reg[0]_0\,
      O => \result_data[9]_i_1__18_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[0]_i_1__18_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[10]_i_1__18_n_0\,
      Q => \p_0_in__7\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[11]_i_1__17_n_0\,
      Q => \p_0_in__7\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[12]_i_1__18_n_0\,
      Q => \p_0_in__7\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[13]_i_1__18_n_0\,
      Q => \p_0_in__7\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[14]_i_1__16_n_0\,
      Q => \p_0_in__7\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[15]_i_1__23_n_0\,
      Q => \p_0_in__7\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[16]_i_1__15_n_0\,
      Q => \p_0_in__7\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[17]_i_1__15_n_0\,
      Q => \p_0_in__7\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[18]_i_1__15_n_0\,
      Q => \p_0_in__7\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[19]_i_1__15_n_0\,
      Q => \p_0_in__7\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[1]_i_1__18_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[20]_i_1__15_n_0\,
      Q => \p_0_in__7\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[21]_i_1__15_n_0\,
      Q => \p_0_in__7\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[22]_i_1__15_n_0\,
      Q => \p_0_in__7\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[23]_i_1__15_n_0\,
      Q => \p_0_in__7\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__7\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__7\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__7\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__7\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__7\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__7\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[2]_i_1__18_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__7\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \getdata_reg[7]_rep_0\(7),
      Q => \p_0_in__7\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[3]_i_1__18_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[4]_i_1__18_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[5]_i_1__18_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[6]_i_1__18_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[7]_i_1__18_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[8]_i_1__17_n_0\,
      Q => \p_0_in__7\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \result_data[9]_i_1__18_n_0\,
      Q => \p_0_in__7\(1)
    );
\rv_len[0]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rv_len_reg__0\(0),
      I1 => \addr_reg[1]_0\,
      O => \rv_len[0]_i_1__46_n_0\
    );
\rv_len[1]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \addr_reg[1]_0\,
      I1 => \rv_len_reg__0\(0),
      I2 => \rv_len_reg__0\(1),
      O => \rv_len[1]_i_1__47_n_0\
    );
\rv_len[2]_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \addr_reg[1]_0\,
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__0\(0),
      I3 => \rv_len_reg__0\(2),
      O => \rv_len[2]_i_1__47_n_0\
    );
\rv_len[3]_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => \addr_reg[1]_0\,
      I1 => \rv_len_reg__0\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(3),
      O => \rv_len[3]_i_1__47_n_0\
    );
\rv_len[4]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \addr_reg[1]_0\,
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \rv_len[4]_i_1__47_n_0\
    );
\rv_len[5]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \addr_reg[1]_0\,
      I1 => \rv_len[5]_i_2__21_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \rv_len[5]_i_1__47_n_0\
    );
\rv_len[5]_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__0\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__21_n_0\
    );
\rv_len[6]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \rv_len[7]_i_3__22_n_0\,
      I1 => \rv_len_reg__1\(6),
      I2 => \addr_reg[1]_0\,
      O => \p_0_in__6\(6)
    );
\rv_len[7]_i_2__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \rv_len[7]_i_3__22_n_0\,
      I1 => \rv_len_reg__1\(6),
      I2 => \addr_reg[1]_0\,
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__6\(7)
    );
\rv_len[7]_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__22_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \rv_len[0]_i_1__46_n_0\,
      Q => \rv_len_reg__0\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \rv_len[1]_i_1__47_n_0\,
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \rv_len[2]_i_1__47_n_0\,
      Q => \rv_len_reg__0\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \rv_len[3]_i_1__47_n_0\,
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \rv_len[4]_i_1__47_n_0\,
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \rv_len[5]_i_1__47_n_0\,
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__6\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__15_n_0\,
      D => \p_0_in__6\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5510"
    )
        port map (
      I0 => \addr_reg[1]_0\,
      I1 => \outreg[31]_i_3__15_n_0\,
      I2 => \outreg[31]_i_4__16_n_0\,
      I3 => \^wreg_ch_stop_susnum_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__15_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_ch_stop_susnum_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized48\ is
  port (
    wreg_ch_stop_suscycle_valid : out STD_LOGIC;
    wreg_ch_stop_suscycle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \getdata_reg[6]_rep\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized48\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized48\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => D(0),
      Q => wreg_ch_stop_suscycle(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => D(1),
      Q => wreg_ch_stop_suscycle(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => D(2),
      Q => wreg_ch_stop_suscycle(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => D(3),
      Q => wreg_ch_stop_suscycle(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => D(4),
      Q => wreg_ch_stop_suscycle(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => D(5),
      Q => wreg_ch_stop_suscycle(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => \getdata_reg[6]_rep\,
      Q => wreg_ch_stop_suscycle(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => D(6),
      Q => wreg_ch_stop_suscycle(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \addr_reg[6]\(0),
      Q => wreg_ch_stop_suscycle_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized49\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_ch_trig_threshold_p : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_threshold_p_valid : out STD_LOGIC;
    \addr_reg[6]\ : in STD_LOGIC;
    \addr_reg[4]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \getdata_reg[3]_rep_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \getdata_reg[0]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[0]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized49\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized49\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_6__18_n_0\ : STD_LOGIC;
  signal \check[7]_i_7__9_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_4__7_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_5__3_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_6__3_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_8__3_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_9__1_n_0\ : STD_LOGIC;
  signal \p_0_in__7__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \result_data[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__22_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__23_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_ch_trig_threshold_p_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__35\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \check[1]_i_1__35\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \check[2]_i_1__35\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \check[3]_i_1__35\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \check[4]_i_1__35\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \check[5]_i_1__35\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \check[6]_i_1__35\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \check[7]_i_4__23\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \check[7]_i_5__23\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \check[7]_i_6__18\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \outreg[15]_i_5__3\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \outreg[15]_i_6__3\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \outreg[15]_i_8__3\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \outreg[15]_i_9__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__22\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__22\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__22\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__22\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__22\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__22\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__22\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__22\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__21\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__21\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__21\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__21\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__22\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__20\ : label is "soft_lutpair222";
begin
  Q(0) <= \^q\(0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_ch_trig_threshold_p_valid <= \^wreg_ch_trig_threshold_p_valid\;
\check[0]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__18_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__18_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__18_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__18_n_0\,
      I1 => \getdata_reg[3]_rep\,
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__18_n_0\,
      I1 => \getdata_reg[7]_rep\(0),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__18_n_0\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__18_n_0\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__18_n_0\,
      I1 => \getdata_reg[7]_rep\(3),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_4__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__1\(2),
      O => \check_reg[0]_1\
    );
\check[7]_i_5__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len_reg__1\(4),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(6),
      O => \^check_reg[0]_0\
    );
\check[7]_i_6__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rv_len_reg__1\(6),
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \check[7]_i_7__9_n_0\,
      O => \check[7]_i_6__18_n_0\
    );
\check[7]_i_7__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__1\(4),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(2),
      I5 => \rv_len_reg__1\(5),
      O => \check[7]_i_7__9_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[4]\,
      CLR => reset,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[4]\,
      CLR => reset,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[4]\,
      CLR => reset,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[4]\,
      CLR => reset,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[4]\,
      CLR => reset,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[4]\,
      CLR => reset,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[4]\,
      CLR => reset,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[4]\,
      CLR => reset,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \outreg[15]_i_4__7_n_0\,
      I2 => \outreg[15]_i_5__3_n_0\,
      O => \outreg[15]_i_1__3_n_0\
    );
\outreg[15]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[15]_i_6__3_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(3),
      I3 => \getdata_reg[3]_rep_0\,
      I4 => \outreg[15]_i_8__3_n_0\,
      I5 => \outreg[15]_i_9__1_n_0\,
      O => \outreg[15]_i_4__7_n_0\
    );
\outreg[15]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__1\(2),
      I2 => \rv_len_reg__1\(3),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0\(1),
      O => \outreg[15]_i_5__3_n_0\
    );
\outreg[15]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[7]_rep\(2),
      O => \outreg[15]_i_6__3_n_0\
    );
\outreg[15]_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]_rep\(0),
      O => \outreg[15]_i_8__3_n_0\
    );
\outreg[15]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[15]_i_9__1_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__3_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_ch_trig_threshold_p(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__3_n_0\,
      CLR => reset,
      D => \p_0_in__8\(2),
      Q => wreg_ch_trig_threshold_p(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__3_n_0\,
      CLR => reset,
      D => \p_0_in__8\(3),
      Q => wreg_ch_trig_threshold_p(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__3_n_0\,
      CLR => reset,
      D => \p_0_in__8\(4),
      Q => wreg_ch_trig_threshold_p(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__3_n_0\,
      CLR => reset,
      D => \p_0_in__8\(5),
      Q => wreg_ch_trig_threshold_p(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__3_n_0\,
      CLR => reset,
      D => \p_0_in__8\(6),
      Q => wreg_ch_trig_threshold_p(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__3_n_0\,
      CLR => reset,
      D => \p_0_in__8\(7),
      Q => wreg_ch_trig_threshold_p(15)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__3_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_ch_trig_threshold_p(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__3_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_ch_trig_threshold_p(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__3_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_ch_trig_threshold_p(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__3_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_ch_trig_threshold_p(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__3_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_ch_trig_threshold_p(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__3_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_ch_trig_threshold_p(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__3_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_ch_trig_threshold_p(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__3_n_0\,
      CLR => reset,
      D => \p_0_in__8\(0),
      Q => wreg_ch_trig_threshold_p(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__3_n_0\,
      CLR => reset,
      D => \p_0_in__8\(1),
      Q => wreg_ch_trig_threshold_p(9)
    );
\result_data[0]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(0),
      I1 => \addr_reg[4]\,
      O => \result_data[0]_i_1__22_n_0\
    );
\result_data[1]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(1),
      I1 => \addr_reg[4]\,
      O => \result_data[1]_i_1__22_n_0\
    );
\result_data[2]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(2),
      I1 => \addr_reg[4]\,
      O => \result_data[2]_i_1__22_n_0\
    );
\result_data[3]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(3),
      I1 => \addr_reg[4]\,
      O => \result_data[3]_i_1__22_n_0\
    );
\result_data[4]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(4),
      I1 => \addr_reg[4]\,
      O => \result_data[4]_i_1__22_n_0\
    );
\result_data[5]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(5),
      I1 => \addr_reg[4]\,
      O => \result_data[5]_i_1__22_n_0\
    );
\result_data[6]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(6),
      I1 => \addr_reg[4]\,
      O => \result_data[6]_i_1__22_n_0\
    );
\result_data[7]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(7),
      I1 => \addr_reg[4]\,
      O => \result_data[7]_i_1__22_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \result_data[0]_i_1__22_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__8\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__8\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__8\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__8\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__8\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(7),
      Q => \p_0_in__8\(7)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \result_data[1]_i_1__22_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \result_data[2]_i_1__22_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \result_data[3]_i_1__22_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \result_data[4]_i_1__22_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \result_data[5]_i_1__22_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \result_data[6]_i_1__22_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \result_data[7]_i_1__22_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__8\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__8\(1)
    );
\rv_len[1]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      O => \p_0_in__7__0\(1)
    );
\rv_len[2]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__1\(2),
      O => \p_0_in__7__0\(2)
    );
\rv_len[3]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__7__0\(3)
    );
\rv_len[4]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__7__0\(4)
    );
\rv_len[5]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len[5]_i_2__22_n_0\,
      I2 => \addr_reg[6]\,
      O => \p_0_in__7__0\(5)
    );
\rv_len[5]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__22_n_0\
    );
\rv_len[6]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len[7]_i_3__23_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__7__0\(6)
    );
\rv_len[7]_i_2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len[7]_i_3__23_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__7__0\(7)
    );
\rv_len[7]_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__23_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \p_0_in__7__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \p_0_in__7__0\(2),
      Q => \rv_len_reg__1\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \p_0_in__7__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \p_0_in__7__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \p_0_in__7__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \p_0_in__7__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \p_0_in__7__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[15]_i_4__7_n_0\,
      I1 => \outreg[15]_i_5__3_n_0\,
      I2 => \addr_reg[6]\,
      I3 => \^wreg_ch_trig_threshold_p_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => valid_i_1_n_0,
      Q => \^wreg_ch_trig_threshold_p_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized5\ is
  port (
    wreg_system_ch_sel_valid : out STD_LOGIC;
    wreg_system_ch_sel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized5\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized5\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(0),
      Q => wreg_system_ch_sel(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(1),
      Q => wreg_system_ch_sel(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(2),
      Q => wreg_system_ch_sel(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(3),
      Q => wreg_system_ch_sel(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(4),
      Q => wreg_system_ch_sel(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(5),
      Q => wreg_system_ch_sel(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(6),
      Q => wreg_system_ch_sel(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => reset,
      D => D(7),
      Q => wreg_system_ch_sel(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \addr_reg[0]\(0),
      Q => wreg_system_ch_sel_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized50\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_ch_trig_threshold_n : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_threshold_n_valid : out STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    isa_cs_reg : in STD_LOGIC;
    \addr_reg[2]\ : in STD_LOGIC;
    \addr_reg[6]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \getdata_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \getdata_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \getdata_reg[2]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized50\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized50\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized50\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_4__15_n_0\ : STD_LOGIC;
  signal \check[7]_i_5__24_n_0\ : STD_LOGIC;
  signal \check[7]_i_6__11_n_0\ : STD_LOGIC;
  signal \check[7]_i_7__3_n_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_3__6_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_5__4_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_7__4_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_8__4_n_0\ : STD_LOGIC;
  signal \p_0_in__8__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \result_data[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__42_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__19_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__19_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__19_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__19_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__19_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__19_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__23_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__24_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_ch_trig_threshold_n_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__26\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \check[1]_i_1__26\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \check[2]_i_1__26\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \check[3]_i_1__26\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \check[4]_i_1__26\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \check[5]_i_1__26\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \check[6]_i_1__26\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \check[7]_i_4__15\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \check[7]_i_5__24\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \check[7]_i_6__11\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \outreg[15]_i_4__2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \outreg[15]_i_5__4\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \outreg[15]_i_7__4\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \outreg[15]_i_8__4\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__19\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__42\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__19\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__19\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__19\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__19\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__19\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__19\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__18\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__18\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__18\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__18\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__19\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__17\ : label is "soft_lutpair209";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_ch_trig_threshold_n_valid <= \^wreg_ch_trig_threshold_n_valid\;
\check[0]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__11_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__11_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__11_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__11_n_0\,
      I1 => \getdata_reg[7]_rep\(0),
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__11_n_0\,
      I1 => D(3),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__11_n_0\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__11_n_0\,
      I1 => \getdata_reg[6]\(0),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111011111111"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \addr_reg[6]\,
      I2 => \check[7]_i_4__15_n_0\,
      I3 => \rv_len_reg__1\(3),
      I4 => \rv_len_reg__1\(2),
      I5 => \check[7]_i_5__24_n_0\,
      O => \^e\(0)
    );
\check[7]_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__11_n_0\,
      I1 => \getdata_reg[7]_rep\(3),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      O => \check[7]_i_4__15_n_0\
    );
\check[7]_i_5__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len_reg__1\(4),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(6),
      O => \check[7]_i_5__24_n_0\
    );
\check[7]_i_6__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rv_len_reg__1\(6),
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \check[7]_i_7__3_n_0\,
      O => \check[7]_i_6__11_n_0\
    );
\check[7]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__1\(4),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(2),
      I5 => \rv_len_reg__1\(5),
      O => \check[7]_i_7__3_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => reset,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \outreg[15]_i_3__6_n_0\,
      I2 => \outreg[15]_i_4__2_n_0\,
      O => \outreg[15]_i_1__0_n_0\
    );
\outreg[15]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[15]_i_5__4_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(3),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[15]_i_7__4_n_0\,
      I5 => \outreg[15]_i_8__4_n_0\,
      O => \outreg[15]_i_3__6_n_0\
    );
\outreg[15]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \check[7]_i_5__24_n_0\,
      I1 => \rv_len_reg__1\(2),
      I2 => \rv_len_reg__1\(3),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0\(1),
      O => \outreg[15]_i_4__2_n_0\
    );
\outreg[15]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[6]\(0),
      O => \outreg[15]_i_5__4_n_0\
    );
\outreg[15]_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => D(3),
      O => \outreg[15]_i_7__4_n_0\
    );
\outreg[15]_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[15]_i_8__4_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__0_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_ch_trig_threshold_n(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__0_n_0\,
      CLR => reset,
      D => \p_0_in__9\(2),
      Q => wreg_ch_trig_threshold_n(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__0_n_0\,
      CLR => reset,
      D => \p_0_in__9\(3),
      Q => wreg_ch_trig_threshold_n(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__0_n_0\,
      CLR => reset,
      D => \p_0_in__9\(4),
      Q => wreg_ch_trig_threshold_n(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__0_n_0\,
      CLR => reset,
      D => \p_0_in__9\(5),
      Q => wreg_ch_trig_threshold_n(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__0_n_0\,
      CLR => reset,
      D => \p_0_in__9\(6),
      Q => wreg_ch_trig_threshold_n(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__0_n_0\,
      CLR => reset,
      D => \p_0_in__9\(7),
      Q => wreg_ch_trig_threshold_n(15)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__0_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_ch_trig_threshold_n(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__0_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_ch_trig_threshold_n(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__0_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_ch_trig_threshold_n(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__0_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_ch_trig_threshold_n(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__0_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_ch_trig_threshold_n(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__0_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_ch_trig_threshold_n(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__0_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_ch_trig_threshold_n(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__0_n_0\,
      CLR => reset,
      D => \p_0_in__9\(0),
      Q => wreg_ch_trig_threshold_n(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__0_n_0\,
      CLR => reset,
      D => \p_0_in__9\(1),
      Q => wreg_ch_trig_threshold_n(9)
    );
\result_data[0]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(0),
      I1 => \^e\(0),
      O => \result_data[0]_i_1__19_n_0\
    );
\result_data[14]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[7]_rep\(2),
      O => \result_data[14]_i_1__42_n_0\
    );
\result_data[1]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(1),
      I1 => \^e\(0),
      O => \result_data[1]_i_1__19_n_0\
    );
\result_data[2]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(2),
      I1 => \^e\(0),
      O => \result_data[2]_i_1__19_n_0\
    );
\result_data[3]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(3),
      I1 => \^e\(0),
      O => \result_data[3]_i_1__19_n_0\
    );
\result_data[4]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(4),
      I1 => \^e\(0),
      O => \result_data[4]_i_1__19_n_0\
    );
\result_data[5]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(5),
      I1 => \^e\(0),
      O => \result_data[5]_i_1__19_n_0\
    );
\result_data[6]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(6),
      I1 => \^e\(0),
      O => \result_data[6]_i_1__19_n_0\
    );
\result_data[7]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(7),
      I1 => \^e\(0),
      O => \result_data[7]_i_1__19_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \result_data[0]_i_1__19_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__9\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__9\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__9\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__9\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \result_data[14]_i_1__42_n_0\,
      Q => \p_0_in__9\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__9\(7)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \result_data[1]_i_1__19_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \result_data[2]_i_1__19_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \result_data[3]_i_1__19_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \result_data[4]_i_1__19_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \result_data[5]_i_1__19_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \result_data[6]_i_1__19_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \result_data[7]_i_1__19_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__9\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__9\(1)
    );
\rv_len[1]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__8__0\(1)
    );
\rv_len[2]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__1\(2),
      O => \p_0_in__8__0\(2)
    );
\rv_len[3]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__8__0\(3)
    );
\rv_len[4]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__8__0\(4)
    );
\rv_len[5]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len[5]_i_2__23_n_0\,
      I2 => isa_cs_reg,
      O => \p_0_in__8__0\(5)
    );
\rv_len[5]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__23_n_0\
    );
\rv_len[6]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \rv_len[7]_i_3__24_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__8__0\(6)
    );
\rv_len[7]_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \rv_len[7]_i_3__24_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__8__0\(7)
    );
\rv_len[7]_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__24_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \p_0_in__8__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \p_0_in__8__0\(2),
      Q => \rv_len_reg__1\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \p_0_in__8__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \p_0_in__8__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \p_0_in__8__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \p_0_in__8__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => reset,
      D => \p_0_in__8__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[15]_i_3__6_n_0\,
      I1 => \outreg[15]_i_4__2_n_0\,
      I2 => isa_cs_reg,
      I3 => \^wreg_ch_trig_threshold_n_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => valid_i_1_n_0,
      Q => \^wreg_ch_trig_threshold_n_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized51\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_ch_trig_risetime : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_risetime_valid : out STD_LOGIC;
    \addr_reg[1]\ : in STD_LOGIC;
    \addr_reg[6]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \getdata_reg[3]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[3]_rep__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized51\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized51\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized51\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_6__19_n_0\ : STD_LOGIC;
  signal \check[7]_i_7__10_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[15]_i_1__11_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_2__11_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_3__7_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_5__5_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_7__5_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_8__5_n_0\ : STD_LOGIC;
  signal \p_0_in__10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__9__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \result_data[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__24_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__25_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_ch_trig_risetime_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__36\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \check[1]_i_1__36\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \check[2]_i_1__36\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \check[3]_i_1__36\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \check[4]_i_1__36\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \check[5]_i_1__36\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \check[7]_i_2__27\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \check[7]_i_4__24\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \check[7]_i_5__25\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \check[7]_i_6__19\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \outreg[15]_i_3__7\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \outreg[15]_i_5__5\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \outreg[15]_i_7__5\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \outreg[15]_i_8__5\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__17\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__17\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__17\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__17\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__17\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__17\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__17\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__17\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__17\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__17\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__17\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__17\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__17\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__16\ : label is "soft_lutpair181";
begin
  Q(0) <= \^q\(0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_ch_trig_risetime_valid <= \^wreg_ch_trig_risetime_valid\;
\check[0]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__19_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__19_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__19_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__19_n_0\,
      I1 => \getdata_reg[7]_rep\(0),
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__19_n_0\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__19_n_0\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__19_n_0\,
      I1 => \getdata_reg[7]_rep\(3),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__19_n_0\,
      I1 => \getdata_reg[7]_rep\(4),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_4__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__1\(2),
      O => \check_reg[0]_1\
    );
\check[7]_i_5__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len_reg__1\(4),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(6),
      O => \^check_reg[0]_0\
    );
\check[7]_i_6__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rv_len_reg__1\(6),
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \check[7]_i_7__10_n_0\,
      O => \check[7]_i_6__19_n_0\
    );
\check[7]_i_7__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__1\(4),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(2),
      I5 => \rv_len_reg__1\(5),
      O => \check[7]_i_7__10_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\,
      CLR => reset,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\,
      CLR => reset,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\,
      CLR => reset,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\,
      CLR => reset,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\,
      CLR => reset,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\,
      CLR => reset,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\,
      CLR => reset,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\,
      CLR => reset,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[15]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[15]_i_2__11_n_0\,
      I1 => \outreg[15]_i_3__7_n_0\,
      I2 => \addr_reg[1]\,
      O => \outreg[15]_i_1__11_n_0\
    );
\outreg[15]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[15]_i_5__5_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(4),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[15]_i_7__5_n_0\,
      I5 => \outreg[15]_i_8__5_n_0\,
      O => \outreg[15]_i_2__11_n_0\
    );
\outreg[15]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__1\(2),
      I2 => \rv_len_reg__1\(3),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0\(1),
      O => \outreg[15]_i_3__7_n_0\
    );
\outreg[15]_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[7]_rep\(3),
      O => \outreg[15]_i_5__5_n_0\
    );
\outreg[15]_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]_rep\(1),
      O => \outreg[15]_i_7__5_n_0\
    );
\outreg[15]_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[15]_i_8__5_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__11_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_ch_trig_risetime(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__11_n_0\,
      CLR => reset,
      D => \p_0_in__10\(2),
      Q => wreg_ch_trig_risetime(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__11_n_0\,
      CLR => reset,
      D => \p_0_in__10\(3),
      Q => wreg_ch_trig_risetime(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__11_n_0\,
      CLR => reset,
      D => \p_0_in__10\(4),
      Q => wreg_ch_trig_risetime(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__11_n_0\,
      CLR => reset,
      D => \p_0_in__10\(5),
      Q => wreg_ch_trig_risetime(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__11_n_0\,
      CLR => reset,
      D => \p_0_in__10\(6),
      Q => wreg_ch_trig_risetime(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__11_n_0\,
      CLR => reset,
      D => \p_0_in__10\(7),
      Q => wreg_ch_trig_risetime(15)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__11_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_ch_trig_risetime(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__11_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_ch_trig_risetime(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__11_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_ch_trig_risetime(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__11_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_ch_trig_risetime(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__11_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_ch_trig_risetime(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__11_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_ch_trig_risetime(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__11_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_ch_trig_risetime(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__11_n_0\,
      CLR => reset,
      D => \p_0_in__10\(0),
      Q => wreg_ch_trig_risetime(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__11_n_0\,
      CLR => reset,
      D => \p_0_in__10\(1),
      Q => wreg_ch_trig_risetime(9)
    );
\result_data[0]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(0),
      I1 => \addr_reg[6]\,
      O => \result_data[0]_i_1__17_n_0\
    );
\result_data[1]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(1),
      I1 => \addr_reg[6]\,
      O => \result_data[1]_i_1__17_n_0\
    );
\result_data[2]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(2),
      I1 => \addr_reg[6]\,
      O => \result_data[2]_i_1__17_n_0\
    );
\result_data[3]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(3),
      I1 => \addr_reg[6]\,
      O => \result_data[3]_i_1__17_n_0\
    );
\result_data[4]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(4),
      I1 => \addr_reg[6]\,
      O => \result_data[4]_i_1__17_n_0\
    );
\result_data[5]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(5),
      I1 => \addr_reg[6]\,
      O => \result_data[5]_i_1__17_n_0\
    );
\result_data[6]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(6),
      I1 => \addr_reg[6]\,
      O => \result_data[6]_i_1__17_n_0\
    );
\result_data[7]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(7),
      I1 => \addr_reg[6]\,
      O => \result_data[7]_i_1__17_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => reset,
      D => \result_data[0]_i_1__17_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__10\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__10\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__10\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__10\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__10\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(7),
      Q => \p_0_in__10\(7)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => reset,
      D => \result_data[1]_i_1__17_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => reset,
      D => \result_data[2]_i_1__17_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => reset,
      D => \result_data[3]_i_1__17_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => reset,
      D => \result_data[4]_i_1__17_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => reset,
      D => \result_data[5]_i_1__17_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => reset,
      D => \result_data[6]_i_1__17_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => reset,
      D => \result_data[7]_i_1__17_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__10\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__10\(1)
    );
\rv_len[1]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      O => \p_0_in__9__0\(1)
    );
\rv_len[2]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__1\(2),
      O => \p_0_in__9__0\(2)
    );
\rv_len[3]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__9__0\(3)
    );
\rv_len[4]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(3),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(2),
      I5 => \addr_reg[1]\,
      O => \p_0_in__9__0\(4)
    );
\rv_len[5]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[5]_i_2__24_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__9__0\(5)
    );
\rv_len[5]_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__24_n_0\
    );
\rv_len[6]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[7]_i_3__25_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__9__0\(6)
    );
\rv_len[7]_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[7]_i_3__25_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__9__0\(7)
    );
\rv_len[7]_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__25_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => reset,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => reset,
      D => \p_0_in__9__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => reset,
      D => \p_0_in__9__0\(2),
      Q => \rv_len_reg__1\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => reset,
      D => \p_0_in__9__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => reset,
      D => \p_0_in__9__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => reset,
      D => \p_0_in__9__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => reset,
      D => \p_0_in__9__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => reset,
      D => \p_0_in__9__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[15]_i_2__11_n_0\,
      I1 => \outreg[15]_i_3__7_n_0\,
      I2 => \addr_reg[1]\,
      I3 => \^wreg_ch_trig_risetime_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => valid_i_1_n_0,
      Q => \^wreg_ch_trig_risetime_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized52\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \outreg_reg[7]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_ch_trig_droptime : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_droptime_valid : out STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    reset : in STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    \addr_reg[2]\ : in STD_LOGIC;
    \addr_reg[6]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \getdata_reg[1]_rep\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \getdata_reg[2]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized52\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized52\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized52\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_3__19_n_0\ : STD_LOGIC;
  signal \check[7]_i_4__25_n_0\ : STD_LOGIC;
  signal \check[7]_i_5__16_n_0\ : STD_LOGIC;
  signal \check[7]_i_6__12_n_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_4__3_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_5__6_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_6__6_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_8__6_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_9__2_n_0\ : STD_LOGIC;
  signal \^outreg_reg[7]_0\ : STD_LOGIC;
  signal \p_0_in__10__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \result_data[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__43_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__20_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__20_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__20_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__20_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__20_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__20_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__25_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__26_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_ch_trig_droptime_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__27\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \check[1]_i_1__27\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \check[2]_i_1__27\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \check[3]_i_1__27\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \check[4]_i_1__27\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \check[5]_i_1__27\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \check[6]_i_1__27\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \check[7]_i_3__19\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \check[7]_i_4__25\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \check[7]_i_5__16\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \outreg[15]_i_4__3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \outreg[15]_i_6__6\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \outreg[15]_i_8__6\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \outreg[15]_i_9__2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__20\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__43\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__20\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__20\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__20\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__20\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__20\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__20\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__19\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__19\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__19\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__19\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__20\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__18\ : label is "soft_lutpair153";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  \outreg_reg[7]_0\ <= \^outreg_reg[7]_0\;
  wreg_ch_trig_droptime_valid <= \^wreg_ch_trig_droptime_valid\;
\check[0]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__16_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__16_n_0\,
      I1 => \getdata_reg[1]_rep\,
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__16_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__16_n_0\,
      I1 => \getdata_reg[7]_rep\(0),
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__16_n_0\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__16_n_0\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__16_n_0\,
      I1 => \getdata_reg[7]_rep\(3),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111011111111"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \addr_reg[6]\,
      I2 => \check[7]_i_3__19_n_0\,
      I3 => \rv_len_reg__1\(3),
      I4 => \rv_len_reg__1\(2),
      I5 => \check[7]_i_4__25_n_0\,
      O => \^e\(0)
    );
\check[7]_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__16_n_0\,
      I1 => \getdata_reg[7]_rep\(4),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      O => \check[7]_i_3__19_n_0\
    );
\check[7]_i_4__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len_reg__1\(4),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(6),
      O => \check[7]_i_4__25_n_0\
    );
\check[7]_i_5__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rv_len_reg__1\(6),
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \check[7]_i_6__12_n_0\,
      O => \check[7]_i_5__16_n_0\
    );
\check[7]_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__1\(4),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(2),
      I5 => \rv_len_reg__1\(5),
      O => \check[7]_i_6__12_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^outreg_reg[7]_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^outreg_reg[7]_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^outreg_reg[7]_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^outreg_reg[7]_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^outreg_reg[7]_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^outreg_reg[7]_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^outreg_reg[7]_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^outreg_reg[7]_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \outreg[15]_i_4__3_n_0\,
      I2 => \outreg[15]_i_5__6_n_0\,
      O => \outreg[15]_i_1__1_n_0\
    );
\outreg[15]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \^outreg_reg[7]_0\
    );
\outreg[15]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \check[7]_i_4__25_n_0\,
      I1 => \rv_len_reg__1\(2),
      I2 => \rv_len_reg__1\(3),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0\(1),
      O => \outreg[15]_i_4__3_n_0\
    );
\outreg[15]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[15]_i_6__6_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(4),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[15]_i_8__6_n_0\,
      I5 => \outreg[15]_i_9__2_n_0\,
      O => \outreg[15]_i_5__6_n_0\
    );
\outreg[15]_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(1),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[7]_rep\(3),
      O => \outreg[15]_i_6__6_n_0\
    );
\outreg[15]_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]_rep\(1),
      O => \outreg[15]_i_8__6_n_0\
    );
\outreg[15]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[1]\,
      I3 => \getdata_reg[1]_rep\,
      O => \outreg[15]_i_9__2_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__1_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_ch_trig_droptime(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__1_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__11\(2),
      Q => wreg_ch_trig_droptime(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__1_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__11\(3),
      Q => wreg_ch_trig_droptime(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__1_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__11\(4),
      Q => wreg_ch_trig_droptime(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__1_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__11\(5),
      Q => wreg_ch_trig_droptime(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__1_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__11\(6),
      Q => wreg_ch_trig_droptime(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__1_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__11\(7),
      Q => wreg_ch_trig_droptime(15)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__1_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_ch_trig_droptime(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__1_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_ch_trig_droptime(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__1_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_ch_trig_droptime(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__1_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_ch_trig_droptime(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__1_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_ch_trig_droptime(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__1_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_ch_trig_droptime(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__1_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_ch_trig_droptime(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__1_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__11\(0),
      Q => wreg_ch_trig_droptime(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__1_n_0\,
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__11\(1),
      Q => wreg_ch_trig_droptime(9)
    );
\result_data[0]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(0),
      I1 => \^e\(0),
      O => \result_data[0]_i_1__20_n_0\
    );
\result_data[14]_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[7]_rep\(3),
      O => \result_data[14]_i_1__43_n_0\
    );
\result_data[1]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(1),
      I1 => \^e\(0),
      O => \result_data[1]_i_1__20_n_0\
    );
\result_data[2]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(2),
      I1 => \^e\(0),
      O => \result_data[2]_i_1__20_n_0\
    );
\result_data[3]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(3),
      I1 => \^e\(0),
      O => \result_data[3]_i_1__20_n_0\
    );
\result_data[4]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(4),
      I1 => \^e\(0),
      O => \result_data[4]_i_1__20_n_0\
    );
\result_data[5]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(5),
      I1 => \^e\(0),
      O => \result_data[5]_i_1__20_n_0\
    );
\result_data[6]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(6),
      I1 => \^e\(0),
      O => \result_data[6]_i_1__20_n_0\
    );
\result_data[7]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(7),
      I1 => \^e\(0),
      O => \result_data[7]_i_1__20_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[0]_i_1__20_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__11\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__11\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__11\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__11\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[14]_i_1__43_n_0\,
      Q => \p_0_in__11\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__11\(7)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[1]_i_1__20_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[2]_i_1__20_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[3]_i_1__20_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[4]_i_1__20_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[5]_i_1__20_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[6]_i_1__20_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \result_data[7]_i_1__20_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__11\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__11\(1)
    );
\rv_len[1]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__10__0\(1)
    );
\rv_len[2]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__1\(2),
      O => \p_0_in__10__0\(2)
    );
\rv_len[3]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__10__0\(3)
    );
\rv_len[4]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__10__0\(4)
    );
\rv_len[5]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len[5]_i_2__25_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__10__0\(5)
    );
\rv_len[5]_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__25_n_0\
    );
\rv_len[6]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len[7]_i_3__26_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__10__0\(6)
    );
\rv_len[7]_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len[7]_i_3__26_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__10__0\(7)
    );
\rv_len[7]_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__26_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__10__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__10__0\(2),
      Q => \rv_len_reg__1\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__10__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__10__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__10__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__10__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \^outreg_reg[7]_0\,
      D => \p_0_in__10__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \outreg[15]_i_4__3_n_0\,
      I2 => \outreg[15]_i_5__6_n_0\,
      I3 => \^wreg_ch_trig_droptime_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^outreg_reg[7]_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_ch_trig_droptime_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized53\ is
  port (
    \rv_len_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    wreg_ch_trig_pulsewidth : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_pulsewidth_valid : out STD_LOGIC;
    reset : in STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    \addr_reg[6]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \getdata_reg[3]_rep_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[6]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[6]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized53\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized53\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_6__13_n_0\ : STD_LOGIC;
  signal \check[7]_i_7__4_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_4__8_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_5__7_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_7__7_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_8__7_n_0\ : STD_LOGIC;
  signal \p_0_in__11__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \result_data[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__21_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__21_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__21_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__21_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__21_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__21_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__26_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__27_n_0\ : STD_LOGIC;
  signal \^rv_len_reg[0]_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_ch_trig_pulsewidth_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__28\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \check[1]_i_1__28\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \check[2]_i_1__28\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \check[3]_i_1__28\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \check[4]_i_1__28\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \check[5]_i_1__28\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \check[6]_i_1__28\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \check[7]_i_4__16\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \check[7]_i_5__26\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \check[7]_i_6__13\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \outreg[15]_i_3__2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \outreg[15]_i_5__7\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \outreg[15]_i_7__7\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \outreg[15]_i_8__7\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__21\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__21\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__21\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__21\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__21\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__21\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__21\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__21\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__20\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__20\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__20\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__20\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__21\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__19\ : label is "soft_lutpair167";
begin
  Q(0) <= \^q\(0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  \rv_len_reg[0]_0\ <= \^rv_len_reg[0]_0\;
  wreg_ch_trig_pulsewidth_valid <= \^wreg_ch_trig_pulsewidth_valid\;
\check[0]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__13_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__13_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__13_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__13_n_0\,
      I1 => \getdata_reg[3]_rep\,
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__13_n_0\,
      I1 => \getdata_reg[7]_rep\(0),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__13_n_0\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__13_n_0\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__13_n_0\,
      I1 => \getdata_reg[7]_rep\(3),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_4__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__1\(2),
      O => \check_reg[0]_1\
    );
\check[7]_i_5__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len_reg__1\(4),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(6),
      O => \^check_reg[0]_0\
    );
\check[7]_i_6__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rv_len_reg__1\(6),
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \check[7]_i_7__4_n_0\,
      O => \check[7]_i_6__13_n_0\
    );
\check[7]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__1\(4),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(2),
      I5 => \rv_len_reg__1\(5),
      O => \check[7]_i_7__4_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\,
      CLR => \^rv_len_reg[0]_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \outreg[15]_i_3__2_n_0\,
      I2 => \outreg[15]_i_4__8_n_0\,
      O => \outreg[15]_i_1__2_n_0\
    );
\outreg[15]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \^rv_len_reg[0]_0\
    );
\outreg[15]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__1\(2),
      I2 => \rv_len_reg__1\(3),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0\(1),
      O => \outreg[15]_i_3__2_n_0\
    );
\outreg[15]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[15]_i_5__7_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(3),
      I3 => \getdata_reg[3]_rep_0\,
      I4 => \outreg[15]_i_7__7_n_0\,
      I5 => \outreg[15]_i_8__7_n_0\,
      O => \outreg[15]_i_4__8_n_0\
    );
\outreg[15]_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[7]_rep\(2),
      O => \outreg[15]_i_5__7_n_0\
    );
\outreg[15]_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]_rep\(0),
      O => \outreg[15]_i_7__7_n_0\
    );
\outreg[15]_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[15]_i_8__7_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__2_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_ch_trig_pulsewidth(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__2_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__12\(2),
      Q => wreg_ch_trig_pulsewidth(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__2_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__12\(3),
      Q => wreg_ch_trig_pulsewidth(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__2_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__12\(4),
      Q => wreg_ch_trig_pulsewidth(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__2_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__12\(5),
      Q => wreg_ch_trig_pulsewidth(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__2_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__12\(6),
      Q => wreg_ch_trig_pulsewidth(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__2_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__12\(7),
      Q => wreg_ch_trig_pulsewidth(15)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__2_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_ch_trig_pulsewidth(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__2_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_ch_trig_pulsewidth(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__2_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_ch_trig_pulsewidth(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__2_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_ch_trig_pulsewidth(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__2_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_ch_trig_pulsewidth(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__2_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_ch_trig_pulsewidth(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__2_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_ch_trig_pulsewidth(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__2_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__12\(0),
      Q => wreg_ch_trig_pulsewidth(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__2_n_0\,
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__12\(1),
      Q => wreg_ch_trig_pulsewidth(9)
    );
\result_data[0]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(0),
      I1 => \addr_reg[6]\,
      O => \result_data[0]_i_1__21_n_0\
    );
\result_data[1]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(1),
      I1 => \addr_reg[6]\,
      O => \result_data[1]_i_1__21_n_0\
    );
\result_data[2]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(2),
      I1 => \addr_reg[6]\,
      O => \result_data[2]_i_1__21_n_0\
    );
\result_data[3]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(3),
      I1 => \addr_reg[6]\,
      O => \result_data[3]_i_1__21_n_0\
    );
\result_data[4]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(4),
      I1 => \addr_reg[6]\,
      O => \result_data[4]_i_1__21_n_0\
    );
\result_data[5]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(5),
      I1 => \addr_reg[6]\,
      O => \result_data[5]_i_1__21_n_0\
    );
\result_data[6]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(6),
      I1 => \addr_reg[6]\,
      O => \result_data[6]_i_1__21_n_0\
    );
\result_data[7]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(7),
      I1 => \addr_reg[6]\,
      O => \result_data[7]_i_1__21_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[0]_i_1__21_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__12\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__12\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__12\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__12\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__12\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(7),
      Q => \p_0_in__12\(7)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[1]_i_1__21_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[2]_i_1__21_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[3]_i_1__21_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[4]_i_1__21_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[5]_i_1__21_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[6]_i_1__21_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \result_data[7]_i_1__21_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__12\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__12\(1)
    );
\rv_len[1]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__11__0\(1)
    );
\rv_len[2]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__1\(2),
      O => \p_0_in__11__0\(2)
    );
\rv_len[3]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__11__0\(3)
    );
\rv_len[4]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__11__0\(4)
    );
\rv_len[5]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len[5]_i_2__26_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__11__0\(5)
    );
\rv_len[5]_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__26_n_0\
    );
\rv_len[6]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len[7]_i_3__27_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__11__0\(6)
    );
\rv_len[7]_i_2__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len[7]_i_3__27_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__11__0\(7)
    );
\rv_len[7]_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__27_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \rv_len_reg[0]_1\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__11__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__11__0\(2),
      Q => \rv_len_reg__1\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__11__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__11__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__11__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__11__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[6]_rep_0\(0),
      CLR => \^rv_len_reg[0]_0\,
      D => \p_0_in__11__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \outreg[15]_i_3__2_n_0\,
      I2 => \outreg[15]_i_4__8_n_0\,
      I3 => \^wreg_ch_trig_pulsewidth_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^rv_len_reg[0]_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_ch_trig_pulsewidth_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized54\ is
  port (
    wreg_ch_trig_riseratio_valid : out STD_LOGIC;
    wreg_ch_trig_riseratio : out STD_LOGIC_VECTOR ( 7 downto 0 );
    isa_cs_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \getdata_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized54\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized54\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized54\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => isa_cs_reg(0),
      CLR => reset,
      D => D(0),
      Q => wreg_ch_trig_riseratio(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => isa_cs_reg(0),
      CLR => reset,
      D => D(1),
      Q => wreg_ch_trig_riseratio(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => isa_cs_reg(0),
      CLR => reset,
      D => D(2),
      Q => wreg_ch_trig_riseratio(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => isa_cs_reg(0),
      CLR => reset,
      D => D(3),
      Q => wreg_ch_trig_riseratio(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => isa_cs_reg(0),
      CLR => reset,
      D => D(4),
      Q => wreg_ch_trig_riseratio(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => isa_cs_reg(0),
      CLR => reset,
      D => D(5),
      Q => wreg_ch_trig_riseratio(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => isa_cs_reg(0),
      CLR => reset,
      D => \getdata_reg[6]\(0),
      Q => wreg_ch_trig_riseratio(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => isa_cs_reg(0),
      CLR => reset,
      D => D(6),
      Q => wreg_ch_trig_riseratio(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => isa_cs_reg(0),
      Q => wreg_ch_trig_riseratio_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized55\ is
  port (
    wreg_ch_trig_dropratio_valid : out STD_LOGIC;
    valid_reg_0 : out STD_LOGIC;
    wreg_ch_trig_dropratio : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \getdata_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized55\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized55\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized55\ is
  signal \^valid_reg_0\ : STD_LOGIC;
begin
  valid_reg_0 <= \^valid_reg_0\;
\outreg[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \^valid_reg_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => \^valid_reg_0\,
      D => D(0),
      Q => wreg_ch_trig_dropratio(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => \^valid_reg_0\,
      D => D(1),
      Q => wreg_ch_trig_dropratio(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => \^valid_reg_0\,
      D => D(2),
      Q => wreg_ch_trig_dropratio(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => \^valid_reg_0\,
      D => D(3),
      Q => wreg_ch_trig_dropratio(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => \^valid_reg_0\,
      D => D(4),
      Q => wreg_ch_trig_dropratio(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => \^valid_reg_0\,
      D => D(5),
      Q => wreg_ch_trig_dropratio(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => \^valid_reg_0\,
      D => \getdata_reg[6]\(0),
      Q => wreg_ch_trig_dropratio(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => \^valid_reg_0\,
      D => D(6),
      Q => wreg_ch_trig_dropratio(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^valid_reg_0\,
      D => \addr_reg[2]\(0),
      Q => wreg_ch_trig_dropratio_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized56\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_ch_trig_rmsvalue : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_rmsvalue_valid : out STD_LOGIC;
    \addr_reg[7]\ : in STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    \getdata_reg[0]_rep\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[5]_rep\ : in STD_LOGIC;
    \getdata_reg[3]_rep_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \getdata_reg[0]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[0]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized56\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized56\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized56\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_6__20_n_0\ : STD_LOGIC;
  signal \check[7]_i_7__11_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[15]_i_1__10_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_2__12_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_3__8_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_5__8_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_7__8_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_8__8_n_0\ : STD_LOGIC;
  signal \p_0_in__12__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \result_data[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__27_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__28_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_ch_trig_rmsvalue_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__37\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \check[1]_i_1__37\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \check[2]_i_1__37\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \check[3]_i_1__37\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \check[4]_i_1__37\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \check[5]_i_1__37\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \check[7]_i_2__28\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \check[7]_i_4__26\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \check[7]_i_5__27\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \check[7]_i_6__20\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \outreg[15]_i_3__8\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \outreg[15]_i_5__8\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \outreg[15]_i_7__8\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \outreg[15]_i_8__8\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__15\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__15\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__15\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__15\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__15\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__15\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__15\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__15\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__15\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__15\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__15\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__15\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__15\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__15\ : label is "soft_lutpair195";
begin
  Q(0) <= \^q\(0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_ch_trig_rmsvalue_valid <= \^wreg_ch_trig_rmsvalue_valid\;
\check[0]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__20_n_0\,
      I1 => \getdata_reg[0]_rep\,
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__20_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__20_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__20_n_0\,
      I1 => \getdata_reg[3]_rep\,
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__20_n_0\,
      I1 => \getdata_reg[7]_rep\(0),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__20_n_0\,
      I1 => \getdata_reg[5]_rep\,
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__20_n_0\,
      I1 => \getdata_reg[7]_rep\(1),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__20_n_0\,
      I1 => \getdata_reg[7]_rep\(2),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_4__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__1\(2),
      O => \check_reg[0]_1\
    );
\check[7]_i_5__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len_reg__1\(4),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(6),
      O => \^check_reg[0]_0\
    );
\check[7]_i_6__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rv_len_reg__1\(6),
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \check[7]_i_7__11_n_0\,
      O => \check[7]_i_6__20_n_0\
    );
\check[7]_i_7__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__1\(4),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(2),
      I5 => \rv_len_reg__1\(5),
      O => \check[7]_i_7__11_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\,
      CLR => reset,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\,
      CLR => reset,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\,
      CLR => reset,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\,
      CLR => reset,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\,
      CLR => reset,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\,
      CLR => reset,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\,
      CLR => reset,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\,
      CLR => reset,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[15]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[15]_i_2__12_n_0\,
      I1 => \outreg[15]_i_3__8_n_0\,
      I2 => \addr_reg[7]\,
      O => \outreg[15]_i_1__10_n_0\
    );
\outreg[15]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[15]_i_5__8_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]_rep\(2),
      I3 => \getdata_reg[3]_rep_0\,
      I4 => \outreg[15]_i_7__8_n_0\,
      I5 => \outreg[15]_i_8__8_n_0\,
      O => \outreg[15]_i_2__12_n_0\
    );
\outreg[15]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__1\(2),
      I2 => \rv_len_reg__1\(3),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0\(1),
      O => \outreg[15]_i_3__8_n_0\
    );
\outreg[15]_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(1),
      I2 => \check_reg_n_0_[6]\,
      I3 => \getdata_reg[7]_rep\(1),
      O => \outreg[15]_i_5__8_n_0\
    );
\outreg[15]_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => \getdata_reg[0]_rep\,
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]_rep\(0),
      O => \outreg[15]_i_7__8_n_0\
    );
\outreg[15]_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[5]_rep\,
      I2 => \check_reg_n_0_[1]\,
      I3 => D(0),
      O => \outreg[15]_i_8__8_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__10_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_ch_trig_rmsvalue(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__10_n_0\,
      CLR => reset,
      D => \p_0_in__13\(2),
      Q => wreg_ch_trig_rmsvalue(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__10_n_0\,
      CLR => reset,
      D => \p_0_in__13\(3),
      Q => wreg_ch_trig_rmsvalue(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__10_n_0\,
      CLR => reset,
      D => \p_0_in__13\(4),
      Q => wreg_ch_trig_rmsvalue(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__10_n_0\,
      CLR => reset,
      D => \p_0_in__13\(5),
      Q => wreg_ch_trig_rmsvalue(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__10_n_0\,
      CLR => reset,
      D => \p_0_in__13\(6),
      Q => wreg_ch_trig_rmsvalue(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__10_n_0\,
      CLR => reset,
      D => \p_0_in__13\(7),
      Q => wreg_ch_trig_rmsvalue(15)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__10_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_ch_trig_rmsvalue(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__10_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_ch_trig_rmsvalue(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__10_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_ch_trig_rmsvalue(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__10_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_ch_trig_rmsvalue(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__10_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_ch_trig_rmsvalue(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__10_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_ch_trig_rmsvalue(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__10_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_ch_trig_rmsvalue(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__10_n_0\,
      CLR => reset,
      D => \p_0_in__13\(0),
      Q => wreg_ch_trig_rmsvalue(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1__10_n_0\,
      CLR => reset,
      D => \p_0_in__13\(1),
      Q => wreg_ch_trig_rmsvalue(9)
    );
\result_data[0]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(0),
      I1 => \addr_reg[3]\,
      O => \result_data[0]_i_1__15_n_0\
    );
\result_data[1]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(1),
      I1 => \addr_reg[3]\,
      O => \result_data[1]_i_1__15_n_0\
    );
\result_data[2]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(2),
      I1 => \addr_reg[3]\,
      O => \result_data[2]_i_1__15_n_0\
    );
\result_data[3]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(3),
      I1 => \addr_reg[3]\,
      O => \result_data[3]_i_1__15_n_0\
    );
\result_data[4]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(4),
      I1 => \addr_reg[3]\,
      O => \result_data[4]_i_1__15_n_0\
    );
\result_data[5]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(5),
      I1 => \addr_reg[3]\,
      O => \result_data[5]_i_1__15_n_0\
    );
\result_data[6]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(6),
      I1 => \addr_reg[3]\,
      O => \result_data[6]_i_1__15_n_0\
    );
\result_data[7]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(7),
      I1 => \addr_reg[3]\,
      O => \result_data[7]_i_1__15_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \result_data[0]_i_1__15_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__13\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__13\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__13\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__13\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(6),
      Q => \p_0_in__13\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(7),
      Q => \p_0_in__13\(7)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \result_data[1]_i_1__15_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \result_data[2]_i_1__15_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \result_data[3]_i_1__15_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \result_data[4]_i_1__15_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \result_data[5]_i_1__15_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \result_data[6]_i_1__15_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \result_data[7]_i_1__15_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__13\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0\(0),
      CLR => reset,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__13\(1)
    );
\rv_len[1]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[7]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      O => \p_0_in__12__0\(1)
    );
\rv_len[2]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[7]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__1\(2),
      O => \p_0_in__12__0\(2)
    );
\rv_len[3]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[7]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__12__0\(3)
    );
\rv_len[4]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(3),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(2),
      I5 => \addr_reg[7]\,
      O => \p_0_in__12__0\(4)
    );
\rv_len[5]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[7]\,
      I1 => \rv_len[5]_i_2__27_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__12__0\(5)
    );
\rv_len[5]_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__27_n_0\
    );
\rv_len[6]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[7]\,
      I1 => \rv_len[7]_i_3__28_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__12__0\(6)
    );
\rv_len[7]_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[7]\,
      I1 => \rv_len[7]_i_3__28_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__12__0\(7)
    );
\rv_len[7]_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__28_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \p_0_in__12__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \p_0_in__12__0\(2),
      Q => \rv_len_reg__1\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \p_0_in__12__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \p_0_in__12__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \p_0_in__12__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \p_0_in__12__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \p_0_in__12__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[15]_i_2__12_n_0\,
      I1 => \outreg[15]_i_3__8_n_0\,
      I2 => \addr_reg[7]\,
      I3 => \^wreg_ch_trig_rmsvalue_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => valid_i_1_n_0,
      Q => \^wreg_ch_trig_rmsvalue_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized57\ is
  port (
    wreg_series_ctrl_valid : out STD_LOGIC;
    wreg_series_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized57\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized57\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized57\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(0),
      Q => wreg_series_ctrl(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(1),
      Q => wreg_series_ctrl(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(2),
      Q => wreg_series_ctrl(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(3),
      Q => wreg_series_ctrl(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(4),
      Q => wreg_series_ctrl(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(5),
      Q => wreg_series_ctrl(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(6),
      Q => wreg_series_ctrl(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(7),
      Q => wreg_series_ctrl(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => E(0),
      Q => wreg_series_ctrl_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized58\ is
  port (
    wreg_series_data_type_valid : out STD_LOGIC;
    wreg_series_data_type : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \getdata_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized58\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized58\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized58\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => D(0),
      Q => wreg_series_data_type(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => D(1),
      Q => wreg_series_data_type(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => \getdata_reg[6]\(0),
      Q => wreg_series_data_type(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => D(2),
      Q => wreg_series_data_type(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => D(3),
      Q => wreg_series_data_type(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => \getdata_reg[6]\(1),
      Q => wreg_series_data_type(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => \getdata_reg[6]\(2),
      Q => wreg_series_data_type(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => D(4),
      Q => wreg_series_data_type(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \addr_reg[3]\(0),
      Q => wreg_series_data_type_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized59\ is
  port (
    wreg_series_sample_cycle_valid : out STD_LOGIC;
    wreg_series_sample_cycle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \getdata_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized59\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized59\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized59\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => D(0),
      Q => wreg_series_sample_cycle(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => D(1),
      Q => wreg_series_sample_cycle(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => \getdata_reg[6]\(0),
      Q => wreg_series_sample_cycle(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => D(2),
      Q => wreg_series_sample_cycle(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => D(3),
      Q => wreg_series_sample_cycle(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => \getdata_reg[6]\(1),
      Q => wreg_series_sample_cycle(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => \getdata_reg[6]\(2),
      Q => wreg_series_sample_cycle(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => reset,
      D => D(4),
      Q => wreg_series_sample_cycle(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \addr_reg[3]\(0),
      Q => wreg_series_sample_cycle_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized6\ is
  port (
    wreg_ddr_ctrl_valid : out STD_LOGIC;
    wreg_ddr_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized6\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized6\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(0),
      Q => wreg_ddr_ctrl(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(1),
      Q => wreg_ddr_ctrl(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(2),
      Q => wreg_ddr_ctrl(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(3),
      Q => wreg_ddr_ctrl(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(4),
      Q => wreg_ddr_ctrl(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(5),
      Q => wreg_ddr_ctrl(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(6),
      Q => wreg_ddr_ctrl(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(7),
      Q => wreg_ddr_ctrl(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => E(0),
      Q => wreg_ddr_ctrl_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized60\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_series_comp_ratio : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_comp_ratio_valid : out STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC;
    \addr_reg[4]\ : in STD_LOGIC;
    wr_up_reg : in STD_LOGIC;
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[7]_rep_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized60\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized60\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized60\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \check[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \check[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_1__17_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__14_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9_n_0\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[24]_i_1__23_n_0\ : STD_LOGIC;
  signal \result_data[27]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_series_comp_ratio_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__12\ : label is "soft_lutpair853";
  attribute SOFT_HLUTNM of \check[1]_i_1__12\ : label is "soft_lutpair857";
  attribute SOFT_HLUTNM of \check[2]_i_1__12\ : label is "soft_lutpair851";
  attribute SOFT_HLUTNM of \check[3]_i_1__12\ : label is "soft_lutpair858";
  attribute SOFT_HLUTNM of \check[5]_i_1__12\ : label is "soft_lutpair852";
  attribute SOFT_HLUTNM of \check[6]_i_1__12\ : label is "soft_lutpair858";
  attribute SOFT_HLUTNM of \check[7]_i_2__3\ : label is "soft_lutpair857";
  attribute SOFT_HLUTNM of \check[7]_i_5__2\ : label is "soft_lutpair856";
  attribute SOFT_HLUTNM of \check[7]_i_6__1\ : label is "soft_lutpair854";
  attribute SOFT_HLUTNM of \check[7]_i_7__0\ : label is "soft_lutpair849";
  attribute SOFT_HLUTNM of \outreg[31]_i_4__0\ : label is "soft_lutpair849";
  attribute SOFT_HLUTNM of \outreg[31]_i_6__0\ : label is "soft_lutpair851";
  attribute SOFT_HLUTNM of \outreg[31]_i_8\ : label is "soft_lutpair853";
  attribute SOFT_HLUTNM of \outreg[31]_i_9\ : label is "soft_lutpair852";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__7\ : label is "soft_lutpair862";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__7\ : label is "soft_lutpair869";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__7\ : label is "soft_lutpair868";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__7\ : label is "soft_lutpair863";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__7\ : label is "soft_lutpair859";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__7\ : label is "soft_lutpair861";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__7\ : label is "soft_lutpair864";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__7\ : label is "soft_lutpair867";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__7\ : label is "soft_lutpair866";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__7\ : label is "soft_lutpair865";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__7\ : label is "soft_lutpair864";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__7\ : label is "soft_lutpair871";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__7\ : label is "soft_lutpair860";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__7\ : label is "soft_lutpair863";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__7\ : label is "soft_lutpair862";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__7\ : label is "soft_lutpair861";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__23\ : label is "soft_lutpair859";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__17\ : label is "soft_lutpair860";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__7\ : label is "soft_lutpair871";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__7\ : label is "soft_lutpair865";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__7\ : label is "soft_lutpair866";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__7\ : label is "soft_lutpair867";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__7\ : label is "soft_lutpair868";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__7\ : label is "soft_lutpair869";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__7\ : label is "soft_lutpair870";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__7\ : label is "soft_lutpair870";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__7\ : label is "soft_lutpair854";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__7\ : label is "soft_lutpair850";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__7\ : label is "soft_lutpair850";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__7\ : label is "soft_lutpair856";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__7\ : label is "soft_lutpair855";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__7\ : label is "soft_lutpair855";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_series_comp_ratio_valid <= \^wreg_series_comp_ratio_valid\;
\check[0]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__0_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__0_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__0_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__0_n_0\,
      I1 => D(3),
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__0_n_0\,
      I1 => D(4),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__0_n_0\,
      I1 => D(5),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__0_n_0\,
      I1 => D(6),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404444"
    )
        port map (
      I0 => \addr_reg[4]\,
      I1 => wr_up_reg,
      I2 => \check[7]_i_5__2_n_0\,
      I3 => \check[7]_i_6__1_n_0\,
      I4 => \rv_len_reg__0\(2),
      O => \^e\(0)
    );
\check[7]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__0_n_0\,
      I1 => D(7),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check[7]_i_5__2_n_0\
    );
\check[7]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \check[7]_i_6__1_n_0\
    );
\check[7]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \check[7]_i_6__1_n_0\,
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__0\(2),
      O => \check[7]_i_7__0_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[31]_i_3__1_n_0\,
      I1 => \outreg[31]_i_4__0_n_0\,
      I2 => \addr_reg[3]\,
      O => \outreg[31]_i_1__17_n_0\
    );
\outreg[31]_i_2__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__14_n_0\
    );
\outreg[31]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__0_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => D(7),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[31]_i_8_n_0\,
      I5 => \outreg[31]_i_9_n_0\,
      O => \outreg[31]_i_3__1_n_0\
    );
\outreg[31]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \rv_len_reg__0\(2),
      I1 => \check[7]_i_6__1_n_0\,
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__1\(4),
      O => \outreg[31]_i_4__0_n_0\
    );
\outreg[31]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[6]\,
      I3 => D(6),
      O => \outreg[31]_i_6__0_n_0\
    );
\outreg[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => D(4),
      O => \outreg[31]_i_8_n_0\
    );
\outreg[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => D(5),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[31]_i_9_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_series_comp_ratio(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(2),
      Q => wreg_series_comp_ratio(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(3),
      Q => wreg_series_comp_ratio(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(4),
      Q => wreg_series_comp_ratio(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(5),
      Q => wreg_series_comp_ratio(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(6),
      Q => wreg_series_comp_ratio(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(7),
      Q => wreg_series_comp_ratio(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(8),
      Q => wreg_series_comp_ratio(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(9),
      Q => wreg_series_comp_ratio(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(10),
      Q => wreg_series_comp_ratio(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(11),
      Q => wreg_series_comp_ratio(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_series_comp_ratio(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(12),
      Q => wreg_series_comp_ratio(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(13),
      Q => wreg_series_comp_ratio(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(14),
      Q => wreg_series_comp_ratio(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(15),
      Q => wreg_series_comp_ratio(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(16),
      Q => wreg_series_comp_ratio(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(17),
      Q => wreg_series_comp_ratio(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(18),
      Q => wreg_series_comp_ratio(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(19),
      Q => wreg_series_comp_ratio(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(20),
      Q => wreg_series_comp_ratio(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(21),
      Q => wreg_series_comp_ratio(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_series_comp_ratio(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(22),
      Q => wreg_series_comp_ratio(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(23),
      Q => wreg_series_comp_ratio(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_series_comp_ratio(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_series_comp_ratio(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_series_comp_ratio(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_series_comp_ratio(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_series_comp_ratio(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(0),
      Q => wreg_series_comp_ratio(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__17_n_0\,
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \p_0_in__0\(1),
      Q => wreg_series_comp_ratio(9)
    );
\result_data[0]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(0),
      I1 => \^e\(0),
      O => \result_data[0]_i_1__7_n_0\
    );
\result_data[10]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(10),
      I1 => \^e\(0),
      O => \result_data[10]_i_1__7_n_0\
    );
\result_data[11]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(11),
      I1 => \^e\(0),
      O => \result_data[11]_i_1__7_n_0\
    );
\result_data[12]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(12),
      I1 => \^e\(0),
      O => \result_data[12]_i_1__7_n_0\
    );
\result_data[13]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(13),
      I1 => \^e\(0),
      O => \result_data[13]_i_1__7_n_0\
    );
\result_data[14]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(14),
      I1 => \^e\(0),
      O => \result_data[14]_i_1__7_n_0\
    );
\result_data[15]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(15),
      I1 => \^e\(0),
      O => \result_data[15]_i_1__7_n_0\
    );
\result_data[16]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(16),
      I1 => \^e\(0),
      O => \result_data[16]_i_1__7_n_0\
    );
\result_data[17]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(17),
      I1 => \^e\(0),
      O => \result_data[17]_i_1__7_n_0\
    );
\result_data[18]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(18),
      I1 => \^e\(0),
      O => \result_data[18]_i_1__7_n_0\
    );
\result_data[19]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(19),
      I1 => \^e\(0),
      O => \result_data[19]_i_1__7_n_0\
    );
\result_data[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(1),
      I1 => \^e\(0),
      O => \result_data[1]_i_1__7_n_0\
    );
\result_data[20]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(20),
      I1 => \^e\(0),
      O => \result_data[20]_i_1__7_n_0\
    );
\result_data[21]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(21),
      I1 => \^e\(0),
      O => \result_data[21]_i_1__7_n_0\
    );
\result_data[22]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(22),
      I1 => \^e\(0),
      O => \result_data[22]_i_1__7_n_0\
    );
\result_data[23]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(23),
      I1 => \^e\(0),
      O => \result_data[23]_i_1__7_n_0\
    );
\result_data[24]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(0),
      O => \result_data[24]_i_1__23_n_0\
    );
\result_data[27]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(3),
      O => \result_data[27]_i_1__17_n_0\
    );
\result_data[2]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(2),
      I1 => \^e\(0),
      O => \result_data[2]_i_1__7_n_0\
    );
\result_data[3]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(3),
      I1 => \^e\(0),
      O => \result_data[3]_i_1__7_n_0\
    );
\result_data[4]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(4),
      I1 => \^e\(0),
      O => \result_data[4]_i_1__7_n_0\
    );
\result_data[5]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(5),
      I1 => \^e\(0),
      O => \result_data[5]_i_1__7_n_0\
    );
\result_data[6]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(6),
      I1 => \^e\(0),
      O => \result_data[6]_i_1__7_n_0\
    );
\result_data[7]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(7),
      I1 => \^e\(0),
      O => \result_data[7]_i_1__7_n_0\
    );
\result_data[8]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(8),
      I1 => \^e\(0),
      O => \result_data[8]_i_1__7_n_0\
    );
\result_data[9]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__0\(9),
      I1 => \^e\(0),
      O => \result_data[9]_i_1__7_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[0]_i_1__7_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[10]_i_1__7_n_0\,
      Q => \p_0_in__0\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[11]_i_1__7_n_0\,
      Q => \p_0_in__0\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[12]_i_1__7_n_0\,
      Q => \p_0_in__0\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[13]_i_1__7_n_0\,
      Q => \p_0_in__0\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[14]_i_1__7_n_0\,
      Q => \p_0_in__0\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[15]_i_1__7_n_0\,
      Q => \p_0_in__0\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[16]_i_1__7_n_0\,
      Q => \p_0_in__0\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[17]_i_1__7_n_0\,
      Q => \p_0_in__0\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[18]_i_1__7_n_0\,
      Q => \p_0_in__0\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[19]_i_1__7_n_0\,
      Q => \p_0_in__0\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[1]_i_1__7_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[20]_i_1__7_n_0\,
      Q => \p_0_in__0\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[21]_i_1__7_n_0\,
      Q => \p_0_in__0\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[22]_i_1__7_n_0\,
      Q => \p_0_in__0\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[23]_i_1__7_n_0\,
      Q => \p_0_in__0\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[24]_i_1__23_n_0\,
      Q => \p_0_in__0\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \getdata_reg[7]_rep_0\(0),
      Q => \p_0_in__0\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \getdata_reg[7]_rep_0\(1),
      Q => \p_0_in__0\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[27]_i_1__17_n_0\,
      Q => \p_0_in__0\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \getdata_reg[7]_rep_0\(2),
      Q => \p_0_in__0\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \getdata_reg[7]_rep_0\(3),
      Q => \p_0_in__0\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[2]_i_1__7_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \getdata_reg[7]_rep_0\(4),
      Q => \p_0_in__0\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \getdata_reg[7]_rep_0\(5),
      Q => \p_0_in__0\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[3]_i_1__7_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[4]_i_1__7_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[5]_i_1__7_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[6]_i_1__7_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[7]_i_1__7_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[8]_i_1__7_n_0\,
      Q => \p_0_in__0\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \result_data[9]_i_1__7_n_0\,
      Q => \p_0_in__0\(1)
    );
\rv_len[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => p_0_in_0(1)
    );
\rv_len[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(2),
      O => p_0_in_0(2)
    );
\rv_len[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(3),
      O => p_0_in_0(3)
    );
\rv_len[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(3),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__0\(2),
      I5 => \addr_reg[3]\,
      O => p_0_in_0(4)
    );
\rv_len[5]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len[5]_i_2_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => p_0_in_0(5)
    );
\rv_len[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2_n_0\
    );
\rv_len[6]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len[7]_i_3_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => p_0_in_0(6)
    );
\rv_len[7]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len[7]_i_3_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => p_0_in_0(7)
    );
\rv_len[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep_1\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep_1\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => p_0_in_0(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep_1\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => p_0_in_0(2),
      Q => \rv_len_reg__0\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep_1\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => p_0_in_0(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep_1\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => p_0_in_0(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep_1\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => p_0_in_0(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep_1\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => p_0_in_0(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[7]_rep_1\(0),
      CLR => \outreg[31]_i_2__14_n_0\,
      D => p_0_in_0(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[31]_i_3__1_n_0\,
      I1 => \outreg[31]_i_4__0_n_0\,
      I2 => \addr_reg[3]\,
      I3 => \^wreg_series_comp_ratio_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__14_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_series_comp_ratio_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized61\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    wreg_series_comp_num : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_series_comp_num_valid : out STD_LOGIC;
    \addr_reg[1]\ : in STD_LOGIC;
    \addr_reg[0]\ : in STD_LOGIC;
    \getdata_reg[0]_rep__0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \getdata_reg[5]_rep\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \getdata_reg[0]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[0]_rep__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized61\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized61\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized61\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_7_n_0\ : STD_LOGIC;
  signal \check[7]_i_8_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[15]_i_1_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_3_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_4_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_5_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_7_n_0\ : STD_LOGIC;
  signal \outreg[15]_i_8_n_0\ : STD_LOGIC;
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \result_data[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__8_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__8_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__8_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_series_comp_num_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__8\ : label is "soft_lutpair838";
  attribute SOFT_HLUTNM of \check[1]_i_1__8\ : label is "soft_lutpair843";
  attribute SOFT_HLUTNM of \check[2]_i_1__8\ : label is "soft_lutpair840";
  attribute SOFT_HLUTNM of \check[3]_i_1__8\ : label is "soft_lutpair843";
  attribute SOFT_HLUTNM of \check[4]_i_1__8\ : label is "soft_lutpair844";
  attribute SOFT_HLUTNM of \check[5]_i_1__8\ : label is "soft_lutpair839";
  attribute SOFT_HLUTNM of \check[6]_i_1__8\ : label is "soft_lutpair844";
  attribute SOFT_HLUTNM of \check[7]_i_5\ : label is "soft_lutpair836";
  attribute SOFT_HLUTNM of \check[7]_i_6__2\ : label is "soft_lutpair835";
  attribute SOFT_HLUTNM of \check[7]_i_7\ : label is "soft_lutpair835";
  attribute SOFT_HLUTNM of \outreg[15]_i_3\ : label is "soft_lutpair836";
  attribute SOFT_HLUTNM of \outreg[15]_i_5\ : label is "soft_lutpair840";
  attribute SOFT_HLUTNM of \outreg[15]_i_7\ : label is "soft_lutpair838";
  attribute SOFT_HLUTNM of \outreg[15]_i_8\ : label is "soft_lutpair839";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__8\ : label is "soft_lutpair845";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__8\ : label is "soft_lutpair846";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__8\ : label is "soft_lutpair847";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__8\ : label is "soft_lutpair848";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__8\ : label is "soft_lutpair848";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__8\ : label is "soft_lutpair847";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__8\ : label is "soft_lutpair846";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__8\ : label is "soft_lutpair845";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__8\ : label is "soft_lutpair842";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__8\ : label is "soft_lutpair837";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__8\ : label is "soft_lutpair837";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__8\ : label is "soft_lutpair842";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__8\ : label is "soft_lutpair841";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__8\ : label is "soft_lutpair841";
begin
  Q(0) <= \^q\(0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_series_comp_num_valid <= \^wreg_series_comp_num_valid\;
\check[0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7_n_0\,
      I1 => \getdata_reg[0]_rep__0\,
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7_n_0\,
      I1 => \getdata_reg[5]_rep\(0),
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7_n_0\,
      I1 => \getdata_reg[5]_rep\(1),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7_n_0\,
      I1 => D(3),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7_n_0\,
      I1 => D(4),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(3),
      I3 => \rv_len_reg__1\(2),
      O => \check_reg[0]_1\
    );
\check[7]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len_reg__1\(4),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(6),
      O => \^check_reg[0]_0\
    );
\check[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rv_len_reg__1\(6),
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \check[7]_i_8_n_0\,
      O => \check[7]_i_7_n_0\
    );
\check[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__1\(4),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(2),
      I5 => \rv_len_reg__1\(5),
      O => \check[7]_i_8_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\,
      CLR => reset,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \outreg[15]_i_3_n_0\,
      I2 => \outreg[15]_i_4_n_0\,
      O => \outreg[15]_i_1_n_0\
    );
\outreg[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__1\(2),
      I2 => \rv_len_reg__1\(3),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0\(1),
      O => \outreg[15]_i_3_n_0\
    );
\outreg[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[15]_i_5_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => D(4),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[15]_i_7_n_0\,
      I5 => \outreg[15]_i_8_n_0\,
      O => \outreg[15]_i_4_n_0\
    );
\outreg[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(1),
      I2 => \check_reg_n_0_[6]\,
      I3 => D(3),
      O => \outreg[15]_i_5_n_0\
    );
\outreg[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => \getdata_reg[0]_rep__0\,
      I2 => \check_reg_n_0_[4]\,
      I3 => D(2),
      O => \outreg[15]_i_7_n_0\
    );
\outreg[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \getdata_reg[5]_rep\(1),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(0),
      O => \outreg[15]_i_8_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_series_comp_num(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__1\(2),
      Q => wreg_series_comp_num(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__1\(3),
      Q => wreg_series_comp_num(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__1\(4),
      Q => wreg_series_comp_num(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__1\(5),
      Q => wreg_series_comp_num(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__1\(6),
      Q => wreg_series_comp_num(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__1\(7),
      Q => wreg_series_comp_num(15)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_series_comp_num(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_series_comp_num(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_series_comp_num(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_series_comp_num(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_series_comp_num(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_series_comp_num(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1_n_0\,
      CLR => reset,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_series_comp_num(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__1\(0),
      Q => wreg_series_comp_num(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[15]_i_1_n_0\,
      CLR => reset,
      D => \p_0_in__1\(1),
      Q => wreg_series_comp_num(9)
    );
\result_data[0]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(0),
      I1 => \addr_reg[0]\,
      O => \result_data[0]_i_1__8_n_0\
    );
\result_data[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(1),
      I1 => \addr_reg[0]\,
      O => \result_data[1]_i_1__8_n_0\
    );
\result_data[2]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(2),
      I1 => \addr_reg[0]\,
      O => \result_data[2]_i_1__8_n_0\
    );
\result_data[3]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(3),
      I1 => \addr_reg[0]\,
      O => \result_data[3]_i_1__8_n_0\
    );
\result_data[4]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(4),
      I1 => \addr_reg[0]\,
      O => \result_data[4]_i_1__8_n_0\
    );
\result_data[5]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(5),
      I1 => \addr_reg[0]\,
      O => \result_data[5]_i_1__8_n_0\
    );
\result_data[6]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(6),
      I1 => \addr_reg[0]\,
      O => \result_data[6]_i_1__8_n_0\
    );
\result_data[7]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__1\(7),
      I1 => \addr_reg[0]\,
      O => \result_data[7]_i_1__8_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \result_data[0]_i_1__8_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \getdata_reg[7]\(2),
      Q => \p_0_in__1\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \getdata_reg[7]\(3),
      Q => \p_0_in__1\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \getdata_reg[7]\(4),
      Q => \p_0_in__1\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \getdata_reg[7]\(5),
      Q => \p_0_in__1\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \getdata_reg[7]\(6),
      Q => \p_0_in__1\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \getdata_reg[7]\(7),
      Q => \p_0_in__1\(7)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \result_data[1]_i_1__8_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \result_data[2]_i_1__8_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \result_data[3]_i_1__8_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \result_data[4]_i_1__8_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \result_data[5]_i_1__8_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \result_data[6]_i_1__8_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \result_data[7]_i_1__8_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \getdata_reg[7]\(0),
      Q => \p_0_in__1\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_0\(0),
      CLR => reset,
      D => \getdata_reg[7]\(1),
      Q => \p_0_in__1\(1)
    );
\rv_len[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__0__0\(1)
    );
\rv_len[2]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__1\(2),
      O => \p_0_in__0__0\(2)
    );
\rv_len[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__0__0\(3)
    );
\rv_len[4]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__0__0\(4)
    );
\rv_len[5]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[5]_i_2__0_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__0__0\(5)
    );
\rv_len[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__0_n_0\
    );
\rv_len[6]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[7]_i_3__0_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__0__0\(6)
    );
\rv_len[7]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \rv_len[7]_i_3__0_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__0__0\(7)
    );
\rv_len[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__0_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_1\(0),
      CLR => reset,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_1\(0),
      CLR => reset,
      D => \p_0_in__0__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_1\(0),
      CLR => reset,
      D => \p_0_in__0__0\(2),
      Q => \rv_len_reg__1\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_1\(0),
      CLR => reset,
      D => \p_0_in__0__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_1\(0),
      CLR => reset,
      D => \p_0_in__0__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_1\(0),
      CLR => reset,
      D => \p_0_in__0__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_1\(0),
      CLR => reset,
      D => \p_0_in__0__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep__0_1\(0),
      CLR => reset,
      D => \p_0_in__0__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \outreg[15]_i_3_n_0\,
      I2 => \outreg[15]_i_4_n_0\,
      I3 => \^wreg_series_comp_num_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => valid_i_1_n_0,
      Q => \^wreg_series_comp_num_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized62\ is
  port (
    \check_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_series_validmode_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_validmode_data_valid : out STD_LOGIC;
    reset : in STD_LOGIC;
    \addr_reg[5]\ : in STD_LOGIC;
    \addr_reg[4]\ : in STD_LOGIC;
    \addr_reg[0]\ : in STD_LOGIC;
    \getdata_reg[0]_rep__0\ : in STD_LOGIC;
    \getdata_reg[2]_rep\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[2]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized62\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized62\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized62\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_1__19_n_0\ : STD_LOGIC;
  signal \check[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \check[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_10__1_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_11_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_1_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__7_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_5__11_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \p_0_in__1__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \rv_len[6]_i_2_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_series_validmode_data_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[7]_i_5__0\ : label is "soft_lutpair1173";
  attribute SOFT_HLUTNM of \outreg[31]_i_11\ : label is "soft_lutpair1186";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__10\ : label is "soft_lutpair1175";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__10\ : label is "soft_lutpair1185";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__9\ : label is "soft_lutpair1187";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__10\ : label is "soft_lutpair1185";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__10\ : label is "soft_lutpair1178";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__10\ : label is "soft_lutpair1179";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__9\ : label is "soft_lutpair1176";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__9\ : label is "soft_lutpair1177";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__9\ : label is "soft_lutpair1175";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__9\ : label is "soft_lutpair1187";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__9\ : label is "soft_lutpair1184";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__10\ : label is "soft_lutpair1176";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__9\ : label is "soft_lutpair1183";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__9\ : label is "soft_lutpair1181";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__9\ : label is "soft_lutpair1180";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__9\ : label is "soft_lutpair1182";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__10\ : label is "soft_lutpair1177";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__10\ : label is "soft_lutpair1178";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__10\ : label is "soft_lutpair1179";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__10\ : label is "soft_lutpair1180";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__10\ : label is "soft_lutpair1181";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__10\ : label is "soft_lutpair1182";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__9\ : label is "soft_lutpair1183";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__10\ : label is "soft_lutpair1184";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__10\ : label is "soft_lutpair1173";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__10\ : label is "soft_lutpair1172";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__10\ : label is "soft_lutpair1172";
  attribute SOFT_HLUTNM of \rv_len[5]_i_2__1\ : label is "soft_lutpair1186";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__10\ : label is "soft_lutpair1174";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__10\ : label is "soft_lutpair1174";
begin
  Q(0) <= \^q\(0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_series_validmode_data_valid <= \^wreg_series_validmode_data_valid\;
\check[0]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__11_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => \getdata_reg[0]_rep__0\,
      I4 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__11_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => \getdata_reg[2]_rep\(0),
      I4 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__11_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => \getdata_reg[2]_rep\(1),
      I4 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__11_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => D(0),
      I4 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__11_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => D(1),
      I4 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__11_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => D(2),
      I4 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__11_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => D(3),
      I4 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      O => \check[7]_i_1__19_n_0\
    );
\check[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__11_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => D(4),
      I4 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10FFFF"
    )
        port map (
      I0 => \check[7]_i_4__2_n_0\,
      I1 => \check[7]_i_5__0_n_0\,
      I2 => \rv_len_reg__0\(2),
      I3 => \addr_reg[4]\,
      I4 => \addr_reg[0]\,
      O => \^check_reg[0]_0\
    );
\check[7]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check[7]_i_4__2_n_0\
    );
\check[7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \check[7]_i_5__0_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \check[7]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \check[7]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \check[7]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \check[7]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \check[7]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \check[7]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \check[7]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \check[7]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \outreg[31]_i_4__1_n_0\,
      I2 => \rv_len_reg__0\(2),
      I3 => \outreg[31]_i_5__11_n_0\,
      O => \outreg[31]_i_1_n_0\
    );
\outreg[31]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[1]\,
      I3 => \getdata_reg[2]_rep\(0),
      O => \outreg[31]_i_10__1_n_0\
    );
\outreg[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      O => \outreg[31]_i_11_n_0\
    );
\outreg[31]_i_2__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__7_n_0\
    );
\outreg[31]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_7__0_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => D(4),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[31]_i_9__0_n_0\,
      I5 => \outreg[31]_i_10__1_n_0\,
      O => \outreg[31]_i_4__1_n_0\
    );
\outreg[31]_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(3),
      I4 => \rv_len_reg__1\(6),
      I5 => \outreg[31]_i_11_n_0\,
      O => \outreg[31]_i_5__11_n_0\
    );
\outreg[31]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => \getdata_reg[2]_rep\(1),
      I2 => \check_reg_n_0_[6]\,
      I3 => D(3),
      O => \outreg[31]_i_7__0_n_0\
    );
\outreg[31]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => \getdata_reg[0]_rep__0\,
      I2 => \check_reg_n_0_[4]\,
      I3 => D(1),
      O => \outreg[31]_i_9__0_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_series_validmode_data(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(2),
      Q => wreg_series_validmode_data(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(3),
      Q => wreg_series_validmode_data(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(4),
      Q => wreg_series_validmode_data(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(5),
      Q => wreg_series_validmode_data(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(6),
      Q => wreg_series_validmode_data(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(7),
      Q => wreg_series_validmode_data(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(8),
      Q => wreg_series_validmode_data(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(9),
      Q => wreg_series_validmode_data(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(10),
      Q => wreg_series_validmode_data(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(11),
      Q => wreg_series_validmode_data(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_series_validmode_data(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(12),
      Q => wreg_series_validmode_data(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(13),
      Q => wreg_series_validmode_data(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(14),
      Q => wreg_series_validmode_data(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(15),
      Q => wreg_series_validmode_data(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(16),
      Q => wreg_series_validmode_data(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(17),
      Q => wreg_series_validmode_data(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(18),
      Q => wreg_series_validmode_data(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(19),
      Q => wreg_series_validmode_data(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(20),
      Q => wreg_series_validmode_data(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(21),
      Q => wreg_series_validmode_data(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_series_validmode_data(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(22),
      Q => wreg_series_validmode_data(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(23),
      Q => wreg_series_validmode_data(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_series_validmode_data(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_series_validmode_data(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_series_validmode_data(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_series_validmode_data(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_series_validmode_data(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(0),
      Q => wreg_series_validmode_data(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1_n_0\,
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__2\(1),
      Q => wreg_series_validmode_data(9)
    );
\result_data[0]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(0),
      I1 => \^check_reg[0]_0\,
      O => \result_data[0]_i_1__10_n_0\
    );
\result_data[10]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(10),
      I1 => \^check_reg[0]_0\,
      O => \result_data[10]_i_1__10_n_0\
    );
\result_data[11]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(11),
      I1 => \^check_reg[0]_0\,
      O => \result_data[11]_i_1__9_n_0\
    );
\result_data[12]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(12),
      I1 => \^check_reg[0]_0\,
      O => \result_data[12]_i_1__10_n_0\
    );
\result_data[13]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(13),
      I1 => \^check_reg[0]_0\,
      O => \result_data[13]_i_1__10_n_0\
    );
\result_data[14]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(14),
      I1 => \^check_reg[0]_0\,
      O => \result_data[14]_i_1__10_n_0\
    );
\result_data[15]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(15),
      I1 => \^check_reg[0]_0\,
      O => \result_data[15]_i_1__9_n_0\
    );
\result_data[16]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(16),
      I1 => \^check_reg[0]_0\,
      O => \result_data[16]_i_1__9_n_0\
    );
\result_data[17]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(17),
      I1 => \^check_reg[0]_0\,
      O => \result_data[17]_i_1__9_n_0\
    );
\result_data[18]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(18),
      I1 => \^check_reg[0]_0\,
      O => \result_data[18]_i_1__9_n_0\
    );
\result_data[19]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(19),
      I1 => \^check_reg[0]_0\,
      O => \result_data[19]_i_1__9_n_0\
    );
\result_data[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(1),
      I1 => \^check_reg[0]_0\,
      O => \result_data[1]_i_1__10_n_0\
    );
\result_data[20]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(20),
      I1 => \^check_reg[0]_0\,
      O => \result_data[20]_i_1__9_n_0\
    );
\result_data[21]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(21),
      I1 => \^check_reg[0]_0\,
      O => \result_data[21]_i_1__9_n_0\
    );
\result_data[22]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(22),
      I1 => \^check_reg[0]_0\,
      O => \result_data[22]_i_1__9_n_0\
    );
\result_data[23]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(23),
      I1 => \^check_reg[0]_0\,
      O => \result_data[23]_i_1__9_n_0\
    );
\result_data[2]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(2),
      I1 => \^check_reg[0]_0\,
      O => \result_data[2]_i_1__10_n_0\
    );
\result_data[3]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(3),
      I1 => \^check_reg[0]_0\,
      O => \result_data[3]_i_1__10_n_0\
    );
\result_data[4]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(4),
      I1 => \^check_reg[0]_0\,
      O => \result_data[4]_i_1__10_n_0\
    );
\result_data[5]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(5),
      I1 => \^check_reg[0]_0\,
      O => \result_data[5]_i_1__10_n_0\
    );
\result_data[6]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(6),
      I1 => \^check_reg[0]_0\,
      O => \result_data[6]_i_1__10_n_0\
    );
\result_data[7]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(7),
      I1 => \^check_reg[0]_0\,
      O => \result_data[7]_i_1__10_n_0\
    );
\result_data[8]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(8),
      I1 => \^check_reg[0]_0\,
      O => \result_data[8]_i_1__9_n_0\
    );
\result_data[9]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_in__2\(9),
      I1 => \^check_reg[0]_0\,
      O => \result_data[9]_i_1__10_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[0]_i_1__10_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[10]_i_1__10_n_0\,
      Q => \p_0_in__2\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[11]_i_1__9_n_0\,
      Q => \p_0_in__2\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[12]_i_1__10_n_0\,
      Q => \p_0_in__2\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[13]_i_1__10_n_0\,
      Q => \p_0_in__2\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[14]_i_1__10_n_0\,
      Q => \p_0_in__2\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[15]_i_1__9_n_0\,
      Q => \p_0_in__2\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[16]_i_1__9_n_0\,
      Q => \p_0_in__2\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[17]_i_1__9_n_0\,
      Q => \p_0_in__2\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[18]_i_1__9_n_0\,
      Q => \p_0_in__2\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[19]_i_1__9_n_0\,
      Q => \p_0_in__2\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[1]_i_1__10_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[20]_i_1__9_n_0\,
      Q => \p_0_in__2\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[21]_i_1__9_n_0\,
      Q => \p_0_in__2\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[22]_i_1__9_n_0\,
      Q => \p_0_in__2\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[23]_i_1__9_n_0\,
      Q => \p_0_in__2\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \getdata_reg[7]_rep\(0),
      Q => \p_0_in__2\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \getdata_reg[7]_rep\(1),
      Q => \p_0_in__2\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \getdata_reg[7]_rep\(2),
      Q => \p_0_in__2\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \getdata_reg[7]_rep\(3),
      Q => \p_0_in__2\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \getdata_reg[7]_rep\(4),
      Q => \p_0_in__2\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \getdata_reg[7]_rep\(5),
      Q => \p_0_in__2\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[2]_i_1__10_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \getdata_reg[7]_rep\(6),
      Q => \p_0_in__2\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \getdata_reg[7]_rep\(7),
      Q => \p_0_in__2\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[3]_i_1__10_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[4]_i_1__10_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[5]_i_1__10_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[6]_i_1__10_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[7]_i_1__10_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[8]_i_1__9_n_0\,
      Q => \p_0_in__2\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \result_data[9]_i_1__10_n_0\,
      Q => \p_0_in__2\(1)
    );
\rv_len[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      O => \p_0_in__1__0\(1)
    );
\rv_len[2]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(2),
      O => \p_0_in__1__0\(2)
    );
\rv_len[3]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__1__0\(3)
    );
\rv_len[4]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__1__0\(4)
    );
\rv_len[5]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \rv_len_reg__1\(3),
      I2 => \rv_len[5]_i_2__1_n_0\,
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(4),
      I5 => \rv_len_reg__1\(5),
      O => \p_0_in__1__0\(5)
    );
\rv_len[5]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      O => \rv_len[5]_i_2__1_n_0\
    );
\rv_len[6]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \rv_len[6]_i_2_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__1__0\(6)
    );
\rv_len[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[6]_i_2_n_0\
    );
\rv_len[7]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \rv_len[7]_i_3__1_n_0\,
      I2 => \rv_len_reg__1\(7),
      O => \p_0_in__1__0\(7)
    );
\rv_len[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(5),
      I1 => \rv_len_reg__1\(3),
      I2 => \rv_len[5]_i_2__1_n_0\,
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(4),
      I5 => \rv_len_reg__1\(6),
      O => \rv_len[7]_i_3__1_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__1__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__1__0\(2),
      Q => \rv_len_reg__0\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__1__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__1__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__1__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__1__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__7_n_0\,
      D => \p_0_in__1__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000400"
    )
        port map (
      I0 => \outreg[31]_i_4__1_n_0\,
      I1 => \rv_len_reg__0\(2),
      I2 => \outreg[31]_i_5__11_n_0\,
      I3 => \addr_reg[5]\,
      I4 => \^wreg_series_validmode_data_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__7_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_series_validmode_data_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized63\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_series_start_ddraddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_start_ddraddr_valid : out STD_LOGIC;
    isa_cs_reg : in STD_LOGIC;
    \getdata_reg[0]_rep__0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    \addr_reg[0]\ : in STD_LOGIC;
    \addr_reg[5]\ : in STD_LOGIC;
    \getdata_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[2]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized63\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized63\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized63\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_4__3_n_0\ : STD_LOGIC;
  signal \check[7]_i_5__3_n_0\ : STD_LOGIC;
  signal \check[7]_i_6__3_n_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_1__11_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__6_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__1_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__1_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__1_n_0\ : STD_LOGIC;
  signal \p_0_in__2__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[24]_i_1__17_n_0\ : STD_LOGIC;
  signal \result_data[27]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_series_start_ddraddr_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__13\ : label is "soft_lutpair1039";
  attribute SOFT_HLUTNM of \check[1]_i_1__13\ : label is "soft_lutpair1043";
  attribute SOFT_HLUTNM of \check[2]_i_1__13\ : label is "soft_lutpair1037";
  attribute SOFT_HLUTNM of \check[3]_i_1__13\ : label is "soft_lutpair1044";
  attribute SOFT_HLUTNM of \check[5]_i_1__13\ : label is "soft_lutpair1038";
  attribute SOFT_HLUTNM of \check[6]_i_1__13\ : label is "soft_lutpair1044";
  attribute SOFT_HLUTNM of \check[7]_i_2__4\ : label is "soft_lutpair1043";
  attribute SOFT_HLUTNM of \check[7]_i_4__3\ : label is "soft_lutpair1042";
  attribute SOFT_HLUTNM of \check[7]_i_5__3\ : label is "soft_lutpair1040";
  attribute SOFT_HLUTNM of \check[7]_i_6__3\ : label is "soft_lutpair1035";
  attribute SOFT_HLUTNM of \outreg[31]_i_4__2\ : label is "soft_lutpair1035";
  attribute SOFT_HLUTNM of \outreg[31]_i_6__1\ : label is "soft_lutpair1037";
  attribute SOFT_HLUTNM of \outreg[31]_i_8__1\ : label is "soft_lutpair1039";
  attribute SOFT_HLUTNM of \outreg[31]_i_9__1\ : label is "soft_lutpair1038";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__0\ : label is "soft_lutpair1048";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__0\ : label is "soft_lutpair1055";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__0\ : label is "soft_lutpair1054";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__0\ : label is "soft_lutpair1049";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__0\ : label is "soft_lutpair1045";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__0\ : label is "soft_lutpair1047";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__0\ : label is "soft_lutpair1050";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__0\ : label is "soft_lutpair1053";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__0\ : label is "soft_lutpair1052";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__0\ : label is "soft_lutpair1051";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__0\ : label is "soft_lutpair1050";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__0\ : label is "soft_lutpair1057";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__0\ : label is "soft_lutpair1046";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__0\ : label is "soft_lutpair1049";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__0\ : label is "soft_lutpair1048";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__0\ : label is "soft_lutpair1047";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__17\ : label is "soft_lutpair1045";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__11\ : label is "soft_lutpair1046";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__0\ : label is "soft_lutpair1057";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__0\ : label is "soft_lutpair1051";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__0\ : label is "soft_lutpair1052";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__0\ : label is "soft_lutpair1053";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__0\ : label is "soft_lutpair1054";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__0\ : label is "soft_lutpair1055";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__0\ : label is "soft_lutpair1056";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__0\ : label is "soft_lutpair1056";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__0\ : label is "soft_lutpair1040";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__0\ : label is "soft_lutpair1036";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__0\ : label is "soft_lutpair1036";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__0\ : label is "soft_lutpair1042";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__0\ : label is "soft_lutpair1041";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__0\ : label is "soft_lutpair1041";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_series_start_ddraddr_valid <= \^wreg_series_start_ddraddr_valid\;
\check[0]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__3_n_0\,
      I1 => \getdata_reg[0]_rep__0\,
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__3_n_0\,
      I1 => \getdata_reg[7]\(0),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__3_n_0\,
      I1 => \getdata_reg[7]\(1),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__3_n_0\,
      I1 => D(0),
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__3_n_0\,
      I1 => \getdata_reg[7]\(2),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__3_n_0\,
      I1 => p_0_in(0),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__3_n_0\,
      I1 => p_0_in(1),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101111"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \addr_reg[5]\,
      I2 => \check[7]_i_4__3_n_0\,
      I3 => \check[7]_i_5__3_n_0\,
      I4 => \rv_len_reg__0\(2),
      O => \^e\(0)
    );
\check[7]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__3_n_0\,
      I1 => \getdata_reg[7]\(3),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check[7]_i_4__3_n_0\
    );
\check[7]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \check[7]_i_5__3_n_0\
    );
\check[7]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \check[7]_i_5__3_n_0\,
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__0\(2),
      O => \check[7]_i_6__3_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[31]_i_3__2_n_0\,
      I1 => \outreg[31]_i_4__2_n_0\,
      I2 => isa_cs_reg,
      O => \outreg[31]_i_1__11_n_0\
    );
\outreg[31]_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__6_n_0\
    );
\outreg[31]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__1_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]\(3),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[31]_i_8__1_n_0\,
      I5 => \outreg[31]_i_9__1_n_0\,
      O => \outreg[31]_i_3__2_n_0\
    );
\outreg[31]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \rv_len_reg__0\(2),
      I1 => \check[7]_i_5__3_n_0\,
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__1\(4),
      O => \outreg[31]_i_4__2_n_0\
    );
\outreg[31]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => \getdata_reg[7]\(1),
      I2 => \check_reg_n_0_[6]\,
      I3 => p_0_in(1),
      O => \outreg[31]_i_6__1_n_0\
    );
\outreg[31]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => \getdata_reg[0]_rep__0\,
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]\(2),
      O => \outreg[31]_i_8__1_n_0\
    );
\outreg[31]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => p_0_in(0),
      I2 => \check_reg_n_0_[1]\,
      I3 => \getdata_reg[7]\(0),
      O => \outreg[31]_i_9__1_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_series_start_ddraddr(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(2),
      Q => wreg_series_start_ddraddr(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(3),
      Q => wreg_series_start_ddraddr(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(4),
      Q => wreg_series_start_ddraddr(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(5),
      Q => wreg_series_start_ddraddr(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(6),
      Q => wreg_series_start_ddraddr(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(7),
      Q => wreg_series_start_ddraddr(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(8),
      Q => wreg_series_start_ddraddr(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(9),
      Q => wreg_series_start_ddraddr(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(10),
      Q => wreg_series_start_ddraddr(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(11),
      Q => wreg_series_start_ddraddr(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_series_start_ddraddr(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(12),
      Q => wreg_series_start_ddraddr(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(13),
      Q => wreg_series_start_ddraddr(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(14),
      Q => wreg_series_start_ddraddr(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(15),
      Q => wreg_series_start_ddraddr(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(16),
      Q => wreg_series_start_ddraddr(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(17),
      Q => wreg_series_start_ddraddr(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(18),
      Q => wreg_series_start_ddraddr(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(19),
      Q => wreg_series_start_ddraddr(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(20),
      Q => wreg_series_start_ddraddr(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(21),
      Q => wreg_series_start_ddraddr(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_series_start_ddraddr(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(22),
      Q => wreg_series_start_ddraddr(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(23),
      Q => wreg_series_start_ddraddr(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_series_start_ddraddr(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_series_start_ddraddr(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_series_start_ddraddr(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_series_start_ddraddr(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_series_start_ddraddr(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(0),
      Q => wreg_series_start_ddraddr(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__11_n_0\,
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__3\(1),
      Q => wreg_series_start_ddraddr(9)
    );
\result_data[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(0),
      I1 => \^e\(0),
      O => \result_data[0]_i_1__0_n_0\
    );
\result_data[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(10),
      I1 => \^e\(0),
      O => \result_data[10]_i_1__0_n_0\
    );
\result_data[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(11),
      I1 => \^e\(0),
      O => \result_data[11]_i_1__0_n_0\
    );
\result_data[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(12),
      I1 => \^e\(0),
      O => \result_data[12]_i_1__0_n_0\
    );
\result_data[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(13),
      I1 => \^e\(0),
      O => \result_data[13]_i_1__0_n_0\
    );
\result_data[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(14),
      I1 => \^e\(0),
      O => \result_data[14]_i_1__0_n_0\
    );
\result_data[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(15),
      I1 => \^e\(0),
      O => \result_data[15]_i_1__0_n_0\
    );
\result_data[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(16),
      I1 => \^e\(0),
      O => \result_data[16]_i_1__0_n_0\
    );
\result_data[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(17),
      I1 => \^e\(0),
      O => \result_data[17]_i_1__0_n_0\
    );
\result_data[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(18),
      I1 => \^e\(0),
      O => \result_data[18]_i_1__0_n_0\
    );
\result_data[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(19),
      I1 => \^e\(0),
      O => \result_data[19]_i_1__0_n_0\
    );
\result_data[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(1),
      I1 => \^e\(0),
      O => \result_data[1]_i_1__0_n_0\
    );
\result_data[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(20),
      I1 => \^e\(0),
      O => \result_data[20]_i_1__0_n_0\
    );
\result_data[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(21),
      I1 => \^e\(0),
      O => \result_data[21]_i_1__0_n_0\
    );
\result_data[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(22),
      I1 => \^e\(0),
      O => \result_data[22]_i_1__0_n_0\
    );
\result_data[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(23),
      I1 => \^e\(0),
      O => \result_data[23]_i_1__0_n_0\
    );
\result_data[24]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[0]_rep__0\,
      O => \result_data[24]_i_1__17_n_0\
    );
\result_data[27]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(0),
      O => \result_data[27]_i_1__11_n_0\
    );
\result_data[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(2),
      I1 => \^e\(0),
      O => \result_data[2]_i_1__0_n_0\
    );
\result_data[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(3),
      I1 => \^e\(0),
      O => \result_data[3]_i_1__0_n_0\
    );
\result_data[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(4),
      I1 => \^e\(0),
      O => \result_data[4]_i_1__0_n_0\
    );
\result_data[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(5),
      I1 => \^e\(0),
      O => \result_data[5]_i_1__0_n_0\
    );
\result_data[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(6),
      I1 => \^e\(0),
      O => \result_data[6]_i_1__0_n_0\
    );
\result_data[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(7),
      I1 => \^e\(0),
      O => \result_data[7]_i_1__0_n_0\
    );
\result_data[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(8),
      I1 => \^e\(0),
      O => \result_data[8]_i_1__0_n_0\
    );
\result_data[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__3\(9),
      I1 => \^e\(0),
      O => \result_data[9]_i_1__0_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[0]_i_1__0_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[10]_i_1__0_n_0\,
      Q => \p_0_in__3\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[11]_i_1__0_n_0\,
      Q => \p_0_in__3\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[12]_i_1__0_n_0\,
      Q => \p_0_in__3\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[13]_i_1__0_n_0\,
      Q => \p_0_in__3\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[14]_i_1__0_n_0\,
      Q => \p_0_in__3\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[15]_i_1__0_n_0\,
      Q => \p_0_in__3\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[16]_i_1__0_n_0\,
      Q => \p_0_in__3\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[17]_i_1__0_n_0\,
      Q => \p_0_in__3\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[18]_i_1__0_n_0\,
      Q => \p_0_in__3\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[19]_i_1__0_n_0\,
      Q => \p_0_in__3\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[1]_i_1__0_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[20]_i_1__0_n_0\,
      Q => \p_0_in__3\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[21]_i_1__0_n_0\,
      Q => \p_0_in__3\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[22]_i_1__0_n_0\,
      Q => \p_0_in__3\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[23]_i_1__0_n_0\,
      Q => \p_0_in__3\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[24]_i_1__17_n_0\,
      Q => \p_0_in__3\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \getdata_reg[7]_0\(0),
      Q => \p_0_in__3\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \getdata_reg[7]_0\(1),
      Q => \p_0_in__3\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[27]_i_1__11_n_0\,
      Q => \p_0_in__3\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \getdata_reg[7]_0\(2),
      Q => \p_0_in__3\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \getdata_reg[7]_0\(3),
      Q => \p_0_in__3\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[2]_i_1__0_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \getdata_reg[7]_0\(4),
      Q => \p_0_in__3\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \getdata_reg[7]_0\(5),
      Q => \p_0_in__3\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[3]_i_1__0_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[4]_i_1__0_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[5]_i_1__0_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[6]_i_1__0_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[7]_i_1__0_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[8]_i_1__0_n_0\,
      Q => \p_0_in__3\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \result_data[9]_i_1__0_n_0\,
      Q => \p_0_in__3\(1)
    );
\rv_len[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__2__0\(1)
    );
\rv_len[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(2),
      O => \p_0_in__2__0\(2)
    );
\rv_len[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__2__0\(3)
    );
\rv_len[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(3),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__0\(2),
      I5 => isa_cs_reg,
      O => \p_0_in__2__0\(4)
    );
\rv_len[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \rv_len[5]_i_2__2_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__2__0\(5)
    );
\rv_len[5]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__2_n_0\
    );
\rv_len[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \rv_len[7]_i_3__2_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__2__0\(6)
    );
\rv_len[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \rv_len[7]_i_3__2_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__2__0\(7)
    );
\rv_len[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__2_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__2__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__2__0\(2),
      Q => \rv_len_reg__0\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__2__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__2__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__2__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__2__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__6_n_0\,
      D => \p_0_in__2__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[31]_i_3__2_n_0\,
      I1 => \outreg[31]_i_4__2_n_0\,
      I2 => isa_cs_reg,
      I3 => \^wreg_series_start_ddraddr_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__6_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_series_start_ddraddr_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized64\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_series_stop_ddraddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_stop_ddraddr_valid : out STD_LOGIC;
    \addr_reg[7]\ : in STD_LOGIC;
    \getdata_reg[0]_rep__0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    reset : in STD_LOGIC;
    isa_cs_reg : in STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    \getdata_reg[0]_rep\ : in STD_LOGIC;
    \getdata_reg[1]_rep__0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[2]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized64\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized64\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized64\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_5__4_n_0\ : STD_LOGIC;
  signal \check[7]_i_6__4_n_0\ : STD_LOGIC;
  signal \check[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_1__16_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__8_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_3__3_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__3_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__2_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__2_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__2_n_0\ : STD_LOGIC;
  signal \p_0_in__3__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[24]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[27]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__6_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_series_stop_ddraddr_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__14\ : label is "soft_lutpair1063";
  attribute SOFT_HLUTNM of \check[1]_i_1__14\ : label is "soft_lutpair1066";
  attribute SOFT_HLUTNM of \check[2]_i_1__14\ : label is "soft_lutpair1061";
  attribute SOFT_HLUTNM of \check[3]_i_1__14\ : label is "soft_lutpair1067";
  attribute SOFT_HLUTNM of \check[4]_i_1__14\ : label is "soft_lutpair1067";
  attribute SOFT_HLUTNM of \check[5]_i_1__14\ : label is "soft_lutpair1062";
  attribute SOFT_HLUTNM of \check[6]_i_1__14\ : label is "soft_lutpair1066";
  attribute SOFT_HLUTNM of \check[7]_i_5__4\ : label is "soft_lutpair1065";
  attribute SOFT_HLUTNM of \check[7]_i_6__4\ : label is "soft_lutpair1064";
  attribute SOFT_HLUTNM of \check[7]_i_7__1\ : label is "soft_lutpair1058";
  attribute SOFT_HLUTNM of \outreg[31]_i_4__3\ : label is "soft_lutpair1058";
  attribute SOFT_HLUTNM of \outreg[31]_i_6__2\ : label is "soft_lutpair1061";
  attribute SOFT_HLUTNM of \outreg[31]_i_8__2\ : label is "soft_lutpair1063";
  attribute SOFT_HLUTNM of \outreg[31]_i_9__2\ : label is "soft_lutpair1062";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__6\ : label is "soft_lutpair1071";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__6\ : label is "soft_lutpair1074";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__6\ : label is "soft_lutpair1079";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__6\ : label is "soft_lutpair1072";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__6\ : label is "soft_lutpair1078";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__6\ : label is "soft_lutpair1069";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__6\ : label is "soft_lutpair1077";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__6\ : label is "soft_lutpair1076";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__6\ : label is "soft_lutpair1075";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__6\ : label is "soft_lutpair1070";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__6\ : label is "soft_lutpair1074";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__6\ : label is "soft_lutpair1080";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__6\ : label is "soft_lutpair1073";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__6\ : label is "soft_lutpair1072";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__6\ : label is "soft_lutpair1071";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__6\ : label is "soft_lutpair1070";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__22\ : label is "soft_lutpair1068";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__16\ : label is "soft_lutpair1069";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__6\ : label is "soft_lutpair1068";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__6\ : label is "soft_lutpair1073";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__6\ : label is "soft_lutpair1075";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__6\ : label is "soft_lutpair1076";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__6\ : label is "soft_lutpair1077";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__6\ : label is "soft_lutpair1078";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__6\ : label is "soft_lutpair1079";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__6\ : label is "soft_lutpair1080";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__6\ : label is "soft_lutpair1064";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__6\ : label is "soft_lutpair1060";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__6\ : label is "soft_lutpair1060";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__6\ : label is "soft_lutpair1065";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__6\ : label is "soft_lutpair1059";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__6\ : label is "soft_lutpair1059";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_series_stop_ddraddr_valid <= \^wreg_series_stop_ddraddr_valid\;
\check[0]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__1_n_0\,
      I1 => \getdata_reg[0]_rep\,
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__1_n_0\,
      I1 => \getdata_reg[1]_rep__0\,
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__1_n_0\,
      I1 => p_0_in(0),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__1_n_0\,
      I1 => D(0),
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__1_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__1_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__1_n_0\,
      I1 => D(3),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404444"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \addr_reg[3]\,
      I2 => \check[7]_i_5__4_n_0\,
      I3 => \check[7]_i_6__4_n_0\,
      I4 => \rv_len_reg__0\(2),
      O => \^e\(0)
    );
\check[7]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__1_n_0\,
      I1 => D(4),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check[7]_i_5__4_n_0\
    );
\check[7]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \check[7]_i_6__4_n_0\
    );
\check[7]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \check[7]_i_6__4_n_0\,
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__0\(2),
      O => \check[7]_i_7__1_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[31]_i_3__3_n_0\,
      I1 => \outreg[31]_i_4__3_n_0\,
      I2 => \addr_reg[7]\,
      O => \outreg[31]_i_1__16_n_0\
    );
\outreg[31]_i_2__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__8_n_0\
    );
\outreg[31]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__2_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => D(4),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[31]_i_8__2_n_0\,
      I5 => \outreg[31]_i_9__2_n_0\,
      O => \outreg[31]_i_3__3_n_0\
    );
\outreg[31]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \rv_len_reg__0\(2),
      I1 => \check[7]_i_6__4_n_0\,
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__1\(4),
      O => \outreg[31]_i_4__3_n_0\
    );
\outreg[31]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => p_0_in(0),
      I2 => \check_reg_n_0_[6]\,
      I3 => D(3),
      O => \outreg[31]_i_6__2_n_0\
    );
\outreg[31]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => \getdata_reg[0]_rep\,
      I2 => \check_reg_n_0_[4]\,
      I3 => D(1),
      O => \outreg[31]_i_8__2_n_0\
    );
\outreg[31]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[1]\,
      I3 => \getdata_reg[1]_rep__0\,
      O => \outreg[31]_i_9__2_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_series_stop_ddraddr(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(2),
      Q => wreg_series_stop_ddraddr(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(3),
      Q => wreg_series_stop_ddraddr(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(4),
      Q => wreg_series_stop_ddraddr(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(5),
      Q => wreg_series_stop_ddraddr(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(6),
      Q => wreg_series_stop_ddraddr(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(7),
      Q => wreg_series_stop_ddraddr(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(8),
      Q => wreg_series_stop_ddraddr(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(9),
      Q => wreg_series_stop_ddraddr(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(10),
      Q => wreg_series_stop_ddraddr(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(11),
      Q => wreg_series_stop_ddraddr(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_series_stop_ddraddr(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(12),
      Q => wreg_series_stop_ddraddr(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(13),
      Q => wreg_series_stop_ddraddr(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(14),
      Q => wreg_series_stop_ddraddr(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(15),
      Q => wreg_series_stop_ddraddr(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(16),
      Q => wreg_series_stop_ddraddr(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(17),
      Q => wreg_series_stop_ddraddr(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(18),
      Q => wreg_series_stop_ddraddr(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(19),
      Q => wreg_series_stop_ddraddr(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(20),
      Q => wreg_series_stop_ddraddr(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(21),
      Q => wreg_series_stop_ddraddr(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_series_stop_ddraddr(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(22),
      Q => wreg_series_stop_ddraddr(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(23),
      Q => wreg_series_stop_ddraddr(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_series_stop_ddraddr(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_series_stop_ddraddr(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_series_stop_ddraddr(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_series_stop_ddraddr(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_series_stop_ddraddr(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(0),
      Q => wreg_series_stop_ddraddr(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__16_n_0\,
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__4\(1),
      Q => wreg_series_stop_ddraddr(9)
    );
\result_data[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(0),
      I1 => \^e\(0),
      O => \result_data[0]_i_1__6_n_0\
    );
\result_data[10]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(10),
      I1 => \^e\(0),
      O => \result_data[10]_i_1__6_n_0\
    );
\result_data[11]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(11),
      I1 => \^e\(0),
      O => \result_data[11]_i_1__6_n_0\
    );
\result_data[12]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(12),
      I1 => \^e\(0),
      O => \result_data[12]_i_1__6_n_0\
    );
\result_data[13]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(13),
      I1 => \^e\(0),
      O => \result_data[13]_i_1__6_n_0\
    );
\result_data[14]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(14),
      I1 => \^e\(0),
      O => \result_data[14]_i_1__6_n_0\
    );
\result_data[15]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(15),
      I1 => \^e\(0),
      O => \result_data[15]_i_1__6_n_0\
    );
\result_data[16]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(16),
      I1 => \^e\(0),
      O => \result_data[16]_i_1__6_n_0\
    );
\result_data[17]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(17),
      I1 => \^e\(0),
      O => \result_data[17]_i_1__6_n_0\
    );
\result_data[18]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(18),
      I1 => \^e\(0),
      O => \result_data[18]_i_1__6_n_0\
    );
\result_data[19]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(19),
      I1 => \^e\(0),
      O => \result_data[19]_i_1__6_n_0\
    );
\result_data[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(1),
      I1 => \^e\(0),
      O => \result_data[1]_i_1__6_n_0\
    );
\result_data[20]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(20),
      I1 => \^e\(0),
      O => \result_data[20]_i_1__6_n_0\
    );
\result_data[21]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(21),
      I1 => \^e\(0),
      O => \result_data[21]_i_1__6_n_0\
    );
\result_data[22]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(22),
      I1 => \^e\(0),
      O => \result_data[22]_i_1__6_n_0\
    );
\result_data[23]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(23),
      I1 => \^e\(0),
      O => \result_data[23]_i_1__6_n_0\
    );
\result_data[24]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[0]_rep__0\,
      O => \result_data[24]_i_1__22_n_0\
    );
\result_data[27]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(0),
      O => \result_data[27]_i_1__16_n_0\
    );
\result_data[2]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(2),
      I1 => \^e\(0),
      O => \result_data[2]_i_1__6_n_0\
    );
\result_data[3]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(3),
      I1 => \^e\(0),
      O => \result_data[3]_i_1__6_n_0\
    );
\result_data[4]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(4),
      I1 => \^e\(0),
      O => \result_data[4]_i_1__6_n_0\
    );
\result_data[5]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(5),
      I1 => \^e\(0),
      O => \result_data[5]_i_1__6_n_0\
    );
\result_data[6]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(6),
      I1 => \^e\(0),
      O => \result_data[6]_i_1__6_n_0\
    );
\result_data[7]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(7),
      I1 => \^e\(0),
      O => \result_data[7]_i_1__6_n_0\
    );
\result_data[8]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(8),
      I1 => \^e\(0),
      O => \result_data[8]_i_1__6_n_0\
    );
\result_data[9]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__4\(9),
      I1 => \^e\(0),
      O => \result_data[9]_i_1__6_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[0]_i_1__6_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[10]_i_1__6_n_0\,
      Q => \p_0_in__4\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[11]_i_1__6_n_0\,
      Q => \p_0_in__4\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[12]_i_1__6_n_0\,
      Q => \p_0_in__4\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[13]_i_1__6_n_0\,
      Q => \p_0_in__4\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[14]_i_1__6_n_0\,
      Q => \p_0_in__4\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[15]_i_1__6_n_0\,
      Q => \p_0_in__4\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[16]_i_1__6_n_0\,
      Q => \p_0_in__4\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[17]_i_1__6_n_0\,
      Q => \p_0_in__4\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[18]_i_1__6_n_0\,
      Q => \p_0_in__4\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[19]_i_1__6_n_0\,
      Q => \p_0_in__4\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[1]_i_1__6_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[20]_i_1__6_n_0\,
      Q => \p_0_in__4\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[21]_i_1__6_n_0\,
      Q => \p_0_in__4\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[22]_i_1__6_n_0\,
      Q => \p_0_in__4\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[23]_i_1__6_n_0\,
      Q => \p_0_in__4\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[24]_i_1__22_n_0\,
      Q => \p_0_in__4\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \getdata_reg[7]_rep\(0),
      Q => \p_0_in__4\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \getdata_reg[7]_rep\(1),
      Q => \p_0_in__4\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[27]_i_1__16_n_0\,
      Q => \p_0_in__4\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \getdata_reg[7]_rep\(2),
      Q => \p_0_in__4\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \getdata_reg[7]_rep\(3),
      Q => \p_0_in__4\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[2]_i_1__6_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \getdata_reg[7]_rep\(4),
      Q => \p_0_in__4\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \getdata_reg[7]_rep\(5),
      Q => \p_0_in__4\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[3]_i_1__6_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[4]_i_1__6_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[5]_i_1__6_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[6]_i_1__6_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[7]_i_1__6_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[8]_i_1__6_n_0\,
      Q => \p_0_in__4\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \result_data[9]_i_1__6_n_0\,
      Q => \p_0_in__4\(1)
    );
\rv_len[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[7]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__3__0\(1)
    );
\rv_len[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[7]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(2),
      O => \p_0_in__3__0\(2)
    );
\rv_len[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[7]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__3__0\(3)
    );
\rv_len[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(3),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__0\(2),
      I5 => \addr_reg[7]\,
      O => \p_0_in__3__0\(4)
    );
\rv_len[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[7]\,
      I1 => \rv_len[7]_i_3__3_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__3__0\(5)
    );
\rv_len[6]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \addr_reg[7]\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len[7]_i_3__3_n_0\,
      I3 => \rv_len_reg__1\(6),
      O => \p_0_in__3__0\(6)
    );
\rv_len[7]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0800"
    )
        port map (
      I0 => \addr_reg[7]\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len[7]_i_3__3_n_0\,
      I3 => \rv_len_reg__1\(6),
      I4 => \rv_len_reg__1\(7),
      O => \p_0_in__3__0\(7)
    );
\rv_len[7]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[7]_i_3__3_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__3__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__3__0\(2),
      Q => \rv_len_reg__0\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__3__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__3__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__3__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__3__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__8_n_0\,
      D => \p_0_in__3__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[31]_i_3__3_n_0\,
      I1 => \outreg[31]_i_4__3_n_0\,
      I2 => \addr_reg[7]\,
      I3 => \^wreg_series_stop_ddraddr_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__8_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_series_stop_ddraddr_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized65\ is
  port (
    wreg_series_startmode_valid : out STD_LOGIC;
    wreg_series_startmode : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized65\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized65\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized65\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => D(0),
      Q => wreg_series_startmode(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => D(1),
      Q => wreg_series_startmode(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => p_0_in(0),
      Q => wreg_series_startmode(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => D(2),
      Q => wreg_series_startmode(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => D(3),
      Q => wreg_series_startmode(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => D(4),
      Q => wreg_series_startmode(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => D(5),
      Q => wreg_series_startmode(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]\(0),
      CLR => reset,
      D => D(6),
      Q => wreg_series_startmode(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \addr_reg[6]\(0),
      Q => wreg_series_startmode_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized66\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_series_star_trigmode1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_star_trigmode1_valid : out STD_LOGIC;
    \addr_reg[2]\ : in STD_LOGIC;
    \getdata_reg[0]_rep__0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    reset : in STD_LOGIC;
    \addr_reg[0]\ : in STD_LOGIC;
    \addr_reg[4]\ : in STD_LOGIC;
    \getdata_reg[0]_rep\ : in STD_LOGIC;
    \getdata_reg[2]_rep\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[2]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized66\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized66\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized66\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_4__4_n_0\ : STD_LOGIC;
  signal \check[7]_i_5__5_n_0\ : STD_LOGIC;
  signal \check[7]_i_6__5_n_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_1__15_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__5_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_3__4_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__4_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__3_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__3_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__3_n_0\ : STD_LOGIC;
  signal \p_0_in__4__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[24]_i_1__21_n_0\ : STD_LOGIC;
  signal \result_data[27]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__5_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__3_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__4_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_series_star_trigmode1_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__15\ : label is "soft_lutpair954";
  attribute SOFT_HLUTNM of \check[1]_i_1__15\ : label is "soft_lutpair958";
  attribute SOFT_HLUTNM of \check[2]_i_1__15\ : label is "soft_lutpair952";
  attribute SOFT_HLUTNM of \check[3]_i_1__15\ : label is "soft_lutpair959";
  attribute SOFT_HLUTNM of \check[5]_i_1__15\ : label is "soft_lutpair953";
  attribute SOFT_HLUTNM of \check[6]_i_1__15\ : label is "soft_lutpair959";
  attribute SOFT_HLUTNM of \check[7]_i_2__6\ : label is "soft_lutpair958";
  attribute SOFT_HLUTNM of \check[7]_i_4__4\ : label is "soft_lutpair957";
  attribute SOFT_HLUTNM of \check[7]_i_5__5\ : label is "soft_lutpair955";
  attribute SOFT_HLUTNM of \check[7]_i_6__5\ : label is "soft_lutpair950";
  attribute SOFT_HLUTNM of \outreg[31]_i_4__4\ : label is "soft_lutpair950";
  attribute SOFT_HLUTNM of \outreg[31]_i_6__3\ : label is "soft_lutpair952";
  attribute SOFT_HLUTNM of \outreg[31]_i_8__3\ : label is "soft_lutpair954";
  attribute SOFT_HLUTNM of \outreg[31]_i_9__3\ : label is "soft_lutpair953";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__5\ : label is "soft_lutpair963";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__5\ : label is "soft_lutpair970";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__5\ : label is "soft_lutpair969";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__5\ : label is "soft_lutpair964";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__5\ : label is "soft_lutpair960";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__5\ : label is "soft_lutpair962";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__5\ : label is "soft_lutpair965";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__5\ : label is "soft_lutpair968";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__5\ : label is "soft_lutpair967";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__5\ : label is "soft_lutpair966";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__5\ : label is "soft_lutpair965";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__5\ : label is "soft_lutpair972";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__5\ : label is "soft_lutpair961";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__5\ : label is "soft_lutpair964";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__5\ : label is "soft_lutpair963";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__5\ : label is "soft_lutpair962";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__21\ : label is "soft_lutpair960";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__15\ : label is "soft_lutpair961";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__5\ : label is "soft_lutpair972";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__5\ : label is "soft_lutpair966";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__5\ : label is "soft_lutpair967";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__5\ : label is "soft_lutpair968";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__5\ : label is "soft_lutpair969";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__5\ : label is "soft_lutpair970";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__5\ : label is "soft_lutpair971";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__5\ : label is "soft_lutpair971";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__5\ : label is "soft_lutpair955";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__5\ : label is "soft_lutpair951";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__5\ : label is "soft_lutpair951";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__5\ : label is "soft_lutpair957";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__5\ : label is "soft_lutpair956";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__5\ : label is "soft_lutpair956";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_series_star_trigmode1_valid <= \^wreg_series_star_trigmode1_valid\;
\check[0]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__5_n_0\,
      I1 => \getdata_reg[0]_rep\,
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__5_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__5_n_0\,
      I1 => \getdata_reg[2]_rep\,
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__5_n_0\,
      I1 => D(1),
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__5_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__5_n_0\,
      I1 => D(3),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__5_n_0\,
      I1 => D(4),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404444"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \addr_reg[4]\,
      I2 => \check[7]_i_4__4_n_0\,
      I3 => \check[7]_i_5__5_n_0\,
      I4 => \rv_len_reg__0\(2),
      O => \^e\(0)
    );
\check[7]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__5_n_0\,
      I1 => D(5),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check[7]_i_4__4_n_0\
    );
\check[7]_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \check[7]_i_5__5_n_0\
    );
\check[7]_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \check[7]_i_5__5_n_0\,
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__0\(2),
      O => \check[7]_i_6__5_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[31]_i_3__4_n_0\,
      I1 => \outreg[31]_i_4__4_n_0\,
      I2 => \addr_reg[2]\,
      O => \outreg[31]_i_1__15_n_0\
    );
\outreg[31]_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__5_n_0\
    );
\outreg[31]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__3_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => D(5),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[31]_i_8__3_n_0\,
      I5 => \outreg[31]_i_9__3_n_0\,
      O => \outreg[31]_i_3__4_n_0\
    );
\outreg[31]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \rv_len_reg__0\(2),
      I1 => \check[7]_i_5__5_n_0\,
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__1\(4),
      O => \outreg[31]_i_4__4_n_0\
    );
\outreg[31]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => \getdata_reg[2]_rep\,
      I2 => \check_reg_n_0_[6]\,
      I3 => D(4),
      O => \outreg[31]_i_6__3_n_0\
    );
\outreg[31]_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => \getdata_reg[0]_rep\,
      I2 => \check_reg_n_0_[4]\,
      I3 => D(2),
      O => \outreg[31]_i_8__3_n_0\
    );
\outreg[31]_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => D(3),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(0),
      O => \outreg[31]_i_9__3_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_series_star_trigmode1(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(2),
      Q => wreg_series_star_trigmode1(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(3),
      Q => wreg_series_star_trigmode1(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(4),
      Q => wreg_series_star_trigmode1(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(5),
      Q => wreg_series_star_trigmode1(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(6),
      Q => wreg_series_star_trigmode1(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(7),
      Q => wreg_series_star_trigmode1(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(8),
      Q => wreg_series_star_trigmode1(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(9),
      Q => wreg_series_star_trigmode1(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(10),
      Q => wreg_series_star_trigmode1(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(11),
      Q => wreg_series_star_trigmode1(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_series_star_trigmode1(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(12),
      Q => wreg_series_star_trigmode1(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(13),
      Q => wreg_series_star_trigmode1(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(14),
      Q => wreg_series_star_trigmode1(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(15),
      Q => wreg_series_star_trigmode1(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(16),
      Q => wreg_series_star_trigmode1(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(17),
      Q => wreg_series_star_trigmode1(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(18),
      Q => wreg_series_star_trigmode1(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(19),
      Q => wreg_series_star_trigmode1(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(20),
      Q => wreg_series_star_trigmode1(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(21),
      Q => wreg_series_star_trigmode1(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_series_star_trigmode1(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(22),
      Q => wreg_series_star_trigmode1(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(23),
      Q => wreg_series_star_trigmode1(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_series_star_trigmode1(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_series_star_trigmode1(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_series_star_trigmode1(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_series_star_trigmode1(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_series_star_trigmode1(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(0),
      Q => wreg_series_star_trigmode1(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__15_n_0\,
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__5\(1),
      Q => wreg_series_star_trigmode1(9)
    );
\result_data[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(0),
      I1 => \^e\(0),
      O => \result_data[0]_i_1__5_n_0\
    );
\result_data[10]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(10),
      I1 => \^e\(0),
      O => \result_data[10]_i_1__5_n_0\
    );
\result_data[11]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(11),
      I1 => \^e\(0),
      O => \result_data[11]_i_1__5_n_0\
    );
\result_data[12]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(12),
      I1 => \^e\(0),
      O => \result_data[12]_i_1__5_n_0\
    );
\result_data[13]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(13),
      I1 => \^e\(0),
      O => \result_data[13]_i_1__5_n_0\
    );
\result_data[14]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(14),
      I1 => \^e\(0),
      O => \result_data[14]_i_1__5_n_0\
    );
\result_data[15]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(15),
      I1 => \^e\(0),
      O => \result_data[15]_i_1__5_n_0\
    );
\result_data[16]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(16),
      I1 => \^e\(0),
      O => \result_data[16]_i_1__5_n_0\
    );
\result_data[17]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(17),
      I1 => \^e\(0),
      O => \result_data[17]_i_1__5_n_0\
    );
\result_data[18]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(18),
      I1 => \^e\(0),
      O => \result_data[18]_i_1__5_n_0\
    );
\result_data[19]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(19),
      I1 => \^e\(0),
      O => \result_data[19]_i_1__5_n_0\
    );
\result_data[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(1),
      I1 => \^e\(0),
      O => \result_data[1]_i_1__5_n_0\
    );
\result_data[20]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(20),
      I1 => \^e\(0),
      O => \result_data[20]_i_1__5_n_0\
    );
\result_data[21]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(21),
      I1 => \^e\(0),
      O => \result_data[21]_i_1__5_n_0\
    );
\result_data[22]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(22),
      I1 => \^e\(0),
      O => \result_data[22]_i_1__5_n_0\
    );
\result_data[23]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(23),
      I1 => \^e\(0),
      O => \result_data[23]_i_1__5_n_0\
    );
\result_data[24]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[0]_rep__0\,
      O => \result_data[24]_i_1__21_n_0\
    );
\result_data[27]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(1),
      O => \result_data[27]_i_1__15_n_0\
    );
\result_data[2]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(2),
      I1 => \^e\(0),
      O => \result_data[2]_i_1__5_n_0\
    );
\result_data[3]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(3),
      I1 => \^e\(0),
      O => \result_data[3]_i_1__5_n_0\
    );
\result_data[4]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(4),
      I1 => \^e\(0),
      O => \result_data[4]_i_1__5_n_0\
    );
\result_data[5]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(5),
      I1 => \^e\(0),
      O => \result_data[5]_i_1__5_n_0\
    );
\result_data[6]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(6),
      I1 => \^e\(0),
      O => \result_data[6]_i_1__5_n_0\
    );
\result_data[7]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(7),
      I1 => \^e\(0),
      O => \result_data[7]_i_1__5_n_0\
    );
\result_data[8]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(8),
      I1 => \^e\(0),
      O => \result_data[8]_i_1__5_n_0\
    );
\result_data[9]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__5\(9),
      I1 => \^e\(0),
      O => \result_data[9]_i_1__5_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[0]_i_1__5_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[10]_i_1__5_n_0\,
      Q => \p_0_in__5\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[11]_i_1__5_n_0\,
      Q => \p_0_in__5\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[12]_i_1__5_n_0\,
      Q => \p_0_in__5\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[13]_i_1__5_n_0\,
      Q => \p_0_in__5\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[14]_i_1__5_n_0\,
      Q => \p_0_in__5\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[15]_i_1__5_n_0\,
      Q => \p_0_in__5\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[16]_i_1__5_n_0\,
      Q => \p_0_in__5\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[17]_i_1__5_n_0\,
      Q => \p_0_in__5\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[18]_i_1__5_n_0\,
      Q => \p_0_in__5\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[19]_i_1__5_n_0\,
      Q => \p_0_in__5\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[1]_i_1__5_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[20]_i_1__5_n_0\,
      Q => \p_0_in__5\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[21]_i_1__5_n_0\,
      Q => \p_0_in__5\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[22]_i_1__5_n_0\,
      Q => \p_0_in__5\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[23]_i_1__5_n_0\,
      Q => \p_0_in__5\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[24]_i_1__21_n_0\,
      Q => \p_0_in__5\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \getdata_reg[7]_rep\(0),
      Q => \p_0_in__5\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \getdata_reg[7]_rep\(1),
      Q => \p_0_in__5\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[27]_i_1__15_n_0\,
      Q => \p_0_in__5\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \getdata_reg[7]_rep\(2),
      Q => \p_0_in__5\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \getdata_reg[7]_rep\(3),
      Q => \p_0_in__5\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[2]_i_1__5_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \getdata_reg[7]_rep\(4),
      Q => \p_0_in__5\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \getdata_reg[7]_rep\(5),
      Q => \p_0_in__5\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[3]_i_1__5_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[4]_i_1__5_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[5]_i_1__5_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[6]_i_1__5_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[7]_i_1__5_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[8]_i_1__5_n_0\,
      Q => \p_0_in__5\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \result_data[9]_i_1__5_n_0\,
      Q => \p_0_in__5\(1)
    );
\rv_len[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__4__0\(1)
    );
\rv_len[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(2),
      O => \p_0_in__4__0\(2)
    );
\rv_len[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__4__0\(3)
    );
\rv_len[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__4__0\(4)
    );
\rv_len[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len[5]_i_2__3_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__4__0\(5)
    );
\rv_len[5]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__3_n_0\
    );
\rv_len[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len[7]_i_3__4_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__4__0\(6)
    );
\rv_len[7]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len[7]_i_3__4_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__4__0\(7)
    );
\rv_len[7]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__4_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__4__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__4__0\(2),
      Q => \rv_len_reg__0\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__4__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__4__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__4__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__4__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__5_n_0\,
      D => \p_0_in__4__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[31]_i_3__4_n_0\,
      I1 => \outreg[31]_i_4__4_n_0\,
      I2 => \addr_reg[2]\,
      I3 => \^wreg_series_star_trigmode1_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__5_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_series_star_trigmode1_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized67\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_series_star_trigmode2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_star_trigmode2_valid : out STD_LOGIC;
    \addr_reg[2]\ : in STD_LOGIC;
    \getdata_reg[0]_rep__0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    reset : in STD_LOGIC;
    \addr_reg[1]\ : in STD_LOGIC;
    \addr_reg[4]\ : in STD_LOGIC;
    \getdata_reg[0]_rep\ : in STD_LOGIC;
    \getdata_reg[2]_rep\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[1]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized67\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized67\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized67\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_3__8_n_0\ : STD_LOGIC;
  signal \check[7]_i_4__5_n_0\ : STD_LOGIC;
  signal \check[7]_i_5__6_n_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_1__13_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__9_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_3__5_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__5_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__4_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__4_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__4_n_0\ : STD_LOGIC;
  signal \p_0_in__5__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[24]_i_1__19_n_0\ : STD_LOGIC;
  signal \result_data[27]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__4_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__5_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_series_star_trigmode2_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__16\ : label is "soft_lutpair1016";
  attribute SOFT_HLUTNM of \check[1]_i_1__16\ : label is "soft_lutpair1020";
  attribute SOFT_HLUTNM of \check[2]_i_1__16\ : label is "soft_lutpair1014";
  attribute SOFT_HLUTNM of \check[3]_i_1__16\ : label is "soft_lutpair1021";
  attribute SOFT_HLUTNM of \check[5]_i_1__16\ : label is "soft_lutpair1015";
  attribute SOFT_HLUTNM of \check[6]_i_1__16\ : label is "soft_lutpair1021";
  attribute SOFT_HLUTNM of \check[7]_i_2__7\ : label is "soft_lutpair1020";
  attribute SOFT_HLUTNM of \check[7]_i_3__8\ : label is "soft_lutpair1019";
  attribute SOFT_HLUTNM of \check[7]_i_4__5\ : label is "soft_lutpair1017";
  attribute SOFT_HLUTNM of \check[7]_i_5__6\ : label is "soft_lutpair1012";
  attribute SOFT_HLUTNM of \outreg[31]_i_4__5\ : label is "soft_lutpair1012";
  attribute SOFT_HLUTNM of \outreg[31]_i_6__4\ : label is "soft_lutpair1014";
  attribute SOFT_HLUTNM of \outreg[31]_i_8__4\ : label is "soft_lutpair1016";
  attribute SOFT_HLUTNM of \outreg[31]_i_9__4\ : label is "soft_lutpair1015";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__3\ : label is "soft_lutpair1034";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__3\ : label is "soft_lutpair1031";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__3\ : label is "soft_lutpair1027";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__3\ : label is "soft_lutpair1024";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__3\ : label is "soft_lutpair1025";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__3\ : label is "soft_lutpair1028";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__3\ : label is "soft_lutpair1030";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__3\ : label is "soft_lutpair1029";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__3\ : label is "soft_lutpair1028";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__3\ : label is "soft_lutpair1027";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__3\ : label is "soft_lutpair1022";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__3\ : label is "soft_lutpair1034";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__3\ : label is "soft_lutpair1026";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__3\ : label is "soft_lutpair1026";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__3\ : label is "soft_lutpair1025";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__3\ : label is "soft_lutpair1024";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__19\ : label is "soft_lutpair1022";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__13\ : label is "soft_lutpair1023";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__3\ : label is "soft_lutpair1023";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__3\ : label is "soft_lutpair1029";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__3\ : label is "soft_lutpair1030";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__3\ : label is "soft_lutpair1031";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__3\ : label is "soft_lutpair1032";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__3\ : label is "soft_lutpair1033";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__3\ : label is "soft_lutpair1033";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__3\ : label is "soft_lutpair1032";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__3\ : label is "soft_lutpair1017";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__3\ : label is "soft_lutpair1013";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__3\ : label is "soft_lutpair1013";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__3\ : label is "soft_lutpair1019";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__3\ : label is "soft_lutpair1018";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__3\ : label is "soft_lutpair1018";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_series_star_trigmode2_valid <= \^wreg_series_star_trigmode2_valid\;
\check[0]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__6_n_0\,
      I1 => \getdata_reg[0]_rep\,
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__6_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__6_n_0\,
      I1 => \getdata_reg[2]_rep\,
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__6_n_0\,
      I1 => D(1),
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__6_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__6_n_0\,
      I1 => D(3),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__6_n_0\,
      I1 => D(4),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404444"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \addr_reg[4]\,
      I2 => \check[7]_i_3__8_n_0\,
      I3 => \check[7]_i_4__5_n_0\,
      I4 => \rv_len_reg__0\(2),
      O => \^e\(0)
    );
\check[7]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__6_n_0\,
      I1 => D(5),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check[7]_i_3__8_n_0\
    );
\check[7]_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \check[7]_i_4__5_n_0\
    );
\check[7]_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \check[7]_i_4__5_n_0\,
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__0\(2),
      O => \check[7]_i_5__6_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[31]_i_3__5_n_0\,
      I1 => \outreg[31]_i_4__5_n_0\,
      I2 => \addr_reg[2]\,
      O => \outreg[31]_i_1__13_n_0\
    );
\outreg[31]_i_2__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__9_n_0\
    );
\outreg[31]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__4_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => D(5),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[31]_i_8__4_n_0\,
      I5 => \outreg[31]_i_9__4_n_0\,
      O => \outreg[31]_i_3__5_n_0\
    );
\outreg[31]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \rv_len_reg__0\(2),
      I1 => \check[7]_i_4__5_n_0\,
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__1\(4),
      O => \outreg[31]_i_4__5_n_0\
    );
\outreg[31]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => \getdata_reg[2]_rep\,
      I2 => \check_reg_n_0_[6]\,
      I3 => D(4),
      O => \outreg[31]_i_6__4_n_0\
    );
\outreg[31]_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => \getdata_reg[0]_rep\,
      I2 => \check_reg_n_0_[4]\,
      I3 => D(2),
      O => \outreg[31]_i_8__4_n_0\
    );
\outreg[31]_i_9__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => D(3),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(0),
      O => \outreg[31]_i_9__4_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_series_star_trigmode2(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(2),
      Q => wreg_series_star_trigmode2(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(3),
      Q => wreg_series_star_trigmode2(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(4),
      Q => wreg_series_star_trigmode2(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(5),
      Q => wreg_series_star_trigmode2(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(6),
      Q => wreg_series_star_trigmode2(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(7),
      Q => wreg_series_star_trigmode2(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(8),
      Q => wreg_series_star_trigmode2(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(9),
      Q => wreg_series_star_trigmode2(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(10),
      Q => wreg_series_star_trigmode2(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(11),
      Q => wreg_series_star_trigmode2(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_series_star_trigmode2(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(12),
      Q => wreg_series_star_trigmode2(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(13),
      Q => wreg_series_star_trigmode2(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(14),
      Q => wreg_series_star_trigmode2(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(15),
      Q => wreg_series_star_trigmode2(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(16),
      Q => wreg_series_star_trigmode2(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(17),
      Q => wreg_series_star_trigmode2(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(18),
      Q => wreg_series_star_trigmode2(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(19),
      Q => wreg_series_star_trigmode2(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(20),
      Q => wreg_series_star_trigmode2(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(21),
      Q => wreg_series_star_trigmode2(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_series_star_trigmode2(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(22),
      Q => wreg_series_star_trigmode2(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(23),
      Q => wreg_series_star_trigmode2(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_series_star_trigmode2(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_series_star_trigmode2(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_series_star_trigmode2(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_series_star_trigmode2(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_series_star_trigmode2(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(0),
      Q => wreg_series_star_trigmode2(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__13_n_0\,
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__6\(1),
      Q => wreg_series_star_trigmode2(9)
    );
\result_data[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(0),
      I1 => \^e\(0),
      O => \result_data[0]_i_1__3_n_0\
    );
\result_data[10]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(10),
      I1 => \^e\(0),
      O => \result_data[10]_i_1__3_n_0\
    );
\result_data[11]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(11),
      I1 => \^e\(0),
      O => \result_data[11]_i_1__3_n_0\
    );
\result_data[12]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(12),
      I1 => \^e\(0),
      O => \result_data[12]_i_1__3_n_0\
    );
\result_data[13]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(13),
      I1 => \^e\(0),
      O => \result_data[13]_i_1__3_n_0\
    );
\result_data[14]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(14),
      I1 => \^e\(0),
      O => \result_data[14]_i_1__3_n_0\
    );
\result_data[15]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(15),
      I1 => \^e\(0),
      O => \result_data[15]_i_1__3_n_0\
    );
\result_data[16]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(16),
      I1 => \^e\(0),
      O => \result_data[16]_i_1__3_n_0\
    );
\result_data[17]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(17),
      I1 => \^e\(0),
      O => \result_data[17]_i_1__3_n_0\
    );
\result_data[18]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(18),
      I1 => \^e\(0),
      O => \result_data[18]_i_1__3_n_0\
    );
\result_data[19]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(19),
      I1 => \^e\(0),
      O => \result_data[19]_i_1__3_n_0\
    );
\result_data[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(1),
      I1 => \^e\(0),
      O => \result_data[1]_i_1__3_n_0\
    );
\result_data[20]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(20),
      I1 => \^e\(0),
      O => \result_data[20]_i_1__3_n_0\
    );
\result_data[21]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(21),
      I1 => \^e\(0),
      O => \result_data[21]_i_1__3_n_0\
    );
\result_data[22]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(22),
      I1 => \^e\(0),
      O => \result_data[22]_i_1__3_n_0\
    );
\result_data[23]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(23),
      I1 => \^e\(0),
      O => \result_data[23]_i_1__3_n_0\
    );
\result_data[24]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[0]_rep__0\,
      O => \result_data[24]_i_1__19_n_0\
    );
\result_data[27]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(1),
      O => \result_data[27]_i_1__13_n_0\
    );
\result_data[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(2),
      I1 => \^e\(0),
      O => \result_data[2]_i_1__3_n_0\
    );
\result_data[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(3),
      I1 => \^e\(0),
      O => \result_data[3]_i_1__3_n_0\
    );
\result_data[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(4),
      I1 => \^e\(0),
      O => \result_data[4]_i_1__3_n_0\
    );
\result_data[5]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(5),
      I1 => \^e\(0),
      O => \result_data[5]_i_1__3_n_0\
    );
\result_data[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(6),
      I1 => \^e\(0),
      O => \result_data[6]_i_1__3_n_0\
    );
\result_data[7]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(7),
      I1 => \^e\(0),
      O => \result_data[7]_i_1__3_n_0\
    );
\result_data[8]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(8),
      I1 => \^e\(0),
      O => \result_data[8]_i_1__3_n_0\
    );
\result_data[9]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__6\(9),
      I1 => \^e\(0),
      O => \result_data[9]_i_1__3_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[0]_i_1__3_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[10]_i_1__3_n_0\,
      Q => \p_0_in__6\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[11]_i_1__3_n_0\,
      Q => \p_0_in__6\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[12]_i_1__3_n_0\,
      Q => \p_0_in__6\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[13]_i_1__3_n_0\,
      Q => \p_0_in__6\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[14]_i_1__3_n_0\,
      Q => \p_0_in__6\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[15]_i_1__3_n_0\,
      Q => \p_0_in__6\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[16]_i_1__3_n_0\,
      Q => \p_0_in__6\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[17]_i_1__3_n_0\,
      Q => \p_0_in__6\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[18]_i_1__3_n_0\,
      Q => \p_0_in__6\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[19]_i_1__3_n_0\,
      Q => \p_0_in__6\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[1]_i_1__3_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[20]_i_1__3_n_0\,
      Q => \p_0_in__6\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[21]_i_1__3_n_0\,
      Q => \p_0_in__6\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[22]_i_1__3_n_0\,
      Q => \p_0_in__6\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[23]_i_1__3_n_0\,
      Q => \p_0_in__6\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[24]_i_1__19_n_0\,
      Q => \p_0_in__6\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \getdata_reg[7]_rep\(0),
      Q => \p_0_in__6\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \getdata_reg[7]_rep\(1),
      Q => \p_0_in__6\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[27]_i_1__13_n_0\,
      Q => \p_0_in__6\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \getdata_reg[7]_rep\(2),
      Q => \p_0_in__6\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \getdata_reg[7]_rep\(3),
      Q => \p_0_in__6\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[2]_i_1__3_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \getdata_reg[7]_rep\(4),
      Q => \p_0_in__6\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \getdata_reg[7]_rep\(5),
      Q => \p_0_in__6\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[3]_i_1__3_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[4]_i_1__3_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[5]_i_1__3_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[6]_i_1__3_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[7]_i_1__3_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[8]_i_1__3_n_0\,
      Q => \p_0_in__6\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \result_data[9]_i_1__3_n_0\,
      Q => \p_0_in__6\(1)
    );
\rv_len[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__5__0\(1)
    );
\rv_len[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(2),
      O => \p_0_in__5__0\(2)
    );
\rv_len[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__5__0\(3)
    );
\rv_len[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__5__0\(4)
    );
\rv_len[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len[5]_i_2__4_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__5__0\(5)
    );
\rv_len[5]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__4_n_0\
    );
\rv_len[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len[7]_i_3__5_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__5__0\(6)
    );
\rv_len[7]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len[7]_i_3__5_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__5__0\(7)
    );
\rv_len[7]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__5_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__5__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__5__0\(2),
      Q => \rv_len_reg__0\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__5__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__5__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__5__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__5__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__9_n_0\,
      D => \p_0_in__5__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[31]_i_3__5_n_0\,
      I1 => \outreg[31]_i_4__5_n_0\,
      I2 => \addr_reg[2]\,
      I3 => \^wreg_series_star_trigmode2_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__9_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_series_star_trigmode2_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized68\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_series_star_trigmode3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_star_trigmode3_valid : out STD_LOGIC;
    \addr_reg[2]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    reset : in STD_LOGIC;
    \addr_reg[5]\ : in STD_LOGIC;
    wr_up_reg : in STD_LOGIC;
    \getdata_reg[0]_rep__0\ : in STD_LOGIC;
    \getdata_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[3]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[3]_rep__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized68\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized68\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized68\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_3__9_n_0\ : STD_LOGIC;
  signal \check[7]_i_4__6_n_0\ : STD_LOGIC;
  signal \check[7]_i_5__7_n_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_1__18_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__4_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_3__6_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__6_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__5_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__5_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__5_n_0\ : STD_LOGIC;
  signal \p_0_in__6__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__8_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__8_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__8_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__8_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__8_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__8_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__8_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__8_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__8_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__8_n_0\ : STD_LOGIC;
  signal \result_data[24]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[27]_i_1__18_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__8_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__5_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__6_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_series_star_trigmode3_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__17\ : label is "soft_lutpair978";
  attribute SOFT_HLUTNM of \check[1]_i_1__17\ : label is "soft_lutpair981";
  attribute SOFT_HLUTNM of \check[2]_i_1__17\ : label is "soft_lutpair976";
  attribute SOFT_HLUTNM of \check[3]_i_1__17\ : label is "soft_lutpair982";
  attribute SOFT_HLUTNM of \check[4]_i_1__17\ : label is "soft_lutpair982";
  attribute SOFT_HLUTNM of \check[5]_i_1__17\ : label is "soft_lutpair977";
  attribute SOFT_HLUTNM of \check[6]_i_1__17\ : label is "soft_lutpair981";
  attribute SOFT_HLUTNM of \check[7]_i_3__9\ : label is "soft_lutpair980";
  attribute SOFT_HLUTNM of \check[7]_i_4__6\ : label is "soft_lutpair979";
  attribute SOFT_HLUTNM of \check[7]_i_5__7\ : label is "soft_lutpair973";
  attribute SOFT_HLUTNM of \outreg[31]_i_4__6\ : label is "soft_lutpair973";
  attribute SOFT_HLUTNM of \outreg[31]_i_6__5\ : label is "soft_lutpair976";
  attribute SOFT_HLUTNM of \outreg[31]_i_8__5\ : label is "soft_lutpair978";
  attribute SOFT_HLUTNM of \outreg[31]_i_9__5\ : label is "soft_lutpair977";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__9\ : label is "soft_lutpair995";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__9\ : label is "soft_lutpair994";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__8\ : label is "soft_lutpair993";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__9\ : label is "soft_lutpair984";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__9\ : label is "soft_lutpair986";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__9\ : label is "soft_lutpair992";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__8\ : label is "soft_lutpair989";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__8\ : label is "soft_lutpair991";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__8\ : label is "soft_lutpair990";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__8\ : label is "soft_lutpair983";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__8\ : label is "soft_lutpair989";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__9\ : label is "soft_lutpair995";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__8\ : label is "soft_lutpair988";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__8\ : label is "soft_lutpair987";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__8\ : label is "soft_lutpair986";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__8\ : label is "soft_lutpair985";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__24\ : label is "soft_lutpair983";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__18\ : label is "soft_lutpair984";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__9\ : label is "soft_lutpair987";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__9\ : label is "soft_lutpair988";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__9\ : label is "soft_lutpair985";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__9\ : label is "soft_lutpair990";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__9\ : label is "soft_lutpair991";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__9\ : label is "soft_lutpair992";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__8\ : label is "soft_lutpair993";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__9\ : label is "soft_lutpair994";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__9\ : label is "soft_lutpair979";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__9\ : label is "soft_lutpair974";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__9\ : label is "soft_lutpair974";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__9\ : label is "soft_lutpair980";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__9\ : label is "soft_lutpair975";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__9\ : label is "soft_lutpair975";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_series_star_trigmode3_valid <= \^wreg_series_star_trigmode3_valid\;
\check[0]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__7_n_0\,
      I1 => \getdata_reg[0]_rep__0\,
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__7_n_0\,
      I1 => \getdata_reg[7]\(0),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__7_n_0\,
      I1 => \getdata_reg[7]\(1),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__7_n_0\,
      I1 => D(1),
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__7_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__7_n_0\,
      I1 => D(3),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__7_n_0\,
      I1 => D(4),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404444"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => wr_up_reg,
      I2 => \check[7]_i_3__9_n_0\,
      I3 => \check[7]_i_4__6_n_0\,
      I4 => \rv_len_reg__0\(2),
      O => \^e\(0)
    );
\check[7]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__7_n_0\,
      I1 => \getdata_reg[7]\(2),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check[7]_i_3__9_n_0\
    );
\check[7]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \check[7]_i_4__6_n_0\
    );
\check[7]_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \check[7]_i_4__6_n_0\,
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__0\(2),
      O => \check[7]_i_5__7_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[31]_i_3__6_n_0\,
      I1 => \outreg[31]_i_4__6_n_0\,
      I2 => \addr_reg[2]\,
      O => \outreg[31]_i_1__18_n_0\
    );
\outreg[31]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__4_n_0\
    );
\outreg[31]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__5_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]\(2),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[31]_i_8__5_n_0\,
      I5 => \outreg[31]_i_9__5_n_0\,
      O => \outreg[31]_i_3__6_n_0\
    );
\outreg[31]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \rv_len_reg__0\(2),
      I1 => \check[7]_i_4__6_n_0\,
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__1\(4),
      O => \outreg[31]_i_4__6_n_0\
    );
\outreg[31]_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => \getdata_reg[7]\(1),
      I2 => \check_reg_n_0_[6]\,
      I3 => D(4),
      O => \outreg[31]_i_6__5_n_0\
    );
\outreg[31]_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => \getdata_reg[0]_rep__0\,
      I2 => \check_reg_n_0_[4]\,
      I3 => D(2),
      O => \outreg[31]_i_8__5_n_0\
    );
\outreg[31]_i_9__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => D(3),
      I2 => \check_reg_n_0_[1]\,
      I3 => \getdata_reg[7]\(0),
      O => \outreg[31]_i_9__5_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_series_star_trigmode3(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(2),
      Q => wreg_series_star_trigmode3(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(3),
      Q => wreg_series_star_trigmode3(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(4),
      Q => wreg_series_star_trigmode3(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(5),
      Q => wreg_series_star_trigmode3(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(6),
      Q => wreg_series_star_trigmode3(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(7),
      Q => wreg_series_star_trigmode3(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(8),
      Q => wreg_series_star_trigmode3(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(9),
      Q => wreg_series_star_trigmode3(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(10),
      Q => wreg_series_star_trigmode3(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(11),
      Q => wreg_series_star_trigmode3(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_series_star_trigmode3(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(12),
      Q => wreg_series_star_trigmode3(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(13),
      Q => wreg_series_star_trigmode3(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(14),
      Q => wreg_series_star_trigmode3(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(15),
      Q => wreg_series_star_trigmode3(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(16),
      Q => wreg_series_star_trigmode3(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(17),
      Q => wreg_series_star_trigmode3(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(18),
      Q => wreg_series_star_trigmode3(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(19),
      Q => wreg_series_star_trigmode3(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(20),
      Q => wreg_series_star_trigmode3(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(21),
      Q => wreg_series_star_trigmode3(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_series_star_trigmode3(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(22),
      Q => wreg_series_star_trigmode3(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(23),
      Q => wreg_series_star_trigmode3(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_series_star_trigmode3(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_series_star_trigmode3(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_series_star_trigmode3(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_series_star_trigmode3(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_series_star_trigmode3(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(0),
      Q => wreg_series_star_trigmode3(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__18_n_0\,
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__7\(1),
      Q => wreg_series_star_trigmode3(9)
    );
\result_data[0]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(0),
      I1 => \^e\(0),
      O => \result_data[0]_i_1__9_n_0\
    );
\result_data[10]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(10),
      I1 => \^e\(0),
      O => \result_data[10]_i_1__9_n_0\
    );
\result_data[11]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(11),
      I1 => \^e\(0),
      O => \result_data[11]_i_1__8_n_0\
    );
\result_data[12]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(12),
      I1 => \^e\(0),
      O => \result_data[12]_i_1__9_n_0\
    );
\result_data[13]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(13),
      I1 => \^e\(0),
      O => \result_data[13]_i_1__9_n_0\
    );
\result_data[14]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(14),
      I1 => \^e\(0),
      O => \result_data[14]_i_1__9_n_0\
    );
\result_data[15]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(15),
      I1 => \^e\(0),
      O => \result_data[15]_i_1__8_n_0\
    );
\result_data[16]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(16),
      I1 => \^e\(0),
      O => \result_data[16]_i_1__8_n_0\
    );
\result_data[17]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(17),
      I1 => \^e\(0),
      O => \result_data[17]_i_1__8_n_0\
    );
\result_data[18]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(18),
      I1 => \^e\(0),
      O => \result_data[18]_i_1__8_n_0\
    );
\result_data[19]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(19),
      I1 => \^e\(0),
      O => \result_data[19]_i_1__8_n_0\
    );
\result_data[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(1),
      I1 => \^e\(0),
      O => \result_data[1]_i_1__9_n_0\
    );
\result_data[20]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(20),
      I1 => \^e\(0),
      O => \result_data[20]_i_1__8_n_0\
    );
\result_data[21]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(21),
      I1 => \^e\(0),
      O => \result_data[21]_i_1__8_n_0\
    );
\result_data[22]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(22),
      I1 => \^e\(0),
      O => \result_data[22]_i_1__8_n_0\
    );
\result_data[23]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(23),
      I1 => \^e\(0),
      O => \result_data[23]_i_1__8_n_0\
    );
\result_data[24]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(0),
      O => \result_data[24]_i_1__24_n_0\
    );
\result_data[27]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(1),
      O => \result_data[27]_i_1__18_n_0\
    );
\result_data[2]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(2),
      I1 => \^e\(0),
      O => \result_data[2]_i_1__9_n_0\
    );
\result_data[3]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(3),
      I1 => \^e\(0),
      O => \result_data[3]_i_1__9_n_0\
    );
\result_data[4]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(4),
      I1 => \^e\(0),
      O => \result_data[4]_i_1__9_n_0\
    );
\result_data[5]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(5),
      I1 => \^e\(0),
      O => \result_data[5]_i_1__9_n_0\
    );
\result_data[6]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(6),
      I1 => \^e\(0),
      O => \result_data[6]_i_1__9_n_0\
    );
\result_data[7]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(7),
      I1 => \^e\(0),
      O => \result_data[7]_i_1__9_n_0\
    );
\result_data[8]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(8),
      I1 => \^e\(0),
      O => \result_data[8]_i_1__8_n_0\
    );
\result_data[9]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__7\(9),
      I1 => \^e\(0),
      O => \result_data[9]_i_1__9_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[0]_i_1__9_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[10]_i_1__9_n_0\,
      Q => \p_0_in__7\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[11]_i_1__8_n_0\,
      Q => \p_0_in__7\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[12]_i_1__9_n_0\,
      Q => \p_0_in__7\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[13]_i_1__9_n_0\,
      Q => \p_0_in__7\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[14]_i_1__9_n_0\,
      Q => \p_0_in__7\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[15]_i_1__8_n_0\,
      Q => \p_0_in__7\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[16]_i_1__8_n_0\,
      Q => \p_0_in__7\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[17]_i_1__8_n_0\,
      Q => \p_0_in__7\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[18]_i_1__8_n_0\,
      Q => \p_0_in__7\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[19]_i_1__8_n_0\,
      Q => \p_0_in__7\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[1]_i_1__9_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[20]_i_1__8_n_0\,
      Q => \p_0_in__7\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[21]_i_1__8_n_0\,
      Q => \p_0_in__7\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[22]_i_1__8_n_0\,
      Q => \p_0_in__7\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[23]_i_1__8_n_0\,
      Q => \p_0_in__7\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[24]_i_1__24_n_0\,
      Q => \p_0_in__7\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \getdata_reg[7]_0\(0),
      Q => \p_0_in__7\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \getdata_reg[7]_0\(1),
      Q => \p_0_in__7\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[27]_i_1__18_n_0\,
      Q => \p_0_in__7\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \getdata_reg[7]_0\(2),
      Q => \p_0_in__7\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \getdata_reg[7]_0\(3),
      Q => \p_0_in__7\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[2]_i_1__9_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \getdata_reg[7]_0\(4),
      Q => \p_0_in__7\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \getdata_reg[7]_0\(5),
      Q => \p_0_in__7\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[3]_i_1__9_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[4]_i_1__9_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[5]_i_1__9_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[6]_i_1__9_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[7]_i_1__9_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[8]_i_1__8_n_0\,
      Q => \p_0_in__7\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \result_data[9]_i_1__9_n_0\,
      Q => \p_0_in__7\(1)
    );
\rv_len[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__6__0\(1)
    );
\rv_len[2]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(2),
      O => \p_0_in__6__0\(2)
    );
\rv_len[3]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__6__0\(3)
    );
\rv_len[4]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__6__0\(4)
    );
\rv_len[5]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len[5]_i_2__5_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__6__0\(5)
    );
\rv_len[5]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__5_n_0\
    );
\rv_len[6]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len[7]_i_3__6_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__6__0\(6)
    );
\rv_len[7]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8288"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len[7]_i_3__6_n_0\,
      I3 => \rv_len_reg__1\(6),
      O => \p_0_in__6__0\(7)
    );
\rv_len[7]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__6_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__6__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__6__0\(2),
      Q => \rv_len_reg__0\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__6__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__6__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__6__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__6__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[31]_i_2__4_n_0\,
      D => \p_0_in__6__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[31]_i_3__6_n_0\,
      I1 => \outreg[31]_i_4__6_n_0\,
      I2 => \addr_reg[2]\,
      I3 => \^wreg_series_star_trigmode3_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__4_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_series_star_trigmode3_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized69\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    wreg_series_star_trigmode4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_star_trigmode4_valid : out STD_LOGIC;
    \addr_reg[2]\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \rv_len_reg[2]_0\ : in STD_LOGIC;
    \getdata_reg[0]_rep\ : in STD_LOGIC;
    \getdata_reg[1]_rep\ : in STD_LOGIC;
    \getdata_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[0]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized69\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized69\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized69\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_10_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_1__20_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__10_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_3__7_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__6_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__6_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__6_n_0\ : STD_LOGIC;
  signal \p_0_in__7__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__6_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__7_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_series_star_trigmode4_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[7]_i_5__1\ : label is "soft_lutpair998";
  attribute SOFT_HLUTNM of \outreg[31]_i_10\ : label is "soft_lutpair1010";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__12\ : label is "soft_lutpair1000";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__12\ : label is "soft_lutpair1004";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__11\ : label is "soft_lutpair1003";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__12\ : label is "soft_lutpair1011";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__12\ : label is "soft_lutpair1009";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__12\ : label is "soft_lutpair1008";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__11\ : label is "soft_lutpair1007";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__11\ : label is "soft_lutpair1006";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__11\ : label is "soft_lutpair1005";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__11\ : label is "soft_lutpair1004";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__11\ : label is "soft_lutpair1003";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__12\ : label is "soft_lutpair999";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__11\ : label is "soft_lutpair1002";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__11\ : label is "soft_lutpair1001";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__11\ : label is "soft_lutpair1000";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__11\ : label is "soft_lutpair999";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__12\ : label is "soft_lutpair1002";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__12\ : label is "soft_lutpair1005";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__12\ : label is "soft_lutpair1006";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__12\ : label is "soft_lutpair1009";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__12\ : label is "soft_lutpair1008";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__12\ : label is "soft_lutpair1011";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__11\ : label is "soft_lutpair1007";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__12\ : label is "soft_lutpair1001";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__12\ : label is "soft_lutpair998";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__12\ : label is "soft_lutpair996";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__12\ : label is "soft_lutpair996";
  attribute SOFT_HLUTNM of \rv_len[5]_i_2__6\ : label is "soft_lutpair1010";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__12\ : label is "soft_lutpair997";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__12\ : label is "soft_lutpair997";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_series_star_trigmode4_valid <= \^wreg_series_star_trigmode4_valid\;
\check[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_4_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => \getdata_reg[0]_rep\,
      I4 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_4_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => \getdata_reg[1]_rep\,
      I4 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_4_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => \getdata_reg[7]\(0),
      I4 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_4_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => D(0),
      I4 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_4_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => \getdata_reg[7]\(1),
      I4 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_4_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => D(1),
      I4 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_4_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => D(2),
      I4 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_4_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \^q\(1),
      I3 => \getdata_reg[7]\(2),
      I4 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check_reg[0]_1\
    );
\check[7]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \check_reg[0]_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      O => \outreg[31]_i_10_n_0\
    );
\outreg[31]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \outreg[31]_i_3__7_n_0\,
      I1 => \^q\(1),
      I2 => \outreg[31]_i_4_n_0\,
      I3 => \addr_reg[2]\,
      O => \outreg[31]_i_1__20_n_0\
    );
\outreg[31]_i_2__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__10_n_0\
    );
\outreg[31]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__6_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]\(2),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[31]_i_8__6_n_0\,
      I5 => \outreg[31]_i_9__6_n_0\,
      O => \outreg[31]_i_3__7_n_0\
    );
\outreg[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(3),
      I4 => \rv_len_reg__1\(6),
      I5 => \outreg[31]_i_10_n_0\,
      O => \outreg[31]_i_4_n_0\
    );
\outreg[31]_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => \getdata_reg[7]\(0),
      I2 => \check_reg_n_0_[6]\,
      I3 => D(2),
      O => \outreg[31]_i_6__6_n_0\
    );
\outreg[31]_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => \getdata_reg[0]_rep\,
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]\(1),
      O => \outreg[31]_i_8__6_n_0\
    );
\outreg[31]_i_9__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      I3 => \getdata_reg[1]_rep\,
      O => \outreg[31]_i_9__6_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_series_star_trigmode4(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(2),
      Q => wreg_series_star_trigmode4(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(3),
      Q => wreg_series_star_trigmode4(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(4),
      Q => wreg_series_star_trigmode4(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(5),
      Q => wreg_series_star_trigmode4(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(6),
      Q => wreg_series_star_trigmode4(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(7),
      Q => wreg_series_star_trigmode4(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(8),
      Q => wreg_series_star_trigmode4(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(9),
      Q => wreg_series_star_trigmode4(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(10),
      Q => wreg_series_star_trigmode4(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(11),
      Q => wreg_series_star_trigmode4(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_series_star_trigmode4(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(12),
      Q => wreg_series_star_trigmode4(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(13),
      Q => wreg_series_star_trigmode4(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(14),
      Q => wreg_series_star_trigmode4(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(15),
      Q => wreg_series_star_trigmode4(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(16),
      Q => wreg_series_star_trigmode4(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(17),
      Q => wreg_series_star_trigmode4(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(18),
      Q => wreg_series_star_trigmode4(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(19),
      Q => wreg_series_star_trigmode4(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(20),
      Q => wreg_series_star_trigmode4(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(21),
      Q => wreg_series_star_trigmode4(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_series_star_trigmode4(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(22),
      Q => wreg_series_star_trigmode4(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(23),
      Q => wreg_series_star_trigmode4(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_series_star_trigmode4(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_series_star_trigmode4(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_series_star_trigmode4(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_series_star_trigmode4(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_series_star_trigmode4(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(0),
      Q => wreg_series_star_trigmode4(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__20_n_0\,
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__8\(1),
      Q => wreg_series_star_trigmode4(9)
    );
\result_data[0]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(0),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[0]_i_1__12_n_0\
    );
\result_data[10]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(10),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[10]_i_1__12_n_0\
    );
\result_data[11]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(11),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[11]_i_1__11_n_0\
    );
\result_data[12]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(12),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[12]_i_1__12_n_0\
    );
\result_data[13]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(13),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[13]_i_1__12_n_0\
    );
\result_data[14]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(14),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[14]_i_1__12_n_0\
    );
\result_data[15]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(15),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[15]_i_1__11_n_0\
    );
\result_data[16]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(16),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[16]_i_1__11_n_0\
    );
\result_data[17]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(17),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[17]_i_1__11_n_0\
    );
\result_data[18]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(18),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[18]_i_1__11_n_0\
    );
\result_data[19]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(19),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[19]_i_1__11_n_0\
    );
\result_data[1]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(1),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[1]_i_1__12_n_0\
    );
\result_data[20]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(20),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[20]_i_1__11_n_0\
    );
\result_data[21]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(21),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[21]_i_1__11_n_0\
    );
\result_data[22]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(22),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[22]_i_1__11_n_0\
    );
\result_data[23]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(23),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[23]_i_1__11_n_0\
    );
\result_data[2]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(2),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[2]_i_1__12_n_0\
    );
\result_data[3]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(3),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[3]_i_1__12_n_0\
    );
\result_data[4]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(4),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[4]_i_1__12_n_0\
    );
\result_data[5]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(5),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[5]_i_1__12_n_0\
    );
\result_data[6]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(6),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[6]_i_1__12_n_0\
    );
\result_data[7]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(7),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[7]_i_1__12_n_0\
    );
\result_data[8]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(8),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[8]_i_1__11_n_0\
    );
\result_data[9]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__8\(9),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[9]_i_1__12_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[0]_i_1__12_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[10]_i_1__12_n_0\,
      Q => \p_0_in__8\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[11]_i_1__11_n_0\,
      Q => \p_0_in__8\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[12]_i_1__12_n_0\,
      Q => \p_0_in__8\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[13]_i_1__12_n_0\,
      Q => \p_0_in__8\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[14]_i_1__12_n_0\,
      Q => \p_0_in__8\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[15]_i_1__11_n_0\,
      Q => \p_0_in__8\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[16]_i_1__11_n_0\,
      Q => \p_0_in__8\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[17]_i_1__11_n_0\,
      Q => \p_0_in__8\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[18]_i_1__11_n_0\,
      Q => \p_0_in__8\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[19]_i_1__11_n_0\,
      Q => \p_0_in__8\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[1]_i_1__12_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[20]_i_1__11_n_0\,
      Q => \p_0_in__8\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[21]_i_1__11_n_0\,
      Q => \p_0_in__8\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[22]_i_1__11_n_0\,
      Q => \p_0_in__8\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[23]_i_1__11_n_0\,
      Q => \p_0_in__8\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \getdata_reg[7]_0\(0),
      Q => \p_0_in__8\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \getdata_reg[7]_0\(1),
      Q => \p_0_in__8\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \getdata_reg[7]_0\(2),
      Q => \p_0_in__8\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \getdata_reg[7]_0\(3),
      Q => \p_0_in__8\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \getdata_reg[7]_0\(4),
      Q => \p_0_in__8\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \getdata_reg[7]_0\(5),
      Q => \p_0_in__8\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[2]_i_1__12_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \getdata_reg[7]_0\(6),
      Q => \p_0_in__8\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \getdata_reg[7]_0\(7),
      Q => \p_0_in__8\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[3]_i_1__12_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[4]_i_1__12_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[5]_i_1__12_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[6]_i_1__12_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[7]_i_1__12_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[8]_i_1__11_n_0\,
      Q => \p_0_in__8\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \result_data[9]_i_1__12_n_0\,
      Q => \p_0_in__8\(1)
    );
\rv_len[1]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      O => \p_0_in__7__0\(1)
    );
\rv_len[2]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \p_0_in__7__0\(2)
    );
\rv_len[3]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(1),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__7__0\(3)
    );
\rv_len[4]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \^q\(1),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__7__0\(4)
    );
\rv_len[5]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAA00800000"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len_reg__1\(4),
      I2 => \^q\(1),
      I3 => \rv_len[5]_i_2__6_n_0\,
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \p_0_in__7__0\(5)
    );
\rv_len[5]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      O => \rv_len[5]_i_2__6_n_0\
    );
\rv_len[6]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len[7]_i_3__7_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__7__0\(6)
    );
\rv_len[7]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len[7]_i_3__7_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__7__0\(7)
    );
\rv_len[7]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \^q\(1),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__7_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__7__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__7__0\(2),
      Q => \^q\(1)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__7__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__7__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__7__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__7__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep_0\(0),
      CLR => \outreg[31]_i_2__10_n_0\,
      D => \p_0_in__7__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000400"
    )
        port map (
      I0 => \outreg[31]_i_3__7_n_0\,
      I1 => \^q\(1),
      I2 => \outreg[31]_i_4_n_0\,
      I3 => \addr_reg[2]\,
      I4 => \^wreg_series_star_trigmode4_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__10_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_series_star_trigmode4_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized7\ is
  port (
    wreg_ddr_addr_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_ddr_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \getdata_reg[1]_rep\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    result_data1 : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[2]\ : in STD_LOGIC;
    \addr_reg[5]\ : in STD_LOGIC;
    \getdata_reg[7]\ : in STD_LOGIC;
    \getdata_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_0 : in STD_LOGIC;
    \getdata_reg[0]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized7\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized7\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_3__33_n_0\ : STD_LOGIC;
  signal \check[7]_i_5__41_n_0\ : STD_LOGIC;
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[3]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal outreg : STD_LOGIC;
  signal \outreg[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_3__20_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__23_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__23_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__23_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__23_n_0\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \result_data[0]_i_1__47_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__47_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__40_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__47_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__41_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__39_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__42_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__28_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__28_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__28_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__28_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__47_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__28_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__28_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__28_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__28_n_0\ : STD_LOGIC;
  signal \result_data[24]_i_1__15_n_0\ : STD_LOGIC;
  signal \result_data[25]_i_1__28_n_0\ : STD_LOGIC;
  signal \result_data[26]_i_1__28_n_0\ : STD_LOGIC;
  signal \result_data[27]_i_1__9_n_0\ : STD_LOGIC;
  signal \result_data[28]_i_1__28_n_0\ : STD_LOGIC;
  signal \result_data[29]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__47_n_0\ : STD_LOGIC;
  signal \result_data[30]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_2__24_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__47_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__47_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__47_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__47_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__47_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__46_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__47_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__42_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__43_n_0\ : STD_LOGIC;
  signal \^rv_len_reg[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_ddr_addr_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \outreg[31]_i_3__20\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \outreg[31]_i_6__23\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \outreg[31]_i_8__23\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \outreg[31]_i_9__23\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__47\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__47\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__40\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__47\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__41\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__39\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__42\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__28\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__28\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__28\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__28\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__47\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__28\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__28\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__28\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__28\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__15\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__28\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__28\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__9\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__28\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__22\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__47\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__25\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__24\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__47\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__47\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__47\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__47\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__47\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__47\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__46\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__46\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__46\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__47\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__43\ : label is "soft_lutpair250";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \rv_len_reg[4]_0\(0) <= \^rv_len_reg[4]_0\(0);
  wreg_ddr_addr_valid <= \^wreg_ddr_addr_valid\;
\check[0]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__41_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__0\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \check_reg_n_0_[0]\,
      I5 => D(0),
      O => check(0)
    );
\check[1]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__41_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__0\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \check_reg_n_0_[1]\,
      I5 => \getdata_reg[1]_rep\,
      O => check(1)
    );
\check[2]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__41_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__0\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \check_reg_n_0_[2]\,
      I5 => D(1),
      O => check(2)
    );
\check[3]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__41_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__0\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \check_reg_n_0_[3]\,
      I5 => D(2),
      O => check(3)
    );
\check[4]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__41_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__0\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \check_reg_n_0_[4]\,
      I5 => D(3),
      O => check(4)
    );
\check[5]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__41_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__0\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \check_reg_n_0_[5]\,
      I5 => D(4),
      O => check(5)
    );
\check[6]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__41_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__0\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \check_reg_n_0_[6]\,
      I5 => D(5),
      O => check(6)
    );
\check[7]_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => \check[7]_i_3__33_n_0\,
      I1 => \rv_len_reg__1\(2),
      I2 => \^rv_len_reg[4]_0\(0),
      I3 => \rv_len_reg__1\(1),
      I4 => \addr_reg[2]\,
      I5 => \addr_reg[5]\,
      O => \^e\(0)
    );
\check[7]_i_2__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__41_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__0\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \^q\(0),
      I5 => D(6),
      O => check(7)
    );
\check[7]_i_3__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rv_len_reg__0\(4),
      I1 => \rv_len_reg__0\(3),
      I2 => \rv_len_reg__0\(7),
      I3 => \rv_len_reg__0\(6),
      I4 => \rv_len_reg__0\(5),
      O => \check[7]_i_3__33_n_0\
    );
\check[7]_i_5__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rv_len_reg__1\(1),
      I1 => \^rv_len_reg[4]_0\(0),
      I2 => \rv_len_reg__1\(2),
      I3 => \rv_len_reg__0\(6),
      I4 => \rv_len_reg__0\(7),
      O => \check[7]_i_5__41_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => check(3),
      Q => \check_reg_n_0_[3]\
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => check(7),
      Q => \^q\(0)
    );
\outreg[31]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[31]_i_3__20_n_0\,
      I1 => \outreg[31]_i_4__23_n_0\,
      I2 => result_data1,
      O => outreg
    );
\outreg[31]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__0_n_0\
    );
\outreg[31]_i_3__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \rv_len_reg__1\(1),
      I1 => \^rv_len_reg[4]_0\(0),
      I2 => \rv_len_reg__1\(2),
      I3 => \check[7]_i_3__33_n_0\,
      O => \outreg[31]_i_3__20_n_0\
    );
\outreg[31]_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000000000"
    )
        port map (
      I0 => \outreg[31]_i_6__23_n_0\,
      I1 => \check_reg_n_0_[6]\,
      I2 => D(5),
      I3 => \getdata_reg[7]\,
      I4 => \outreg[31]_i_8__23_n_0\,
      I5 => \outreg[31]_i_9__23_n_0\,
      O => \outreg[31]_i_4__23_n_0\
    );
\outreg[31]_i_6__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \check_reg_n_0_[1]\,
      I1 => \getdata_reg[1]_rep\,
      I2 => \check_reg_n_0_[2]\,
      I3 => D(1),
      O => \outreg[31]_i_6__23_n_0\
    );
\outreg[31]_i_8__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => D(4),
      I2 => \check_reg_n_0_[0]\,
      I3 => D(0),
      O => \outreg[31]_i_8__23_n_0\
    );
\outreg[31]_i_9__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \check_reg_n_0_[3]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[4]\,
      I3 => D(3),
      O => \outreg[31]_i_9__23_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset_0,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_ddr_addr(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(2),
      Q => wreg_ddr_addr(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(3),
      Q => wreg_ddr_addr(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(4),
      Q => wreg_ddr_addr(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(5),
      Q => wreg_ddr_addr(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(6),
      Q => wreg_ddr_addr(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(7),
      Q => wreg_ddr_addr(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(8),
      Q => wreg_ddr_addr(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(9),
      Q => wreg_ddr_addr(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(10),
      Q => wreg_ddr_addr(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(11),
      Q => wreg_ddr_addr(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset_0,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_ddr_addr(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(12),
      Q => wreg_ddr_addr(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(13),
      Q => wreg_ddr_addr(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(14),
      Q => wreg_ddr_addr(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(15),
      Q => wreg_ddr_addr(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(16),
      Q => wreg_ddr_addr(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(17),
      Q => wreg_ddr_addr(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(18),
      Q => wreg_ddr_addr(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(19),
      Q => wreg_ddr_addr(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(20),
      Q => wreg_ddr_addr(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(21),
      Q => wreg_ddr_addr(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset_0,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_ddr_addr(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(22),
      Q => wreg_ddr_addr(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(23),
      Q => wreg_ddr_addr(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset_0,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_ddr_addr(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset_0,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_ddr_addr(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset_0,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_ddr_addr(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset_0,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_ddr_addr(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => reset_0,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_ddr_addr(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(0),
      Q => wreg_ddr_addr(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => outreg,
      CLR => \outreg[31]_i_2__0_n_0\,
      D => p_0_in_0(1),
      Q => wreg_ddr_addr(9)
    );
\result_data[0]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(0),
      O => \result_data[0]_i_1__47_n_0\
    );
\result_data[10]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(10),
      O => \result_data[10]_i_1__47_n_0\
    );
\result_data[11]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(11),
      O => \result_data[11]_i_1__40_n_0\
    );
\result_data[12]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(12),
      O => \result_data[12]_i_1__47_n_0\
    );
\result_data[13]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(13),
      O => \result_data[13]_i_1__41_n_0\
    );
\result_data[14]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(14),
      O => \result_data[14]_i_1__39_n_0\
    );
\result_data[15]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(15),
      O => \result_data[15]_i_1__42_n_0\
    );
\result_data[16]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(16),
      O => \result_data[16]_i_1__28_n_0\
    );
\result_data[17]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(17),
      O => \result_data[17]_i_1__28_n_0\
    );
\result_data[18]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(18),
      O => \result_data[18]_i_1__28_n_0\
    );
\result_data[19]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(19),
      O => \result_data[19]_i_1__28_n_0\
    );
\result_data[1]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(1),
      O => \result_data[1]_i_1__47_n_0\
    );
\result_data[20]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(20),
      O => \result_data[20]_i_1__28_n_0\
    );
\result_data[21]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(21),
      O => \result_data[21]_i_1__28_n_0\
    );
\result_data[22]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(22),
      O => \result_data[22]_i_1__28_n_0\
    );
\result_data[23]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(23),
      O => \result_data[23]_i_1__28_n_0\
    );
\result_data[24]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in(0),
      O => \result_data[24]_i_1__15_n_0\
    );
\result_data[25]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[1]_rep\,
      O => \result_data[25]_i_1__28_n_0\
    );
\result_data[26]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(1),
      O => \result_data[26]_i_1__28_n_0\
    );
\result_data[27]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(2),
      O => \result_data[27]_i_1__9_n_0\
    );
\result_data[28]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(3),
      O => \result_data[28]_i_1__28_n_0\
    );
\result_data[29]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(4),
      O => \result_data[29]_i_1__22_n_0\
    );
\result_data[2]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(2),
      O => \result_data[2]_i_1__47_n_0\
    );
\result_data[30]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(5),
      O => \result_data[30]_i_1__25_n_0\
    );
\result_data[31]_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(6),
      O => \result_data[31]_i_2__24_n_0\
    );
\result_data[3]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(3),
      O => \result_data[3]_i_1__47_n_0\
    );
\result_data[4]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(4),
      O => \result_data[4]_i_1__47_n_0\
    );
\result_data[5]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(5),
      O => \result_data[5]_i_1__47_n_0\
    );
\result_data[6]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(6),
      O => \result_data[6]_i_1__47_n_0\
    );
\result_data[7]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(7),
      O => \result_data[7]_i_1__47_n_0\
    );
\result_data[8]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(8),
      O => \result_data[8]_i_1__46_n_0\
    );
\result_data[9]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in_0(9),
      O => \result_data[9]_i_1__47_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => reset_0,
      D => \result_data[0]_i_1__47_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[10]_i_1__47_n_0\,
      Q => p_0_in_0(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[11]_i_1__40_n_0\,
      Q => p_0_in_0(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[12]_i_1__47_n_0\,
      Q => p_0_in_0(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[13]_i_1__41_n_0\,
      Q => p_0_in_0(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[14]_i_1__39_n_0\,
      Q => p_0_in_0(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[15]_i_1__42_n_0\,
      Q => p_0_in_0(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[16]_i_1__28_n_0\,
      Q => p_0_in_0(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[17]_i_1__28_n_0\,
      Q => p_0_in_0(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[18]_i_1__28_n_0\,
      Q => p_0_in_0(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[19]_i_1__28_n_0\,
      Q => p_0_in_0(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => reset_0,
      D => \result_data[1]_i_1__47_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[20]_i_1__28_n_0\,
      Q => p_0_in_0(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[21]_i_1__28_n_0\,
      Q => p_0_in_0(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[22]_i_1__28_n_0\,
      Q => p_0_in_0(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[23]_i_1__28_n_0\,
      Q => p_0_in_0(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[24]_i_1__15_n_0\,
      Q => p_0_in_0(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[25]_i_1__28_n_0\,
      Q => p_0_in_0(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[26]_i_1__28_n_0\,
      Q => p_0_in_0(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[27]_i_1__9_n_0\,
      Q => p_0_in_0(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[28]_i_1__28_n_0\,
      Q => p_0_in_0(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[29]_i_1__22_n_0\,
      Q => p_0_in_0(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => reset_0,
      D => \result_data[2]_i_1__47_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[30]_i_1__25_n_0\,
      Q => p_0_in_0(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[31]_i_2__24_n_0\,
      Q => p_0_in_0(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => reset_0,
      D => \result_data[3]_i_1__47_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => reset_0,
      D => \result_data[4]_i_1__47_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => reset_0,
      D => \result_data[5]_i_1__47_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => reset_0,
      D => \result_data[6]_i_1__47_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => reset_0,
      D => \result_data[7]_i_1__47_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[8]_i_1__46_n_0\,
      Q => p_0_in_0(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \result_data[9]_i_1__47_n_0\,
      Q => p_0_in_0(1)
    );
\rv_len[1]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => result_data1,
      I1 => \^rv_len_reg[4]_0\(0),
      I2 => \rv_len_reg__1\(1),
      O => \p_0_in__0__0\(1)
    );
\rv_len[2]_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48C0"
    )
        port map (
      I0 => \^rv_len_reg[4]_0\(0),
      I1 => result_data1,
      I2 => \rv_len_reg__1\(2),
      I3 => \rv_len_reg__1\(1),
      O => \p_0_in__0__0\(2)
    );
\rv_len[3]_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => result_data1,
      I1 => \^rv_len_reg[4]_0\(0),
      I2 => \rv_len_reg__1\(1),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__0\(3),
      O => \p_0_in__0__0\(3)
    );
\rv_len[4]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => result_data1,
      I1 => \rv_len_reg__1\(2),
      I2 => \rv_len_reg__1\(1),
      I3 => \^rv_len_reg[4]_0\(0),
      I4 => \rv_len_reg__0\(3),
      I5 => \rv_len_reg__0\(4),
      O => \p_0_in__0__0\(4)
    );
\rv_len[5]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => result_data1,
      I1 => \rv_len[5]_i_2__42_n_0\,
      I2 => \rv_len_reg__0\(5),
      O => \p_0_in__0__0\(5)
    );
\rv_len[5]_i_2__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \rv_len_reg__0\(4),
      I1 => \rv_len_reg__1\(2),
      I2 => \rv_len_reg__1\(1),
      I3 => \^rv_len_reg[4]_0\(0),
      I4 => \rv_len_reg__0\(3),
      O => \rv_len[5]_i_2__42_n_0\
    );
\rv_len[6]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => result_data1,
      I1 => \rv_len[7]_i_3__43_n_0\,
      I2 => \rv_len_reg__0\(6),
      O => \p_0_in__0__0\(6)
    );
\rv_len[7]_i_2__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \rv_len[7]_i_3__43_n_0\,
      I1 => \rv_len_reg__0\(6),
      I2 => result_data1,
      I3 => \rv_len_reg__0\(7),
      O => \p_0_in__0__0\(7)
    );
\rv_len[7]_i_3__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__0\(5),
      I1 => \rv_len_reg__0\(3),
      I2 => \^rv_len_reg[4]_0\(0),
      I3 => \rv_len_reg__1\(1),
      I4 => \rv_len_reg__1\(2),
      I5 => \rv_len_reg__0\(4),
      O => \rv_len[7]_i_3__43_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^rv_len_reg[4]_0\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \p_0_in__0__0\(1),
      Q => \rv_len_reg__1\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \p_0_in__0__0\(2),
      Q => \rv_len_reg__1\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \p_0_in__0__0\(3),
      Q => \rv_len_reg__0\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \p_0_in__0__0\(4),
      Q => \rv_len_reg__0\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \p_0_in__0__0\(5),
      Q => \rv_len_reg__0\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \p_0_in__0__0\(6),
      Q => \rv_len_reg__0\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2__0_n_0\,
      D => \p_0_in__0__0\(7),
      Q => \rv_len_reg__0\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[31]_i_3__20_n_0\,
      I1 => \outreg[31]_i_4__23_n_0\,
      I2 => result_data1,
      I3 => \^wreg_ddr_addr_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__0_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_ddr_addr_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized70\ is
  port (
    wreg_series_stopmode_valid : out STD_LOGIC;
    wreg_series_stopmode : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[2]_rep\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \getdata_reg[0]_rep__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized70\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized70\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized70\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => \getdata_reg[0]_rep__0\,
      Q => wreg_series_stopmode(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => \getdata_reg[2]_rep\(0),
      Q => wreg_series_stopmode(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => \getdata_reg[2]_rep\(1),
      Q => wreg_series_stopmode(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => p_0_in(0),
      Q => wreg_series_stopmode(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => p_0_in(1),
      Q => wreg_series_stopmode(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => p_0_in(2),
      Q => wreg_series_stopmode(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => D(0),
      Q => wreg_series_stopmode(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[2]\(0),
      CLR => reset,
      D => p_0_in(3),
      Q => wreg_series_stopmode(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \addr_reg[2]\(0),
      Q => wreg_series_stopmode_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized71\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_series_stop_trigmode1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_stop_trigmode1_valid : out STD_LOGIC;
    isa_cs_reg : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    \addr_reg[0]\ : in STD_LOGIC;
    \getdata_reg[0]_rep__0\ : in STD_LOGIC;
    \getdata_reg[2]_rep\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[2]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized71\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized71\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized71\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_4__8_n_0\ : STD_LOGIC;
  signal \check[7]_i_5__8_n_0\ : STD_LOGIC;
  signal \check[7]_i_6__6_n_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_1__10_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__3_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_3__8_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__7_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__7_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__7_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__7_n_0\ : STD_LOGIC;
  signal \p_0_in__8__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[24]_i_1__16_n_0\ : STD_LOGIC;
  signal \result_data[27]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__7_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__8_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_series_stop_trigmode1_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__18\ : label is "soft_lutpair1085";
  attribute SOFT_HLUTNM of \check[1]_i_1__18\ : label is "soft_lutpair1089";
  attribute SOFT_HLUTNM of \check[2]_i_1__18\ : label is "soft_lutpair1084";
  attribute SOFT_HLUTNM of \check[3]_i_1__18\ : label is "soft_lutpair1090";
  attribute SOFT_HLUTNM of \check[5]_i_1__18\ : label is "soft_lutpair1087";
  attribute SOFT_HLUTNM of \check[6]_i_1__18\ : label is "soft_lutpair1090";
  attribute SOFT_HLUTNM of \check[7]_i_2__9\ : label is "soft_lutpair1089";
  attribute SOFT_HLUTNM of \check[7]_i_4__8\ : label is "soft_lutpair1088";
  attribute SOFT_HLUTNM of \check[7]_i_5__8\ : label is "soft_lutpair1086";
  attribute SOFT_HLUTNM of \check[7]_i_6__6\ : label is "soft_lutpair1081";
  attribute SOFT_HLUTNM of \outreg[31]_i_4__7\ : label is "soft_lutpair1081";
  attribute SOFT_HLUTNM of \outreg[31]_i_6__7\ : label is "soft_lutpair1084";
  attribute SOFT_HLUTNM of \outreg[31]_i_8__7\ : label is "soft_lutpair1085";
  attribute SOFT_HLUTNM of \outreg[31]_i_9__7\ : label is "soft_lutpair1087";
  attribute SOFT_HLUTNM of \result_data[0]_i_1\ : label is "soft_lutpair1095";
  attribute SOFT_HLUTNM of \result_data[10]_i_1\ : label is "soft_lutpair1102";
  attribute SOFT_HLUTNM of \result_data[11]_i_1\ : label is "soft_lutpair1101";
  attribute SOFT_HLUTNM of \result_data[12]_i_1\ : label is "soft_lutpair1096";
  attribute SOFT_HLUTNM of \result_data[13]_i_1\ : label is "soft_lutpair1091";
  attribute SOFT_HLUTNM of \result_data[14]_i_1\ : label is "soft_lutpair1093";
  attribute SOFT_HLUTNM of \result_data[15]_i_1\ : label is "soft_lutpair1100";
  attribute SOFT_HLUTNM of \result_data[16]_i_1\ : label is "soft_lutpair1099";
  attribute SOFT_HLUTNM of \result_data[17]_i_1\ : label is "soft_lutpair1098";
  attribute SOFT_HLUTNM of \result_data[18]_i_1\ : label is "soft_lutpair1097";
  attribute SOFT_HLUTNM of \result_data[19]_i_1\ : label is "soft_lutpair1092";
  attribute SOFT_HLUTNM of \result_data[1]_i_1\ : label is "soft_lutpair1103";
  attribute SOFT_HLUTNM of \result_data[20]_i_1\ : label is "soft_lutpair1096";
  attribute SOFT_HLUTNM of \result_data[21]_i_1\ : label is "soft_lutpair1095";
  attribute SOFT_HLUTNM of \result_data[22]_i_1\ : label is "soft_lutpair1094";
  attribute SOFT_HLUTNM of \result_data[23]_i_1\ : label is "soft_lutpair1093";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__16\ : label is "soft_lutpair1091";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__10\ : label is "soft_lutpair1092";
  attribute SOFT_HLUTNM of \result_data[2]_i_1\ : label is "soft_lutpair1103";
  attribute SOFT_HLUTNM of \result_data[3]_i_1\ : label is "soft_lutpair1094";
  attribute SOFT_HLUTNM of \result_data[4]_i_1\ : label is "soft_lutpair1097";
  attribute SOFT_HLUTNM of \result_data[5]_i_1\ : label is "soft_lutpair1098";
  attribute SOFT_HLUTNM of \result_data[6]_i_1\ : label is "soft_lutpair1099";
  attribute SOFT_HLUTNM of \result_data[7]_i_1\ : label is "soft_lutpair1100";
  attribute SOFT_HLUTNM of \result_data[8]_i_1\ : label is "soft_lutpair1101";
  attribute SOFT_HLUTNM of \result_data[9]_i_1\ : label is "soft_lutpair1102";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1\ : label is "soft_lutpair1086";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1\ : label is "soft_lutpair1082";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1\ : label is "soft_lutpair1082";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1\ : label is "soft_lutpair1088";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1\ : label is "soft_lutpair1083";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2\ : label is "soft_lutpair1083";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_series_stop_trigmode1_valid <= \^wreg_series_stop_trigmode1_valid\;
\check[0]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__6_n_0\,
      I1 => \getdata_reg[0]_rep__0\,
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__6_n_0\,
      I1 => \getdata_reg[2]_rep\(0),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__6_n_0\,
      I1 => \getdata_reg[2]_rep\(1),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__6_n_0\,
      I1 => D(0),
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__6_n_0\,
      I1 => p_0_in(2),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__6_n_0\,
      I1 => p_0_in(3),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__6_n_0\,
      I1 => p_0_in(4),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101111"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \addr_reg[0]\,
      I2 => \check[7]_i_4__8_n_0\,
      I3 => \check[7]_i_5__8_n_0\,
      I4 => \rv_len_reg__0\(2),
      O => \^e\(0)
    );
\check[7]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__6_n_0\,
      I1 => p_0_in(5),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check[7]_i_4__8_n_0\
    );
\check[7]_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \check[7]_i_5__8_n_0\
    );
\check[7]_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \check[7]_i_5__8_n_0\,
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__0\(2),
      O => \check[7]_i_6__6_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[31]_i_3__8_n_0\,
      I1 => \outreg[31]_i_4__7_n_0\,
      I2 => isa_cs_reg,
      O => \outreg[31]_i_1__10_n_0\
    );
\outreg[31]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__3_n_0\
    );
\outreg[31]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__7_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => p_0_in(5),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[31]_i_8__7_n_0\,
      I5 => \outreg[31]_i_9__7_n_0\,
      O => \outreg[31]_i_3__8_n_0\
    );
\outreg[31]_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \rv_len_reg__0\(2),
      I1 => \check[7]_i_5__8_n_0\,
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__1\(4),
      O => \outreg[31]_i_4__7_n_0\
    );
\outreg[31]_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => \getdata_reg[2]_rep\(1),
      I2 => \check_reg_n_0_[6]\,
      I3 => p_0_in(4),
      O => \outreg[31]_i_6__7_n_0\
    );
\outreg[31]_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => \getdata_reg[0]_rep__0\,
      I2 => \check_reg_n_0_[4]\,
      I3 => p_0_in(2),
      O => \outreg[31]_i_8__7_n_0\
    );
\outreg[31]_i_9__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => p_0_in(3),
      I2 => \check_reg_n_0_[1]\,
      I3 => p_0_in(1),
      O => \outreg[31]_i_9__7_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_series_stop_trigmode1(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(2),
      Q => wreg_series_stop_trigmode1(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(3),
      Q => wreg_series_stop_trigmode1(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(4),
      Q => wreg_series_stop_trigmode1(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(5),
      Q => wreg_series_stop_trigmode1(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(6),
      Q => wreg_series_stop_trigmode1(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(7),
      Q => wreg_series_stop_trigmode1(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(8),
      Q => wreg_series_stop_trigmode1(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(9),
      Q => wreg_series_stop_trigmode1(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(10),
      Q => wreg_series_stop_trigmode1(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(11),
      Q => wreg_series_stop_trigmode1(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_series_stop_trigmode1(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(12),
      Q => wreg_series_stop_trigmode1(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(13),
      Q => wreg_series_stop_trigmode1(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(14),
      Q => wreg_series_stop_trigmode1(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(15),
      Q => wreg_series_stop_trigmode1(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(16),
      Q => wreg_series_stop_trigmode1(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(17),
      Q => wreg_series_stop_trigmode1(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(18),
      Q => wreg_series_stop_trigmode1(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(19),
      Q => wreg_series_stop_trigmode1(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(20),
      Q => wreg_series_stop_trigmode1(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(21),
      Q => wreg_series_stop_trigmode1(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_series_stop_trigmode1(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(22),
      Q => wreg_series_stop_trigmode1(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(23),
      Q => wreg_series_stop_trigmode1(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_series_stop_trigmode1(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_series_stop_trigmode1(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_series_stop_trigmode1(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_series_stop_trigmode1(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_series_stop_trigmode1(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(0),
      Q => wreg_series_stop_trigmode1(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__10_n_0\,
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__9\(1),
      Q => wreg_series_stop_trigmode1(9)
    );
\result_data[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(0),
      I1 => \^e\(0),
      O => \result_data[0]_i_1_n_0\
    );
\result_data[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(10),
      I1 => \^e\(0),
      O => \result_data[10]_i_1_n_0\
    );
\result_data[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(11),
      I1 => \^e\(0),
      O => \result_data[11]_i_1_n_0\
    );
\result_data[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(12),
      I1 => \^e\(0),
      O => \result_data[12]_i_1_n_0\
    );
\result_data[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(13),
      I1 => \^e\(0),
      O => \result_data[13]_i_1_n_0\
    );
\result_data[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(14),
      I1 => \^e\(0),
      O => \result_data[14]_i_1_n_0\
    );
\result_data[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(15),
      I1 => \^e\(0),
      O => \result_data[15]_i_1_n_0\
    );
\result_data[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(16),
      I1 => \^e\(0),
      O => \result_data[16]_i_1_n_0\
    );
\result_data[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(17),
      I1 => \^e\(0),
      O => \result_data[17]_i_1_n_0\
    );
\result_data[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(18),
      I1 => \^e\(0),
      O => \result_data[18]_i_1_n_0\
    );
\result_data[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(19),
      I1 => \^e\(0),
      O => \result_data[19]_i_1_n_0\
    );
\result_data[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(1),
      I1 => \^e\(0),
      O => \result_data[1]_i_1_n_0\
    );
\result_data[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(20),
      I1 => \^e\(0),
      O => \result_data[20]_i_1_n_0\
    );
\result_data[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(21),
      I1 => \^e\(0),
      O => \result_data[21]_i_1_n_0\
    );
\result_data[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(22),
      I1 => \^e\(0),
      O => \result_data[22]_i_1_n_0\
    );
\result_data[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(23),
      I1 => \^e\(0),
      O => \result_data[23]_i_1_n_0\
    );
\result_data[24]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in(0),
      O => \result_data[24]_i_1__16_n_0\
    );
\result_data[27]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(0),
      O => \result_data[27]_i_1__10_n_0\
    );
\result_data[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(2),
      I1 => \^e\(0),
      O => \result_data[2]_i_1_n_0\
    );
\result_data[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(3),
      I1 => \^e\(0),
      O => \result_data[3]_i_1_n_0\
    );
\result_data[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(4),
      I1 => \^e\(0),
      O => \result_data[4]_i_1_n_0\
    );
\result_data[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(5),
      I1 => \^e\(0),
      O => \result_data[5]_i_1_n_0\
    );
\result_data[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(6),
      I1 => \^e\(0),
      O => \result_data[6]_i_1_n_0\
    );
\result_data[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(7),
      I1 => \^e\(0),
      O => \result_data[7]_i_1_n_0\
    );
\result_data[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(8),
      I1 => \^e\(0),
      O => \result_data[8]_i_1_n_0\
    );
\result_data[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__9\(9),
      I1 => \^e\(0),
      O => \result_data[9]_i_1_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[0]_i_1_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[10]_i_1_n_0\,
      Q => \p_0_in__9\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[11]_i_1_n_0\,
      Q => \p_0_in__9\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[12]_i_1_n_0\,
      Q => \p_0_in__9\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[13]_i_1_n_0\,
      Q => \p_0_in__9\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[14]_i_1_n_0\,
      Q => \p_0_in__9\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[15]_i_1_n_0\,
      Q => \p_0_in__9\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[16]_i_1_n_0\,
      Q => \p_0_in__9\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[17]_i_1_n_0\,
      Q => \p_0_in__9\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[18]_i_1_n_0\,
      Q => \p_0_in__9\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[19]_i_1_n_0\,
      Q => \p_0_in__9\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[1]_i_1_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[20]_i_1_n_0\,
      Q => \p_0_in__9\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[21]_i_1_n_0\,
      Q => \p_0_in__9\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[22]_i_1_n_0\,
      Q => \p_0_in__9\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[23]_i_1_n_0\,
      Q => \p_0_in__9\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[24]_i_1__16_n_0\,
      Q => \p_0_in__9\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \getdata_reg[7]\(0),
      Q => \p_0_in__9\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \getdata_reg[7]\(1),
      Q => \p_0_in__9\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[27]_i_1__10_n_0\,
      Q => \p_0_in__9\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \getdata_reg[7]\(2),
      Q => \p_0_in__9\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \getdata_reg[7]\(3),
      Q => \p_0_in__9\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[2]_i_1_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \getdata_reg[7]\(4),
      Q => \p_0_in__9\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \getdata_reg[7]\(5),
      Q => \p_0_in__9\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[3]_i_1_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[4]_i_1_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[5]_i_1_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[6]_i_1_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[7]_i_1_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[8]_i_1_n_0\,
      Q => \p_0_in__9\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \result_data[9]_i_1_n_0\,
      Q => \p_0_in__9\(1)
    );
\rv_len[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__8__0\(1)
    );
\rv_len[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(2),
      O => \p_0_in__8__0\(2)
    );
\rv_len[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__8__0\(3)
    );
\rv_len[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__8__0\(4)
    );
\rv_len[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \rv_len[5]_i_2__7_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__8__0\(5)
    );
\rv_len[5]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__7_n_0\
    );
\rv_len[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \rv_len[7]_i_3__8_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__8__0\(6)
    );
\rv_len[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8288"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len[7]_i_3__8_n_0\,
      I3 => \rv_len_reg__1\(6),
      O => \p_0_in__8__0\(7)
    );
\rv_len[7]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__8_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__8__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__8__0\(2),
      Q => \rv_len_reg__0\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__8__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__8__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__8__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__8__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__3_n_0\,
      D => \p_0_in__8__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[31]_i_3__8_n_0\,
      I1 => \outreg[31]_i_4__7_n_0\,
      I2 => isa_cs_reg,
      I3 => \^wreg_series_stop_trigmode1_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__3_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_series_stop_trigmode1_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized72\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    wreg_series_stop_trigmode2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_stop_trigmode2_valid : out STD_LOGIC;
    \addr_reg[7]\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \rv_len_reg[2]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \getdata_reg[1]_rep__0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[2]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized72\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized72\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized72\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \^check_reg[0]_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_1__12_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__11_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_3__9_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__8_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__8_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__8_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__8_n_0\ : STD_LOGIC;
  signal \p_0_in__10\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \p_0_in__9__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \result_data[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__8_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__9_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_series_stop_trigmode2_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__19\ : label is "soft_lutpair1107";
  attribute SOFT_HLUTNM of \check[1]_i_1__19\ : label is "soft_lutpair1112";
  attribute SOFT_HLUTNM of \check[2]_i_1__19\ : label is "soft_lutpair1108";
  attribute SOFT_HLUTNM of \check[3]_i_1__19\ : label is "soft_lutpair1113";
  attribute SOFT_HLUTNM of \check[4]_i_1__19\ : label is "soft_lutpair1113";
  attribute SOFT_HLUTNM of \check[5]_i_1__19\ : label is "soft_lutpair1106";
  attribute SOFT_HLUTNM of \check[6]_i_1__19\ : label is "soft_lutpair1112";
  attribute SOFT_HLUTNM of \check[7]_i_5__9\ : label is "soft_lutpair1111";
  attribute SOFT_HLUTNM of \check[7]_i_6__7\ : label is "soft_lutpair1109";
  attribute SOFT_HLUTNM of \check[7]_i_7__2\ : label is "soft_lutpair1105";
  attribute SOFT_HLUTNM of \outreg[31]_i_4__8\ : label is "soft_lutpair1105";
  attribute SOFT_HLUTNM of \outreg[31]_i_6__8\ : label is "soft_lutpair1108";
  attribute SOFT_HLUTNM of \outreg[31]_i_8__8\ : label is "soft_lutpair1107";
  attribute SOFT_HLUTNM of \outreg[31]_i_9__8\ : label is "soft_lutpair1106";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__1\ : label is "soft_lutpair1125";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__1\ : label is "soft_lutpair1114";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__1\ : label is "soft_lutpair1116";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__1\ : label is "soft_lutpair1118";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__1\ : label is "soft_lutpair1117";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__1\ : label is "soft_lutpair1121";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__1\ : label is "soft_lutpair1119";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__1\ : label is "soft_lutpair1120";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__1\ : label is "soft_lutpair1120";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__1\ : label is "soft_lutpair1119";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__1\ : label is "soft_lutpair1118";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__1\ : label is "soft_lutpair1115";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__1\ : label is "soft_lutpair1117";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__1\ : label is "soft_lutpair1116";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__1\ : label is "soft_lutpair1115";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__1\ : label is "soft_lutpair1114";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__1\ : label is "soft_lutpair1121";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__1\ : label is "soft_lutpair1122";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__1\ : label is "soft_lutpair1123";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__1\ : label is "soft_lutpair1124";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__1\ : label is "soft_lutpair1125";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__1\ : label is "soft_lutpair1124";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__1\ : label is "soft_lutpair1123";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__1\ : label is "soft_lutpair1122";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__1\ : label is "soft_lutpair1109";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__1\ : label is "soft_lutpair1104";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__1\ : label is "soft_lutpair1104";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__1\ : label is "soft_lutpair1111";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__1\ : label is "soft_lutpair1110";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__1\ : label is "soft_lutpair1110";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \check_reg[0]_0\ <= \^check_reg[0]_0\;
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_series_stop_trigmode2_valid <= \^wreg_series_stop_trigmode2_valid\;
\check[0]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__2_n_0\,
      I1 => p_0_in(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__2_n_0\,
      I1 => \getdata_reg[1]_rep__0\,
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__2_n_0\,
      I1 => p_0_in(1),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__2_n_0\,
      I1 => D(0),
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__2_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__2_n_0\,
      I1 => p_0_in(2),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__2_n_0\,
      I1 => p_0_in(3),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_7__2_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_5__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check_reg[0]_1\
    );
\check[7]_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \^check_reg[0]_0\
    );
\check[7]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^check_reg[0]_0\,
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \^q\(1),
      O => \check[7]_i_7__2_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \rv_len_reg[2]_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[31]_i_3__9_n_0\,
      I1 => \outreg[31]_i_4__8_n_0\,
      I2 => \addr_reg[7]\,
      O => \outreg[31]_i_1__12_n_0\
    );
\outreg[31]_i_2__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__11_n_0\
    );
\outreg[31]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__8_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => D(2),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[31]_i_8__8_n_0\,
      I5 => \outreg[31]_i_9__8_n_0\,
      O => \outreg[31]_i_3__9_n_0\
    );
\outreg[31]_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^check_reg[0]_0\,
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__1\(4),
      O => \outreg[31]_i_4__8_n_0\
    );
\outreg[31]_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => p_0_in(1),
      I2 => \check_reg_n_0_[6]\,
      I3 => p_0_in(3),
      O => \outreg[31]_i_6__8_n_0\
    );
\outreg[31]_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => p_0_in(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => D(1),
      O => \outreg[31]_i_8__8_n_0\
    );
\outreg[31]_i_9__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => p_0_in(2),
      I2 => \check_reg_n_0_[1]\,
      I3 => \getdata_reg[1]_rep__0\,
      O => \outreg[31]_i_9__8_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_series_stop_trigmode2(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(2),
      Q => wreg_series_stop_trigmode2(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(3),
      Q => wreg_series_stop_trigmode2(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(4),
      Q => wreg_series_stop_trigmode2(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(5),
      Q => wreg_series_stop_trigmode2(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(6),
      Q => wreg_series_stop_trigmode2(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(7),
      Q => wreg_series_stop_trigmode2(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(8),
      Q => wreg_series_stop_trigmode2(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(9),
      Q => wreg_series_stop_trigmode2(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(10),
      Q => wreg_series_stop_trigmode2(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(11),
      Q => wreg_series_stop_trigmode2(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_series_stop_trigmode2(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(12),
      Q => wreg_series_stop_trigmode2(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(13),
      Q => wreg_series_stop_trigmode2(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(14),
      Q => wreg_series_stop_trigmode2(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(15),
      Q => wreg_series_stop_trigmode2(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(16),
      Q => wreg_series_stop_trigmode2(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(17),
      Q => wreg_series_stop_trigmode2(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(18),
      Q => wreg_series_stop_trigmode2(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(19),
      Q => wreg_series_stop_trigmode2(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(20),
      Q => wreg_series_stop_trigmode2(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(21),
      Q => wreg_series_stop_trigmode2(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_series_stop_trigmode2(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(22),
      Q => wreg_series_stop_trigmode2(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(23),
      Q => wreg_series_stop_trigmode2(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_series_stop_trigmode2(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_series_stop_trigmode2(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_series_stop_trigmode2(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_series_stop_trigmode2(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_series_stop_trigmode2(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(0),
      Q => wreg_series_stop_trigmode2(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__12_n_0\,
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__10\(1),
      Q => wreg_series_stop_trigmode2(9)
    );
\result_data[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(0),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[0]_i_1__1_n_0\
    );
\result_data[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(10),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[10]_i_1__1_n_0\
    );
\result_data[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(11),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[11]_i_1__1_n_0\
    );
\result_data[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(12),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[12]_i_1__1_n_0\
    );
\result_data[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(13),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[13]_i_1__1_n_0\
    );
\result_data[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(14),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[14]_i_1__1_n_0\
    );
\result_data[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(15),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[15]_i_1__1_n_0\
    );
\result_data[16]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(16),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[16]_i_1__1_n_0\
    );
\result_data[17]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(17),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[17]_i_1__1_n_0\
    );
\result_data[18]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(18),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[18]_i_1__1_n_0\
    );
\result_data[19]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(19),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[19]_i_1__1_n_0\
    );
\result_data[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(1),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[1]_i_1__1_n_0\
    );
\result_data[20]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(20),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[20]_i_1__1_n_0\
    );
\result_data[21]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(21),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[21]_i_1__1_n_0\
    );
\result_data[22]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(22),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[22]_i_1__1_n_0\
    );
\result_data[23]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(23),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[23]_i_1__1_n_0\
    );
\result_data[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(2),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[2]_i_1__1_n_0\
    );
\result_data[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(3),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[3]_i_1__1_n_0\
    );
\result_data[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(4),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[4]_i_1__1_n_0\
    );
\result_data[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(5),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[5]_i_1__1_n_0\
    );
\result_data[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(6),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[6]_i_1__1_n_0\
    );
\result_data[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(7),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[7]_i_1__1_n_0\
    );
\result_data[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(8),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[8]_i_1__1_n_0\
    );
\result_data[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__10\(9),
      I1 => \rv_len_reg[2]_0\,
      O => \result_data[9]_i_1__1_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[0]_i_1__1_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[10]_i_1__1_n_0\,
      Q => \p_0_in__10\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[11]_i_1__1_n_0\,
      Q => \p_0_in__10\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[12]_i_1__1_n_0\,
      Q => \p_0_in__10\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[13]_i_1__1_n_0\,
      Q => \p_0_in__10\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[14]_i_1__1_n_0\,
      Q => \p_0_in__10\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[15]_i_1__1_n_0\,
      Q => \p_0_in__10\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[16]_i_1__1_n_0\,
      Q => \p_0_in__10\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[17]_i_1__1_n_0\,
      Q => \p_0_in__10\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[18]_i_1__1_n_0\,
      Q => \p_0_in__10\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[19]_i_1__1_n_0\,
      Q => \p_0_in__10\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[1]_i_1__1_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[20]_i_1__1_n_0\,
      Q => \p_0_in__10\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[21]_i_1__1_n_0\,
      Q => \p_0_in__10\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[22]_i_1__1_n_0\,
      Q => \p_0_in__10\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[23]_i_1__1_n_0\,
      Q => \p_0_in__10\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \getdata_reg[7]_rep\(0),
      Q => \p_0_in__10\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \getdata_reg[7]_rep\(1),
      Q => \p_0_in__10\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \getdata_reg[7]_rep\(2),
      Q => \p_0_in__10\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \getdata_reg[7]_rep\(3),
      Q => \p_0_in__10\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \getdata_reg[7]_rep\(4),
      Q => \p_0_in__10\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \getdata_reg[7]_rep\(5),
      Q => \p_0_in__10\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[2]_i_1__1_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \getdata_reg[7]_rep\(6),
      Q => \p_0_in__10\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \getdata_reg[7]_rep\(7),
      Q => \p_0_in__10\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[3]_i_1__1_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[4]_i_1__1_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[5]_i_1__1_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[6]_i_1__1_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[7]_i_1__1_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[8]_i_1__1_n_0\,
      Q => \p_0_in__10\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \result_data[9]_i_1__1_n_0\,
      Q => \p_0_in__10\(1)
    );
\rv_len[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[7]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__9__0\(1)
    );
\rv_len[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[7]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \p_0_in__9__0\(2)
    );
\rv_len[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[7]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(1),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__9__0\(3)
    );
\rv_len[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(3),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \^q\(1),
      I5 => \addr_reg[7]\,
      O => \p_0_in__9__0\(4)
    );
\rv_len[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[7]\,
      I1 => \rv_len[5]_i_2__8_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__9__0\(5)
    );
\rv_len[5]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(1),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__8_n_0\
    );
\rv_len[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[7]\,
      I1 => \rv_len[7]_i_3__9_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__9__0\(6)
    );
\rv_len[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[7]\,
      I1 => \rv_len[7]_i_3__9_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__9__0\(7)
    );
\rv_len[7]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \^q\(1),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__9_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__9__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__9__0\(2),
      Q => \^q\(1)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__9__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__9__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__9__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__9__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep\(0),
      CLR => \outreg[31]_i_2__11_n_0\,
      D => \p_0_in__9__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[31]_i_3__9_n_0\,
      I1 => \outreg[31]_i_4__8_n_0\,
      I2 => \addr_reg[7]\,
      I3 => \^wreg_series_stop_trigmode2_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__11_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_series_stop_trigmode2_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized73\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_series_stop_trigmode3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_stop_trigmode3_valid : out STD_LOGIC;
    \addr_reg[6]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    reset : in STD_LOGIC;
    \addr_reg[2]\ : in STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[1]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized73\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized73\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized73\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_3__10_n_0\ : STD_LOGIC;
  signal \check[7]_i_4__9_n_0\ : STD_LOGIC;
  signal \check[7]_i_5__10_n_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_1__21_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_3__10_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__9_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__9_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__9_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__9_n_0\ : STD_LOGIC;
  signal \p_0_in__10__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__11\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[24]_i_1__28_n_0\ : STD_LOGIC;
  signal \result_data[27]_i_1__22_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__9_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__10_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_series_stop_trigmode3_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__20\ : label is "soft_lutpair1130";
  attribute SOFT_HLUTNM of \check[1]_i_1__20\ : label is "soft_lutpair1134";
  attribute SOFT_HLUTNM of \check[2]_i_1__20\ : label is "soft_lutpair1128";
  attribute SOFT_HLUTNM of \check[3]_i_1__20\ : label is "soft_lutpair1135";
  attribute SOFT_HLUTNM of \check[5]_i_1__20\ : label is "soft_lutpair1129";
  attribute SOFT_HLUTNM of \check[6]_i_1__20\ : label is "soft_lutpair1135";
  attribute SOFT_HLUTNM of \check[7]_i_2__11\ : label is "soft_lutpair1134";
  attribute SOFT_HLUTNM of \check[7]_i_3__10\ : label is "soft_lutpair1133";
  attribute SOFT_HLUTNM of \check[7]_i_4__9\ : label is "soft_lutpair1131";
  attribute SOFT_HLUTNM of \check[7]_i_5__10\ : label is "soft_lutpair1126";
  attribute SOFT_HLUTNM of \outreg[31]_i_4__9\ : label is "soft_lutpair1126";
  attribute SOFT_HLUTNM of \outreg[31]_i_6__9\ : label is "soft_lutpair1128";
  attribute SOFT_HLUTNM of \outreg[31]_i_8__9\ : label is "soft_lutpair1130";
  attribute SOFT_HLUTNM of \outreg[31]_i_9__9\ : label is "soft_lutpair1129";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__14\ : label is "soft_lutpair1139";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__14\ : label is "soft_lutpair1146";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__13\ : label is "soft_lutpair1145";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__14\ : label is "soft_lutpair1140";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__14\ : label is "soft_lutpair1136";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__14\ : label is "soft_lutpair1138";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__13\ : label is "soft_lutpair1141";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__13\ : label is "soft_lutpair1144";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__13\ : label is "soft_lutpair1143";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__13\ : label is "soft_lutpair1142";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__13\ : label is "soft_lutpair1141";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__14\ : label is "soft_lutpair1148";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__13\ : label is "soft_lutpair1137";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__13\ : label is "soft_lutpair1140";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__13\ : label is "soft_lutpair1139";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__13\ : label is "soft_lutpair1138";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__28\ : label is "soft_lutpair1136";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__22\ : label is "soft_lutpair1137";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__14\ : label is "soft_lutpair1148";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__14\ : label is "soft_lutpair1142";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__14\ : label is "soft_lutpair1143";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__14\ : label is "soft_lutpair1144";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__14\ : label is "soft_lutpair1145";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__14\ : label is "soft_lutpair1146";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__13\ : label is "soft_lutpair1147";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__14\ : label is "soft_lutpair1147";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__14\ : label is "soft_lutpair1131";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__14\ : label is "soft_lutpair1127";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__14\ : label is "soft_lutpair1127";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__14\ : label is "soft_lutpair1133";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__14\ : label is "soft_lutpair1132";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__14\ : label is "soft_lutpair1132";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_series_stop_trigmode3_valid <= \^wreg_series_stop_trigmode3_valid\;
\check[0]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__10_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__10_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__10_n_0\,
      I1 => p_0_in(0),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__10_n_0\,
      I1 => D(2),
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__10_n_0\,
      I1 => D(3),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__10_n_0\,
      I1 => D(4),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__10_n_0\,
      I1 => D(5),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101111"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \addr_reg[3]\,
      I2 => \check[7]_i_3__10_n_0\,
      I3 => \check[7]_i_4__9_n_0\,
      I4 => \rv_len_reg__0\(2),
      O => \^e\(0)
    );
\check[7]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__10_n_0\,
      I1 => D(6),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check[7]_i_3__10_n_0\
    );
\check[7]_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \check[7]_i_4__9_n_0\
    );
\check[7]_i_5__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \check[7]_i_4__9_n_0\,
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__0\(2),
      O => \check[7]_i_5__10_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[31]_i_3__10_n_0\,
      I1 => \outreg[31]_i_4__9_n_0\,
      I2 => \addr_reg[6]\,
      O => \outreg[31]_i_1__21_n_0\
    );
\outreg[31]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__2_n_0\
    );
\outreg[31]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__9_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => D(6),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[31]_i_8__9_n_0\,
      I5 => \outreg[31]_i_9__9_n_0\,
      O => \outreg[31]_i_3__10_n_0\
    );
\outreg[31]_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \rv_len_reg__0\(2),
      I1 => \check[7]_i_4__9_n_0\,
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__1\(4),
      O => \outreg[31]_i_4__9_n_0\
    );
\outreg[31]_i_6__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => p_0_in(0),
      I2 => \check_reg_n_0_[6]\,
      I3 => D(5),
      O => \outreg[31]_i_6__9_n_0\
    );
\outreg[31]_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => D(3),
      O => \outreg[31]_i_8__9_n_0\
    );
\outreg[31]_i_9__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => D(4),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[31]_i_9__9_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_series_stop_trigmode3(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(2),
      Q => wreg_series_stop_trigmode3(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(3),
      Q => wreg_series_stop_trigmode3(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(4),
      Q => wreg_series_stop_trigmode3(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(5),
      Q => wreg_series_stop_trigmode3(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(6),
      Q => wreg_series_stop_trigmode3(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(7),
      Q => wreg_series_stop_trigmode3(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(8),
      Q => wreg_series_stop_trigmode3(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(9),
      Q => wreg_series_stop_trigmode3(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(10),
      Q => wreg_series_stop_trigmode3(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(11),
      Q => wreg_series_stop_trigmode3(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_series_stop_trigmode3(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(12),
      Q => wreg_series_stop_trigmode3(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(13),
      Q => wreg_series_stop_trigmode3(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(14),
      Q => wreg_series_stop_trigmode3(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(15),
      Q => wreg_series_stop_trigmode3(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(16),
      Q => wreg_series_stop_trigmode3(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(17),
      Q => wreg_series_stop_trigmode3(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(18),
      Q => wreg_series_stop_trigmode3(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(19),
      Q => wreg_series_stop_trigmode3(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(20),
      Q => wreg_series_stop_trigmode3(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(21),
      Q => wreg_series_stop_trigmode3(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_series_stop_trigmode3(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(22),
      Q => wreg_series_stop_trigmode3(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(23),
      Q => wreg_series_stop_trigmode3(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_series_stop_trigmode3(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_series_stop_trigmode3(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_series_stop_trigmode3(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_series_stop_trigmode3(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_series_stop_trigmode3(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(0),
      Q => wreg_series_stop_trigmode3(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__21_n_0\,
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__11\(1),
      Q => wreg_series_stop_trigmode3(9)
    );
\result_data[0]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(0),
      I1 => \^e\(0),
      O => \result_data[0]_i_1__14_n_0\
    );
\result_data[10]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(10),
      I1 => \^e\(0),
      O => \result_data[10]_i_1__14_n_0\
    );
\result_data[11]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(11),
      I1 => \^e\(0),
      O => \result_data[11]_i_1__13_n_0\
    );
\result_data[12]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(12),
      I1 => \^e\(0),
      O => \result_data[12]_i_1__14_n_0\
    );
\result_data[13]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(13),
      I1 => \^e\(0),
      O => \result_data[13]_i_1__14_n_0\
    );
\result_data[14]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(14),
      I1 => \^e\(0),
      O => \result_data[14]_i_1__14_n_0\
    );
\result_data[15]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(15),
      I1 => \^e\(0),
      O => \result_data[15]_i_1__13_n_0\
    );
\result_data[16]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(16),
      I1 => \^e\(0),
      O => \result_data[16]_i_1__13_n_0\
    );
\result_data[17]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(17),
      I1 => \^e\(0),
      O => \result_data[17]_i_1__13_n_0\
    );
\result_data[18]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(18),
      I1 => \^e\(0),
      O => \result_data[18]_i_1__13_n_0\
    );
\result_data[19]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(19),
      I1 => \^e\(0),
      O => \result_data[19]_i_1__13_n_0\
    );
\result_data[1]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(1),
      I1 => \^e\(0),
      O => \result_data[1]_i_1__14_n_0\
    );
\result_data[20]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(20),
      I1 => \^e\(0),
      O => \result_data[20]_i_1__13_n_0\
    );
\result_data[21]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(21),
      I1 => \^e\(0),
      O => \result_data[21]_i_1__13_n_0\
    );
\result_data[22]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(22),
      I1 => \^e\(0),
      O => \result_data[22]_i_1__13_n_0\
    );
\result_data[23]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(23),
      I1 => \^e\(0),
      O => \result_data[23]_i_1__13_n_0\
    );
\result_data[24]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(0),
      O => \result_data[24]_i_1__28_n_0\
    );
\result_data[27]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(2),
      O => \result_data[27]_i_1__22_n_0\
    );
\result_data[2]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(2),
      I1 => \^e\(0),
      O => \result_data[2]_i_1__14_n_0\
    );
\result_data[3]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(3),
      I1 => \^e\(0),
      O => \result_data[3]_i_1__14_n_0\
    );
\result_data[4]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(4),
      I1 => \^e\(0),
      O => \result_data[4]_i_1__14_n_0\
    );
\result_data[5]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(5),
      I1 => \^e\(0),
      O => \result_data[5]_i_1__14_n_0\
    );
\result_data[6]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(6),
      I1 => \^e\(0),
      O => \result_data[6]_i_1__14_n_0\
    );
\result_data[7]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(7),
      I1 => \^e\(0),
      O => \result_data[7]_i_1__14_n_0\
    );
\result_data[8]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(8),
      I1 => \^e\(0),
      O => \result_data[8]_i_1__13_n_0\
    );
\result_data[9]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__11\(9),
      I1 => \^e\(0),
      O => \result_data[9]_i_1__14_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[0]_i_1__14_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[10]_i_1__14_n_0\,
      Q => \p_0_in__11\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[11]_i_1__13_n_0\,
      Q => \p_0_in__11\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[12]_i_1__14_n_0\,
      Q => \p_0_in__11\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[13]_i_1__14_n_0\,
      Q => \p_0_in__11\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[14]_i_1__14_n_0\,
      Q => \p_0_in__11\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[15]_i_1__13_n_0\,
      Q => \p_0_in__11\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[16]_i_1__13_n_0\,
      Q => \p_0_in__11\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[17]_i_1__13_n_0\,
      Q => \p_0_in__11\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[18]_i_1__13_n_0\,
      Q => \p_0_in__11\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[19]_i_1__13_n_0\,
      Q => \p_0_in__11\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[1]_i_1__14_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[20]_i_1__13_n_0\,
      Q => \p_0_in__11\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[21]_i_1__13_n_0\,
      Q => \p_0_in__11\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[22]_i_1__13_n_0\,
      Q => \p_0_in__11\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[23]_i_1__13_n_0\,
      Q => \p_0_in__11\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[24]_i_1__28_n_0\,
      Q => \p_0_in__11\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \getdata_reg[7]_rep\(0),
      Q => \p_0_in__11\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \getdata_reg[7]_rep\(1),
      Q => \p_0_in__11\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[27]_i_1__22_n_0\,
      Q => \p_0_in__11\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \getdata_reg[7]_rep\(2),
      Q => \p_0_in__11\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \getdata_reg[7]_rep\(3),
      Q => \p_0_in__11\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[2]_i_1__14_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \getdata_reg[7]_rep\(4),
      Q => \p_0_in__11\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \getdata_reg[7]_rep\(5),
      Q => \p_0_in__11\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[3]_i_1__14_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[4]_i_1__14_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[5]_i_1__14_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[6]_i_1__14_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[7]_i_1__14_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[8]_i_1__13_n_0\,
      Q => \p_0_in__11\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \result_data[9]_i_1__14_n_0\,
      Q => \p_0_in__11\(1)
    );
\rv_len[1]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__10__0\(1)
    );
\rv_len[2]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(2),
      O => \p_0_in__10__0\(2)
    );
\rv_len[3]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__10__0\(3)
    );
\rv_len[4]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__10__0\(4)
    );
\rv_len[5]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len[5]_i_2__9_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__10__0\(5)
    );
\rv_len[5]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__9_n_0\
    );
\rv_len[6]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len[7]_i_3__10_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__10__0\(6)
    );
\rv_len[7]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \rv_len[7]_i_3__10_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__10__0\(7)
    );
\rv_len[7]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__10_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__10__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__10__0\(2),
      Q => \rv_len_reg__0\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__10__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__10__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__10__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__10__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep\(0),
      CLR => \outreg[31]_i_2__2_n_0\,
      D => \p_0_in__10__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[31]_i_3__10_n_0\,
      I1 => \outreg[31]_i_4__9_n_0\,
      I2 => \addr_reg[6]\,
      I3 => \^wreg_series_stop_trigmode3_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__2_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_series_stop_trigmode3_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized74\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_series_stop_trigmode4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_stop_trigmode4_valid : out STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    reset : in STD_LOGIC;
    \addr_reg[4]\ : in STD_LOGIC;
    \addr_reg[0]\ : in STD_LOGIC;
    \getdata_reg[2]_rep\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[2]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized74\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized74\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized74\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_4__10_n_0\ : STD_LOGIC;
  signal \check[7]_i_5__11_n_0\ : STD_LOGIC;
  signal \check[7]_i_6__8_n_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_1__14_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__12_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_3__11_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__10_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__10_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__10_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__10_n_0\ : STD_LOGIC;
  signal \p_0_in__11__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__12\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[24]_i_1__20_n_0\ : STD_LOGIC;
  signal \result_data[27]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__10_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__11_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_series_stop_trigmode4_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__21\ : label is "soft_lutpair1153";
  attribute SOFT_HLUTNM of \check[1]_i_1__21\ : label is "soft_lutpair1157";
  attribute SOFT_HLUTNM of \check[2]_i_1__21\ : label is "soft_lutpair1151";
  attribute SOFT_HLUTNM of \check[3]_i_1__21\ : label is "soft_lutpair1158";
  attribute SOFT_HLUTNM of \check[5]_i_1__21\ : label is "soft_lutpair1152";
  attribute SOFT_HLUTNM of \check[6]_i_1__21\ : label is "soft_lutpair1158";
  attribute SOFT_HLUTNM of \check[7]_i_2__12\ : label is "soft_lutpair1157";
  attribute SOFT_HLUTNM of \check[7]_i_4__10\ : label is "soft_lutpair1156";
  attribute SOFT_HLUTNM of \check[7]_i_5__11\ : label is "soft_lutpair1154";
  attribute SOFT_HLUTNM of \check[7]_i_6__8\ : label is "soft_lutpair1149";
  attribute SOFT_HLUTNM of \outreg[31]_i_4__10\ : label is "soft_lutpair1149";
  attribute SOFT_HLUTNM of \outreg[31]_i_6__10\ : label is "soft_lutpair1151";
  attribute SOFT_HLUTNM of \outreg[31]_i_8__10\ : label is "soft_lutpair1153";
  attribute SOFT_HLUTNM of \outreg[31]_i_9__10\ : label is "soft_lutpair1152";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__4\ : label is "soft_lutpair1162";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__4\ : label is "soft_lutpair1169";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__4\ : label is "soft_lutpair1168";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__4\ : label is "soft_lutpair1163";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__4\ : label is "soft_lutpair1159";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__4\ : label is "soft_lutpair1161";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__4\ : label is "soft_lutpair1164";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__4\ : label is "soft_lutpair1167";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__4\ : label is "soft_lutpair1166";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__4\ : label is "soft_lutpair1165";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__4\ : label is "soft_lutpair1164";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__4\ : label is "soft_lutpair1171";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__4\ : label is "soft_lutpair1160";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__4\ : label is "soft_lutpair1163";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__4\ : label is "soft_lutpair1162";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__4\ : label is "soft_lutpair1161";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__20\ : label is "soft_lutpair1159";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__14\ : label is "soft_lutpair1160";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__4\ : label is "soft_lutpair1171";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__4\ : label is "soft_lutpair1165";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__4\ : label is "soft_lutpair1166";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__4\ : label is "soft_lutpair1167";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__4\ : label is "soft_lutpair1168";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__4\ : label is "soft_lutpair1169";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__4\ : label is "soft_lutpair1170";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__4\ : label is "soft_lutpair1170";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__4\ : label is "soft_lutpair1154";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__4\ : label is "soft_lutpair1150";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__4\ : label is "soft_lutpair1150";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__4\ : label is "soft_lutpair1156";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__4\ : label is "soft_lutpair1155";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__4\ : label is "soft_lutpair1155";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_series_stop_trigmode4_valid <= \^wreg_series_stop_trigmode4_valid\;
\check[0]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__8_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__8_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__8_n_0\,
      I1 => \getdata_reg[2]_rep\,
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__8_n_0\,
      I1 => D(2),
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__8_n_0\,
      I1 => D(3),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__8_n_0\,
      I1 => D(4),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__8_n_0\,
      I1 => D(5),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101111"
    )
        port map (
      I0 => \addr_reg[4]\,
      I1 => \addr_reg[0]\,
      I2 => \check[7]_i_4__10_n_0\,
      I3 => \check[7]_i_5__11_n_0\,
      I4 => \rv_len_reg__0\(2),
      O => \^e\(0)
    );
\check[7]_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_6__8_n_0\,
      I1 => D(6),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check[7]_i_4__10_n_0\
    );
\check[7]_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \check[7]_i_5__11_n_0\
    );
\check[7]_i_6__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \check[7]_i_5__11_n_0\,
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__0\(2),
      O => \check[7]_i_6__8_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[31]_i_3__11_n_0\,
      I1 => \outreg[31]_i_4__10_n_0\,
      I2 => \addr_reg[3]\,
      O => \outreg[31]_i_1__14_n_0\
    );
\outreg[31]_i_2__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__12_n_0\
    );
\outreg[31]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__10_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => D(6),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[31]_i_8__10_n_0\,
      I5 => \outreg[31]_i_9__10_n_0\,
      O => \outreg[31]_i_3__11_n_0\
    );
\outreg[31]_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \rv_len_reg__0\(2),
      I1 => \check[7]_i_5__11_n_0\,
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__1\(4),
      O => \outreg[31]_i_4__10_n_0\
    );
\outreg[31]_i_6__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => \getdata_reg[2]_rep\,
      I2 => \check_reg_n_0_[6]\,
      I3 => D(5),
      O => \outreg[31]_i_6__10_n_0\
    );
\outreg[31]_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => D(3),
      O => \outreg[31]_i_8__10_n_0\
    );
\outreg[31]_i_9__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => D(4),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[31]_i_9__10_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_series_stop_trigmode4(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(2),
      Q => wreg_series_stop_trigmode4(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(3),
      Q => wreg_series_stop_trigmode4(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(4),
      Q => wreg_series_stop_trigmode4(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(5),
      Q => wreg_series_stop_trigmode4(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(6),
      Q => wreg_series_stop_trigmode4(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(7),
      Q => wreg_series_stop_trigmode4(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(8),
      Q => wreg_series_stop_trigmode4(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(9),
      Q => wreg_series_stop_trigmode4(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(10),
      Q => wreg_series_stop_trigmode4(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(11),
      Q => wreg_series_stop_trigmode4(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_series_stop_trigmode4(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(12),
      Q => wreg_series_stop_trigmode4(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(13),
      Q => wreg_series_stop_trigmode4(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(14),
      Q => wreg_series_stop_trigmode4(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(15),
      Q => wreg_series_stop_trigmode4(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(16),
      Q => wreg_series_stop_trigmode4(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(17),
      Q => wreg_series_stop_trigmode4(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(18),
      Q => wreg_series_stop_trigmode4(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(19),
      Q => wreg_series_stop_trigmode4(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(20),
      Q => wreg_series_stop_trigmode4(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(21),
      Q => wreg_series_stop_trigmode4(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_series_stop_trigmode4(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(22),
      Q => wreg_series_stop_trigmode4(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(23),
      Q => wreg_series_stop_trigmode4(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_series_stop_trigmode4(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_series_stop_trigmode4(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_series_stop_trigmode4(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_series_stop_trigmode4(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_series_stop_trigmode4(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(0),
      Q => wreg_series_stop_trigmode4(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__14_n_0\,
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__12\(1),
      Q => wreg_series_stop_trigmode4(9)
    );
\result_data[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(0),
      I1 => \^e\(0),
      O => \result_data[0]_i_1__4_n_0\
    );
\result_data[10]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(10),
      I1 => \^e\(0),
      O => \result_data[10]_i_1__4_n_0\
    );
\result_data[11]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(11),
      I1 => \^e\(0),
      O => \result_data[11]_i_1__4_n_0\
    );
\result_data[12]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(12),
      I1 => \^e\(0),
      O => \result_data[12]_i_1__4_n_0\
    );
\result_data[13]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(13),
      I1 => \^e\(0),
      O => \result_data[13]_i_1__4_n_0\
    );
\result_data[14]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(14),
      I1 => \^e\(0),
      O => \result_data[14]_i_1__4_n_0\
    );
\result_data[15]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(15),
      I1 => \^e\(0),
      O => \result_data[15]_i_1__4_n_0\
    );
\result_data[16]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(16),
      I1 => \^e\(0),
      O => \result_data[16]_i_1__4_n_0\
    );
\result_data[17]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(17),
      I1 => \^e\(0),
      O => \result_data[17]_i_1__4_n_0\
    );
\result_data[18]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(18),
      I1 => \^e\(0),
      O => \result_data[18]_i_1__4_n_0\
    );
\result_data[19]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(19),
      I1 => \^e\(0),
      O => \result_data[19]_i_1__4_n_0\
    );
\result_data[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(1),
      I1 => \^e\(0),
      O => \result_data[1]_i_1__4_n_0\
    );
\result_data[20]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(20),
      I1 => \^e\(0),
      O => \result_data[20]_i_1__4_n_0\
    );
\result_data[21]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(21),
      I1 => \^e\(0),
      O => \result_data[21]_i_1__4_n_0\
    );
\result_data[22]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(22),
      I1 => \^e\(0),
      O => \result_data[22]_i_1__4_n_0\
    );
\result_data[23]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(23),
      I1 => \^e\(0),
      O => \result_data[23]_i_1__4_n_0\
    );
\result_data[24]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(0),
      O => \result_data[24]_i_1__20_n_0\
    );
\result_data[27]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(2),
      O => \result_data[27]_i_1__14_n_0\
    );
\result_data[2]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(2),
      I1 => \^e\(0),
      O => \result_data[2]_i_1__4_n_0\
    );
\result_data[3]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(3),
      I1 => \^e\(0),
      O => \result_data[3]_i_1__4_n_0\
    );
\result_data[4]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(4),
      I1 => \^e\(0),
      O => \result_data[4]_i_1__4_n_0\
    );
\result_data[5]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(5),
      I1 => \^e\(0),
      O => \result_data[5]_i_1__4_n_0\
    );
\result_data[6]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(6),
      I1 => \^e\(0),
      O => \result_data[6]_i_1__4_n_0\
    );
\result_data[7]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(7),
      I1 => \^e\(0),
      O => \result_data[7]_i_1__4_n_0\
    );
\result_data[8]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(8),
      I1 => \^e\(0),
      O => \result_data[8]_i_1__4_n_0\
    );
\result_data[9]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__12\(9),
      I1 => \^e\(0),
      O => \result_data[9]_i_1__4_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[0]_i_1__4_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[10]_i_1__4_n_0\,
      Q => \p_0_in__12\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[11]_i_1__4_n_0\,
      Q => \p_0_in__12\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[12]_i_1__4_n_0\,
      Q => \p_0_in__12\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[13]_i_1__4_n_0\,
      Q => \p_0_in__12\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[14]_i_1__4_n_0\,
      Q => \p_0_in__12\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[15]_i_1__4_n_0\,
      Q => \p_0_in__12\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[16]_i_1__4_n_0\,
      Q => \p_0_in__12\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[17]_i_1__4_n_0\,
      Q => \p_0_in__12\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[18]_i_1__4_n_0\,
      Q => \p_0_in__12\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[19]_i_1__4_n_0\,
      Q => \p_0_in__12\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[1]_i_1__4_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[20]_i_1__4_n_0\,
      Q => \p_0_in__12\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[21]_i_1__4_n_0\,
      Q => \p_0_in__12\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[22]_i_1__4_n_0\,
      Q => \p_0_in__12\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[23]_i_1__4_n_0\,
      Q => \p_0_in__12\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[24]_i_1__20_n_0\,
      Q => \p_0_in__12\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \getdata_reg[7]_rep\(0),
      Q => \p_0_in__12\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \getdata_reg[7]_rep\(1),
      Q => \p_0_in__12\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[27]_i_1__14_n_0\,
      Q => \p_0_in__12\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \getdata_reg[7]_rep\(2),
      Q => \p_0_in__12\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \getdata_reg[7]_rep\(3),
      Q => \p_0_in__12\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[2]_i_1__4_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \getdata_reg[7]_rep\(4),
      Q => \p_0_in__12\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \getdata_reg[7]_rep\(5),
      Q => \p_0_in__12\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[3]_i_1__4_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[4]_i_1__4_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[5]_i_1__4_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[6]_i_1__4_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[7]_i_1__4_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[8]_i_1__4_n_0\,
      Q => \p_0_in__12\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \result_data[9]_i_1__4_n_0\,
      Q => \p_0_in__12\(1)
    );
\rv_len[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__11__0\(1)
    );
\rv_len[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(2),
      O => \p_0_in__11__0\(2)
    );
\rv_len[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__11__0\(3)
    );
\rv_len[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(3),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__0\(2),
      I5 => \addr_reg[3]\,
      O => \p_0_in__11__0\(4)
    );
\rv_len[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len[5]_i_2__10_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__11__0\(5)
    );
\rv_len[5]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__10_n_0\
    );
\rv_len[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len[7]_i_3__11_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__11__0\(6)
    );
\rv_len[7]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len[7]_i_3__11_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__11__0\(7)
    );
\rv_len[7]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__11_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__11__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__11__0\(2),
      Q => \rv_len_reg__0\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__11__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__11__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__11__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__11__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[2]_rep_0\(0),
      CLR => \outreg[31]_i_2__12_n_0\,
      D => \p_0_in__11__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[31]_i_3__11_n_0\,
      I1 => \outreg[31]_i_4__10_n_0\,
      I2 => \addr_reg[3]\,
      I3 => \^wreg_series_stop_trigmode4_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__12_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_series_stop_trigmode4_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized75\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_series_seek_startime : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wreg_series_seek_startime_valid : out STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    reset : in STD_LOGIC;
    \addr_reg[4]\ : in STD_LOGIC;
    \addr_reg[1]\ : in STD_LOGIC;
    \getdata_reg[2]_rep\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[1]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized75\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized75\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized75\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_3__11_n_0\ : STD_LOGIC;
  signal \check[7]_i_4__11_n_0\ : STD_LOGIC;
  signal \check[7]_i_5__12_n_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[63]_i_1__1_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_2__0_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_3_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_4_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_6_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_8_n_0\ : STD_LOGIC;
  signal \outreg[63]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_in__12__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__13\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \result_data[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[24]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[27]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_1__7_n_0\ : STD_LOGIC;
  signal \result_data[32]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[33]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[34]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[35]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[36]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[37]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[38]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[39]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[40]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[41]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[42]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[43]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[44]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[45]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[46]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[47]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[48]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[49]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[50]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[51]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[52]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[53]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[54]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[55]_i_1_n_0\ : STD_LOGIC;
  signal \result_data[56]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[59]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__11_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__12_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_series_seek_startime_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__22\ : label is "soft_lutpair892";
  attribute SOFT_HLUTNM of \check[1]_i_1__22\ : label is "soft_lutpair896";
  attribute SOFT_HLUTNM of \check[2]_i_1__22\ : label is "soft_lutpair891";
  attribute SOFT_HLUTNM of \check[3]_i_1__22\ : label is "soft_lutpair897";
  attribute SOFT_HLUTNM of \check[5]_i_1__22\ : label is "soft_lutpair895";
  attribute SOFT_HLUTNM of \check[6]_i_1__22\ : label is "soft_lutpair897";
  attribute SOFT_HLUTNM of \check[7]_i_2__13\ : label is "soft_lutpair896";
  attribute SOFT_HLUTNM of \check[7]_i_4__11\ : label is "soft_lutpair893";
  attribute SOFT_HLUTNM of \check[7]_i_5__12\ : label is "soft_lutpair889";
  attribute SOFT_HLUTNM of \outreg[63]_i_4\ : label is "soft_lutpair889";
  attribute SOFT_HLUTNM of \outreg[63]_i_6\ : label is "soft_lutpair891";
  attribute SOFT_HLUTNM of \outreg[63]_i_8\ : label is "soft_lutpair892";
  attribute SOFT_HLUTNM of \outreg[63]_i_9\ : label is "soft_lutpair895";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__2\ : label is "soft_lutpair926";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__2\ : label is "soft_lutpair917";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__2\ : label is "soft_lutpair916";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__2\ : label is "soft_lutpair915";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__2\ : label is "soft_lutpair914";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__2\ : label is "soft_lutpair925";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__2\ : label is "soft_lutpair924";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__2\ : label is "soft_lutpair923";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__2\ : label is "soft_lutpair922";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__2\ : label is "soft_lutpair921";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__2\ : label is "soft_lutpair912";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__2\ : label is "soft_lutpair926";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__2\ : label is "soft_lutpair911";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__2\ : label is "soft_lutpair910";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__2\ : label is "soft_lutpair909";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__2\ : label is "soft_lutpair908";
  attribute SOFT_HLUTNM of \result_data[24]_i_1\ : label is "soft_lutpair907";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__2\ : label is "soft_lutpair913";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__2\ : label is "soft_lutpair906";
  attribute SOFT_HLUTNM of \result_data[27]_i_1\ : label is "soft_lutpair904";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__2\ : label is "soft_lutpair903";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__2\ : label is "soft_lutpair902";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__2\ : label is "soft_lutpair925";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__2\ : label is "soft_lutpair901";
  attribute SOFT_HLUTNM of \result_data[31]_i_1__7\ : label is "soft_lutpair900";
  attribute SOFT_HLUTNM of \result_data[32]_i_1\ : label is "soft_lutpair899";
  attribute SOFT_HLUTNM of \result_data[33]_i_1\ : label is "soft_lutpair898";
  attribute SOFT_HLUTNM of \result_data[34]_i_1\ : label is "soft_lutpair905";
  attribute SOFT_HLUTNM of \result_data[35]_i_1\ : label is "soft_lutpair920";
  attribute SOFT_HLUTNM of \result_data[36]_i_1\ : label is "soft_lutpair919";
  attribute SOFT_HLUTNM of \result_data[37]_i_1\ : label is "soft_lutpair918";
  attribute SOFT_HLUTNM of \result_data[38]_i_1\ : label is "soft_lutpair917";
  attribute SOFT_HLUTNM of \result_data[39]_i_1\ : label is "soft_lutpair916";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__2\ : label is "soft_lutpair924";
  attribute SOFT_HLUTNM of \result_data[40]_i_1\ : label is "soft_lutpair915";
  attribute SOFT_HLUTNM of \result_data[41]_i_1\ : label is "soft_lutpair914";
  attribute SOFT_HLUTNM of \result_data[42]_i_1\ : label is "soft_lutpair913";
  attribute SOFT_HLUTNM of \result_data[43]_i_1\ : label is "soft_lutpair912";
  attribute SOFT_HLUTNM of \result_data[44]_i_1\ : label is "soft_lutpair911";
  attribute SOFT_HLUTNM of \result_data[45]_i_1\ : label is "soft_lutpair910";
  attribute SOFT_HLUTNM of \result_data[46]_i_1\ : label is "soft_lutpair909";
  attribute SOFT_HLUTNM of \result_data[47]_i_1\ : label is "soft_lutpair908";
  attribute SOFT_HLUTNM of \result_data[48]_i_1\ : label is "soft_lutpair907";
  attribute SOFT_HLUTNM of \result_data[49]_i_1\ : label is "soft_lutpair906";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__2\ : label is "soft_lutpair923";
  attribute SOFT_HLUTNM of \result_data[50]_i_1\ : label is "soft_lutpair905";
  attribute SOFT_HLUTNM of \result_data[51]_i_1\ : label is "soft_lutpair904";
  attribute SOFT_HLUTNM of \result_data[52]_i_1\ : label is "soft_lutpair903";
  attribute SOFT_HLUTNM of \result_data[53]_i_1\ : label is "soft_lutpair902";
  attribute SOFT_HLUTNM of \result_data[54]_i_1\ : label is "soft_lutpair901";
  attribute SOFT_HLUTNM of \result_data[55]_i_1\ : label is "soft_lutpair900";
  attribute SOFT_HLUTNM of \result_data[56]_i_1__2\ : label is "soft_lutpair898";
  attribute SOFT_HLUTNM of \result_data[59]_i_1__1\ : label is "soft_lutpair899";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__2\ : label is "soft_lutpair922";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__2\ : label is "soft_lutpair921";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__2\ : label is "soft_lutpair920";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__2\ : label is "soft_lutpair919";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__2\ : label is "soft_lutpair918";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__2\ : label is "soft_lutpair893";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__2\ : label is "soft_lutpair890";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__2\ : label is "soft_lutpair890";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__2\ : label is "soft_lutpair894";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__2\ : label is "soft_lutpair894";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_series_seek_startime_valid <= \^wreg_series_seek_startime_valid\;
\check[0]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__12_n_0\,
      I1 => D(0),
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__12_n_0\,
      I1 => D(1),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__12_n_0\,
      I1 => \getdata_reg[2]_rep\,
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__12_n_0\,
      I1 => D(2),
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__12_n_0\,
      I1 => D(3),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__12_n_0\,
      I1 => D(4),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__12_n_0\,
      I1 => D(5),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101111"
    )
        port map (
      I0 => \addr_reg[4]\,
      I1 => \addr_reg[1]\,
      I2 => \check[7]_i_3__11_n_0\,
      I3 => \check[7]_i_4__11_n_0\,
      I4 => \rv_len_reg__0\(3),
      O => \^e\(0)
    );
\check[7]_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__12_n_0\,
      I1 => D(6),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__0\(2),
      I1 => \rv_len_reg__1\(6),
      I2 => \rv_len_reg__1\(4),
      O => \check[7]_i_3__11_n_0\
    );
\check[7]_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(5),
      O => \check[7]_i_4__11_n_0\
    );
\check[7]_i_5__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \check[7]_i_4__11_n_0\,
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(4),
      I4 => \rv_len_reg__0\(3),
      O => \check[7]_i_5__12_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[63]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[63]_i_3_n_0\,
      I1 => \outreg[63]_i_4_n_0\,
      I2 => \addr_reg[3]\,
      O => \outreg[63]_i_1__1_n_0\
    );
\outreg[63]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[63]_i_2__0_n_0\
    );
\outreg[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[63]_i_6_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => D(6),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[63]_i_8_n_0\,
      I5 => \outreg[63]_i_9_n_0\,
      O => \outreg[63]_i_3_n_0\
    );
\outreg[63]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \rv_len_reg__0\(3),
      I1 => \check[7]_i_4__11_n_0\,
      I2 => \rv_len_reg__0\(2),
      I3 => \rv_len_reg__1\(6),
      I4 => \rv_len_reg__1\(4),
      O => \outreg[63]_i_4_n_0\
    );
\outreg[63]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => \getdata_reg[2]_rep\,
      I2 => \check_reg_n_0_[6]\,
      I3 => D(5),
      O => \outreg[63]_i_6_n_0\
    );
\outreg[63]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \check_reg_n_0_[4]\,
      I3 => D(3),
      O => \outreg[63]_i_8_n_0\
    );
\outreg[63]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => D(4),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(1),
      O => \outreg[63]_i_9_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_series_seek_startime(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(2),
      Q => wreg_series_seek_startime(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(3),
      Q => wreg_series_seek_startime(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(4),
      Q => wreg_series_seek_startime(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(5),
      Q => wreg_series_seek_startime(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(6),
      Q => wreg_series_seek_startime(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(7),
      Q => wreg_series_seek_startime(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(8),
      Q => wreg_series_seek_startime(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(9),
      Q => wreg_series_seek_startime(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(10),
      Q => wreg_series_seek_startime(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(11),
      Q => wreg_series_seek_startime(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_series_seek_startime(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(12),
      Q => wreg_series_seek_startime(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(13),
      Q => wreg_series_seek_startime(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(14),
      Q => wreg_series_seek_startime(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(15),
      Q => wreg_series_seek_startime(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(16),
      Q => wreg_series_seek_startime(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(17),
      Q => wreg_series_seek_startime(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(18),
      Q => wreg_series_seek_startime(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(19),
      Q => wreg_series_seek_startime(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(20),
      Q => wreg_series_seek_startime(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(21),
      Q => wreg_series_seek_startime(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_series_seek_startime(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(22),
      Q => wreg_series_seek_startime(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(23),
      Q => wreg_series_seek_startime(31)
    );
\outreg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(24),
      Q => wreg_series_seek_startime(32)
    );
\outreg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(25),
      Q => wreg_series_seek_startime(33)
    );
\outreg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(26),
      Q => wreg_series_seek_startime(34)
    );
\outreg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(27),
      Q => wreg_series_seek_startime(35)
    );
\outreg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(28),
      Q => wreg_series_seek_startime(36)
    );
\outreg_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(29),
      Q => wreg_series_seek_startime(37)
    );
\outreg_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(30),
      Q => wreg_series_seek_startime(38)
    );
\outreg_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(31),
      Q => wreg_series_seek_startime(39)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_series_seek_startime(3)
    );
\outreg_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(32),
      Q => wreg_series_seek_startime(40)
    );
\outreg_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(33),
      Q => wreg_series_seek_startime(41)
    );
\outreg_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(34),
      Q => wreg_series_seek_startime(42)
    );
\outreg_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(35),
      Q => wreg_series_seek_startime(43)
    );
\outreg_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(36),
      Q => wreg_series_seek_startime(44)
    );
\outreg_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(37),
      Q => wreg_series_seek_startime(45)
    );
\outreg_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(38),
      Q => wreg_series_seek_startime(46)
    );
\outreg_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(39),
      Q => wreg_series_seek_startime(47)
    );
\outreg_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(40),
      Q => wreg_series_seek_startime(48)
    );
\outreg_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(41),
      Q => wreg_series_seek_startime(49)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_series_seek_startime(4)
    );
\outreg_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(42),
      Q => wreg_series_seek_startime(50)
    );
\outreg_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(43),
      Q => wreg_series_seek_startime(51)
    );
\outreg_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(44),
      Q => wreg_series_seek_startime(52)
    );
\outreg_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(45),
      Q => wreg_series_seek_startime(53)
    );
\outreg_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(46),
      Q => wreg_series_seek_startime(54)
    );
\outreg_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(47),
      Q => wreg_series_seek_startime(55)
    );
\outreg_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(48),
      Q => wreg_series_seek_startime(56)
    );
\outreg_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(49),
      Q => wreg_series_seek_startime(57)
    );
\outreg_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(50),
      Q => wreg_series_seek_startime(58)
    );
\outreg_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(51),
      Q => wreg_series_seek_startime(59)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_series_seek_startime(5)
    );
\outreg_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(52),
      Q => wreg_series_seek_startime(60)
    );
\outreg_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(53),
      Q => wreg_series_seek_startime(61)
    );
\outreg_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(54),
      Q => wreg_series_seek_startime(62)
    );
\outreg_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(55),
      Q => wreg_series_seek_startime(63)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_series_seek_startime(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_series_seek_startime(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(0),
      Q => wreg_series_seek_startime(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[63]_i_1__1_n_0\,
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__13\(1),
      Q => wreg_series_seek_startime(9)
    );
\result_data[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(0),
      I1 => \^e\(0),
      O => \result_data[0]_i_1__2_n_0\
    );
\result_data[10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(10),
      I1 => \^e\(0),
      O => \result_data[10]_i_1__2_n_0\
    );
\result_data[11]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(11),
      I1 => \^e\(0),
      O => \result_data[11]_i_1__2_n_0\
    );
\result_data[12]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(12),
      I1 => \^e\(0),
      O => \result_data[12]_i_1__2_n_0\
    );
\result_data[13]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(13),
      I1 => \^e\(0),
      O => \result_data[13]_i_1__2_n_0\
    );
\result_data[14]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(14),
      I1 => \^e\(0),
      O => \result_data[14]_i_1__2_n_0\
    );
\result_data[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(15),
      I1 => \^e\(0),
      O => \result_data[15]_i_1__2_n_0\
    );
\result_data[16]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(16),
      I1 => \^e\(0),
      O => \result_data[16]_i_1__2_n_0\
    );
\result_data[17]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(17),
      I1 => \^e\(0),
      O => \result_data[17]_i_1__2_n_0\
    );
\result_data[18]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(18),
      I1 => \^e\(0),
      O => \result_data[18]_i_1__2_n_0\
    );
\result_data[19]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(19),
      I1 => \^e\(0),
      O => \result_data[19]_i_1__2_n_0\
    );
\result_data[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(1),
      I1 => \^e\(0),
      O => \result_data[1]_i_1__2_n_0\
    );
\result_data[20]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(20),
      I1 => \^e\(0),
      O => \result_data[20]_i_1__2_n_0\
    );
\result_data[21]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(21),
      I1 => \^e\(0),
      O => \result_data[21]_i_1__2_n_0\
    );
\result_data[22]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(22),
      I1 => \^e\(0),
      O => \result_data[22]_i_1__2_n_0\
    );
\result_data[23]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(23),
      I1 => \^e\(0),
      O => \result_data[23]_i_1__2_n_0\
    );
\result_data[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(24),
      I1 => \^e\(0),
      O => \result_data[24]_i_1_n_0\
    );
\result_data[25]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(25),
      I1 => \^e\(0),
      O => \result_data[25]_i_1__2_n_0\
    );
\result_data[26]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(26),
      I1 => \^e\(0),
      O => \result_data[26]_i_1__2_n_0\
    );
\result_data[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(27),
      I1 => \^e\(0),
      O => \result_data[27]_i_1_n_0\
    );
\result_data[28]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(28),
      I1 => \^e\(0),
      O => \result_data[28]_i_1__2_n_0\
    );
\result_data[29]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(29),
      I1 => \^e\(0),
      O => \result_data[29]_i_1__2_n_0\
    );
\result_data[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(2),
      I1 => \^e\(0),
      O => \result_data[2]_i_1__2_n_0\
    );
\result_data[30]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(30),
      I1 => \^e\(0),
      O => \result_data[30]_i_1__2_n_0\
    );
\result_data[31]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(31),
      I1 => \^e\(0),
      O => \result_data[31]_i_1__7_n_0\
    );
\result_data[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(32),
      I1 => \^e\(0),
      O => \result_data[32]_i_1_n_0\
    );
\result_data[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(33),
      I1 => \^e\(0),
      O => \result_data[33]_i_1_n_0\
    );
\result_data[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(34),
      I1 => \^e\(0),
      O => \result_data[34]_i_1_n_0\
    );
\result_data[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(35),
      I1 => \^e\(0),
      O => \result_data[35]_i_1_n_0\
    );
\result_data[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(36),
      I1 => \^e\(0),
      O => \result_data[36]_i_1_n_0\
    );
\result_data[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(37),
      I1 => \^e\(0),
      O => \result_data[37]_i_1_n_0\
    );
\result_data[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(38),
      I1 => \^e\(0),
      O => \result_data[38]_i_1_n_0\
    );
\result_data[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(39),
      I1 => \^e\(0),
      O => \result_data[39]_i_1_n_0\
    );
\result_data[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(3),
      I1 => \^e\(0),
      O => \result_data[3]_i_1__2_n_0\
    );
\result_data[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(40),
      I1 => \^e\(0),
      O => \result_data[40]_i_1_n_0\
    );
\result_data[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(41),
      I1 => \^e\(0),
      O => \result_data[41]_i_1_n_0\
    );
\result_data[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(42),
      I1 => \^e\(0),
      O => \result_data[42]_i_1_n_0\
    );
\result_data[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(43),
      I1 => \^e\(0),
      O => \result_data[43]_i_1_n_0\
    );
\result_data[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(44),
      I1 => \^e\(0),
      O => \result_data[44]_i_1_n_0\
    );
\result_data[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(45),
      I1 => \^e\(0),
      O => \result_data[45]_i_1_n_0\
    );
\result_data[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(46),
      I1 => \^e\(0),
      O => \result_data[46]_i_1_n_0\
    );
\result_data[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(47),
      I1 => \^e\(0),
      O => \result_data[47]_i_1_n_0\
    );
\result_data[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(48),
      I1 => \^e\(0),
      O => \result_data[48]_i_1_n_0\
    );
\result_data[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(49),
      I1 => \^e\(0),
      O => \result_data[49]_i_1_n_0\
    );
\result_data[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(4),
      I1 => \^e\(0),
      O => \result_data[4]_i_1__2_n_0\
    );
\result_data[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(50),
      I1 => \^e\(0),
      O => \result_data[50]_i_1_n_0\
    );
\result_data[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(51),
      I1 => \^e\(0),
      O => \result_data[51]_i_1_n_0\
    );
\result_data[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(52),
      I1 => \^e\(0),
      O => \result_data[52]_i_1_n_0\
    );
\result_data[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(53),
      I1 => \^e\(0),
      O => \result_data[53]_i_1_n_0\
    );
\result_data[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(54),
      I1 => \^e\(0),
      O => \result_data[54]_i_1_n_0\
    );
\result_data[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(55),
      I1 => \^e\(0),
      O => \result_data[55]_i_1_n_0\
    );
\result_data[56]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(0),
      O => \result_data[56]_i_1__2_n_0\
    );
\result_data[59]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(2),
      O => \result_data[59]_i_1__1_n_0\
    );
\result_data[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(5),
      I1 => \^e\(0),
      O => \result_data[5]_i_1__2_n_0\
    );
\result_data[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(6),
      I1 => \^e\(0),
      O => \result_data[6]_i_1__2_n_0\
    );
\result_data[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(7),
      I1 => \^e\(0),
      O => \result_data[7]_i_1__2_n_0\
    );
\result_data[8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(8),
      I1 => \^e\(0),
      O => \result_data[8]_i_1__2_n_0\
    );
\result_data[9]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__13\(9),
      I1 => \^e\(0),
      O => \result_data[9]_i_1__2_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[0]_i_1__2_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[10]_i_1__2_n_0\,
      Q => \p_0_in__13\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[11]_i_1__2_n_0\,
      Q => \p_0_in__13\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[12]_i_1__2_n_0\,
      Q => \p_0_in__13\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[13]_i_1__2_n_0\,
      Q => \p_0_in__13\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[14]_i_1__2_n_0\,
      Q => \p_0_in__13\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[15]_i_1__2_n_0\,
      Q => \p_0_in__13\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[16]_i_1__2_n_0\,
      Q => \p_0_in__13\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[17]_i_1__2_n_0\,
      Q => \p_0_in__13\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[18]_i_1__2_n_0\,
      Q => \p_0_in__13\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[19]_i_1__2_n_0\,
      Q => \p_0_in__13\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[1]_i_1__2_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[20]_i_1__2_n_0\,
      Q => \p_0_in__13\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[21]_i_1__2_n_0\,
      Q => \p_0_in__13\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[22]_i_1__2_n_0\,
      Q => \p_0_in__13\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[23]_i_1__2_n_0\,
      Q => \p_0_in__13\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[24]_i_1_n_0\,
      Q => \p_0_in__13\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[25]_i_1__2_n_0\,
      Q => \p_0_in__13\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[26]_i_1__2_n_0\,
      Q => \p_0_in__13\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[27]_i_1_n_0\,
      Q => \p_0_in__13\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[28]_i_1__2_n_0\,
      Q => \p_0_in__13\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[29]_i_1__2_n_0\,
      Q => \p_0_in__13\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[2]_i_1__2_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[30]_i_1__2_n_0\,
      Q => \p_0_in__13\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[31]_i_1__7_n_0\,
      Q => \p_0_in__13\(23)
    );
\result_data_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[32]_i_1_n_0\,
      Q => \p_0_in__13\(24)
    );
\result_data_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[33]_i_1_n_0\,
      Q => \p_0_in__13\(25)
    );
\result_data_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[34]_i_1_n_0\,
      Q => \p_0_in__13\(26)
    );
\result_data_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[35]_i_1_n_0\,
      Q => \p_0_in__13\(27)
    );
\result_data_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[36]_i_1_n_0\,
      Q => \p_0_in__13\(28)
    );
\result_data_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[37]_i_1_n_0\,
      Q => \p_0_in__13\(29)
    );
\result_data_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[38]_i_1_n_0\,
      Q => \p_0_in__13\(30)
    );
\result_data_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[39]_i_1_n_0\,
      Q => \p_0_in__13\(31)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[3]_i_1__2_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[40]_i_1_n_0\,
      Q => \p_0_in__13\(32)
    );
\result_data_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[41]_i_1_n_0\,
      Q => \p_0_in__13\(33)
    );
\result_data_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[42]_i_1_n_0\,
      Q => \p_0_in__13\(34)
    );
\result_data_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[43]_i_1_n_0\,
      Q => \p_0_in__13\(35)
    );
\result_data_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[44]_i_1_n_0\,
      Q => \p_0_in__13\(36)
    );
\result_data_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[45]_i_1_n_0\,
      Q => \p_0_in__13\(37)
    );
\result_data_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[46]_i_1_n_0\,
      Q => \p_0_in__13\(38)
    );
\result_data_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[47]_i_1_n_0\,
      Q => \p_0_in__13\(39)
    );
\result_data_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[48]_i_1_n_0\,
      Q => \p_0_in__13\(40)
    );
\result_data_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[49]_i_1_n_0\,
      Q => \p_0_in__13\(41)
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[4]_i_1__2_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[50]_i_1_n_0\,
      Q => \p_0_in__13\(42)
    );
\result_data_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[51]_i_1_n_0\,
      Q => \p_0_in__13\(43)
    );
\result_data_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[52]_i_1_n_0\,
      Q => \p_0_in__13\(44)
    );
\result_data_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[53]_i_1_n_0\,
      Q => \p_0_in__13\(45)
    );
\result_data_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[54]_i_1_n_0\,
      Q => \p_0_in__13\(46)
    );
\result_data_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[55]_i_1_n_0\,
      Q => \p_0_in__13\(47)
    );
\result_data_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[56]_i_1__2_n_0\,
      Q => \p_0_in__13\(48)
    );
\result_data_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \getdata_reg[7]_rep\(0),
      Q => \p_0_in__13\(49)
    );
\result_data_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \getdata_reg[7]_rep\(1),
      Q => \p_0_in__13\(50)
    );
\result_data_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[59]_i_1__1_n_0\,
      Q => \p_0_in__13\(51)
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[5]_i_1__2_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \getdata_reg[7]_rep\(2),
      Q => \p_0_in__13\(52)
    );
\result_data_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \getdata_reg[7]_rep\(3),
      Q => \p_0_in__13\(53)
    );
\result_data_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \getdata_reg[7]_rep\(4),
      Q => \p_0_in__13\(54)
    );
\result_data_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \getdata_reg[7]_rep\(5),
      Q => \p_0_in__13\(55)
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[6]_i_1__2_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[7]_i_1__2_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[8]_i_1__2_n_0\,
      Q => \p_0_in__13\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \result_data[9]_i_1__2_n_0\,
      Q => \p_0_in__13\(1)
    );
\rv_len[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      O => \p_0_in__12__0\(1)
    );
\rv_len[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      O => \p_0_in__12__0\(2)
    );
\rv_len[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__0\(3),
      O => \p_0_in__12__0\(3)
    );
\rv_len[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__0\(3),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0\(2),
      I5 => \addr_reg[3]\,
      O => \p_0_in__12__0\(4)
    );
\rv_len[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len[5]_i_2__11_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__12__0\(5)
    );
\rv_len[5]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__0\(3),
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__11_n_0\
    );
\rv_len[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len[7]_i_3__12_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__12__0\(6)
    );
\rv_len[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \rv_len[7]_i_3__12_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__12__0\(7)
    );
\rv_len[7]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__0\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(1),
      I4 => \rv_len_reg__0\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__12_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__12__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__12__0\(2),
      Q => \rv_len_reg__0\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__12__0\(3),
      Q => \rv_len_reg__0\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__12__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__12__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__12__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[63]_i_2__0_n_0\,
      D => \p_0_in__12__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[63]_i_3_n_0\,
      I1 => \outreg[63]_i_4_n_0\,
      I2 => \addr_reg[3]\,
      I3 => \^wreg_series_seek_startime_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[63]_i_2__0_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_series_seek_startime_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized76\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_series_seek_zoom : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_seek_zoom_valid : out STD_LOGIC;
    \addr_reg[2]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset : in STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    wr_up_reg : in STD_LOGIC;
    \getdata_reg[0]_rep__0\ : in STD_LOGIC;
    \getdata_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[1]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized76\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized76\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized76\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_3__12_n_0\ : STD_LOGIC;
  signal \check[7]_i_4__12_n_0\ : STD_LOGIC;
  signal \check[7]_i_5__13_n_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_1__19_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__13_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_3__12_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__11_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__11_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__11_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__11_n_0\ : STD_LOGIC;
  signal \p_0_in__13__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__14\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[24]_i_1__25_n_0\ : STD_LOGIC;
  signal \result_data[27]_i_1__19_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__10_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__11_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__12_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__13_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_series_seek_zoom_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__23\ : label is "soft_lutpair931";
  attribute SOFT_HLUTNM of \check[1]_i_1__23\ : label is "soft_lutpair935";
  attribute SOFT_HLUTNM of \check[2]_i_1__23\ : label is "soft_lutpair929";
  attribute SOFT_HLUTNM of \check[3]_i_1__23\ : label is "soft_lutpair936";
  attribute SOFT_HLUTNM of \check[5]_i_1__23\ : label is "soft_lutpair930";
  attribute SOFT_HLUTNM of \check[6]_i_1__23\ : label is "soft_lutpair936";
  attribute SOFT_HLUTNM of \check[7]_i_2__14\ : label is "soft_lutpair935";
  attribute SOFT_HLUTNM of \check[7]_i_3__12\ : label is "soft_lutpair934";
  attribute SOFT_HLUTNM of \check[7]_i_4__12\ : label is "soft_lutpair932";
  attribute SOFT_HLUTNM of \check[7]_i_5__13\ : label is "soft_lutpair927";
  attribute SOFT_HLUTNM of \outreg[31]_i_4__11\ : label is "soft_lutpair927";
  attribute SOFT_HLUTNM of \outreg[31]_i_6__11\ : label is "soft_lutpair929";
  attribute SOFT_HLUTNM of \outreg[31]_i_8__11\ : label is "soft_lutpair931";
  attribute SOFT_HLUTNM of \outreg[31]_i_9__11\ : label is "soft_lutpair930";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__11\ : label is "soft_lutpair940";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__11\ : label is "soft_lutpair947";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__10\ : label is "soft_lutpair946";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__11\ : label is "soft_lutpair941";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__11\ : label is "soft_lutpair937";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__11\ : label is "soft_lutpair939";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__10\ : label is "soft_lutpair942";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__10\ : label is "soft_lutpair945";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__10\ : label is "soft_lutpair944";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__10\ : label is "soft_lutpair943";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__10\ : label is "soft_lutpair942";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__11\ : label is "soft_lutpair949";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__10\ : label is "soft_lutpair938";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__10\ : label is "soft_lutpair941";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__10\ : label is "soft_lutpair940";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__10\ : label is "soft_lutpair939";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__25\ : label is "soft_lutpair937";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__19\ : label is "soft_lutpair938";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__11\ : label is "soft_lutpair949";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__11\ : label is "soft_lutpair943";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__11\ : label is "soft_lutpair944";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__11\ : label is "soft_lutpair945";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__11\ : label is "soft_lutpair946";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__11\ : label is "soft_lutpair947";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__10\ : label is "soft_lutpair948";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__11\ : label is "soft_lutpair948";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__11\ : label is "soft_lutpair932";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__11\ : label is "soft_lutpair928";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__11\ : label is "soft_lutpair928";
  attribute SOFT_HLUTNM of \rv_len[5]_i_1__11\ : label is "soft_lutpair934";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__11\ : label is "soft_lutpair933";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__11\ : label is "soft_lutpair933";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_series_seek_zoom_valid <= \^wreg_series_seek_zoom_valid\;
\check[0]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__13_n_0\,
      I1 => \getdata_reg[0]_rep__0\,
      I2 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__13_n_0\,
      I1 => \getdata_reg[7]\(0),
      I2 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__13_n_0\,
      I1 => \getdata_reg[7]\(1),
      I2 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__13_n_0\,
      I1 => D(1),
      I2 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__13_n_0\,
      I1 => \getdata_reg[7]\(2),
      I2 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__13_n_0\,
      I1 => D(2),
      I2 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__13_n_0\,
      I1 => D(3),
      I2 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404444"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => wr_up_reg,
      I2 => \check[7]_i_3__12_n_0\,
      I3 => \check[7]_i_4__12_n_0\,
      I4 => \rv_len_reg__0\(2),
      O => \^e\(0)
    );
\check[7]_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \check[7]_i_5__13_n_0\,
      I1 => \getdata_reg[7]\(3),
      I2 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check[7]_i_3__12_n_0\
    );
\check[7]_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \check[7]_i_4__12_n_0\
    );
\check[7]_i_5__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \check[7]_i_4__12_n_0\,
      I1 => \rv_len_reg__1\(7),
      I2 => \rv_len_reg__1\(4),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__0\(2),
      O => \check[7]_i_5__13_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[31]_i_3__12_n_0\,
      I1 => \outreg[31]_i_4__11_n_0\,
      I2 => \addr_reg[2]\,
      O => \outreg[31]_i_1__19_n_0\
    );
\outreg[31]_i_2__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__13_n_0\
    );
\outreg[31]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__11_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \getdata_reg[7]\(3),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[31]_i_8__11_n_0\,
      I5 => \outreg[31]_i_9__11_n_0\,
      O => \outreg[31]_i_3__12_n_0\
    );
\outreg[31]_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \rv_len_reg__0\(2),
      I1 => \check[7]_i_4__12_n_0\,
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(5),
      I4 => \rv_len_reg__1\(4),
      O => \outreg[31]_i_4__11_n_0\
    );
\outreg[31]_i_6__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => \getdata_reg[7]\(1),
      I2 => \check_reg_n_0_[6]\,
      I3 => D(3),
      O => \outreg[31]_i_6__11_n_0\
    );
\outreg[31]_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => \getdata_reg[0]_rep__0\,
      I2 => \check_reg_n_0_[4]\,
      I3 => \getdata_reg[7]\(2),
      O => \outreg[31]_i_8__11_n_0\
    );
\outreg[31]_i_9__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[1]\,
      I3 => \getdata_reg[7]\(0),
      O => \outreg[31]_i_9__11_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_series_seek_zoom(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(2),
      Q => wreg_series_seek_zoom(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(3),
      Q => wreg_series_seek_zoom(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(4),
      Q => wreg_series_seek_zoom(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(5),
      Q => wreg_series_seek_zoom(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(6),
      Q => wreg_series_seek_zoom(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(7),
      Q => wreg_series_seek_zoom(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(8),
      Q => wreg_series_seek_zoom(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(9),
      Q => wreg_series_seek_zoom(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(10),
      Q => wreg_series_seek_zoom(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(11),
      Q => wreg_series_seek_zoom(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_series_seek_zoom(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(12),
      Q => wreg_series_seek_zoom(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(13),
      Q => wreg_series_seek_zoom(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(14),
      Q => wreg_series_seek_zoom(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(15),
      Q => wreg_series_seek_zoom(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(16),
      Q => wreg_series_seek_zoom(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(17),
      Q => wreg_series_seek_zoom(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(18),
      Q => wreg_series_seek_zoom(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(19),
      Q => wreg_series_seek_zoom(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(20),
      Q => wreg_series_seek_zoom(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(21),
      Q => wreg_series_seek_zoom(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_series_seek_zoom(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(22),
      Q => wreg_series_seek_zoom(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(23),
      Q => wreg_series_seek_zoom(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_series_seek_zoom(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_series_seek_zoom(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_series_seek_zoom(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_series_seek_zoom(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_series_seek_zoom(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(0),
      Q => wreg_series_seek_zoom(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__19_n_0\,
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__14\(1),
      Q => wreg_series_seek_zoom(9)
    );
\result_data[0]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(0),
      I1 => \^e\(0),
      O => \result_data[0]_i_1__11_n_0\
    );
\result_data[10]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(10),
      I1 => \^e\(0),
      O => \result_data[10]_i_1__11_n_0\
    );
\result_data[11]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(11),
      I1 => \^e\(0),
      O => \result_data[11]_i_1__10_n_0\
    );
\result_data[12]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(12),
      I1 => \^e\(0),
      O => \result_data[12]_i_1__11_n_0\
    );
\result_data[13]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(13),
      I1 => \^e\(0),
      O => \result_data[13]_i_1__11_n_0\
    );
\result_data[14]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(14),
      I1 => \^e\(0),
      O => \result_data[14]_i_1__11_n_0\
    );
\result_data[15]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(15),
      I1 => \^e\(0),
      O => \result_data[15]_i_1__10_n_0\
    );
\result_data[16]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(16),
      I1 => \^e\(0),
      O => \result_data[16]_i_1__10_n_0\
    );
\result_data[17]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(17),
      I1 => \^e\(0),
      O => \result_data[17]_i_1__10_n_0\
    );
\result_data[18]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(18),
      I1 => \^e\(0),
      O => \result_data[18]_i_1__10_n_0\
    );
\result_data[19]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(19),
      I1 => \^e\(0),
      O => \result_data[19]_i_1__10_n_0\
    );
\result_data[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(1),
      I1 => \^e\(0),
      O => \result_data[1]_i_1__11_n_0\
    );
\result_data[20]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(20),
      I1 => \^e\(0),
      O => \result_data[20]_i_1__10_n_0\
    );
\result_data[21]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(21),
      I1 => \^e\(0),
      O => \result_data[21]_i_1__10_n_0\
    );
\result_data[22]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(22),
      I1 => \^e\(0),
      O => \result_data[22]_i_1__10_n_0\
    );
\result_data[23]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(23),
      I1 => \^e\(0),
      O => \result_data[23]_i_1__10_n_0\
    );
\result_data[24]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(0),
      O => \result_data[24]_i_1__25_n_0\
    );
\result_data[27]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(1),
      O => \result_data[27]_i_1__19_n_0\
    );
\result_data[2]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(2),
      I1 => \^e\(0),
      O => \result_data[2]_i_1__11_n_0\
    );
\result_data[3]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(3),
      I1 => \^e\(0),
      O => \result_data[3]_i_1__11_n_0\
    );
\result_data[4]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(4),
      I1 => \^e\(0),
      O => \result_data[4]_i_1__11_n_0\
    );
\result_data[5]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(5),
      I1 => \^e\(0),
      O => \result_data[5]_i_1__11_n_0\
    );
\result_data[6]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(6),
      I1 => \^e\(0),
      O => \result_data[6]_i_1__11_n_0\
    );
\result_data[7]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(7),
      I1 => \^e\(0),
      O => \result_data[7]_i_1__11_n_0\
    );
\result_data[8]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(8),
      I1 => \^e\(0),
      O => \result_data[8]_i_1__10_n_0\
    );
\result_data[9]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__14\(9),
      I1 => \^e\(0),
      O => \result_data[9]_i_1__11_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[0]_i_1__11_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[10]_i_1__11_n_0\,
      Q => \p_0_in__14\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[11]_i_1__10_n_0\,
      Q => \p_0_in__14\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[12]_i_1__11_n_0\,
      Q => \p_0_in__14\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[13]_i_1__11_n_0\,
      Q => \p_0_in__14\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[14]_i_1__11_n_0\,
      Q => \p_0_in__14\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[15]_i_1__10_n_0\,
      Q => \p_0_in__14\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[16]_i_1__10_n_0\,
      Q => \p_0_in__14\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[17]_i_1__10_n_0\,
      Q => \p_0_in__14\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[18]_i_1__10_n_0\,
      Q => \p_0_in__14\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[19]_i_1__10_n_0\,
      Q => \p_0_in__14\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[1]_i_1__11_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[20]_i_1__10_n_0\,
      Q => \p_0_in__14\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[21]_i_1__10_n_0\,
      Q => \p_0_in__14\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[22]_i_1__10_n_0\,
      Q => \p_0_in__14\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[23]_i_1__10_n_0\,
      Q => \p_0_in__14\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[24]_i_1__25_n_0\,
      Q => \p_0_in__14\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \getdata_reg[7]_0\(0),
      Q => \p_0_in__14\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \getdata_reg[7]_0\(1),
      Q => \p_0_in__14\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[27]_i_1__19_n_0\,
      Q => \p_0_in__14\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \getdata_reg[7]_0\(2),
      Q => \p_0_in__14\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \getdata_reg[7]_0\(3),
      Q => \p_0_in__14\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[2]_i_1__11_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \getdata_reg[7]_0\(4),
      Q => \p_0_in__14\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \getdata_reg[7]_0\(5),
      Q => \p_0_in__14\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[3]_i_1__11_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[4]_i_1__11_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[5]_i_1__11_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[6]_i_1__11_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[7]_i_1__11_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[8]_i_1__10_n_0\,
      Q => \p_0_in__14\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \result_data[9]_i_1__11_n_0\,
      Q => \p_0_in__14\(1)
    );
\rv_len[1]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      O => \p_0_in__13__0\(1)
    );
\rv_len[2]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(2),
      O => \p_0_in__13__0\(2)
    );
\rv_len[3]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__13__0\(3)
    );
\rv_len[4]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__13__0\(4)
    );
\rv_len[5]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len[5]_i_2__12_n_0\,
      I2 => \rv_len_reg__1\(5),
      O => \p_0_in__13__0\(5)
    );
\rv_len[5]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(3),
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(4),
      O => \rv_len[5]_i_2__12_n_0\
    );
\rv_len[6]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len[7]_i_3__13_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__13__0\(6)
    );
\rv_len[7]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[2]\,
      I1 => \rv_len[7]_i_3__13_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__13__0\(7)
    );
\rv_len[7]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__13_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__13__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__13__0\(2),
      Q => \rv_len_reg__0\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__13__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__13__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__13__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__13__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[1]_rep__0\(0),
      CLR => \outreg[31]_i_2__13_n_0\,
      D => \p_0_in__13__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[31]_i_3__12_n_0\,
      I1 => \outreg[31]_i_4__11_n_0\,
      I2 => \addr_reg[2]\,
      I3 => \^wreg_series_seek_zoom_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__13_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_series_seek_zoom_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized77\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_series_seek_datalen : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_seek_datalen_valid : out STD_LOGIC;
    \getdata_reg[0]_rep__0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    reset : in STD_LOGIC;
    \addr_reg[0]\ : in STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    \addr_reg[2]\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \getdata_reg[3]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[3]_rep__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized77\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized77\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized77\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_5__14_n_0\ : STD_LOGIC;
  signal \check[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \^check_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal \outreg[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__12_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_5__12_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__12_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__12_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__12_n_0\ : STD_LOGIC;
  signal \p_0_in__14__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__15\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \result_data[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[24]_i_1__27_n_0\ : STD_LOGIC;
  signal \result_data[27]_i_1__21_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__12_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__13_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__13_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__14_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal valid_i_1_n_0 : STD_LOGIC;
  signal \^wreg_series_seek_datalen_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[7]_i_6__0\ : label is "soft_lutpair873";
  attribute SOFT_HLUTNM of \outreg[31]_i_10__0\ : label is "soft_lutpair888";
  attribute SOFT_HLUTNM of \outreg[31]_i_8__12\ : label is "soft_lutpair874";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__13\ : label is "soft_lutpair878";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__13\ : label is "soft_lutpair885";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__12\ : label is "soft_lutpair887";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__13\ : label is "soft_lutpair887";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__13\ : label is "soft_lutpair886";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__12\ : label is "soft_lutpair885";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__12\ : label is "soft_lutpair884";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__12\ : label is "soft_lutpair883";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__12\ : label is "soft_lutpair882";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__12\ : label is "soft_lutpair881";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__13\ : label is "soft_lutpair877";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__12\ : label is "soft_lutpair880";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__12\ : label is "soft_lutpair879";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__12\ : label is "soft_lutpair878";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__12\ : label is "soft_lutpair877";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__27\ : label is "soft_lutpair874";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__21\ : label is "soft_lutpair876";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__13\ : label is "soft_lutpair876";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__13\ : label is "soft_lutpair880";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__13\ : label is "soft_lutpair881";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__13\ : label is "soft_lutpair879";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__13\ : label is "soft_lutpair883";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__13\ : label is "soft_lutpair886";
  attribute SOFT_HLUTNM of \result_data[8]_i_1__12\ : label is "soft_lutpair882";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__13\ : label is "soft_lutpair884";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__13\ : label is "soft_lutpair873";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__13\ : label is "soft_lutpair872";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__13\ : label is "soft_lutpair872";
  attribute SOFT_HLUTNM of \rv_len[5]_i_2__13\ : label is "soft_lutpair888";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__13\ : label is "soft_lutpair875";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__13\ : label is "soft_lutpair875";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \check_reg[3]_0\(0) <= \^check_reg[3]_0\(0);
  wreg_series_seek_datalen_valid <= \^wreg_series_seek_datalen_valid\;
\check[0]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__12_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => \getdata_reg[0]_rep__0\,
      I4 => \check_reg_n_0_[0]\,
      O => check(0)
    );
\check[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__12_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => D(0),
      I4 => \check_reg_n_0_[1]\,
      O => check(1)
    );
\check[2]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__12_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => D(1),
      I4 => \check_reg_n_0_[2]\,
      O => check(2)
    );
\check[3]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__12_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => D(2),
      I4 => \^check_reg[3]_0\(0),
      O => check(3)
    );
\check[4]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__12_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => D(3),
      I4 => \check_reg_n_0_[4]\,
      O => check(4)
    );
\check[5]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__12_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => D(4),
      I4 => \check_reg_n_0_[5]\,
      O => check(5)
    );
\check[6]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__12_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => D(5),
      I4 => \check_reg_n_0_[6]\,
      O => check(6)
    );
\check[7]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101111"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \addr_reg[2]\,
      I2 => \check[7]_i_5__14_n_0\,
      I3 => \check[7]_i_6__0_n_0\,
      I4 => \rv_len_reg__0\(2),
      O => \^e\(0)
    );
\check[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => \outreg[31]_i_5__12_n_0\,
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__0\(2),
      I3 => D(6),
      I4 => \check_reg_n_0_[7]\,
      O => check(7)
    );
\check[7]_i_5__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rv_len_reg__1\(7),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(4),
      O => \check[7]_i_5__14_n_0\
    );
\check[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rv_len_reg__0\(1),
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(3),
      O => \check[7]_i_6__0_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => check(3),
      Q => \^check_reg[3]_0\(0)
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => check(7),
      Q => \check_reg_n_0_[7]\
    );
\outreg[31]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      O => \outreg[31]_i_10__0_n_0\
    );
\outreg[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \outreg[31]_i_4__12_n_0\,
      I2 => \rv_len_reg__0\(2),
      I3 => \outreg[31]_i_5__12_n_0\,
      O => \outreg[31]_i_1__0_n_0\
    );
\outreg[31]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2__1_n_0\
    );
\outreg[31]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \outreg[31]_i_6__12_n_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => D(6),
      I3 => \getdata_reg[3]_rep__0\,
      I4 => \outreg[31]_i_8__12_n_0\,
      I5 => \outreg[31]_i_9__12_n_0\,
      O => \outreg[31]_i_4__12_n_0\
    );
\outreg[31]_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__1\(5),
      I2 => \rv_len_reg__1\(7),
      I3 => \rv_len_reg__1\(3),
      I4 => \rv_len_reg__1\(6),
      I5 => \outreg[31]_i_10__0_n_0\,
      O => \outreg[31]_i_5__12_n_0\
    );
\outreg[31]_i_6__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => D(1),
      I2 => \check_reg_n_0_[6]\,
      I3 => D(5),
      O => \outreg[31]_i_6__12_n_0\
    );
\outreg[31]_i_8__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => \getdata_reg[0]_rep__0\,
      I2 => \check_reg_n_0_[4]\,
      I3 => D(3),
      O => \outreg[31]_i_8__12_n_0\
    );
\outreg[31]_i_9__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => D(4),
      I2 => \check_reg_n_0_[1]\,
      I3 => D(0),
      O => \outreg[31]_i_9__12_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_series_seek_datalen(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(2),
      Q => wreg_series_seek_datalen(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(3),
      Q => wreg_series_seek_datalen(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(4),
      Q => wreg_series_seek_datalen(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(5),
      Q => wreg_series_seek_datalen(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(6),
      Q => wreg_series_seek_datalen(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(7),
      Q => wreg_series_seek_datalen(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(8),
      Q => wreg_series_seek_datalen(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(9),
      Q => wreg_series_seek_datalen(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(10),
      Q => wreg_series_seek_datalen(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(11),
      Q => wreg_series_seek_datalen(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_series_seek_datalen(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(12),
      Q => wreg_series_seek_datalen(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(13),
      Q => wreg_series_seek_datalen(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(14),
      Q => wreg_series_seek_datalen(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(15),
      Q => wreg_series_seek_datalen(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(16),
      Q => wreg_series_seek_datalen(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(17),
      Q => wreg_series_seek_datalen(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(18),
      Q => wreg_series_seek_datalen(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(19),
      Q => wreg_series_seek_datalen(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(20),
      Q => wreg_series_seek_datalen(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(21),
      Q => wreg_series_seek_datalen(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_series_seek_datalen(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(22),
      Q => wreg_series_seek_datalen(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(23),
      Q => wreg_series_seek_datalen(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_series_seek_datalen(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_series_seek_datalen(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_series_seek_datalen(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_series_seek_datalen(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_series_seek_datalen(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(0),
      Q => wreg_series_seek_datalen(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__0_n_0\,
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__15\(1),
      Q => wreg_series_seek_datalen(9)
    );
\result_data[0]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(0),
      I1 => \^e\(0),
      O => \result_data[0]_i_1__13_n_0\
    );
\result_data[10]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(10),
      I1 => \^e\(0),
      O => \result_data[10]_i_1__13_n_0\
    );
\result_data[11]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(11),
      I1 => \^e\(0),
      O => \result_data[11]_i_1__12_n_0\
    );
\result_data[12]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(12),
      I1 => \^e\(0),
      O => \result_data[12]_i_1__13_n_0\
    );
\result_data[13]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(13),
      I1 => \^e\(0),
      O => \result_data[13]_i_1__13_n_0\
    );
\result_data[14]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(14),
      I1 => \^e\(0),
      O => \result_data[14]_i_1__13_n_0\
    );
\result_data[15]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(15),
      I1 => \^e\(0),
      O => \result_data[15]_i_1__12_n_0\
    );
\result_data[16]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(16),
      I1 => \^e\(0),
      O => \result_data[16]_i_1__12_n_0\
    );
\result_data[17]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(17),
      I1 => \^e\(0),
      O => \result_data[17]_i_1__12_n_0\
    );
\result_data[18]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(18),
      I1 => \^e\(0),
      O => \result_data[18]_i_1__12_n_0\
    );
\result_data[19]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(19),
      I1 => \^e\(0),
      O => \result_data[19]_i_1__12_n_0\
    );
\result_data[1]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(1),
      I1 => \^e\(0),
      O => \result_data[1]_i_1__13_n_0\
    );
\result_data[20]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(20),
      I1 => \^e\(0),
      O => \result_data[20]_i_1__12_n_0\
    );
\result_data[21]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(21),
      I1 => \^e\(0),
      O => \result_data[21]_i_1__12_n_0\
    );
\result_data[22]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(22),
      I1 => \^e\(0),
      O => \result_data[22]_i_1__12_n_0\
    );
\result_data[23]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(23),
      I1 => \^e\(0),
      O => \result_data[23]_i_1__12_n_0\
    );
\result_data[24]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[0]_rep__0\,
      O => \result_data[24]_i_1__27_n_0\
    );
\result_data[27]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(2),
      O => \result_data[27]_i_1__21_n_0\
    );
\result_data[2]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(2),
      I1 => \^e\(0),
      O => \result_data[2]_i_1__13_n_0\
    );
\result_data[3]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(3),
      I1 => \^e\(0),
      O => \result_data[3]_i_1__13_n_0\
    );
\result_data[4]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(4),
      I1 => \^e\(0),
      O => \result_data[4]_i_1__13_n_0\
    );
\result_data[5]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(5),
      I1 => \^e\(0),
      O => \result_data[5]_i_1__13_n_0\
    );
\result_data[6]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(6),
      I1 => \^e\(0),
      O => \result_data[6]_i_1__13_n_0\
    );
\result_data[7]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(7),
      I1 => \^e\(0),
      O => \result_data[7]_i_1__13_n_0\
    );
\result_data[8]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(8),
      I1 => \^e\(0),
      O => \result_data[8]_i_1__12_n_0\
    );
\result_data[9]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_0_in__15\(9),
      I1 => \^e\(0),
      O => \result_data[9]_i_1__13_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[0]_i_1__13_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[10]_i_1__13_n_0\,
      Q => \p_0_in__15\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[11]_i_1__12_n_0\,
      Q => \p_0_in__15\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[12]_i_1__13_n_0\,
      Q => \p_0_in__15\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[13]_i_1__13_n_0\,
      Q => \p_0_in__15\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[14]_i_1__13_n_0\,
      Q => \p_0_in__15\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[15]_i_1__12_n_0\,
      Q => \p_0_in__15\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[16]_i_1__12_n_0\,
      Q => \p_0_in__15\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[17]_i_1__12_n_0\,
      Q => \p_0_in__15\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[18]_i_1__12_n_0\,
      Q => \p_0_in__15\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[19]_i_1__12_n_0\,
      Q => \p_0_in__15\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[1]_i_1__13_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[20]_i_1__12_n_0\,
      Q => \p_0_in__15\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[21]_i_1__12_n_0\,
      Q => \p_0_in__15\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[22]_i_1__12_n_0\,
      Q => \p_0_in__15\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[23]_i_1__12_n_0\,
      Q => \p_0_in__15\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[24]_i_1__27_n_0\,
      Q => \p_0_in__15\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \getdata_reg[7]_rep\(0),
      Q => \p_0_in__15\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \getdata_reg[7]_rep\(1),
      Q => \p_0_in__15\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[27]_i_1__21_n_0\,
      Q => \p_0_in__15\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \getdata_reg[7]_rep\(2),
      Q => \p_0_in__15\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \getdata_reg[7]_rep\(3),
      Q => \p_0_in__15\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[2]_i_1__13_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \getdata_reg[7]_rep\(4),
      Q => \p_0_in__15\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \getdata_reg[7]_rep\(5),
      Q => \p_0_in__15\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[3]_i_1__13_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[4]_i_1__13_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[5]_i_1__13_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[6]_i_1__13_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[7]_i_1__13_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[8]_i_1__12_n_0\,
      Q => \p_0_in__15\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_0\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \result_data[9]_i_1__13_n_0\,
      Q => \p_0_in__15\(1)
    );
\rv_len[1]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      O => \p_0_in__14__0\(1)
    );
\rv_len[2]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \rv_len_reg__0\(1),
      I2 => \^q\(0),
      I3 => \rv_len_reg__0\(2),
      O => \p_0_in__14__0\(2)
    );
\rv_len[3]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__0\(1),
      I3 => \rv_len_reg__0\(2),
      I4 => \rv_len_reg__1\(3),
      O => \p_0_in__14__0\(3)
    );
\rv_len[4]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(4),
      O => \p_0_in__14__0\(4)
    );
\rv_len[5]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAA00800000"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \rv_len_reg__1\(4),
      I2 => \rv_len_reg__0\(2),
      I3 => \rv_len[5]_i_2__13_n_0\,
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \p_0_in__14__0\(5)
    );
\rv_len[5]_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \rv_len_reg__0\(1),
      I1 => \^q\(0),
      O => \rv_len[5]_i_2__13_n_0\
    );
\rv_len[6]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \rv_len[7]_i_3__14_n_0\,
      I2 => \rv_len_reg__1\(6),
      O => \p_0_in__14__0\(6)
    );
\rv_len[7]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \rv_len[7]_i_3__14_n_0\,
      I2 => \rv_len_reg__1\(6),
      I3 => \rv_len_reg__1\(7),
      O => \p_0_in__14__0\(7)
    );
\rv_len[7]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__1\(4),
      I1 => \rv_len_reg__0\(2),
      I2 => \rv_len_reg__0\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__1\(3),
      I5 => \rv_len_reg__1\(5),
      O => \rv_len[7]_i_3__14_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__14__0\(1),
      Q => \rv_len_reg__0\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__14__0\(2),
      Q => \rv_len_reg__0\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__14__0\(3),
      Q => \rv_len_reg__1\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__14__0\(4),
      Q => \rv_len_reg__1\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__14__0\(5),
      Q => \rv_len_reg__1\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__14__0\(6),
      Q => \rv_len_reg__1\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[3]_rep__0_1\(0),
      CLR => \outreg[31]_i_2__1_n_0\,
      D => \p_0_in__14__0\(7),
      Q => \rv_len_reg__1\(7)
    );
valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000400"
    )
        port map (
      I0 => \outreg[31]_i_4__12_n_0\,
      I1 => \rv_len_reg__0\(2),
      I2 => \outreg[31]_i_5__12_n_0\,
      I3 => \addr_reg[0]\,
      I4 => \^wreg_series_seek_datalen_valid\,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2__1_n_0\,
      D => valid_i_1_n_0,
      Q => \^wreg_series_seek_datalen_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized8\ is
  port (
    wreg_ddr_len_valid : out STD_LOGIC;
    \check_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_ddr_len : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \getdata_reg[1]_rep\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \addr_reg[0]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[2]\ : in STD_LOGIC;
    \addr_reg[5]\ : in STD_LOGIC;
    \getdata_reg[7]\ : in STD_LOGIC;
    \getdata_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_0 : in STD_LOGIC;
    \getdata_reg[0]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized8\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized8\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \check[7]_i_3__34_n_0\ : STD_LOGIC;
  signal \check[7]_i_5__42_n_0\ : STD_LOGIC;
  signal \^check_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[3]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \outreg[31]_i_1__8_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_2_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_3__21_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_4__24_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_6__24_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_8__24_n_0\ : STD_LOGIC;
  signal \outreg[31]_i_9__24_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \p_0_in__1__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \result_data[0]_i_1__46_n_0\ : STD_LOGIC;
  signal \result_data[10]_i_1__46_n_0\ : STD_LOGIC;
  signal \result_data[11]_i_1__39_n_0\ : STD_LOGIC;
  signal \result_data[12]_i_1__46_n_0\ : STD_LOGIC;
  signal \result_data[13]_i_1__40_n_0\ : STD_LOGIC;
  signal \result_data[14]_i_1__38_n_0\ : STD_LOGIC;
  signal \result_data[15]_i_1__41_n_0\ : STD_LOGIC;
  signal \result_data[16]_i_1__27_n_0\ : STD_LOGIC;
  signal \result_data[17]_i_1__27_n_0\ : STD_LOGIC;
  signal \result_data[18]_i_1__27_n_0\ : STD_LOGIC;
  signal \result_data[19]_i_1__27_n_0\ : STD_LOGIC;
  signal \result_data[1]_i_1__46_n_0\ : STD_LOGIC;
  signal \result_data[20]_i_1__27_n_0\ : STD_LOGIC;
  signal \result_data[21]_i_1__27_n_0\ : STD_LOGIC;
  signal \result_data[22]_i_1__27_n_0\ : STD_LOGIC;
  signal \result_data[23]_i_1__27_n_0\ : STD_LOGIC;
  signal \result_data[24]_i_1__14_n_0\ : STD_LOGIC;
  signal \result_data[25]_i_1__27_n_0\ : STD_LOGIC;
  signal \result_data[26]_i_1__27_n_0\ : STD_LOGIC;
  signal \result_data[27]_i_1__8_n_0\ : STD_LOGIC;
  signal \result_data[28]_i_1__27_n_0\ : STD_LOGIC;
  signal \result_data[29]_i_1__21_n_0\ : STD_LOGIC;
  signal \result_data[2]_i_1__46_n_0\ : STD_LOGIC;
  signal \result_data[30]_i_1__24_n_0\ : STD_LOGIC;
  signal \result_data[31]_i_2__23_n_0\ : STD_LOGIC;
  signal \result_data[3]_i_1__46_n_0\ : STD_LOGIC;
  signal \result_data[4]_i_1__46_n_0\ : STD_LOGIC;
  signal \result_data[5]_i_1__46_n_0\ : STD_LOGIC;
  signal \result_data[6]_i_1__46_n_0\ : STD_LOGIC;
  signal \result_data[7]_i_1__46_n_0\ : STD_LOGIC;
  signal \result_data[8]_i_1__45_n_0\ : STD_LOGIC;
  signal \result_data[9]_i_1__46_n_0\ : STD_LOGIC;
  signal \result_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rv_len[5]_i_2__43_n_0\ : STD_LOGIC;
  signal \rv_len[7]_i_3__44_n_0\ : STD_LOGIC;
  signal \rv_len_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \rv_len_reg__1\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \valid_i_1__0_n_0\ : STD_LOGIC;
  signal \^wreg_ddr_len_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \outreg[31]_i_3__21\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \outreg[31]_i_6__24\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \outreg[31]_i_8__24\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \outreg[31]_i_9__24\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \result_data[0]_i_1__46\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \result_data[10]_i_1__46\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \result_data[11]_i_1__39\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \result_data[12]_i_1__46\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \result_data[13]_i_1__40\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \result_data[14]_i_1__38\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \result_data[15]_i_1__41\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \result_data[16]_i_1__27\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \result_data[17]_i_1__27\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \result_data[18]_i_1__27\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \result_data[19]_i_1__27\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \result_data[1]_i_1__46\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \result_data[20]_i_1__27\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \result_data[21]_i_1__27\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \result_data[22]_i_1__27\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \result_data[23]_i_1__27\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \result_data[24]_i_1__14\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \result_data[25]_i_1__27\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \result_data[26]_i_1__27\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \result_data[27]_i_1__8\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \result_data[28]_i_1__27\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \result_data[29]_i_1__21\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \result_data[2]_i_1__46\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \result_data[30]_i_1__24\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \result_data[31]_i_2__23\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \result_data[3]_i_1__46\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \result_data[4]_i_1__46\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \result_data[5]_i_1__46\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \result_data[6]_i_1__46\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \result_data[7]_i_1__46\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \result_data[9]_i_1__46\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \rv_len[1]_i_1__45\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \rv_len[2]_i_1__45\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \rv_len[3]_i_1__45\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \rv_len[6]_i_1__46\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \rv_len[7]_i_2__42\ : label is "soft_lutpair270";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \check_reg[7]_0\(0) <= \^check_reg[7]_0\(0);
  wreg_ddr_len_valid <= \^wreg_ddr_len_valid\;
\check[0]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__42_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__0\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \check_reg_n_0_[0]\,
      I5 => D(0),
      O => check(0)
    );
\check[1]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__42_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__0\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \check_reg_n_0_[1]\,
      I5 => \getdata_reg[1]_rep\,
      O => check(1)
    );
\check[2]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__42_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__0\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \check_reg_n_0_[2]\,
      I5 => D(1),
      O => check(2)
    );
\check[3]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__42_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__0\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \check_reg_n_0_[3]\,
      I5 => D(2),
      O => check(3)
    );
\check[4]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__42_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__0\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \check_reg_n_0_[4]\,
      I5 => D(3),
      O => check(4)
    );
\check[5]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__42_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__0\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \check_reg_n_0_[5]\,
      I5 => D(4),
      O => check(5)
    );
\check[6]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__42_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__0\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \check_reg_n_0_[6]\,
      I5 => D(5),
      O => check(6)
    );
\check[7]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => \check[7]_i_3__34_n_0\,
      I1 => \rv_len_reg__1\(2),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(1),
      I4 => \addr_reg[2]\,
      I5 => \addr_reg[5]\,
      O => \^e\(0)
    );
\check[7]_i_2__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \check[7]_i_5__42_n_0\,
      I1 => \rv_len_reg__0\(4),
      I2 => \rv_len_reg__0\(3),
      I3 => \rv_len_reg__0\(5),
      I4 => \^check_reg[7]_0\(0),
      I5 => D(6),
      O => check(7)
    );
\check[7]_i_3__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rv_len_reg__0\(4),
      I1 => \rv_len_reg__0\(3),
      I2 => \rv_len_reg__0\(7),
      I3 => \rv_len_reg__0\(6),
      I4 => \rv_len_reg__0\(5),
      O => \check[7]_i_3__34_n_0\
    );
\check[7]_i_5__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rv_len_reg__1\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(2),
      I3 => \rv_len_reg__0\(6),
      I4 => \rv_len_reg__0\(7),
      O => \check[7]_i_5__42_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => check(0),
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => check(1),
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => check(2),
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => check(3),
      Q => \check_reg_n_0_[3]\
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => check(4),
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => check(5),
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => check(6),
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => check(7),
      Q => \^check_reg[7]_0\(0)
    );
\outreg[31]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \outreg[31]_i_3__21_n_0\,
      I1 => \outreg[31]_i_4__24_n_0\,
      I2 => \addr_reg[0]\,
      O => \outreg[31]_i_1__8_n_0\
    );
\outreg[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \outreg[31]_i_2_n_0\
    );
\outreg[31]_i_3__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \rv_len_reg__1\(1),
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(2),
      I3 => \check[7]_i_3__34_n_0\,
      O => \outreg[31]_i_3__21_n_0\
    );
\outreg[31]_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000000000"
    )
        port map (
      I0 => \outreg[31]_i_6__24_n_0\,
      I1 => \check_reg_n_0_[6]\,
      I2 => D(5),
      I3 => \getdata_reg[7]\,
      I4 => \outreg[31]_i_8__24_n_0\,
      I5 => \outreg[31]_i_9__24_n_0\,
      O => \outreg[31]_i_4__24_n_0\
    );
\outreg[31]_i_6__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \check_reg_n_0_[1]\,
      I1 => \getdata_reg[1]_rep\,
      I2 => \check_reg_n_0_[2]\,
      I3 => D(1),
      O => \outreg[31]_i_6__24_n_0\
    );
\outreg[31]_i_8__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => D(4),
      I2 => \check_reg_n_0_[0]\,
      I3 => D(0),
      O => \outreg[31]_i_8__24_n_0\
    );
\outreg[31]_i_9__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \check_reg_n_0_[3]\,
      I1 => D(2),
      I2 => \check_reg_n_0_[4]\,
      I3 => D(3),
      O => \outreg[31]_i_9__24_n_0\
    );
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => reset_0,
      D => \result_data_reg_n_0_[0]\,
      Q => wreg_ddr_len(0)
    );
\outreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(2),
      Q => wreg_ddr_len(10)
    );
\outreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(3),
      Q => wreg_ddr_len(11)
    );
\outreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(4),
      Q => wreg_ddr_len(12)
    );
\outreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(5),
      Q => wreg_ddr_len(13)
    );
\outreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(6),
      Q => wreg_ddr_len(14)
    );
\outreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(7),
      Q => wreg_ddr_len(15)
    );
\outreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(8),
      Q => wreg_ddr_len(16)
    );
\outreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(9),
      Q => wreg_ddr_len(17)
    );
\outreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(10),
      Q => wreg_ddr_len(18)
    );
\outreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(11),
      Q => wreg_ddr_len(19)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => reset_0,
      D => \result_data_reg_n_0_[1]\,
      Q => wreg_ddr_len(1)
    );
\outreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(12),
      Q => wreg_ddr_len(20)
    );
\outreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(13),
      Q => wreg_ddr_len(21)
    );
\outreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(14),
      Q => wreg_ddr_len(22)
    );
\outreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(15),
      Q => wreg_ddr_len(23)
    );
\outreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(16),
      Q => wreg_ddr_len(24)
    );
\outreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(17),
      Q => wreg_ddr_len(25)
    );
\outreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(18),
      Q => wreg_ddr_len(26)
    );
\outreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(19),
      Q => wreg_ddr_len(27)
    );
\outreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(20),
      Q => wreg_ddr_len(28)
    );
\outreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(21),
      Q => wreg_ddr_len(29)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => reset_0,
      D => \result_data_reg_n_0_[2]\,
      Q => wreg_ddr_len(2)
    );
\outreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(22),
      Q => wreg_ddr_len(30)
    );
\outreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(23),
      Q => wreg_ddr_len(31)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => reset_0,
      D => \result_data_reg_n_0_[3]\,
      Q => wreg_ddr_len(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => reset_0,
      D => \result_data_reg_n_0_[4]\,
      Q => wreg_ddr_len(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => reset_0,
      D => \result_data_reg_n_0_[5]\,
      Q => wreg_ddr_len(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => reset_0,
      D => \result_data_reg_n_0_[6]\,
      Q => wreg_ddr_len(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => reset_0,
      D => \result_data_reg_n_0_[7]\,
      Q => wreg_ddr_len(7)
    );
\outreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(0),
      Q => wreg_ddr_len(8)
    );
\outreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outreg[31]_i_1__8_n_0\,
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => wreg_ddr_len(9)
    );
\result_data[0]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(0),
      O => \result_data[0]_i_1__46_n_0\
    );
\result_data[10]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(10),
      O => \result_data[10]_i_1__46_n_0\
    );
\result_data[11]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(11),
      O => \result_data[11]_i_1__39_n_0\
    );
\result_data[12]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(12),
      O => \result_data[12]_i_1__46_n_0\
    );
\result_data[13]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(13),
      O => \result_data[13]_i_1__40_n_0\
    );
\result_data[14]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(14),
      O => \result_data[14]_i_1__38_n_0\
    );
\result_data[15]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(15),
      O => \result_data[15]_i_1__41_n_0\
    );
\result_data[16]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(16),
      O => \result_data[16]_i_1__27_n_0\
    );
\result_data[17]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(17),
      O => \result_data[17]_i_1__27_n_0\
    );
\result_data[18]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(18),
      O => \result_data[18]_i_1__27_n_0\
    );
\result_data[19]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(19),
      O => \result_data[19]_i_1__27_n_0\
    );
\result_data[1]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(1),
      O => \result_data[1]_i_1__46_n_0\
    );
\result_data[20]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(20),
      O => \result_data[20]_i_1__27_n_0\
    );
\result_data[21]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(21),
      O => \result_data[21]_i_1__27_n_0\
    );
\result_data[22]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(22),
      O => \result_data[22]_i_1__27_n_0\
    );
\result_data[23]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(23),
      O => \result_data[23]_i_1__27_n_0\
    );
\result_data[24]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_0_in(0),
      O => \result_data[24]_i_1__14_n_0\
    );
\result_data[25]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \getdata_reg[1]_rep\,
      O => \result_data[25]_i_1__27_n_0\
    );
\result_data[26]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(1),
      O => \result_data[26]_i_1__27_n_0\
    );
\result_data[27]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(2),
      O => \result_data[27]_i_1__8_n_0\
    );
\result_data[28]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(3),
      O => \result_data[28]_i_1__27_n_0\
    );
\result_data[29]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(4),
      O => \result_data[29]_i_1__21_n_0\
    );
\result_data[2]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(2),
      O => \result_data[2]_i_1__46_n_0\
    );
\result_data[30]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(5),
      O => \result_data[30]_i_1__24_n_0\
    );
\result_data[31]_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => D(6),
      O => \result_data[31]_i_2__23_n_0\
    );
\result_data[3]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(3),
      O => \result_data[3]_i_1__46_n_0\
    );
\result_data[4]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(4),
      O => \result_data[4]_i_1__46_n_0\
    );
\result_data[5]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(5),
      O => \result_data[5]_i_1__46_n_0\
    );
\result_data[6]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(6),
      O => \result_data[6]_i_1__46_n_0\
    );
\result_data[7]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(7),
      O => \result_data[7]_i_1__46_n_0\
    );
\result_data[8]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(8),
      O => \result_data[8]_i_1__45_n_0\
    );
\result_data[9]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \p_0_in__0\(9),
      O => \result_data[9]_i_1__46_n_0\
    );
\result_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => reset_0,
      D => \result_data[0]_i_1__46_n_0\,
      Q => \result_data_reg_n_0_[0]\
    );
\result_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[10]_i_1__46_n_0\,
      Q => \p_0_in__0\(2)
    );
\result_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[11]_i_1__39_n_0\,
      Q => \p_0_in__0\(3)
    );
\result_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[12]_i_1__46_n_0\,
      Q => \p_0_in__0\(4)
    );
\result_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[13]_i_1__40_n_0\,
      Q => \p_0_in__0\(5)
    );
\result_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[14]_i_1__38_n_0\,
      Q => \p_0_in__0\(6)
    );
\result_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[15]_i_1__41_n_0\,
      Q => \p_0_in__0\(7)
    );
\result_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[16]_i_1__27_n_0\,
      Q => \p_0_in__0\(8)
    );
\result_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[17]_i_1__27_n_0\,
      Q => \p_0_in__0\(9)
    );
\result_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[18]_i_1__27_n_0\,
      Q => \p_0_in__0\(10)
    );
\result_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[19]_i_1__27_n_0\,
      Q => \p_0_in__0\(11)
    );
\result_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => reset_0,
      D => \result_data[1]_i_1__46_n_0\,
      Q => \result_data_reg_n_0_[1]\
    );
\result_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[20]_i_1__27_n_0\,
      Q => \p_0_in__0\(12)
    );
\result_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[21]_i_1__27_n_0\,
      Q => \p_0_in__0\(13)
    );
\result_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[22]_i_1__27_n_0\,
      Q => \p_0_in__0\(14)
    );
\result_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[23]_i_1__27_n_0\,
      Q => \p_0_in__0\(15)
    );
\result_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[24]_i_1__14_n_0\,
      Q => \p_0_in__0\(16)
    );
\result_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[25]_i_1__27_n_0\,
      Q => \p_0_in__0\(17)
    );
\result_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[26]_i_1__27_n_0\,
      Q => \p_0_in__0\(18)
    );
\result_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[27]_i_1__8_n_0\,
      Q => \p_0_in__0\(19)
    );
\result_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[28]_i_1__27_n_0\,
      Q => \p_0_in__0\(20)
    );
\result_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[29]_i_1__21_n_0\,
      Q => \p_0_in__0\(21)
    );
\result_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => reset_0,
      D => \result_data[2]_i_1__46_n_0\,
      Q => \result_data_reg_n_0_[2]\
    );
\result_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[30]_i_1__24_n_0\,
      Q => \p_0_in__0\(22)
    );
\result_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[31]_i_2__23_n_0\,
      Q => \p_0_in__0\(23)
    );
\result_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => reset_0,
      D => \result_data[3]_i_1__46_n_0\,
      Q => \result_data_reg_n_0_[3]\
    );
\result_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => reset_0,
      D => \result_data[4]_i_1__46_n_0\,
      Q => \result_data_reg_n_0_[4]\
    );
\result_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => reset_0,
      D => \result_data[5]_i_1__46_n_0\,
      Q => \result_data_reg_n_0_[5]\
    );
\result_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => reset_0,
      D => \result_data[6]_i_1__46_n_0\,
      Q => \result_data_reg_n_0_[6]\
    );
\result_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => reset_0,
      D => \result_data[7]_i_1__46_n_0\,
      Q => \result_data_reg_n_0_[7]\
    );
\result_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[8]_i_1__45_n_0\,
      Q => \p_0_in__0\(0)
    );
\result_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \result_data[9]_i_1__46_n_0\,
      Q => \p_0_in__0\(1)
    );
\rv_len[1]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(1),
      O => \p_0_in__1__0\(1)
    );
\rv_len[2]_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48C0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \addr_reg[0]\,
      I2 => \rv_len_reg__1\(2),
      I3 => \rv_len_reg__1\(1),
      O => \p_0_in__1__0\(2)
    );
\rv_len[3]_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \^q\(0),
      I2 => \rv_len_reg__1\(1),
      I3 => \rv_len_reg__1\(2),
      I4 => \rv_len_reg__0\(3),
      O => \p_0_in__1__0\(3)
    );
\rv_len[4]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \rv_len_reg__1\(2),
      I2 => \rv_len_reg__1\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0\(3),
      I5 => \rv_len_reg__0\(4),
      O => \p_0_in__1__0\(4)
    );
\rv_len[5]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \rv_len[5]_i_2__43_n_0\,
      I2 => \rv_len_reg__0\(5),
      O => \p_0_in__1__0\(5)
    );
\rv_len[5]_i_2__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \rv_len_reg__0\(4),
      I1 => \rv_len_reg__1\(2),
      I2 => \rv_len_reg__1\(1),
      I3 => \^q\(0),
      I4 => \rv_len_reg__0\(3),
      O => \rv_len[5]_i_2__43_n_0\
    );
\rv_len[6]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \rv_len[7]_i_3__44_n_0\,
      I2 => \rv_len_reg__0\(6),
      O => \p_0_in__1__0\(6)
    );
\rv_len[7]_i_2__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \rv_len[7]_i_3__44_n_0\,
      I1 => \rv_len_reg__0\(6),
      I2 => \addr_reg[0]\,
      I3 => \rv_len_reg__0\(7),
      O => \p_0_in__1__0\(7)
    );
\rv_len[7]_i_3__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rv_len_reg__0\(5),
      I1 => \rv_len_reg__0\(3),
      I2 => \^q\(0),
      I3 => \rv_len_reg__1\(1),
      I4 => \rv_len_reg__1\(2),
      I5 => \rv_len_reg__0\(4),
      O => \rv_len[7]_i_3__44_n_0\
    );
\rv_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \rv_len_reg[0]_0\(0),
      Q => \^q\(0)
    );
\rv_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__1__0\(1),
      Q => \rv_len_reg__1\(1)
    );
\rv_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__1__0\(2),
      Q => \rv_len_reg__1\(2)
    );
\rv_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__1__0\(3),
      Q => \rv_len_reg__0\(3)
    );
\rv_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__1__0\(4),
      Q => \rv_len_reg__0\(4)
    );
\rv_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__1__0\(5),
      Q => \rv_len_reg__0\(5)
    );
\rv_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__1__0\(6),
      Q => \rv_len_reg__0\(6)
    );
\rv_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \getdata_reg[0]_rep\(0),
      CLR => \outreg[31]_i_2_n_0\,
      D => \p_0_in__1__0\(7),
      Q => \rv_len_reg__0\(7)
    );
\valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \outreg[31]_i_3__21_n_0\,
      I1 => \outreg[31]_i_4__24_n_0\,
      I2 => \addr_reg[0]\,
      I3 => \^wreg_ddr_len_valid\,
      O => \valid_i_1__0_n_0\
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \outreg[31]_i_2_n_0\,
      D => \valid_i_1__0_n_0\,
      Q => \^wreg_ddr_len_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized9\ is
  port (
    wreg_out_ctrl_valid : out STD_LOGIC;
    wreg_out_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized9\ : entity is "isa_get_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized9\ is
begin
\outreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(0),
      Q => wreg_out_ctrl(0)
    );
\outreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(1),
      Q => wreg_out_ctrl(1)
    );
\outreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(2),
      Q => wreg_out_ctrl(2)
    );
\outreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_reg[3]_rep__0\(0),
      Q => wreg_out_ctrl(3)
    );
\outreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(3),
      Q => wreg_out_ctrl(4)
    );
\outreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(4),
      Q => wreg_out_ctrl(5)
    );
\outreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(5),
      Q => wreg_out_ctrl(6)
    );
\outreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => D(6),
      Q => wreg_out_ctrl(7)
    );
valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => E(0),
      Q => wreg_out_ctrl_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_inout is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    isa_getdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_len_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_len_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_len_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    isa_cs : out STD_LOGIC;
    \tx_len_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_len_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_len_reg[0]_4\ : out STD_LOGIC;
    \check_reg[0]_5\ : out STD_LOGIC;
    \rom_addr_reg[9]\ : out STD_LOGIC;
    \sendreg_reg[0]\ : out STD_LOGIC;
    \ram_addr_reg[7]\ : out STD_LOGIC;
    \ram_addr_reg[11]\ : out STD_LOGIC;
    \ram_addr_reg[7]_0\ : out STD_LOGIC;
    \sendreg_reg[0]_0\ : out STD_LOGIC;
    adv_up_reg : out STD_LOGIC;
    isa_adv : out STD_LOGIC;
    cs_up_reg : out STD_LOGIC;
    wr_up_reg : out STD_LOGIC;
    isa_wr : out STD_LOGIC;
    \fifo_clr_len_reg[1]\ : out STD_LOGIC;
    \fifo_clr_len_reg[1]_0\ : out STD_LOGIC;
    \fifo_clr_len_reg[1]_1\ : out STD_LOGIC;
    \fifo_clr_len_reg[1]_2\ : out STD_LOGIC;
    \rom_addr_reg[9]_0\ : out STD_LOGIC;
    \fifo_clr_len1__19\ : out STD_LOGIC;
    \fifo_clr_len_reg[2]\ : out STD_LOGIC;
    \fifo_clr_len_reg[7]\ : out STD_LOGIC;
    \check_reg[0]_6\ : out STD_LOGIC;
    isa_rd : out STD_LOGIC;
    pin_isa_data : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[5]\ : in STD_LOGIC;
    tx_len1 : in STD_LOGIC;
    \tx_len_reg[0]_5\ : in STD_LOGIC;
    tx_len1_0 : in STD_LOGIC;
    \addr_reg[6]\ : in STD_LOGIC;
    \tx_len_reg[7]\ : in STD_LOGIC;
    tx_len1_1 : in STD_LOGIC;
    \addr_reg[7]\ : in STD_LOGIC;
    \tx_len_reg[7]_0\ : in STD_LOGIC;
    tx_len1_2 : in STD_LOGIC;
    \addr_reg[1]\ : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_up : in STD_LOGIC;
    tx_len1_3 : in STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    \addr_reg[0]\ : in STD_LOGIC;
    tx_len1_4 : in STD_LOGIC;
    \addr_reg[6]_0\ : in STD_LOGIC;
    isa_cs_reg_0 : in STD_LOGIC;
    isa_cs_reg_1 : in STD_LOGIC;
    \addr_reg[0]_0\ : in STD_LOGIC;
    \addr_reg[2]\ : in STD_LOGIC;
    \addr_reg[5]_0\ : in STD_LOGIC;
    isa_senddata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pin_isa_cs : in STD_LOGIC;
    clk : in STD_LOGIC;
    pin_isa_rd : in STD_LOGIC;
    pin_isa_wr : in STD_LOGIC;
    pin_isa_adv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_inout;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_inout is
  signal \^check_reg[0]_5\ : STD_LOGIC;
  signal \^fifo_clr_len_reg[2]\ : STD_LOGIC;
  signal \^isa_adv\ : STD_LOGIC;
  signal \^isa_cs\ : STD_LOGIC;
  signal \^isa_getdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^isa_wr\ : STD_LOGIC;
  signal \^ram_addr_reg[7]\ : STD_LOGIC;
  signal \^rom_addr_reg[9]\ : STD_LOGIC;
  signal \^rom_addr_reg[9]_0\ : STD_LOGIC;
  signal sendenable : STD_LOGIC;
  signal \sendreg[15]_i_4_n_0\ : STD_LOGIC;
  signal \sendreg[15]_i_7_n_0\ : STD_LOGIC;
  signal \sendreg[47]_i_4_n_0\ : STD_LOGIC;
  signal \sendreg[47]_i_5_n_0\ : STD_LOGIC;
  signal \sendreg[47]_i_7_n_0\ : STD_LOGIC;
  signal \sendreg[63]_i_4__0_n_0\ : STD_LOGIC;
  signal \sendreg[63]_i_4__2_n_0\ : STD_LOGIC;
  signal \sendreg[63]_i_4_n_0\ : STD_LOGIC;
  signal \sendreg[63]_i_6__2_n_0\ : STD_LOGIC;
  signal \sendreg[63]_i_7__1_n_0\ : STD_LOGIC;
  signal \sendreg[63]_i_8_n_0\ : STD_LOGIC;
  signal \sendreg[79]_i_4_n_0\ : STD_LOGIC;
  signal \^tx_len_reg[0]_4\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of IOBUF_inst0 : label is "PRIMITIVE";
  attribute BOX_TYPE of IOBUF_inst1 : label is "PRIMITIVE";
  attribute BOX_TYPE of IOBUF_inst2 : label is "PRIMITIVE";
  attribute BOX_TYPE of IOBUF_inst3 : label is "PRIMITIVE";
  attribute BOX_TYPE of IOBUF_inst4 : label is "PRIMITIVE";
  attribute BOX_TYPE of IOBUF_inst5 : label is "PRIMITIVE";
  attribute BOX_TYPE of IOBUF_inst6 : label is "PRIMITIVE";
  attribute BOX_TYPE of IOBUF_inst7 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cs_up_i_1__2\ : label is "soft_lutpair1227";
  attribute SOFT_HLUTNM of \fifo_clr_len[2]_i_2\ : label is "soft_lutpair1218";
  attribute SOFT_HLUTNM of \fifo_clr_len[2]_i_3\ : label is "soft_lutpair1217";
  attribute SOFT_HLUTNM of \fifo_clr_len[2]_i_3__0\ : label is "soft_lutpair1219";
  attribute SOFT_HLUTNM of \fifo_clr_len[7]_i_8\ : label is "soft_lutpair1218";
  attribute SOFT_HLUTNM of \fifo_clr_len[7]_i_9\ : label is "soft_lutpair1217";
  attribute SOFT_HLUTNM of \outreg[7]_i_2__13\ : label is "soft_lutpair1227";
  attribute SOFT_HLUTNM of \ram_addr[7]_i_5\ : label is "soft_lutpair1219";
  attribute SOFT_HLUTNM of \rom_addr[0]_i_4\ : label is "soft_lutpair1222";
  attribute SOFT_HLUTNM of \rom_addr[0]_i_5\ : label is "soft_lutpair1216";
  attribute SOFT_HLUTNM of \sendreg[15]_i_1__1\ : label is "soft_lutpair1223";
  attribute SOFT_HLUTNM of \sendreg[15]_i_6\ : label is "soft_lutpair1221";
  attribute SOFT_HLUTNM of \sendreg[47]_i_4\ : label is "soft_lutpair1216";
  attribute SOFT_HLUTNM of \sendreg[47]_i_5\ : label is "soft_lutpair1221";
  attribute SOFT_HLUTNM of \sendreg[47]_i_7\ : label is "soft_lutpair1220";
  attribute SOFT_HLUTNM of \sendreg[63]_i_1\ : label is "soft_lutpair1228";
  attribute SOFT_HLUTNM of \sendreg[63]_i_1__0\ : label is "soft_lutpair1224";
  attribute SOFT_HLUTNM of \sendreg[63]_i_1__1\ : label is "soft_lutpair1225";
  attribute SOFT_HLUTNM of \sendreg[63]_i_6__2\ : label is "soft_lutpair1220";
  attribute SOFT_HLUTNM of \sendreg[63]_i_6__3\ : label is "soft_lutpair1222";
  attribute SOFT_HLUTNM of \sendreg[79]_i_1\ : label is "soft_lutpair1226";
  attribute SOFT_HLUTNM of \tx_len[7]_i_1\ : label is "soft_lutpair1228";
  attribute SOFT_HLUTNM of \tx_len[7]_i_1__0\ : label is "soft_lutpair1224";
  attribute SOFT_HLUTNM of \tx_len[7]_i_1__1\ : label is "soft_lutpair1225";
  attribute SOFT_HLUTNM of \tx_len[7]_i_1__3\ : label is "soft_lutpair1223";
  attribute SOFT_HLUTNM of \tx_len[7]_i_1__6\ : label is "soft_lutpair1226";
begin
  \check_reg[0]_5\ <= \^check_reg[0]_5\;
  \fifo_clr_len_reg[2]\ <= \^fifo_clr_len_reg[2]\;
  isa_adv <= \^isa_adv\;
  isa_cs <= \^isa_cs\;
  isa_getdata(7 downto 0) <= \^isa_getdata\(7 downto 0);
  isa_wr <= \^isa_wr\;
  \ram_addr_reg[7]\ <= \^ram_addr_reg[7]\;
  \rom_addr_reg[9]\ <= \^rom_addr_reg[9]\;
  \rom_addr_reg[9]_0\ <= \^rom_addr_reg[9]_0\;
  \tx_len_reg[0]_4\ <= \^tx_len_reg[0]_4\;
IOBUF_inst0: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => isa_senddata(0),
      IO => pin_isa_data(0),
      O => \^isa_getdata\(0),
      T => sendenable
    );
IOBUF_inst1: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => isa_senddata(1),
      IO => pin_isa_data(1),
      O => \^isa_getdata\(1),
      T => sendenable
    );
IOBUF_inst2: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => isa_senddata(2),
      IO => pin_isa_data(2),
      O => \^isa_getdata\(2),
      T => sendenable
    );
IOBUF_inst3: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => isa_senddata(3),
      IO => pin_isa_data(3),
      O => \^isa_getdata\(3),
      T => sendenable
    );
IOBUF_inst4: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => isa_senddata(4),
      IO => pin_isa_data(4),
      O => \^isa_getdata\(4),
      T => sendenable
    );
IOBUF_inst5: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => isa_senddata(5),
      IO => pin_isa_data(5),
      O => \^isa_getdata\(5),
      T => sendenable
    );
IOBUF_inst6: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => isa_senddata(6),
      IO => pin_isa_data(6),
      O => \^isa_getdata\(6),
      T => sendenable
    );
IOBUF_inst7: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => isa_senddata(7),
      IO => pin_isa_data(7),
      O => \^isa_getdata\(7),
      T => sendenable
    );
IOBUF_inst7_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pin_isa_cs,
      I1 => pin_isa_rd,
      O => sendenable
    );
adv_up_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^isa_adv\,
      O => adv_up_reg
    );
\cs_up_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^isa_cs\,
      O => cs_up_reg
    );
\fifo_clr_len[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \^isa_getdata\(6),
      I1 => \^isa_getdata\(7),
      I2 => \^isa_getdata\(4),
      I3 => \^isa_getdata\(5),
      I4 => \addr_reg[5]\,
      O => \fifo_clr_len_reg[1]_0\
    );
\fifo_clr_len[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \^rom_addr_reg[9]_0\,
      I1 => \^isa_getdata\(5),
      I2 => \^isa_getdata\(4),
      I3 => addr(2),
      I4 => addr(3),
      I5 => \addr_reg[0]_0\,
      O => \fifo_clr_len_reg[1]_2\
    );
\fifo_clr_len[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^fifo_clr_len_reg[2]\,
      I1 => \^isa_getdata\(4),
      I2 => \^isa_getdata\(5),
      I3 => \^rom_addr_reg[9]_0\,
      I4 => \addr_reg[2]\,
      I5 => \addr_reg[5]_0\,
      O => \fifo_clr_len1__19\
    );
\fifo_clr_len[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \^isa_getdata\(2),
      I1 => \^isa_getdata\(3),
      I2 => \^isa_getdata\(0),
      I3 => \^isa_getdata\(1),
      I4 => isa_cs_reg_0,
      O => \fifo_clr_len_reg[1]\
    );
\fifo_clr_len[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \^isa_getdata\(2),
      I1 => \^isa_getdata\(3),
      I2 => \^isa_getdata\(1),
      I3 => \^isa_getdata\(0),
      I4 => isa_cs_reg_1,
      O => \fifo_clr_len_reg[1]_1\
    );
\fifo_clr_len[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^isa_getdata\(6),
      I1 => \^isa_getdata\(7),
      I2 => \^isa_getdata\(5),
      I3 => \^isa_getdata\(4),
      O => \fifo_clr_len_reg[7]\
    );
\fifo_clr_len[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^isa_getdata\(1),
      I1 => \^isa_getdata\(0),
      I2 => \^isa_getdata\(3),
      I3 => \^isa_getdata\(2),
      O => \^fifo_clr_len_reg[2]\
    );
isa_adv_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => pin_isa_adv,
      Q => \^isa_adv\,
      R => '0'
    );
isa_cs_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => pin_isa_cs,
      Q => \^isa_cs\,
      R => '0'
    );
isa_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => pin_isa_rd,
      Q => isa_rd,
      R => '0'
    );
isa_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => pin_isa_wr,
      Q => \^isa_wr\,
      R => '0'
    );
\outreg[7]_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^isa_cs\,
      I1 => wr_up,
      O => \check_reg[0]_6\
    );
\ram_addr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \^isa_cs\,
      I1 => \^isa_getdata\(0),
      I2 => \^isa_getdata\(1),
      I3 => wr_up,
      I4 => \^isa_getdata\(5),
      I5 => \^isa_getdata\(3),
      O => \ram_addr_reg[11]\
    );
\ram_addr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^isa_getdata\(7),
      I1 => \^isa_getdata\(6),
      I2 => \^isa_cs\,
      I3 => \^isa_getdata\(0),
      I4 => \^isa_getdata\(1),
      I5 => wr_up,
      O => \^ram_addr_reg[7]\
    );
\ram_addr[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^isa_getdata\(3),
      I1 => \^isa_getdata\(2),
      O => \ram_addr_reg[7]_0\
    );
\rom_addr[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^isa_getdata\(6),
      I1 => \^isa_getdata\(7),
      O => \^rom_addr_reg[9]_0\
    );
\rom_addr[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \^isa_getdata\(1),
      I1 => \^isa_getdata\(4),
      I2 => \^isa_getdata\(3),
      I3 => \^isa_getdata\(5),
      I4 => addr(1),
      O => \^rom_addr_reg[9]\
    );
\sendreg[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sendreg[15]_i_4_n_0\,
      I1 => \addr_reg[3]\,
      O => \check_reg[0]_3\(0)
    );
\sendreg[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^check_reg[0]_5\,
      I1 => \addr_reg[5]\,
      I2 => \sendreg[15]_i_7_n_0\,
      I3 => addr(1),
      I4 => \^isa_getdata\(5),
      I5 => \addr_reg[7]\,
      O => \sendreg[15]_i_4_n_0\
    );
\sendreg[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \^isa_cs\,
      I1 => addr(0),
      I2 => wr_up,
      I3 => \^isa_getdata\(0),
      O => \^check_reg[0]_5\
    );
\sendreg[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => \^isa_getdata\(2),
      I1 => \^isa_getdata\(4),
      I2 => \^isa_getdata\(1),
      I3 => \^isa_getdata\(3),
      I4 => \^isa_getdata\(6),
      I5 => \^isa_getdata\(7),
      O => \sendreg[15]_i_7_n_0\
    );
\sendreg[47]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \sendreg[47]_i_4_n_0\,
      I1 => \^isa_getdata\(0),
      I2 => \sendreg[47]_i_5_n_0\,
      I3 => \addr_reg[5]\,
      I4 => \sendreg[47]_i_7_n_0\,
      I5 => \tx_len_reg[0]_5\,
      O => \check_reg[0]\(0)
    );
\sendreg[47]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => addr(1),
      I1 => \^isa_getdata\(5),
      I2 => \^isa_getdata\(3),
      I3 => \^isa_getdata\(4),
      O => \sendreg[47]_i_4_n_0\
    );
\sendreg[47]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => wr_up,
      I1 => \^isa_getdata\(1),
      I2 => \^isa_cs\,
      I3 => addr(0),
      O => \sendreg[47]_i_5_n_0\
    );
\sendreg[47]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^isa_getdata\(2),
      I1 => addr(5),
      I2 => addr(4),
      I3 => \^isa_getdata\(6),
      I4 => \^isa_getdata\(7),
      O => \sendreg[47]_i_7_n_0\
    );
\sendreg[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sendreg[63]_i_4__2_n_0\,
      I1 => \addr_reg[6]\,
      O => \check_reg[0]_0\(0)
    );
\sendreg[63]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sendreg[63]_i_4_n_0\,
      I1 => \tx_len_reg[7]\,
      O => \check_reg[0]_1\(0)
    );
\sendreg[63]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sendreg[63]_i_4__0_n_0\,
      I1 => \tx_len_reg[7]_0\,
      O => \check_reg[0]_2\(0)
    );
\sendreg[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \^isa_getdata\(2),
      I1 => \addr_reg[5]\,
      I2 => \^isa_getdata\(0),
      I3 => \sendreg[63]_i_8_n_0\,
      I4 => \sendreg[47]_i_4_n_0\,
      I5 => \addr_reg[7]\,
      O => \sendreg[63]_i_4_n_0\
    );
\sendreg[63]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \addr_reg[5]\,
      I2 => \^isa_getdata\(2),
      I3 => \^isa_getdata\(4),
      I4 => \sendreg[63]_i_7__1_n_0\,
      I5 => \sendreg[63]_i_8_n_0\,
      O => \sendreg[63]_i_4__0_n_0\
    );
\sendreg[63]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^check_reg[0]_5\,
      I1 => \addr_reg[5]\,
      I2 => \sendreg[63]_i_6__2_n_0\,
      I3 => \addr_reg[7]\,
      I4 => \^isa_getdata\(2),
      I5 => \^rom_addr_reg[9]\,
      O => \sendreg[63]_i_4__2_n_0\
    );
\sendreg[63]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \addr_reg[7]\,
      I1 => addr(1),
      I2 => \^isa_getdata\(5),
      I3 => \^isa_getdata\(3),
      I4 => \^isa_getdata\(4),
      I5 => \^ram_addr_reg[7]\,
      O => \sendreg_reg[0]\
    );
\sendreg[63]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^isa_getdata\(7),
      I1 => \^isa_getdata\(6),
      O => \sendreg[63]_i_6__2_n_0\
    );
\sendreg[63]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^isa_getdata\(7),
      I1 => \^isa_getdata\(3),
      I2 => \^isa_getdata\(1),
      I3 => \^isa_getdata\(4),
      O => \sendreg_reg[0]_0\
    );
\sendreg[63]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => addr(1),
      I1 => \^isa_getdata\(5),
      I2 => \^isa_getdata\(2),
      I3 => \^isa_getdata\(6),
      O => \^tx_len_reg[0]_4\
    );
\sendreg[63]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^isa_getdata\(0),
      I1 => \^isa_getdata\(3),
      O => \sendreg[63]_i_7__1_n_0\
    );
\sendreg[63]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \^isa_cs\,
      I1 => addr(0),
      I2 => \^isa_getdata\(1),
      I3 => wr_up,
      I4 => \^isa_getdata\(7),
      I5 => \^isa_getdata\(6),
      O => \sendreg[63]_i_8_n_0\
    );
\sendreg[79]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sendreg[79]_i_4_n_0\,
      I1 => \addr_reg[0]\,
      O => \check_reg[0]_4\(0)
    );
\sendreg[79]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^tx_len_reg[0]_4\,
      I1 => \addr_reg[5]\,
      I2 => \sendreg[47]_i_5_n_0\,
      I3 => \^isa_getdata\(3),
      I4 => \^isa_getdata\(0),
      I5 => \addr_reg[6]_0\,
      O => \sendreg[79]_i_4_n_0\
    );
\tx_len[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sendreg[63]_i_4__2_n_0\,
      I1 => tx_len1_0,
      O => \tx_len_reg[0]\(0)
    );
\tx_len[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sendreg[63]_i_4_n_0\,
      I1 => tx_len1_1,
      O => \tx_len_reg[0]_0\(0)
    );
\tx_len[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sendreg[63]_i_4__0_n_0\,
      I1 => tx_len1_2,
      O => \tx_len_reg[0]_1\(0)
    );
\tx_len[7]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sendreg[15]_i_4_n_0\,
      I1 => tx_len1_3,
      O => \tx_len_reg[0]_2\(0)
    );
\tx_len[7]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sendreg[79]_i_4_n_0\,
      I1 => tx_len1_4,
      O => \tx_len_reg[0]_3\(0)
    );
\tx_len[7]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \sendreg[47]_i_4_n_0\,
      I1 => \^isa_getdata\(0),
      I2 => \sendreg[47]_i_5_n_0\,
      I3 => \addr_reg[5]\,
      I4 => \sendreg[47]_i_7_n_0\,
      I5 => tx_len1,
      O => E(0)
    );
wr_up_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^isa_wr\,
      O => wr_up_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg is
  port (
    \senddata_reg[0]_0\ : out STD_LOGIC;
    \senddata_reg[0]_1\ : out STD_LOGIC;
    \senddata_reg[7]_0\ : out STD_LOGIC;
    wr_en_reg : out STD_LOGIC;
    wr_en_reg_0 : out STD_LOGIC;
    wr_en_reg_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \senddata_reg[7]_1\ : out STD_LOGIC;
    \senddata_reg[0]_2\ : out STD_LOGIC;
    \senddata_reg[0]_3\ : out STD_LOGIC;
    \sendreg_reg[63]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_len1 : out STD_LOGIC;
    \tx_len_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_len1_2 : out STD_LOGIC;
    \sendreg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sendreg_reg[0]_0\ : out STD_LOGIC;
    \tx_len_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sendreg_reg[15]\ : out STD_LOGIC;
    \tx_len_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_len1_0 : out STD_LOGIC;
    \tx_len_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_len1_5 : out STD_LOGIC;
    \sendreg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sendreg_reg[0]_2\ : out STD_LOGIC;
    \senddata_reg[0]_4\ : out STD_LOGIC;
    \tx_len_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_len_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_len1_6 : out STD_LOGIC;
    \sendreg_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sendreg_reg[0]_4\ : out STD_LOGIC;
    \tx_len_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \senddata_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \senddata_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rom_addr_reg[9]\ : out STD_LOGIC;
    \senddata_reg[7]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_len_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_len1_1 : out STD_LOGIC;
    \tx_len_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \senddata_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \senddata_reg[7]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_addr_reg[11]\ : out STD_LOGIC;
    \ram_addr_reg[11]_0\ : out STD_LOGIC;
    \senddata_reg[7]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \senddata_reg[7]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_addr_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_len_reg[0]_5\ : out STD_LOGIC;
    \ram_addr_reg[0]\ : out STD_LOGIC;
    \senddata_reg[7]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sendreg_reg[79]\ : out STD_LOGIC;
    \tx_len_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_len1_3 : out STD_LOGIC;
    \tx_len_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_len1_4 : out STD_LOGIC;
    \senddata_reg[0]_6\ : out STD_LOGIC;
    \sendreg_reg[63]_0\ : out STD_LOGIC;
    \sendreg_reg[63]_1\ : out STD_LOGIC;
    is_rd_reg : out STD_LOGIC;
    is_rd_reg_0 : out STD_LOGIC;
    is_rd_reg_1 : out STD_LOGIC;
    is_rd_reg_2 : out STD_LOGIC;
    wr_en0 : out STD_LOGIC;
    wr_en_reg_2 : out STD_LOGIC;
    wr_en0_5 : out STD_LOGIC;
    wr_en_reg_3 : out STD_LOGIC;
    wr_en0_6 : out STD_LOGIC;
    \fifo_clr_len_reg[2]\ : out STD_LOGIC;
    \fifo_clr_len_reg[2]_0\ : out STD_LOGIC;
    \fifo_clr_len_reg[1]\ : out STD_LOGIC;
    \addr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    isa_rd : in STD_LOGIC;
    clk : in STD_LOGIC;
    adv_t_reg : in STD_LOGIC;
    isa_getdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    isa_cs : in STD_LOGIC;
    \tx_len_reg[1]\ : in STD_LOGIC;
    \tx_len_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_len_reg[1]_0\ : in STD_LOGIC;
    \tx_len_reg[5]_0\ : in STD_LOGIC;
    \tx_len_reg[0]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_len_reg[3]\ : in STD_LOGIC;
    \tx_len_reg[5]_1\ : in STD_LOGIC;
    \tx_len_reg[0]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[1]_0\ : in STD_LOGIC;
    \tx_len_reg[1]_1\ : in STD_LOGIC;
    \tx_len_reg[5]_2\ : in STD_LOGIC;
    \tx_len_reg[0]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_len_reg[1]_2\ : in STD_LOGIC;
    \tx_len_reg[5]_3\ : in STD_LOGIC;
    \tx_len_reg[0]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sendaddr_reg[7]\ : in STD_LOGIC;
    isa_cs_reg : in STD_LOGIC;
    \addr_reg[1]_1\ : in STD_LOGIC;
    rom_addr1 : in STD_LOGIC;
    \sendaddr_reg[7]_0\ : in STD_LOGIC;
    \addr_reg[1]_2\ : in STD_LOGIC;
    wr_up : in STD_LOGIC;
    \tx_len_reg[0]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_len_reg[0]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_addr1 : in STD_LOGIC;
    isa_cs_reg_0 : in STD_LOGIC;
    cs_up_reg : in STD_LOGIC;
    isa_cs_reg_1 : in STD_LOGIC;
    \sendaddr_reg[7]_1\ : in STD_LOGIC;
    \tx_len_reg[1]_3\ : in STD_LOGIC;
    \tx_len_reg[5]_4\ : in STD_LOGIC;
    \tx_len_reg[0]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_len_reg[0]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    is_rd_reg_3 : in STD_LOGIC;
    cs_up : in STD_LOGIC;
    is_rd_reg_4 : in STD_LOGIC;
    cs_up_7 : in STD_LOGIC;
    is_rd_reg_5 : in STD_LOGIC;
    cs_up_8 : in STD_LOGIC;
    is_rd_reg_6 : in STD_LOGIC;
    cs_up_9 : in STD_LOGIC;
    rreg_system_debug1_valid : in STD_LOGIC;
    rreg_system_debug1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg is
  signal addr : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal adv_down : STD_LOGIC;
  signal getdata_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \is_rd_i_2__0_n_0\ : STD_LOGIC;
  signal is_rd_i_2_n_0 : STD_LOGIC;
  signal \ram_addr[0]_i_5_n_0\ : STD_LOGIC;
  signal \ram_addr[7]_i_6_n_0\ : STD_LOGIC;
  signal \^ram_addr_reg[11]_0\ : STD_LOGIC;
  signal rd_down : STD_LOGIC;
  signal rd_down_i_1_n_0 : STD_LOGIC;
  signal \rom_addr[0]_i_6_n_0\ : STD_LOGIC;
  signal \rreg_mem_status_d18_w8/rd_t\ : STD_LOGIC;
  signal senddata0 : STD_LOGIC;
  signal \senddata[7]_i_2__9_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_2_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_3__6_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_3_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_4_n_0\ : STD_LOGIC;
  signal \^senddata_reg[0]_0\ : STD_LOGIC;
  signal \^senddata_reg[0]_1\ : STD_LOGIC;
  signal \^senddata_reg[0]_2\ : STD_LOGIC;
  signal \^senddata_reg[0]_3\ : STD_LOGIC;
  signal \^senddata_reg[0]_4\ : STD_LOGIC;
  signal \^senddata_reg[0]_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^senddata_reg[0]_6\ : STD_LOGIC;
  signal \^senddata_reg[7]_0\ : STD_LOGIC;
  signal \^senddata_reg[7]_1\ : STD_LOGIC;
  signal \sendreg[31]_i_4_n_0\ : STD_LOGIC;
  signal \sendreg[63]_i_4__1_n_0\ : STD_LOGIC;
  signal \sendreg[63]_i_8__0_n_0\ : STD_LOGIC;
  signal \sendreg[79]_i_6_n_0\ : STD_LOGIC;
  signal \sendreg[79]_i_7_n_0\ : STD_LOGIC;
  signal \^sendreg_reg[0]_0\ : STD_LOGIC;
  signal \^sendreg_reg[0]_2\ : STD_LOGIC;
  signal \^sendreg_reg[0]_4\ : STD_LOGIC;
  signal \^tx_len1\ : STD_LOGIC;
  signal \^tx_len1_0\ : STD_LOGIC;
  signal \^tx_len1_1\ : STD_LOGIC;
  signal \^tx_len1_2\ : STD_LOGIC;
  signal \^tx_len1_3\ : STD_LOGIC;
  signal \^tx_len1_4\ : STD_LOGIC;
  signal \^tx_len1_5\ : STD_LOGIC;
  signal \^tx_len1_6\ : STD_LOGIC;
  signal \wr_en_i_2__1_n_0\ : STD_LOGIC;
  signal \^wr_en_reg\ : STD_LOGIC;
  signal \^wr_en_reg_0\ : STD_LOGIC;
  signal \^wr_en_reg_1\ : STD_LOGIC;
  signal \^wr_en_reg_2\ : STD_LOGIC;
  signal \^wr_en_reg_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_clr_len[2]_i_4\ : label is "soft_lutpair1496";
  attribute SOFT_HLUTNM of \fifo_clr_len[7]_i_7\ : label is "soft_lutpair1493";
  attribute SOFT_HLUTNM of \is_rd_i_2__0\ : label is "soft_lutpair1487";
  attribute SOFT_HLUTNM of \ram_addr[0]_i_4\ : label is "soft_lutpair1498";
  attribute SOFT_HLUTNM of \ram_addr[7]_i_6\ : label is "soft_lutpair1494";
  attribute SOFT_HLUTNM of \rom_addr[0]_i_6\ : label is "soft_lutpair1490";
  attribute SOFT_HLUTNM of \senddata[7]_i_1__10\ : label is "soft_lutpair1489";
  attribute SOFT_HLUTNM of \senddata[7]_i_1__15\ : label is "soft_lutpair1495";
  attribute SOFT_HLUTNM of \senddata[7]_i_1__8\ : label is "soft_lutpair1488";
  attribute SOFT_HLUTNM of \senddata[7]_i_1__9\ : label is "soft_lutpair1489";
  attribute SOFT_HLUTNM of \senddata[7]_i_2\ : label is "soft_lutpair1491";
  attribute SOFT_HLUTNM of \senddata[7]_i_3\ : label is "soft_lutpair1500";
  attribute SOFT_HLUTNM of \senddata[7]_i_3__0\ : label is "soft_lutpair1492";
  attribute SOFT_HLUTNM of \senddata[7]_i_3__1\ : label is "soft_lutpair1487";
  attribute SOFT_HLUTNM of \senddata[7]_i_3__2\ : label is "soft_lutpair1498";
  attribute SOFT_HLUTNM of \senddata[7]_i_3__3\ : label is "soft_lutpair1499";
  attribute SOFT_HLUTNM of \senddata[7]_i_3__6\ : label is "soft_lutpair1491";
  attribute SOFT_HLUTNM of \senddata[7]_i_4\ : label is "soft_lutpair1495";
  attribute SOFT_HLUTNM of \senddata[7]_i_4__0\ : label is "soft_lutpair1490";
  attribute SOFT_HLUTNM of \senddata[7]_i_4__2\ : label is "soft_lutpair1500";
  attribute SOFT_HLUTNM of \sendreg[47]_i_6\ : label is "soft_lutpair1497";
  attribute SOFT_HLUTNM of \sendreg[63]_i_6\ : label is "soft_lutpair1494";
  attribute SOFT_HLUTNM of \sendreg[63]_i_8__0\ : label is "soft_lutpair1488";
  attribute SOFT_HLUTNM of \sendreg[63]_i_9\ : label is "soft_lutpair1499";
  attribute SOFT_HLUTNM of \sendreg[79]_i_7\ : label is "soft_lutpair1497";
  attribute SOFT_HLUTNM of \tx_len[0]_i_1__0\ : label is "soft_lutpair1501";
  attribute SOFT_HLUTNM of \tx_len[7]_i_1__2\ : label is "soft_lutpair1501";
  attribute SOFT_HLUTNM of wr_en_i_1 : label is "soft_lutpair1492";
  attribute SOFT_HLUTNM of \wr_en_i_1__0\ : label is "soft_lutpair1496";
  attribute SOFT_HLUTNM of \wr_en_i_1__1\ : label is "soft_lutpair1493";
begin
  \ram_addr_reg[11]_0\ <= \^ram_addr_reg[11]_0\;
  \senddata_reg[0]_0\ <= \^senddata_reg[0]_0\;
  \senddata_reg[0]_1\ <= \^senddata_reg[0]_1\;
  \senddata_reg[0]_2\ <= \^senddata_reg[0]_2\;
  \senddata_reg[0]_3\ <= \^senddata_reg[0]_3\;
  \senddata_reg[0]_4\ <= \^senddata_reg[0]_4\;
  \senddata_reg[0]_5\(0) <= \^senddata_reg[0]_5\(0);
  \senddata_reg[0]_6\ <= \^senddata_reg[0]_6\;
  \senddata_reg[7]_0\ <= \^senddata_reg[7]_0\;
  \senddata_reg[7]_1\ <= \^senddata_reg[7]_1\;
  \sendreg_reg[0]_0\ <= \^sendreg_reg[0]_0\;
  \sendreg_reg[0]_2\ <= \^sendreg_reg[0]_2\;
  \sendreg_reg[0]_4\ <= \^sendreg_reg[0]_4\;
  tx_len1 <= \^tx_len1\;
  tx_len1_0 <= \^tx_len1_0\;
  tx_len1_1 <= \^tx_len1_1\;
  tx_len1_2 <= \^tx_len1_2\;
  tx_len1_3 <= \^tx_len1_3\;
  tx_len1_4 <= \^tx_len1_4\;
  tx_len1_5 <= \^tx_len1_5\;
  tx_len1_6 <= \^tx_len1_6\;
  wr_en_reg <= \^wr_en_reg\;
  wr_en_reg_0 <= \^wr_en_reg_0\;
  wr_en_reg_1 <= \^wr_en_reg_1\;
  wr_en_reg_2 <= \^wr_en_reg_2\;
  wr_en_reg_3 <= \^wr_en_reg_3\;
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adv_down,
      D => isa_getdata(0),
      Q => \^wr_en_reg\,
      R => '0'
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adv_down,
      D => isa_getdata(1),
      Q => \^wr_en_reg_0\,
      R => '0'
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adv_down,
      D => isa_getdata(2),
      Q => addr(2),
      R => '0'
    );
\addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adv_down,
      D => isa_getdata(3),
      Q => \^wr_en_reg_1\,
      R => '0'
    );
\addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adv_down,
      D => isa_getdata(4),
      Q => \^senddata_reg[7]_0\,
      R => '0'
    );
\addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adv_down,
      D => isa_getdata(5),
      Q => addr(5),
      R => '0'
    );
\addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adv_down,
      D => isa_getdata(6),
      Q => \^senddata_reg[0]_0\,
      R => '0'
    );
\addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adv_down,
      D => isa_getdata(7),
      Q => \^senddata_reg[0]_1\,
      R => '0'
    );
adv_down_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => adv_t_reg,
      Q => adv_down,
      R => '0'
    );
\fifo_clr_len[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^wr_en_reg\,
      I1 => \^wr_en_reg_0\,
      O => \fifo_clr_len_reg[1]\
    );
\fifo_clr_len[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => addr(5),
      I1 => \^senddata_reg[7]_0\,
      I2 => \^senddata_reg[0]_0\,
      I3 => \^senddata_reg[0]_1\,
      I4 => isa_cs,
      I5 => wr_up,
      O => \fifo_clr_len_reg[2]\
    );
\fifo_clr_len[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addr(2),
      I1 => \^wr_en_reg_1\,
      I2 => \^wr_en_reg\,
      I3 => \^wr_en_reg_0\,
      O => \fifo_clr_len_reg[2]_0\
    );
\getdata_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug1_valid,
      D => rreg_system_debug1(0),
      Q => getdata_in(0),
      R => '0'
    );
\getdata_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug1_valid,
      D => rreg_system_debug1(1),
      Q => getdata_in(1),
      R => '0'
    );
\getdata_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug1_valid,
      D => rreg_system_debug1(2),
      Q => getdata_in(2),
      R => '0'
    );
\getdata_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug1_valid,
      D => rreg_system_debug1(3),
      Q => getdata_in(3),
      R => '0'
    );
\getdata_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug1_valid,
      D => rreg_system_debug1(4),
      Q => getdata_in(4),
      R => '0'
    );
\getdata_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug1_valid,
      D => rreg_system_debug1(5),
      Q => getdata_in(5),
      R => '0'
    );
\getdata_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug1_valid,
      D => rreg_system_debug1(6),
      Q => getdata_in(6),
      R => '0'
    );
\getdata_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug1_valid,
      D => rreg_system_debug1(7),
      Q => getdata_in(7),
      R => '0'
    );
is_rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222722222222"
    )
        port map (
      I0 => is_rd_reg_3,
      I1 => cs_up,
      I2 => is_rd_i_2_n_0,
      I3 => addr(5),
      I4 => \^senddata_reg[7]_0\,
      I5 => \^senddata_reg[7]_1\,
      O => is_rd_reg
    );
\is_rd_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222227"
    )
        port map (
      I0 => is_rd_reg_4,
      I1 => cs_up_7,
      I2 => \is_rd_i_2__0_n_0\,
      I3 => addr(2),
      I4 => \^wr_en_reg_1\,
      O => is_rd_reg_0
    );
\is_rd_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222722"
    )
        port map (
      I0 => is_rd_reg_5,
      I1 => cs_up_8,
      I2 => \^wr_en_reg_1\,
      I3 => addr(2),
      I4 => \is_rd_i_2__0_n_0\,
      O => is_rd_reg_1
    );
\is_rd_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222222272"
    )
        port map (
      I0 => is_rd_reg_6,
      I1 => cs_up_9,
      I2 => addr(2),
      I3 => \^wr_en_reg_1\,
      I4 => \senddata[7]_i_3__6_n_0\,
      I5 => \senddata[7]_i_4_n_0\,
      O => is_rd_reg_2
    );
is_rd_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFFFF"
    )
        port map (
      I0 => \^wr_en_reg_1\,
      I1 => addr(2),
      I2 => \^wr_en_reg_0\,
      I3 => rd_down,
      I4 => \^wr_en_reg\,
      I5 => isa_cs,
      O => is_rd_i_2_n_0
    );
\is_rd_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \senddata[7]_i_4_n_0\,
      I1 => \^senddata_reg[7]_0\,
      I2 => \^senddata_reg[0]_0\,
      I3 => \^senddata_reg[0]_1\,
      I4 => addr(5),
      O => \is_rd_i_2__0_n_0\
    );
\ram_addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAAAAAA"
    )
        port map (
      I0 => ram_addr1,
      I1 => isa_cs_reg_0,
      I2 => isa_getdata(6),
      I3 => \^wr_en_reg_0\,
      I4 => \^ram_addr_reg[11]_0\,
      I5 => \ram_addr[0]_i_5_n_0\,
      O => \ram_addr_reg[11]\
    );
\ram_addr[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^senddata_reg[0]_0\,
      I1 => \^senddata_reg[0]_1\,
      I2 => isa_getdata(7),
      I3 => isa_getdata(4),
      O => \^ram_addr_reg[11]_0\
    );
\ram_addr[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^senddata_reg[7]_1\,
      I1 => \sendaddr_reg[7]_0\,
      I2 => isa_getdata(2),
      I3 => \^wr_en_reg_0\,
      I4 => isa_getdata(4),
      I5 => \^wr_en_reg\,
      O => \ram_addr_reg[0]\
    );
\ram_addr[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => addr(2),
      I1 => \^wr_en_reg_1\,
      I2 => \^senddata_reg[7]_0\,
      I3 => addr(5),
      I4 => \^wr_en_reg\,
      I5 => isa_getdata(2),
      O => \ram_addr[0]_i_5_n_0\
    );
\ram_addr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => cs_up_reg,
      I1 => isa_cs_reg_1,
      I2 => \sendaddr_reg[7]_1\,
      I3 => isa_getdata(4),
      I4 => \^wr_en_reg\,
      I5 => \ram_addr[7]_i_6_n_0\,
      O => \ram_addr_reg[7]\(0)
    );
\ram_addr[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^senddata_reg[0]_2\,
      I1 => \^senddata_reg[0]_1\,
      I2 => \^senddata_reg[0]_0\,
      I3 => isa_getdata(5),
      I4 => \^wr_en_reg_0\,
      O => \ram_addr[7]_i_6_n_0\
    );
rd_down_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rreg_mem_status_d18_w8/rd_t\,
      I1 => isa_rd,
      O => rd_down_i_1_n_0
    );
rd_down_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rd_down_i_1_n_0,
      Q => rd_down,
      R => '0'
    );
rd_t_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_rd,
      Q => \rreg_mem_status_d18_w8/rd_t\,
      R => '0'
    );
\rom_addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => rom_addr1,
      I1 => \sendaddr_reg[7]_0\,
      I2 => \^senddata_reg[7]_1\,
      I3 => isa_getdata(2),
      I4 => \addr_reg[1]_2\,
      I5 => \rom_addr[0]_i_6_n_0\,
      O => \rom_addr_reg[9]\
    );
\rom_addr[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^senddata_reg[0]_2\,
      I1 => isa_getdata(0),
      I2 => wr_up,
      I3 => \^wr_en_reg\,
      I4 => isa_cs,
      O => \rom_addr[0]_i_6_n_0\
    );
\senddata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^wr_en_reg_0\,
      I1 => rd_down,
      I2 => \^wr_en_reg\,
      I3 => isa_cs,
      I4 => \^senddata_reg[0]_2\,
      I5 => \^senddata_reg[7]_1\,
      O => senddata0
    );
\senddata[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \senddata[7]_i_4__0_n_0\,
      I1 => rd_down,
      I2 => \^wr_en_reg_0\,
      I3 => addr(2),
      I4 => \^wr_en_reg_1\,
      I5 => \senddata[7]_i_3__6_n_0\,
      O => \^tx_len1\
    );
\senddata[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^senddata_reg[0]_1\,
      I1 => \^senddata_reg[0]_0\,
      I2 => \^wr_en_reg_0\,
      I3 => \senddata[7]_i_3_n_0\,
      I4 => \^wr_en_reg_1\,
      I5 => \senddata[7]_i_2__9_n_0\,
      O => \^tx_len1_2\
    );
\senddata[7]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^senddata_reg[0]_3\,
      I1 => addr(2),
      I2 => \^wr_en_reg_1\,
      I3 => \^senddata_reg[7]_0\,
      I4 => addr(5),
      O => \senddata_reg[7]_5\(0)
    );
\senddata[7]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^wr_en_reg\,
      I1 => rd_down,
      I2 => isa_cs,
      I3 => \^wr_en_reg_1\,
      I4 => addr(2),
      I5 => \senddata[7]_i_2_n_0\,
      O => \senddata_reg[7]_6\(0)
    );
\senddata[7]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \senddata[7]_i_2_n_0\,
      I1 => \^wr_en_reg\,
      I2 => rd_down,
      I3 => isa_cs,
      I4 => addr(2),
      I5 => \^wr_en_reg_1\,
      O => \senddata_reg[7]_7\(0)
    );
\senddata[7]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \senddata[7]_i_2__9_n_0\,
      I1 => \^senddata_reg[7]_1\,
      I2 => \^wr_en_reg_0\,
      I3 => \senddata[7]_i_4__2_n_0\,
      I4 => \^wr_en_reg_1\,
      I5 => addr(2),
      O => \senddata_reg[7]_8\(0)
    );
\senddata[7]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \senddata[7]_i_2__9_n_0\,
      I1 => \^wr_en_reg_1\,
      I2 => \senddata[7]_i_3__3_n_0\,
      I3 => \^wr_en_reg\,
      I4 => \^senddata_reg[0]_0\,
      I5 => \^senddata_reg[0]_1\,
      O => \^tx_len1_3\
    );
\senddata[7]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^senddata_reg[0]_6\,
      I1 => \^wr_en_reg\,
      I2 => rd_down,
      I3 => isa_cs,
      I4 => \^wr_en_reg_0\,
      O => \^tx_len1_4\
    );
\senddata[7]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => rd_down,
      I1 => \^wr_en_reg_0\,
      I2 => \^wr_en_reg\,
      I3 => isa_cs,
      I4 => \^senddata_reg[7]_1\,
      I5 => \^senddata_reg[0]_2\,
      O => E(0)
    );
\senddata[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \senddata[7]_i_3__1_n_0\,
      I1 => \^wr_en_reg_0\,
      I2 => \^wr_en_reg_1\,
      I3 => rd_down,
      I4 => addr(2),
      I5 => \senddata[7]_i_4__0_n_0\,
      O => \^tx_len1_0\
    );
\senddata[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => addr(2),
      I1 => \^wr_en_reg_1\,
      I2 => \^senddata_reg[7]_0\,
      I3 => addr(5),
      I4 => \^senddata_reg[7]_1\,
      I5 => \senddata[7]_i_4_n_0\,
      O => \^tx_len1_5\
    );
\senddata[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^senddata_reg[7]_1\,
      I1 => \senddata[7]_i_4_n_0\,
      I2 => addr(2),
      I3 => \^wr_en_reg_1\,
      I4 => \^senddata_reg[7]_0\,
      I5 => addr(5),
      O => \^tx_len1_6\
    );
\senddata[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^senddata_reg[0]_1\,
      I1 => \^senddata_reg[0]_0\,
      I2 => \senddata[7]_i_2__9_n_0\,
      I3 => \senddata[7]_i_4_n_0\,
      I4 => addr(2),
      I5 => \^wr_en_reg_1\,
      O => \senddata_reg[7]_2\(0)
    );
\senddata[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^wr_en_reg\,
      I1 => isa_cs,
      I2 => \^wr_en_reg_0\,
      I3 => rd_down,
      I4 => \^senddata_reg[0]_2\,
      I5 => \^senddata_reg[7]_1\,
      O => \senddata_reg[7]_3\(0)
    );
\senddata[7]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \senddata[7]_i_4__2_n_0\,
      I1 => \^wr_en_reg_0\,
      I2 => addr(2),
      I3 => \^wr_en_reg_1\,
      I4 => \senddata[7]_i_2__9_n_0\,
      I5 => \^senddata_reg[7]_1\,
      O => \senddata_reg[7]_4\(0)
    );
\senddata[7]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^senddata_reg[0]_4\,
      I1 => \^wr_en_reg_0\,
      I2 => \^senddata_reg[0]_0\,
      I3 => \^senddata_reg[0]_1\,
      I4 => \senddata[7]_i_4__2_n_0\,
      O => \^tx_len1_1\
    );
\senddata[7]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^senddata_reg[0]_3\,
      I1 => addr(2),
      I2 => \^wr_en_reg_1\,
      I3 => \^senddata_reg[7]_0\,
      I4 => addr(5),
      O => \^senddata_reg[0]_5\(0)
    );
\senddata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^senddata_reg[0]_1\,
      I1 => \^senddata_reg[0]_0\,
      I2 => \^senddata_reg[7]_0\,
      I3 => \^wr_en_reg_0\,
      I4 => addr(5),
      O => \senddata[7]_i_2_n_0\
    );
\senddata[7]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^senddata_reg[7]_0\,
      I1 => addr(5),
      O => \senddata[7]_i_2__9_n_0\
    );
\senddata[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => rd_down,
      I1 => addr(2),
      I2 => isa_cs,
      I3 => \^wr_en_reg\,
      O => \senddata[7]_i_3_n_0\
    );
\senddata[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => addr(5),
      I1 => \^senddata_reg[7]_0\,
      I2 => \^wr_en_reg_1\,
      I3 => addr(2),
      O => \^senddata_reg[0]_4\
    );
\senddata[7]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => addr(5),
      I1 => \^senddata_reg[7]_0\,
      I2 => \^senddata_reg[0]_0\,
      I3 => \^senddata_reg[0]_1\,
      O => \senddata[7]_i_3__1_n_0\
    );
\senddata[7]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^senddata_reg[0]_1\,
      I1 => \^senddata_reg[0]_0\,
      O => \^senddata_reg[7]_1\
    );
\senddata[7]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^wr_en_reg_0\,
      I1 => isa_cs,
      I2 => rd_down,
      I3 => addr(2),
      O => \senddata[7]_i_3__3_n_0\
    );
\senddata[7]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => addr(2),
      I1 => \^wr_en_reg_1\,
      I2 => \^senddata_reg[0]_1\,
      I3 => \^senddata_reg[0]_0\,
      I4 => \^senddata_reg[7]_0\,
      I5 => addr(5),
      O => \^senddata_reg[0]_6\
    );
\senddata[7]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => addr(5),
      I1 => \^senddata_reg[7]_0\,
      I2 => \^senddata_reg[0]_0\,
      I3 => \^senddata_reg[0]_1\,
      O => \senddata[7]_i_3__6_n_0\
    );
\senddata[7]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^senddata_reg[0]_0\,
      I1 => \^senddata_reg[0]_1\,
      I2 => isa_cs,
      I3 => \^wr_en_reg\,
      I4 => \^wr_en_reg_0\,
      I5 => rd_down,
      O => \^senddata_reg[0]_3\
    );
\senddata[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => rd_down,
      I1 => \^wr_en_reg_0\,
      I2 => isa_cs,
      I3 => \^wr_en_reg\,
      O => \senddata[7]_i_4_n_0\
    );
\senddata[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wr_en_reg\,
      I1 => isa_cs,
      O => \senddata[7]_i_4__0_n_0\
    );
\senddata[7]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^wr_en_reg\,
      I1 => rd_down,
      I2 => isa_cs,
      O => \senddata[7]_i_4__2_n_0\
    );
\senddata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => senddata0,
      CLR => reset,
      D => getdata_in(0),
      Q => \addr_reg[7]_0\(0)
    );
\senddata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => senddata0,
      CLR => reset,
      D => getdata_in(1),
      Q => \addr_reg[7]_0\(1)
    );
\senddata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => senddata0,
      CLR => reset,
      D => getdata_in(2),
      Q => \addr_reg[7]_0\(2)
    );
\senddata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => senddata0,
      CLR => reset,
      D => getdata_in(3),
      Q => \addr_reg[7]_0\(3)
    );
\senddata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => senddata0,
      CLR => reset,
      D => getdata_in(4),
      Q => \addr_reg[7]_0\(4)
    );
\senddata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => senddata0,
      CLR => reset,
      D => getdata_in(5),
      Q => \addr_reg[7]_0\(5)
    );
\senddata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => senddata0,
      CLR => reset,
      D => getdata_in(6),
      Q => \addr_reg[7]_0\(6)
    );
\senddata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => senddata0,
      CLR => reset,
      D => getdata_in(7),
      Q => \addr_reg[7]_0\(7)
    );
\sendreg[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000040004"
    )
        port map (
      I0 => \senddata[7]_i_3_n_0\,
      I1 => \^wr_en_reg_1\,
      I2 => \^wr_en_reg_0\,
      I3 => \senddata[7]_i_3__1_n_0\,
      I4 => \tx_len_reg[3]\,
      I5 => \tx_len_reg[5]_1\,
      O => \sendreg_reg[15]\
    );
\sendreg[31]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^senddata_reg[0]_2\,
      I1 => \^wr_en_reg\,
      I2 => isa_getdata(2),
      I3 => \addr_reg[1]_0\,
      I4 => \^sendreg_reg[0]_4\,
      O => \sendreg_reg[0]_3\(0)
    );
\sendreg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000400040"
    )
        port map (
      I0 => \senddata[7]_i_2__9_n_0\,
      I1 => \^wr_en_reg_1\,
      I2 => addr(2),
      I3 => \sendreg[31]_i_4_n_0\,
      I4 => \tx_len_reg[1]_2\,
      I5 => \tx_len_reg[5]_3\,
      O => \^sendreg_reg[0]_4\
    );
\sendreg[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => \^wr_en_reg\,
      I1 => isa_cs,
      I2 => \^wr_en_reg_0\,
      I3 => rd_down,
      I4 => \^senddata_reg[0]_0\,
      I5 => \^senddata_reg[0]_1\,
      O => \sendreg[31]_i_4_n_0\
    );
\sendreg[47]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => addr(5),
      I1 => \^senddata_reg[7]_0\,
      I2 => \^wr_en_reg_1\,
      I3 => addr(2),
      O => \^senddata_reg[0]_2\
    );
\sendreg[63]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sendreg[63]_i_4__1_n_0\,
      I1 => \^sendreg_reg[0]_0\,
      O => \sendreg_reg[0]\(0)
    );
\sendreg[63]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \^wr_en_reg\,
      I1 => isa_getdata(2),
      I2 => \^senddata_reg[0]_2\,
      I3 => \addr_reg[1]_0\,
      I4 => \^sendreg_reg[0]_2\,
      O => \sendreg_reg[0]_1\(0)
    );
\sendreg[63]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^senddata_reg[0]_0\,
      I1 => \^senddata_reg[0]_1\,
      I2 => \^senddata_reg[0]_2\,
      I3 => \sendaddr_reg[7]\,
      I4 => isa_cs_reg,
      I5 => \addr_reg[1]_1\,
      O => \sendreg[63]_i_4__1_n_0\
    );
\sendreg[63]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000040004"
    )
        port map (
      I0 => \senddata[7]_i_2__9_n_0\,
      I1 => \^senddata_reg[0]_0\,
      I2 => \^senddata_reg[0]_1\,
      I3 => is_rd_i_2_n_0,
      I4 => \tx_len_reg[1]\,
      I5 => \tx_len_reg[5]\,
      O => \sendreg_reg[63]\
    );
\sendreg[63]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000010001"
    )
        port map (
      I0 => \senddata[7]_i_2__9_n_0\,
      I1 => \^wr_en_reg_1\,
      I2 => \senddata[7]_i_3_n_0\,
      I3 => \sendreg[63]_i_8__0_n_0\,
      I4 => \tx_len_reg[1]_0\,
      I5 => \tx_len_reg[5]_0\,
      O => \^sendreg_reg[0]_0\
    );
\sendreg[63]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000010001"
    )
        port map (
      I0 => \senddata[7]_i_4_n_0\,
      I1 => \^senddata_reg[0]_0\,
      I2 => \^senddata_reg[0]_1\,
      I3 => \^senddata_reg[0]_4\,
      I4 => \tx_len_reg[1]_1\,
      I5 => \tx_len_reg[5]_2\,
      O => \^sendreg_reg[0]_2\
    );
\sendreg[63]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^wr_en_reg_0\,
      I1 => isa_getdata(5),
      I2 => \^senddata_reg[0]_0\,
      I3 => \^senddata_reg[0]_1\,
      O => \tx_len_reg[0]_5\
    );
\sendreg[63]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => isa_cs,
      I1 => rd_down,
      I2 => \^wr_en_reg\,
      I3 => \^senddata_reg[0]_1\,
      I4 => \^senddata_reg[0]_0\,
      I5 => \^wr_en_reg_0\,
      O => \sendreg_reg[63]_0\
    );
\sendreg[63]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^wr_en_reg_0\,
      I1 => \^senddata_reg[0]_0\,
      I2 => \^senddata_reg[0]_1\,
      O => \sendreg[63]_i_8__0_n_0\
    );
\sendreg[63]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^wr_en_reg_0\,
      I1 => isa_cs,
      I2 => rd_down,
      I3 => \^wr_en_reg\,
      O => \sendreg_reg[63]_1\
    );
\sendreg[79]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
        port map (
      I0 => \sendreg[79]_i_6_n_0\,
      I1 => \^wr_en_reg\,
      I2 => \senddata[7]_i_3__3_n_0\,
      I3 => \sendreg[79]_i_7_n_0\,
      I4 => \tx_len_reg[1]_3\,
      I5 => \tx_len_reg[5]_4\,
      O => \sendreg_reg[79]\
    );
\sendreg[79]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^senddata_reg[0]_1\,
      I1 => \^senddata_reg[0]_0\,
      O => \sendreg[79]_i_6_n_0\
    );
\sendreg[79]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^wr_en_reg_1\,
      I1 => addr(5),
      I2 => \^senddata_reg[7]_0\,
      O => \sendreg[79]_i_7_n_0\
    );
\tx_len[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_len1\,
      I1 => Q(0),
      O => D(0)
    );
\tx_len[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_len1_2\,
      I1 => \tx_len_reg[0]_8\(0),
      O => \tx_len_reg[0]\(0)
    );
\tx_len[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_len1_0\,
      I1 => \tx_len_reg[0]_9\(0),
      O => \tx_len_reg[0]_0\(0)
    );
\tx_len[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_len1_5\,
      I1 => \tx_len_reg[0]_10\(0),
      O => \tx_len_reg[0]_1\(0)
    );
\tx_len[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_len1_6\,
      I1 => \tx_len_reg[0]_11\(0),
      O => \tx_len_reg[0]_2\(0)
    );
\tx_len[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_len1_1\,
      I1 => \tx_len_reg[0]_12\(0),
      O => \tx_len_reg[0]_3\(0)
    );
\tx_len[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^senddata_reg[0]_5\(0),
      I1 => \tx_len_reg[0]_13\(0),
      O => \tx_len_reg[0]_4\(0)
    );
\tx_len[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_len1_3\,
      I1 => \tx_len_reg[0]_14\(0),
      O => \tx_len_reg[0]_6\(0)
    );
\tx_len[0]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_len1_4\,
      I1 => \tx_len_reg[0]_15\(0),
      O => \tx_len_reg[0]_7\(0)
    );
\tx_len[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^tx_len1_2\,
      I1 => \sendreg[63]_i_4__1_n_0\,
      O => \tx_len_reg[7]\(0)
    );
\tx_len[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \^wr_en_reg\,
      I1 => isa_getdata(2),
      I2 => \^senddata_reg[0]_2\,
      I3 => \addr_reg[1]_0\,
      I4 => \^tx_len1_5\,
      O => \tx_len_reg[7]_0\(0)
    );
\tx_len[7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^senddata_reg[0]_2\,
      I1 => \^wr_en_reg\,
      I2 => isa_getdata(2),
      I3 => \addr_reg[1]_0\,
      I4 => \^tx_len1_6\,
      O => \tx_len_reg[7]_1\(0)
    );
wr_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^senddata_reg[7]_0\,
      I1 => addr(5),
      I2 => \^wr_en_reg_1\,
      I3 => addr(2),
      I4 => \^wr_en_reg_2\,
      O => wr_en0
    );
\wr_en_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^wr_en_reg_1\,
      I1 => \^senddata_reg[7]_0\,
      I2 => \^wr_en_reg\,
      I3 => \^wr_en_reg_0\,
      I4 => \^wr_en_reg_3\,
      O => wr_en0_5
    );
\wr_en_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \wr_en_i_2__1_n_0\,
      I1 => \^wr_en_reg_1\,
      I2 => addr(2),
      I3 => \^wr_en_reg\,
      I4 => \^wr_en_reg_0\,
      O => wr_en0_6
    );
wr_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => isa_cs,
      I1 => wr_up,
      I2 => \^senddata_reg[0]_0\,
      I3 => \^senddata_reg[0]_1\,
      I4 => \^wr_en_reg_0\,
      I5 => \^wr_en_reg\,
      O => \^wr_en_reg_2\
    );
\wr_en_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => isa_cs,
      I1 => wr_up,
      I2 => \^senddata_reg[0]_0\,
      I3 => \^senddata_reg[0]_1\,
      I4 => addr(5),
      I5 => addr(2),
      O => \^wr_en_reg_3\
    );
\wr_en_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^senddata_reg[7]_0\,
      I1 => addr(5),
      I2 => \^senddata_reg[0]_0\,
      I3 => \^senddata_reg[0]_1\,
      I4 => isa_cs,
      I5 => wr_up,
      O => \wr_en_i_2__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_debug2_valid : in STD_LOGIC;
    rreg_system_debug2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized0\ : entity is "isa_send_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized0\ is
  signal \getdata_in_reg_n_0_[0]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[1]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[2]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[3]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[4]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[5]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[6]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[7]\ : STD_LOGIC;
begin
\getdata_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug2_valid,
      D => rreg_system_debug2(0),
      Q => \getdata_in_reg_n_0_[0]\,
      R => '0'
    );
\getdata_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug2_valid,
      D => rreg_system_debug2(1),
      Q => \getdata_in_reg_n_0_[1]\,
      R => '0'
    );
\getdata_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug2_valid,
      D => rreg_system_debug2(2),
      Q => \getdata_in_reg_n_0_[2]\,
      R => '0'
    );
\getdata_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug2_valid,
      D => rreg_system_debug2(3),
      Q => \getdata_in_reg_n_0_[3]\,
      R => '0'
    );
\getdata_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug2_valid,
      D => rreg_system_debug2(4),
      Q => \getdata_in_reg_n_0_[4]\,
      R => '0'
    );
\getdata_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug2_valid,
      D => rreg_system_debug2(5),
      Q => \getdata_in_reg_n_0_[5]\,
      R => '0'
    );
\getdata_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug2_valid,
      D => rreg_system_debug2(6),
      Q => \getdata_in_reg_n_0_[6]\,
      R => '0'
    );
\getdata_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug2_valid,
      D => rreg_system_debug2(7),
      Q => \getdata_in_reg_n_0_[7]\,
      R => '0'
    );
\senddata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[0]\,
      Q => Q(0)
    );
\senddata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[1]\,
      Q => Q(1)
    );
\senddata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[2]\,
      Q => Q(2)
    );
\senddata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[3]\,
      Q => Q(3)
    );
\senddata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[4]\,
      Q => Q(4)
    );
\senddata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[5]\,
      Q => Q(5)
    );
\senddata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[6]\,
      Q => Q(6)
    );
\senddata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[7]\,
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_debug3_valid : in STD_LOGIC;
    rreg_system_debug3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized1\ : entity is "isa_send_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized1\ is
  signal \getdata_in_reg_n_0_[0]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[1]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[2]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[3]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[4]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[5]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[6]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[7]\ : STD_LOGIC;
begin
\getdata_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug3_valid,
      D => rreg_system_debug3(0),
      Q => \getdata_in_reg_n_0_[0]\,
      R => '0'
    );
\getdata_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug3_valid,
      D => rreg_system_debug3(1),
      Q => \getdata_in_reg_n_0_[1]\,
      R => '0'
    );
\getdata_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug3_valid,
      D => rreg_system_debug3(2),
      Q => \getdata_in_reg_n_0_[2]\,
      R => '0'
    );
\getdata_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug3_valid,
      D => rreg_system_debug3(3),
      Q => \getdata_in_reg_n_0_[3]\,
      R => '0'
    );
\getdata_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug3_valid,
      D => rreg_system_debug3(4),
      Q => \getdata_in_reg_n_0_[4]\,
      R => '0'
    );
\getdata_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug3_valid,
      D => rreg_system_debug3(5),
      Q => \getdata_in_reg_n_0_[5]\,
      R => '0'
    );
\getdata_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug3_valid,
      D => rreg_system_debug3(6),
      Q => \getdata_in_reg_n_0_[6]\,
      R => '0'
    );
\getdata_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug3_valid,
      D => rreg_system_debug3(7),
      Q => \getdata_in_reg_n_0_[7]\,
      R => '0'
    );
\senddata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[0]\,
      Q => Q(0)
    );
\senddata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[1]\,
      Q => Q(1)
    );
\senddata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[2]\,
      Q => Q(2)
    );
\senddata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[3]\,
      Q => Q(3)
    );
\senddata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[4]\,
      Q => Q(4)
    );
\senddata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[5]\,
      Q => Q(5)
    );
\senddata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[6]\,
      Q => Q(6)
    );
\senddata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[7]\,
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized10\ is
  port (
    senddata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_ddr_status_valid : in STD_LOGIC;
    rreg_ddr_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized10\ : entity is "isa_send_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized10\ is
  signal getdata_in : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\getdata_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_ddr_status_valid,
      D => rreg_ddr_status(0),
      Q => getdata_in(0),
      R => '0'
    );
\getdata_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_ddr_status_valid,
      D => rreg_ddr_status(1),
      Q => getdata_in(1),
      R => '0'
    );
\getdata_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_ddr_status_valid,
      D => rreg_ddr_status(2),
      Q => getdata_in(2),
      R => '0'
    );
\getdata_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_ddr_status_valid,
      D => rreg_ddr_status(3),
      Q => getdata_in(3),
      R => '0'
    );
\getdata_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_ddr_status_valid,
      D => rreg_ddr_status(4),
      Q => getdata_in(4),
      R => '0'
    );
\getdata_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_ddr_status_valid,
      D => rreg_ddr_status(5),
      Q => getdata_in(5),
      R => '0'
    );
\getdata_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_ddr_status_valid,
      D => rreg_ddr_status(6),
      Q => getdata_in(6),
      R => '0'
    );
\getdata_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_ddr_status_valid,
      D => rreg_ddr_status(7),
      Q => getdata_in(7),
      R => '0'
    );
\senddata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => getdata_in(0),
      Q => senddata(0)
    );
\senddata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => getdata_in(1),
      Q => senddata(1)
    );
\senddata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => getdata_in(2),
      Q => senddata(2)
    );
\senddata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => getdata_in(3),
      Q => senddata(3)
    );
\senddata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => getdata_in(4),
      Q => senddata(4)
    );
\senddata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => getdata_in(5),
      Q => senddata(5)
    );
\senddata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => getdata_in(6),
      Q => senddata(6)
    );
\senddata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => getdata_in(7),
      Q => senddata(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized11\ is
  port (
    senddata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_series_status_valid : in STD_LOGIC;
    rreg_series_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized11\ : entity is "isa_send_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized11\ is
  signal getdata_in : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\getdata_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_status_valid,
      D => rreg_series_status(0),
      Q => getdata_in(0),
      R => '0'
    );
\getdata_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_status_valid,
      D => rreg_series_status(1),
      Q => getdata_in(1),
      R => '0'
    );
\getdata_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_status_valid,
      D => rreg_series_status(2),
      Q => getdata_in(2),
      R => '0'
    );
\getdata_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_status_valid,
      D => rreg_series_status(3),
      Q => getdata_in(3),
      R => '0'
    );
\getdata_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_status_valid,
      D => rreg_series_status(4),
      Q => getdata_in(4),
      R => '0'
    );
\getdata_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_status_valid,
      D => rreg_series_status(5),
      Q => getdata_in(5),
      R => '0'
    );
\getdata_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_status_valid,
      D => rreg_series_status(6),
      Q => getdata_in(6),
      R => '0'
    );
\getdata_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_status_valid,
      D => rreg_series_status(7),
      Q => getdata_in(7),
      R => '0'
    );
\senddata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => getdata_in(0),
      Q => senddata(0)
    );
\senddata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => getdata_in(1),
      Q => senddata(1)
    );
\senddata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => getdata_in(2),
      Q => senddata(2)
    );
\senddata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => getdata_in(3),
      Q => senddata(3)
    );
\senddata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => getdata_in(4),
      Q => senddata(4)
    );
\senddata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => getdata_in(5),
      Q => senddata(5)
    );
\senddata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => getdata_in(6),
      Q => senddata(6)
    );
\senddata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => getdata_in(7),
      Q => senddata(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized12\ is
  port (
    \sendreg_reg[63]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC;
    \addr_reg[2]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    rreg_series_starttime_valid : in STD_LOGIC;
    rreg_series_starttime : in STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    \tx_len_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_0 : in STD_LOGIC;
    \addr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized12\ : entity is "isa_send_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \check[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \check[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \check[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \check[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \check[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \check[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \check[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[3]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal getdata_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \senddata[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \senddata[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \senddata[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \senddata[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \senddata[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \senddata[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \senddata[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_2__4_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_4__3_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \sendreg[63]_i_10_n_0\ : STD_LOGIC;
  signal \sendreg[63]_i_11_n_0\ : STD_LOGIC;
  signal \sendreg[63]_i_3_n_0\ : STD_LOGIC;
  signal \^sendreg_reg[63]_0\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[7]\ : STD_LOGIC;
  signal \tx_len[5]_i_2__3_n_0\ : STD_LOGIC;
  signal \tx_len[7]_i_3__3_n_0\ : STD_LOGIC;
  signal tx_len_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__7\ : label is "soft_lutpair1290";
  attribute SOFT_HLUTNM of \check[1]_i_1__7\ : label is "soft_lutpair1291";
  attribute SOFT_HLUTNM of \check[2]_i_1__7\ : label is "soft_lutpair1292";
  attribute SOFT_HLUTNM of \check[3]_i_1__7\ : label is "soft_lutpair1293";
  attribute SOFT_HLUTNM of \check[4]_i_1__7\ : label is "soft_lutpair1294";
  attribute SOFT_HLUTNM of \check[5]_i_1__7\ : label is "soft_lutpair1295";
  attribute SOFT_HLUTNM of \check[6]_i_1__7\ : label is "soft_lutpair1296";
  attribute SOFT_HLUTNM of \check[7]_i_1__7\ : label is "soft_lutpair1297";
  attribute SOFT_HLUTNM of \senddata[0]_i_1__3\ : label is "soft_lutpair1322";
  attribute SOFT_HLUTNM of \senddata[1]_i_1__3\ : label is "soft_lutpair1323";
  attribute SOFT_HLUTNM of \senddata[2]_i_1__3\ : label is "soft_lutpair1324";
  attribute SOFT_HLUTNM of \senddata[3]_i_1__3\ : label is "soft_lutpair1324";
  attribute SOFT_HLUTNM of \senddata[4]_i_1__3\ : label is "soft_lutpair1322";
  attribute SOFT_HLUTNM of \senddata[5]_i_1__3\ : label is "soft_lutpair1323";
  attribute SOFT_HLUTNM of \senddata[6]_i_1__3\ : label is "soft_lutpair1325";
  attribute SOFT_HLUTNM of \senddata[7]_i_2__4\ : label is "soft_lutpair1325";
  attribute SOFT_HLUTNM of \senddata[7]_i_4__3\ : label is "soft_lutpair1286";
  attribute SOFT_HLUTNM of \senddata[7]_i_5__1\ : label is "soft_lutpair1289";
  attribute SOFT_HLUTNM of \sendreg[0]_i_1__7\ : label is "soft_lutpair1298";
  attribute SOFT_HLUTNM of \sendreg[10]_i_1__7\ : label is "soft_lutpair1299";
  attribute SOFT_HLUTNM of \sendreg[11]_i_1__7\ : label is "soft_lutpair1299";
  attribute SOFT_HLUTNM of \sendreg[12]_i_1__7\ : label is "soft_lutpair1300";
  attribute SOFT_HLUTNM of \sendreg[13]_i_1__7\ : label is "soft_lutpair1300";
  attribute SOFT_HLUTNM of \sendreg[14]_i_1__7\ : label is "soft_lutpair1301";
  attribute SOFT_HLUTNM of \sendreg[15]_i_1__7\ : label is "soft_lutpair1301";
  attribute SOFT_HLUTNM of \sendreg[16]_i_1__6\ : label is "soft_lutpair1302";
  attribute SOFT_HLUTNM of \sendreg[17]_i_1__6\ : label is "soft_lutpair1302";
  attribute SOFT_HLUTNM of \sendreg[18]_i_1__6\ : label is "soft_lutpair1303";
  attribute SOFT_HLUTNM of \sendreg[19]_i_1__6\ : label is "soft_lutpair1303";
  attribute SOFT_HLUTNM of \sendreg[1]_i_1__7\ : label is "soft_lutpair1290";
  attribute SOFT_HLUTNM of \sendreg[20]_i_1__6\ : label is "soft_lutpair1304";
  attribute SOFT_HLUTNM of \sendreg[21]_i_1__6\ : label is "soft_lutpair1304";
  attribute SOFT_HLUTNM of \sendreg[22]_i_1__6\ : label is "soft_lutpair1305";
  attribute SOFT_HLUTNM of \sendreg[23]_i_1__6\ : label is "soft_lutpair1305";
  attribute SOFT_HLUTNM of \sendreg[24]_i_1__6\ : label is "soft_lutpair1306";
  attribute SOFT_HLUTNM of \sendreg[25]_i_1__6\ : label is "soft_lutpair1306";
  attribute SOFT_HLUTNM of \sendreg[26]_i_1__6\ : label is "soft_lutpair1307";
  attribute SOFT_HLUTNM of \sendreg[27]_i_1__6\ : label is "soft_lutpair1307";
  attribute SOFT_HLUTNM of \sendreg[28]_i_1__6\ : label is "soft_lutpair1308";
  attribute SOFT_HLUTNM of \sendreg[29]_i_1__6\ : label is "soft_lutpair1309";
  attribute SOFT_HLUTNM of \sendreg[2]_i_1__7\ : label is "soft_lutpair1291";
  attribute SOFT_HLUTNM of \sendreg[30]_i_1__6\ : label is "soft_lutpair1308";
  attribute SOFT_HLUTNM of \sendreg[31]_i_1__6\ : label is "soft_lutpair1309";
  attribute SOFT_HLUTNM of \sendreg[32]_i_1__5\ : label is "soft_lutpair1310";
  attribute SOFT_HLUTNM of \sendreg[33]_i_1__5\ : label is "soft_lutpair1310";
  attribute SOFT_HLUTNM of \sendreg[34]_i_1__5\ : label is "soft_lutpair1311";
  attribute SOFT_HLUTNM of \sendreg[35]_i_1__5\ : label is "soft_lutpair1311";
  attribute SOFT_HLUTNM of \sendreg[36]_i_1__5\ : label is "soft_lutpair1312";
  attribute SOFT_HLUTNM of \sendreg[37]_i_1__5\ : label is "soft_lutpair1312";
  attribute SOFT_HLUTNM of \sendreg[38]_i_1__5\ : label is "soft_lutpair1313";
  attribute SOFT_HLUTNM of \sendreg[39]_i_1__5\ : label is "soft_lutpair1313";
  attribute SOFT_HLUTNM of \sendreg[3]_i_1__7\ : label is "soft_lutpair1292";
  attribute SOFT_HLUTNM of \sendreg[40]_i_1__5\ : label is "soft_lutpair1314";
  attribute SOFT_HLUTNM of \sendreg[41]_i_1__5\ : label is "soft_lutpair1314";
  attribute SOFT_HLUTNM of \sendreg[42]_i_1__5\ : label is "soft_lutpair1315";
  attribute SOFT_HLUTNM of \sendreg[43]_i_1__5\ : label is "soft_lutpair1315";
  attribute SOFT_HLUTNM of \sendreg[44]_i_1__5\ : label is "soft_lutpair1316";
  attribute SOFT_HLUTNM of \sendreg[45]_i_1__5\ : label is "soft_lutpair1316";
  attribute SOFT_HLUTNM of \sendreg[46]_i_1__5\ : label is "soft_lutpair1317";
  attribute SOFT_HLUTNM of \sendreg[47]_i_1__4\ : label is "soft_lutpair1317";
  attribute SOFT_HLUTNM of \sendreg[48]_i_1__4\ : label is "soft_lutpair1318";
  attribute SOFT_HLUTNM of \sendreg[49]_i_1__4\ : label is "soft_lutpair1318";
  attribute SOFT_HLUTNM of \sendreg[4]_i_1__7\ : label is "soft_lutpair1293";
  attribute SOFT_HLUTNM of \sendreg[50]_i_1__4\ : label is "soft_lutpair1319";
  attribute SOFT_HLUTNM of \sendreg[51]_i_1__4\ : label is "soft_lutpair1319";
  attribute SOFT_HLUTNM of \sendreg[52]_i_1__4\ : label is "soft_lutpair1320";
  attribute SOFT_HLUTNM of \sendreg[53]_i_1__4\ : label is "soft_lutpair1320";
  attribute SOFT_HLUTNM of \sendreg[54]_i_1__4\ : label is "soft_lutpair1321";
  attribute SOFT_HLUTNM of \sendreg[55]_i_1__4\ : label is "soft_lutpair1321";
  attribute SOFT_HLUTNM of \sendreg[56]_i_1__4\ : label is "soft_lutpair1326";
  attribute SOFT_HLUTNM of \sendreg[57]_i_1__4\ : label is "soft_lutpair1327";
  attribute SOFT_HLUTNM of \sendreg[58]_i_1__4\ : label is "soft_lutpair1328";
  attribute SOFT_HLUTNM of \sendreg[59]_i_1__4\ : label is "soft_lutpair1329";
  attribute SOFT_HLUTNM of \sendreg[5]_i_1__7\ : label is "soft_lutpair1294";
  attribute SOFT_HLUTNM of \sendreg[60]_i_1__4\ : label is "soft_lutpair1329";
  attribute SOFT_HLUTNM of \sendreg[61]_i_1__4\ : label is "soft_lutpair1327";
  attribute SOFT_HLUTNM of \sendreg[62]_i_1__4\ : label is "soft_lutpair1328";
  attribute SOFT_HLUTNM of \sendreg[63]_i_10\ : label is "soft_lutpair1287";
  attribute SOFT_HLUTNM of \sendreg[63]_i_11\ : label is "soft_lutpair1286";
  attribute SOFT_HLUTNM of \sendreg[63]_i_2__3\ : label is "soft_lutpair1326";
  attribute SOFT_HLUTNM of \sendreg[6]_i_1__7\ : label is "soft_lutpair1295";
  attribute SOFT_HLUTNM of \sendreg[7]_i_1__7\ : label is "soft_lutpair1296";
  attribute SOFT_HLUTNM of \sendreg[8]_i_1__7\ : label is "soft_lutpair1297";
  attribute SOFT_HLUTNM of \sendreg[9]_i_1__7\ : label is "soft_lutpair1298";
  attribute SOFT_HLUTNM of \tx_len[1]_i_1__7\ : label is "soft_lutpair1289";
  attribute SOFT_HLUTNM of \tx_len[2]_i_1__7\ : label is "soft_lutpair1285";
  attribute SOFT_HLUTNM of \tx_len[3]_i_1__7\ : label is "soft_lutpair1285";
  attribute SOFT_HLUTNM of \tx_len[5]_i_2__3\ : label is "soft_lutpair1287";
  attribute SOFT_HLUTNM of \tx_len[6]_i_1__7\ : label is "soft_lutpair1288";
  attribute SOFT_HLUTNM of \tx_len[7]_i_2__7\ : label is "soft_lutpair1288";
begin
  Q(0) <= \^q\(0);
  \sendreg_reg[63]_0\ <= \^sendreg_reg[63]_0\;
\check[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[63]_0\,
      I1 => \check_reg_n_0_[0]\,
      I2 => \sendreg_reg_n_0_[0]\,
      O => \check[0]_i_1__7_n_0\
    );
\check[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[63]_0\,
      I1 => \check_reg_n_0_[1]\,
      I2 => \sendreg_reg_n_0_[1]\,
      O => \check[1]_i_1__7_n_0\
    );
\check[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[63]_0\,
      I1 => \check_reg_n_0_[2]\,
      I2 => \sendreg_reg_n_0_[2]\,
      O => \check[2]_i_1__7_n_0\
    );
\check[3]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[63]_0\,
      I1 => \check_reg_n_0_[3]\,
      I2 => \sendreg_reg_n_0_[3]\,
      O => \check[3]_i_1__7_n_0\
    );
\check[4]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[63]_0\,
      I1 => \check_reg_n_0_[4]\,
      I2 => \sendreg_reg_n_0_[4]\,
      O => \check[4]_i_1__7_n_0\
    );
\check[5]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[63]_0\,
      I1 => \check_reg_n_0_[5]\,
      I2 => \sendreg_reg_n_0_[5]\,
      O => \check[5]_i_1__7_n_0\
    );
\check[6]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[63]_0\,
      I1 => \check_reg_n_0_[6]\,
      I2 => \sendreg_reg_n_0_[6]\,
      O => \check[6]_i_1__7_n_0\
    );
\check[7]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[63]_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \sendreg_reg_n_0_[7]\,
      O => \check[7]_i_1__7_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => \check[0]_i_1__7_n_0\,
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => \check[1]_i_1__7_n_0\,
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => \check[2]_i_1__7_n_0\,
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => \check[3]_i_1__7_n_0\,
      Q => \check_reg_n_0_[3]\
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => \check[4]_i_1__7_n_0\,
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => \check[5]_i_1__7_n_0\,
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => \check[6]_i_1__7_n_0\,
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => \check[7]_i_1__7_n_0\,
      Q => \check_reg_n_0_[7]\
    );
\getdata_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(0),
      Q => getdata_in(0),
      R => '0'
    );
\getdata_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(10),
      Q => getdata_in(10),
      R => '0'
    );
\getdata_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(11),
      Q => getdata_in(11),
      R => '0'
    );
\getdata_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(12),
      Q => getdata_in(12),
      R => '0'
    );
\getdata_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(13),
      Q => getdata_in(13),
      R => '0'
    );
\getdata_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(14),
      Q => getdata_in(14),
      R => '0'
    );
\getdata_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(15),
      Q => getdata_in(15),
      R => '0'
    );
\getdata_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(16),
      Q => getdata_in(16),
      R => '0'
    );
\getdata_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(17),
      Q => getdata_in(17),
      R => '0'
    );
\getdata_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(18),
      Q => getdata_in(18),
      R => '0'
    );
\getdata_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(19),
      Q => getdata_in(19),
      R => '0'
    );
\getdata_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(1),
      Q => getdata_in(1),
      R => '0'
    );
\getdata_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(20),
      Q => getdata_in(20),
      R => '0'
    );
\getdata_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(21),
      Q => getdata_in(21),
      R => '0'
    );
\getdata_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(22),
      Q => getdata_in(22),
      R => '0'
    );
\getdata_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(23),
      Q => getdata_in(23),
      R => '0'
    );
\getdata_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(24),
      Q => getdata_in(24),
      R => '0'
    );
\getdata_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(25),
      Q => getdata_in(25),
      R => '0'
    );
\getdata_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(26),
      Q => getdata_in(26),
      R => '0'
    );
\getdata_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(27),
      Q => getdata_in(27),
      R => '0'
    );
\getdata_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(28),
      Q => getdata_in(28),
      R => '0'
    );
\getdata_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(29),
      Q => getdata_in(29),
      R => '0'
    );
\getdata_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(2),
      Q => getdata_in(2),
      R => '0'
    );
\getdata_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(30),
      Q => getdata_in(30),
      R => '0'
    );
\getdata_in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(31),
      Q => getdata_in(31),
      R => '0'
    );
\getdata_in_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(32),
      Q => getdata_in(32),
      R => '0'
    );
\getdata_in_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(33),
      Q => getdata_in(33),
      R => '0'
    );
\getdata_in_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(34),
      Q => getdata_in(34),
      R => '0'
    );
\getdata_in_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(35),
      Q => getdata_in(35),
      R => '0'
    );
\getdata_in_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(36),
      Q => getdata_in(36),
      R => '0'
    );
\getdata_in_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(37),
      Q => getdata_in(37),
      R => '0'
    );
\getdata_in_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(38),
      Q => getdata_in(38),
      R => '0'
    );
\getdata_in_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(39),
      Q => getdata_in(39),
      R => '0'
    );
\getdata_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(3),
      Q => getdata_in(3),
      R => '0'
    );
\getdata_in_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(40),
      Q => getdata_in(40),
      R => '0'
    );
\getdata_in_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(41),
      Q => getdata_in(41),
      R => '0'
    );
\getdata_in_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(42),
      Q => getdata_in(42),
      R => '0'
    );
\getdata_in_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(43),
      Q => getdata_in(43),
      R => '0'
    );
\getdata_in_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(44),
      Q => getdata_in(44),
      R => '0'
    );
\getdata_in_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(45),
      Q => getdata_in(45),
      R => '0'
    );
\getdata_in_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(46),
      Q => getdata_in(46),
      R => '0'
    );
\getdata_in_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(47),
      Q => getdata_in(47),
      R => '0'
    );
\getdata_in_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(48),
      Q => getdata_in(48),
      R => '0'
    );
\getdata_in_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(49),
      Q => getdata_in(49),
      R => '0'
    );
\getdata_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(4),
      Q => getdata_in(4),
      R => '0'
    );
\getdata_in_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(50),
      Q => getdata_in(50),
      R => '0'
    );
\getdata_in_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(51),
      Q => getdata_in(51),
      R => '0'
    );
\getdata_in_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(52),
      Q => getdata_in(52),
      R => '0'
    );
\getdata_in_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(53),
      Q => getdata_in(53),
      R => '0'
    );
\getdata_in_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(54),
      Q => getdata_in(54),
      R => '0'
    );
\getdata_in_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(55),
      Q => getdata_in(55),
      R => '0'
    );
\getdata_in_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(56),
      Q => getdata_in(56),
      R => '0'
    );
\getdata_in_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(57),
      Q => getdata_in(57),
      R => '0'
    );
\getdata_in_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(58),
      Q => getdata_in(58),
      R => '0'
    );
\getdata_in_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(59),
      Q => getdata_in(59),
      R => '0'
    );
\getdata_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(5),
      Q => getdata_in(5),
      R => '0'
    );
\getdata_in_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(60),
      Q => getdata_in(60),
      R => '0'
    );
\getdata_in_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(61),
      Q => getdata_in(61),
      R => '0'
    );
\getdata_in_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(62),
      Q => getdata_in(62),
      R => '0'
    );
\getdata_in_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(63),
      Q => getdata_in(63),
      R => '0'
    );
\getdata_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(6),
      Q => getdata_in(6),
      R => '0'
    );
\getdata_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(7),
      Q => getdata_in(7),
      R => '0'
    );
\getdata_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(8),
      Q => getdata_in(8),
      R => '0'
    );
\getdata_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_starttime_valid,
      D => rreg_series_starttime(9),
      Q => getdata_in(9),
      R => '0'
    );
\senddata[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => \senddata[7]_i_4__3_n_0\,
      I2 => \sendreg_reg_n_0_[0]\,
      O => \senddata[0]_i_1__3_n_0\
    );
\senddata[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[1]\,
      I1 => \senddata[7]_i_4__3_n_0\,
      I2 => \sendreg_reg_n_0_[1]\,
      O => \senddata[1]_i_1__3_n_0\
    );
\senddata[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => \senddata[7]_i_4__3_n_0\,
      I2 => \sendreg_reg_n_0_[2]\,
      O => \senddata[2]_i_1__3_n_0\
    );
\senddata[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[3]\,
      I1 => \senddata[7]_i_4__3_n_0\,
      I2 => \sendreg_reg_n_0_[3]\,
      O => \senddata[3]_i_1__3_n_0\
    );
\senddata[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[4]\,
      I1 => \senddata[7]_i_4__3_n_0\,
      I2 => \sendreg_reg_n_0_[4]\,
      O => \senddata[4]_i_1__3_n_0\
    );
\senddata[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \senddata[7]_i_4__3_n_0\,
      I2 => \sendreg_reg_n_0_[5]\,
      O => \senddata[5]_i_1__3_n_0\
    );
\senddata[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[6]\,
      I1 => \senddata[7]_i_4__3_n_0\,
      I2 => \sendreg_reg_n_0_[6]\,
      O => \senddata[6]_i_1__3_n_0\
    );
\senddata[7]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[7]\,
      I1 => \senddata[7]_i_4__3_n_0\,
      I2 => \sendreg_reg_n_0_[7]\,
      O => \senddata[7]_i_2__4_n_0\
    );
\senddata[7]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => tx_len_reg(2),
      I1 => tx_len_reg(4),
      I2 => tx_len_reg(3),
      I3 => tx_len_reg(5),
      I4 => \senddata[7]_i_5__1_n_0\,
      O => \senddata[7]_i_4__3_n_0\
    );
\senddata[7]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tx_len_reg(1),
      I1 => \^q\(0),
      I2 => tx_len_reg(7),
      I3 => tx_len_reg(6),
      O => \senddata[7]_i_5__1_n_0\
    );
\senddata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[0]_i_1__3_n_0\,
      Q => \addr_reg[7]\(0)
    );
\senddata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[1]_i_1__3_n_0\,
      Q => \addr_reg[7]\(1)
    );
\senddata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[2]_i_1__3_n_0\,
      Q => \addr_reg[7]\(2)
    );
\senddata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[3]_i_1__3_n_0\,
      Q => \addr_reg[7]\(3)
    );
\senddata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[4]_i_1__3_n_0\,
      Q => \addr_reg[7]\(4)
    );
\senddata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[5]_i_1__3_n_0\,
      Q => \addr_reg[7]\(5)
    );
\senddata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[6]_i_1__3_n_0\,
      Q => \addr_reg[7]\(6)
    );
\senddata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[7]_i_2__4_n_0\,
      Q => \addr_reg[7]\(7)
    );
\sendreg[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(0),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(0),
      O => p_0_in(0)
    );
\sendreg[10]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(10),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(10),
      O => p_0_in(10)
    );
\sendreg[11]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(11),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(11),
      O => p_0_in(11)
    );
\sendreg[12]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(12),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(12),
      O => p_0_in(12)
    );
\sendreg[13]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(13),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(13),
      O => p_0_in(13)
    );
\sendreg[14]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(14),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(14),
      O => p_0_in(14)
    );
\sendreg[15]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(15),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(15),
      O => p_0_in(15)
    );
\sendreg[16]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(16),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(16),
      O => p_0_in(16)
    );
\sendreg[17]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(17),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(17),
      O => p_0_in(17)
    );
\sendreg[18]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(18),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(18),
      O => p_0_in(18)
    );
\sendreg[19]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(19),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(19),
      O => p_0_in(19)
    );
\sendreg[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(1),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(1),
      O => p_0_in(1)
    );
\sendreg[20]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(20),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(20),
      O => p_0_in(20)
    );
\sendreg[21]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(21),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(21),
      O => p_0_in(21)
    );
\sendreg[22]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(22),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(22),
      O => p_0_in(22)
    );
\sendreg[23]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(23),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(23),
      O => p_0_in(23)
    );
\sendreg[24]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(24),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(24),
      O => p_0_in(24)
    );
\sendreg[25]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(25),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(25),
      O => p_0_in(25)
    );
\sendreg[26]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(26),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(26),
      O => p_0_in(26)
    );
\sendreg[27]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(27),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(27),
      O => p_0_in(27)
    );
\sendreg[28]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(28),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(28),
      O => p_0_in(28)
    );
\sendreg[29]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(29),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(29),
      O => p_0_in(29)
    );
\sendreg[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(2),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(2),
      O => p_0_in(2)
    );
\sendreg[30]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(30),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(30),
      O => p_0_in(30)
    );
\sendreg[31]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(31),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(31),
      O => p_0_in(31)
    );
\sendreg[32]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(32),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(32),
      O => p_0_in(32)
    );
\sendreg[33]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(33),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(33),
      O => p_0_in(33)
    );
\sendreg[34]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(34),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(34),
      O => p_0_in(34)
    );
\sendreg[35]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(35),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(35),
      O => p_0_in(35)
    );
\sendreg[36]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(36),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(36),
      O => p_0_in(36)
    );
\sendreg[37]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(37),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(37),
      O => p_0_in(37)
    );
\sendreg[38]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(38),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(38),
      O => p_0_in(38)
    );
\sendreg[39]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(39),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(39),
      O => p_0_in(39)
    );
\sendreg[3]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(3),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(3),
      O => p_0_in(3)
    );
\sendreg[40]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(40),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(40),
      O => p_0_in(40)
    );
\sendreg[41]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(41),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(41),
      O => p_0_in(41)
    );
\sendreg[42]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(42),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(42),
      O => p_0_in(42)
    );
\sendreg[43]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(43),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(43),
      O => p_0_in(43)
    );
\sendreg[44]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(44),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(44),
      O => p_0_in(44)
    );
\sendreg[45]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(45),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(45),
      O => p_0_in(45)
    );
\sendreg[46]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(46),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(46),
      O => p_0_in(46)
    );
\sendreg[47]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(47),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(47),
      O => p_0_in(47)
    );
\sendreg[48]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(48),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(48),
      O => p_0_in(48)
    );
\sendreg[49]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(49),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(49),
      O => p_0_in(49)
    );
\sendreg[4]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(4),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(4),
      O => p_0_in(4)
    );
\sendreg[50]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(50),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(50),
      O => p_0_in(50)
    );
\sendreg[51]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(51),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(51),
      O => p_0_in(51)
    );
\sendreg[52]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(52),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(52),
      O => p_0_in(52)
    );
\sendreg[53]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(53),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(53),
      O => p_0_in(53)
    );
\sendreg[54]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(54),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(54),
      O => p_0_in(54)
    );
\sendreg[55]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(55),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(55),
      O => p_0_in(55)
    );
\sendreg[56]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(56),
      I1 => \^sendreg_reg[63]_0\,
      O => p_0_in(56)
    );
\sendreg[57]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(57),
      I1 => \^sendreg_reg[63]_0\,
      O => p_0_in(57)
    );
\sendreg[58]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(58),
      I1 => \^sendreg_reg[63]_0\,
      O => p_0_in(58)
    );
\sendreg[59]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(59),
      I1 => \^sendreg_reg[63]_0\,
      O => p_0_in(59)
    );
\sendreg[5]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(5),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(5),
      O => p_0_in(5)
    );
\sendreg[60]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(60),
      I1 => \^sendreg_reg[63]_0\,
      O => p_0_in(60)
    );
\sendreg[61]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(61),
      I1 => \^sendreg_reg[63]_0\,
      O => p_0_in(61)
    );
\sendreg[62]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(62),
      I1 => \^sendreg_reg[63]_0\,
      O => p_0_in(62)
    );
\sendreg[63]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => tx_len_reg(1),
      O => \sendreg[63]_i_10_n_0\
    );
\sendreg[63]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => tx_len_reg(5),
      I1 => tx_len_reg(3),
      I2 => tx_len_reg(4),
      I3 => tx_len_reg(2),
      O => \sendreg[63]_i_11_n_0\
    );
\sendreg[63]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(63),
      I1 => \^sendreg_reg[63]_0\,
      O => p_0_in(63)
    );
\sendreg[63]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \sendreg[63]_i_3_n_0\
    );
\sendreg[63]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111011111111"
    )
        port map (
      I0 => \addr_reg[1]\,
      I1 => \addr_reg[2]\,
      I2 => \sendreg[63]_i_10_n_0\,
      I3 => tx_len_reg(7),
      I4 => tx_len_reg(6),
      I5 => \sendreg[63]_i_11_n_0\,
      O => \^sendreg_reg[63]_0\
    );
\sendreg[6]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(6),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(6),
      O => p_0_in(6)
    );
\sendreg[7]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(7),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(7),
      O => p_0_in(7)
    );
\sendreg[8]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(8),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(8),
      O => p_0_in(8)
    );
\sendreg[9]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(9),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(9),
      O => p_0_in(9)
    );
\sendreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(0),
      Q => \sendreg_reg_n_0_[0]\
    );
\sendreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(10),
      Q => data1(2)
    );
\sendreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(11),
      Q => data1(3)
    );
\sendreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(12),
      Q => data1(4)
    );
\sendreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(13),
      Q => data1(5)
    );
\sendreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(14),
      Q => data1(6)
    );
\sendreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(15),
      Q => data1(7)
    );
\sendreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(16),
      Q => data1(8)
    );
\sendreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(17),
      Q => data1(9)
    );
\sendreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(18),
      Q => data1(10)
    );
\sendreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(19),
      Q => data1(11)
    );
\sendreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(1),
      Q => \sendreg_reg_n_0_[1]\
    );
\sendreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(20),
      Q => data1(12)
    );
\sendreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(21),
      Q => data1(13)
    );
\sendreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(22),
      Q => data1(14)
    );
\sendreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(23),
      Q => data1(15)
    );
\sendreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(24),
      Q => data1(16)
    );
\sendreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(25),
      Q => data1(17)
    );
\sendreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(26),
      Q => data1(18)
    );
\sendreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(27),
      Q => data1(19)
    );
\sendreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(28),
      Q => data1(20)
    );
\sendreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(29),
      Q => data1(21)
    );
\sendreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(2),
      Q => \sendreg_reg_n_0_[2]\
    );
\sendreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(30),
      Q => data1(22)
    );
\sendreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(31),
      Q => data1(23)
    );
\sendreg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(32),
      Q => data1(24)
    );
\sendreg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(33),
      Q => data1(25)
    );
\sendreg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(34),
      Q => data1(26)
    );
\sendreg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(35),
      Q => data1(27)
    );
\sendreg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(36),
      Q => data1(28)
    );
\sendreg_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(37),
      Q => data1(29)
    );
\sendreg_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(38),
      Q => data1(30)
    );
\sendreg_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(39),
      Q => data1(31)
    );
\sendreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(3),
      Q => \sendreg_reg_n_0_[3]\
    );
\sendreg_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(40),
      Q => data1(32)
    );
\sendreg_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(41),
      Q => data1(33)
    );
\sendreg_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(42),
      Q => data1(34)
    );
\sendreg_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(43),
      Q => data1(35)
    );
\sendreg_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(44),
      Q => data1(36)
    );
\sendreg_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(45),
      Q => data1(37)
    );
\sendreg_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(46),
      Q => data1(38)
    );
\sendreg_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(47),
      Q => data1(39)
    );
\sendreg_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(48),
      Q => data1(40)
    );
\sendreg_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(49),
      Q => data1(41)
    );
\sendreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(4),
      Q => \sendreg_reg_n_0_[4]\
    );
\sendreg_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(50),
      Q => data1(42)
    );
\sendreg_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(51),
      Q => data1(43)
    );
\sendreg_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(52),
      Q => data1(44)
    );
\sendreg_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(53),
      Q => data1(45)
    );
\sendreg_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(54),
      Q => data1(46)
    );
\sendreg_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(55),
      Q => data1(47)
    );
\sendreg_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(56),
      Q => data1(48)
    );
\sendreg_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(57),
      Q => data1(49)
    );
\sendreg_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(58),
      Q => data1(50)
    );
\sendreg_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(59),
      Q => data1(51)
    );
\sendreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(5),
      Q => \sendreg_reg_n_0_[5]\
    );
\sendreg_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(60),
      Q => data1(52)
    );
\sendreg_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(61),
      Q => data1(53)
    );
\sendreg_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(62),
      Q => data1(54)
    );
\sendreg_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(63),
      Q => data1(55)
    );
\sendreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(6),
      Q => \sendreg_reg_n_0_[6]\
    );
\sendreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(7),
      Q => \sendreg_reg_n_0_[7]\
    );
\sendreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(8),
      Q => data1(0)
    );
\sendreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => p_0_in(9),
      Q => data1(1)
    );
\tx_len[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => E(0),
      I1 => \^q\(0),
      I2 => tx_len_reg(1),
      O => \p_0_in__4\(1)
    );
\tx_len[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => E(0),
      I1 => \^q\(0),
      I2 => tx_len_reg(1),
      I3 => tx_len_reg(2),
      O => \p_0_in__4\(2)
    );
\tx_len[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => E(0),
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      I3 => tx_len_reg(2),
      I4 => tx_len_reg(3),
      O => \p_0_in__4\(3)
    );
\tx_len[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => E(0),
      I1 => tx_len_reg(3),
      I2 => tx_len_reg(1),
      I3 => \^q\(0),
      I4 => tx_len_reg(2),
      I5 => tx_len_reg(4),
      O => \p_0_in__4\(4)
    );
\tx_len[5]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => E(0),
      I1 => \tx_len[5]_i_2__3_n_0\,
      I2 => tx_len_reg(5),
      O => \p_0_in__4\(5)
    );
\tx_len[5]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => tx_len_reg(3),
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      I3 => tx_len_reg(2),
      I4 => tx_len_reg(4),
      O => \tx_len[5]_i_2__3_n_0\
    );
\tx_len[6]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => E(0),
      I1 => \tx_len[7]_i_3__3_n_0\,
      I2 => tx_len_reg(6),
      O => \p_0_in__4\(6)
    );
\tx_len[7]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => E(0),
      I1 => \tx_len[7]_i_3__3_n_0\,
      I2 => tx_len_reg(6),
      I3 => tx_len_reg(7),
      O => \p_0_in__4\(7)
    );
\tx_len[7]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_len_reg(4),
      I1 => tx_len_reg(2),
      I2 => \^q\(0),
      I3 => tx_len_reg(1),
      I4 => tx_len_reg(3),
      I5 => tx_len_reg(5),
      O => \tx_len[7]_i_3__3_n_0\
    );
\tx_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => D(0),
      Q => \^q\(0)
    );
\tx_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => \p_0_in__4\(1),
      Q => tx_len_reg(1)
    );
\tx_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => \p_0_in__4\(2),
      Q => tx_len_reg(2)
    );
\tx_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => \p_0_in__4\(3),
      Q => tx_len_reg(3)
    );
\tx_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => \p_0_in__4\(4),
      Q => tx_len_reg(4)
    );
\tx_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => \p_0_in__4\(5),
      Q => tx_len_reg(5)
    );
\tx_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => \p_0_in__4\(6),
      Q => tx_len_reg(6)
    );
\tx_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \sendreg[63]_i_3_n_0\,
      D => \p_0_in__4\(7),
      Q => tx_len_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized13\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sendreg_reg[0]_0\ : out STD_LOGIC;
    \sendreg_reg[0]_1\ : out STD_LOGIC;
    \senddata_reg[7]_0\ : out STD_LOGIC;
    \addr_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_len1 : in STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    rreg_series_stoptime_valid : in STD_LOGIC;
    rreg_series_stoptime : in STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized13\ : entity is "isa_send_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized13\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \check[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \check[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \check[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \check[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \check[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \check[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \check[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[3]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal getdata_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \senddata[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \senddata[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \senddata[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \senddata[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \senddata[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \senddata[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \senddata[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_2__5_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_4__4_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_5__3_n_0\ : STD_LOGIC;
  signal \^senddata_reg[7]_0\ : STD_LOGIC;
  signal \sendreg[63]_i_3__2_n_0\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[7]\ : STD_LOGIC;
  signal \tx_len[5]_i_2__4_n_0\ : STD_LOGIC;
  signal \tx_len[7]_i_3__4_n_0\ : STD_LOGIC;
  signal tx_len_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__0\ : label is "soft_lutpair1334";
  attribute SOFT_HLUTNM of \check[1]_i_1__0\ : label is "soft_lutpair1335";
  attribute SOFT_HLUTNM of \check[2]_i_1__0\ : label is "soft_lutpair1336";
  attribute SOFT_HLUTNM of \check[3]_i_1__0\ : label is "soft_lutpair1337";
  attribute SOFT_HLUTNM of \check[4]_i_1__0\ : label is "soft_lutpair1338";
  attribute SOFT_HLUTNM of \check[5]_i_1__0\ : label is "soft_lutpair1339";
  attribute SOFT_HLUTNM of \check[6]_i_1__0\ : label is "soft_lutpair1340";
  attribute SOFT_HLUTNM of \check[7]_i_1__0\ : label is "soft_lutpair1334";
  attribute SOFT_HLUTNM of \senddata[0]_i_1__4\ : label is "soft_lutpair1366";
  attribute SOFT_HLUTNM of \senddata[1]_i_1__4\ : label is "soft_lutpair1367";
  attribute SOFT_HLUTNM of \senddata[2]_i_1__4\ : label is "soft_lutpair1366";
  attribute SOFT_HLUTNM of \senddata[3]_i_1__4\ : label is "soft_lutpair1367";
  attribute SOFT_HLUTNM of \senddata[4]_i_1__4\ : label is "soft_lutpair1368";
  attribute SOFT_HLUTNM of \senddata[5]_i_1__4\ : label is "soft_lutpair1368";
  attribute SOFT_HLUTNM of \senddata[6]_i_1__4\ : label is "soft_lutpair1369";
  attribute SOFT_HLUTNM of \senddata[7]_i_2__5\ : label is "soft_lutpair1369";
  attribute SOFT_HLUTNM of \senddata[7]_i_5__3\ : label is "soft_lutpair1330";
  attribute SOFT_HLUTNM of \sendreg[0]_i_1__0\ : label is "soft_lutpair1335";
  attribute SOFT_HLUTNM of \sendreg[10]_i_1__0\ : label is "soft_lutpair1343";
  attribute SOFT_HLUTNM of \sendreg[11]_i_1__0\ : label is "soft_lutpair1343";
  attribute SOFT_HLUTNM of \sendreg[12]_i_1__0\ : label is "soft_lutpair1344";
  attribute SOFT_HLUTNM of \sendreg[13]_i_1__0\ : label is "soft_lutpair1344";
  attribute SOFT_HLUTNM of \sendreg[14]_i_1__0\ : label is "soft_lutpair1345";
  attribute SOFT_HLUTNM of \sendreg[15]_i_1__0\ : label is "soft_lutpair1345";
  attribute SOFT_HLUTNM of \sendreg[16]_i_1__0\ : label is "soft_lutpair1346";
  attribute SOFT_HLUTNM of \sendreg[17]_i_1__0\ : label is "soft_lutpair1346";
  attribute SOFT_HLUTNM of \sendreg[18]_i_1__0\ : label is "soft_lutpair1347";
  attribute SOFT_HLUTNM of \sendreg[19]_i_1__0\ : label is "soft_lutpair1347";
  attribute SOFT_HLUTNM of \sendreg[1]_i_1__0\ : label is "soft_lutpair1337";
  attribute SOFT_HLUTNM of \sendreg[20]_i_1__0\ : label is "soft_lutpair1348";
  attribute SOFT_HLUTNM of \sendreg[21]_i_1__0\ : label is "soft_lutpair1348";
  attribute SOFT_HLUTNM of \sendreg[22]_i_1__0\ : label is "soft_lutpair1349";
  attribute SOFT_HLUTNM of \sendreg[23]_i_1__0\ : label is "soft_lutpair1349";
  attribute SOFT_HLUTNM of \sendreg[24]_i_1__0\ : label is "soft_lutpair1350";
  attribute SOFT_HLUTNM of \sendreg[25]_i_1__0\ : label is "soft_lutpair1350";
  attribute SOFT_HLUTNM of \sendreg[26]_i_1__0\ : label is "soft_lutpair1351";
  attribute SOFT_HLUTNM of \sendreg[27]_i_1__0\ : label is "soft_lutpair1351";
  attribute SOFT_HLUTNM of \sendreg[28]_i_1__0\ : label is "soft_lutpair1352";
  attribute SOFT_HLUTNM of \sendreg[29]_i_1__0\ : label is "soft_lutpair1352";
  attribute SOFT_HLUTNM of \sendreg[2]_i_1__0\ : label is "soft_lutpair1336";
  attribute SOFT_HLUTNM of \sendreg[30]_i_1__0\ : label is "soft_lutpair1353";
  attribute SOFT_HLUTNM of \sendreg[31]_i_1__0\ : label is "soft_lutpair1353";
  attribute SOFT_HLUTNM of \sendreg[32]_i_1__0\ : label is "soft_lutpair1354";
  attribute SOFT_HLUTNM of \sendreg[33]_i_1__0\ : label is "soft_lutpair1354";
  attribute SOFT_HLUTNM of \sendreg[34]_i_1__0\ : label is "soft_lutpair1355";
  attribute SOFT_HLUTNM of \sendreg[35]_i_1__0\ : label is "soft_lutpair1355";
  attribute SOFT_HLUTNM of \sendreg[36]_i_1__0\ : label is "soft_lutpair1356";
  attribute SOFT_HLUTNM of \sendreg[37]_i_1__0\ : label is "soft_lutpair1356";
  attribute SOFT_HLUTNM of \sendreg[38]_i_1__0\ : label is "soft_lutpair1357";
  attribute SOFT_HLUTNM of \sendreg[39]_i_1__0\ : label is "soft_lutpair1357";
  attribute SOFT_HLUTNM of \sendreg[3]_i_1__0\ : label is "soft_lutpair1339";
  attribute SOFT_HLUTNM of \sendreg[40]_i_1__0\ : label is "soft_lutpair1358";
  attribute SOFT_HLUTNM of \sendreg[41]_i_1__0\ : label is "soft_lutpair1358";
  attribute SOFT_HLUTNM of \sendreg[42]_i_1__0\ : label is "soft_lutpair1359";
  attribute SOFT_HLUTNM of \sendreg[43]_i_1__0\ : label is "soft_lutpair1359";
  attribute SOFT_HLUTNM of \sendreg[44]_i_1__0\ : label is "soft_lutpair1360";
  attribute SOFT_HLUTNM of \sendreg[45]_i_1__0\ : label is "soft_lutpair1360";
  attribute SOFT_HLUTNM of \sendreg[46]_i_1__0\ : label is "soft_lutpair1361";
  attribute SOFT_HLUTNM of \sendreg[47]_i_1__0\ : label is "soft_lutpair1361";
  attribute SOFT_HLUTNM of \sendreg[48]_i_1__0\ : label is "soft_lutpair1362";
  attribute SOFT_HLUTNM of \sendreg[49]_i_1__0\ : label is "soft_lutpair1362";
  attribute SOFT_HLUTNM of \sendreg[4]_i_1__0\ : label is "soft_lutpair1338";
  attribute SOFT_HLUTNM of \sendreg[50]_i_1__0\ : label is "soft_lutpair1363";
  attribute SOFT_HLUTNM of \sendreg[51]_i_1__0\ : label is "soft_lutpair1363";
  attribute SOFT_HLUTNM of \sendreg[52]_i_1__0\ : label is "soft_lutpair1364";
  attribute SOFT_HLUTNM of \sendreg[53]_i_1__0\ : label is "soft_lutpair1364";
  attribute SOFT_HLUTNM of \sendreg[54]_i_1__0\ : label is "soft_lutpair1365";
  attribute SOFT_HLUTNM of \sendreg[55]_i_1__0\ : label is "soft_lutpair1365";
  attribute SOFT_HLUTNM of \sendreg[56]_i_1__0\ : label is "soft_lutpair1370";
  attribute SOFT_HLUTNM of \sendreg[57]_i_1__0\ : label is "soft_lutpair1371";
  attribute SOFT_HLUTNM of \sendreg[58]_i_1__0\ : label is "soft_lutpair1372";
  attribute SOFT_HLUTNM of \sendreg[59]_i_1__0\ : label is "soft_lutpair1370";
  attribute SOFT_HLUTNM of \sendreg[5]_i_1__0\ : label is "soft_lutpair1341";
  attribute SOFT_HLUTNM of \sendreg[60]_i_1__0\ : label is "soft_lutpair1373";
  attribute SOFT_HLUTNM of \sendreg[61]_i_1__0\ : label is "soft_lutpair1371";
  attribute SOFT_HLUTNM of \sendreg[62]_i_1__0\ : label is "soft_lutpair1372";
  attribute SOFT_HLUTNM of \sendreg[63]_i_2__0\ : label is "soft_lutpair1373";
  attribute SOFT_HLUTNM of \sendreg[63]_i_9__0\ : label is "soft_lutpair1333";
  attribute SOFT_HLUTNM of \sendreg[6]_i_1__0\ : label is "soft_lutpair1340";
  attribute SOFT_HLUTNM of \sendreg[7]_i_1__0\ : label is "soft_lutpair1341";
  attribute SOFT_HLUTNM of \sendreg[8]_i_1__0\ : label is "soft_lutpair1342";
  attribute SOFT_HLUTNM of \sendreg[9]_i_1__0\ : label is "soft_lutpair1342";
  attribute SOFT_HLUTNM of \tx_len[1]_i_1__0\ : label is "soft_lutpair1333";
  attribute SOFT_HLUTNM of \tx_len[2]_i_1__0\ : label is "soft_lutpair1331";
  attribute SOFT_HLUTNM of \tx_len[3]_i_1__0\ : label is "soft_lutpair1331";
  attribute SOFT_HLUTNM of \tx_len[5]_i_2__4\ : label is "soft_lutpair1330";
  attribute SOFT_HLUTNM of \tx_len[6]_i_1__0\ : label is "soft_lutpair1332";
  attribute SOFT_HLUTNM of \tx_len[7]_i_2__0\ : label is "soft_lutpair1332";
begin
  Q(0) <= \^q\(0);
  \senddata_reg[7]_0\ <= \^senddata_reg[7]_0\;
\check[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[0]\,
      I2 => \sendreg_reg_n_0_[0]\,
      O => \check[0]_i_1__0_n_0\
    );
\check[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[1]\,
      I2 => \sendreg_reg_n_0_[1]\,
      O => \check[1]_i_1__0_n_0\
    );
\check[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[2]\,
      I2 => \sendreg_reg_n_0_[2]\,
      O => \check[2]_i_1__0_n_0\
    );
\check[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[3]\,
      I2 => \sendreg_reg_n_0_[3]\,
      O => \check[3]_i_1__0_n_0\
    );
\check[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[4]\,
      I2 => \sendreg_reg_n_0_[4]\,
      O => \check[4]_i_1__0_n_0\
    );
\check[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[5]\,
      I2 => \sendreg_reg_n_0_[5]\,
      O => \check[5]_i_1__0_n_0\
    );
\check[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[6]\,
      I2 => \sendreg_reg_n_0_[6]\,
      O => \check[6]_i_1__0_n_0\
    );
\check[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \sendreg_reg_n_0_[7]\,
      O => \check[7]_i_1__0_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => \check[0]_i_1__0_n_0\,
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => \check[1]_i_1__0_n_0\,
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => \check[2]_i_1__0_n_0\,
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => \check[3]_i_1__0_n_0\,
      Q => \check_reg_n_0_[3]\
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => \check[4]_i_1__0_n_0\,
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => \check[5]_i_1__0_n_0\,
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => \check[6]_i_1__0_n_0\,
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => \check[7]_i_1__0_n_0\,
      Q => \check_reg_n_0_[7]\
    );
\getdata_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(0),
      Q => getdata_in(0),
      R => '0'
    );
\getdata_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(10),
      Q => getdata_in(10),
      R => '0'
    );
\getdata_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(11),
      Q => getdata_in(11),
      R => '0'
    );
\getdata_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(12),
      Q => getdata_in(12),
      R => '0'
    );
\getdata_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(13),
      Q => getdata_in(13),
      R => '0'
    );
\getdata_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(14),
      Q => getdata_in(14),
      R => '0'
    );
\getdata_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(15),
      Q => getdata_in(15),
      R => '0'
    );
\getdata_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(16),
      Q => getdata_in(16),
      R => '0'
    );
\getdata_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(17),
      Q => getdata_in(17),
      R => '0'
    );
\getdata_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(18),
      Q => getdata_in(18),
      R => '0'
    );
\getdata_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(19),
      Q => getdata_in(19),
      R => '0'
    );
\getdata_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(1),
      Q => getdata_in(1),
      R => '0'
    );
\getdata_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(20),
      Q => getdata_in(20),
      R => '0'
    );
\getdata_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(21),
      Q => getdata_in(21),
      R => '0'
    );
\getdata_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(22),
      Q => getdata_in(22),
      R => '0'
    );
\getdata_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(23),
      Q => getdata_in(23),
      R => '0'
    );
\getdata_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(24),
      Q => getdata_in(24),
      R => '0'
    );
\getdata_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(25),
      Q => getdata_in(25),
      R => '0'
    );
\getdata_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(26),
      Q => getdata_in(26),
      R => '0'
    );
\getdata_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(27),
      Q => getdata_in(27),
      R => '0'
    );
\getdata_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(28),
      Q => getdata_in(28),
      R => '0'
    );
\getdata_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(29),
      Q => getdata_in(29),
      R => '0'
    );
\getdata_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(2),
      Q => getdata_in(2),
      R => '0'
    );
\getdata_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(30),
      Q => getdata_in(30),
      R => '0'
    );
\getdata_in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(31),
      Q => getdata_in(31),
      R => '0'
    );
\getdata_in_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(32),
      Q => getdata_in(32),
      R => '0'
    );
\getdata_in_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(33),
      Q => getdata_in(33),
      R => '0'
    );
\getdata_in_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(34),
      Q => getdata_in(34),
      R => '0'
    );
\getdata_in_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(35),
      Q => getdata_in(35),
      R => '0'
    );
\getdata_in_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(36),
      Q => getdata_in(36),
      R => '0'
    );
\getdata_in_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(37),
      Q => getdata_in(37),
      R => '0'
    );
\getdata_in_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(38),
      Q => getdata_in(38),
      R => '0'
    );
\getdata_in_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(39),
      Q => getdata_in(39),
      R => '0'
    );
\getdata_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(3),
      Q => getdata_in(3),
      R => '0'
    );
\getdata_in_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(40),
      Q => getdata_in(40),
      R => '0'
    );
\getdata_in_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(41),
      Q => getdata_in(41),
      R => '0'
    );
\getdata_in_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(42),
      Q => getdata_in(42),
      R => '0'
    );
\getdata_in_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(43),
      Q => getdata_in(43),
      R => '0'
    );
\getdata_in_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(44),
      Q => getdata_in(44),
      R => '0'
    );
\getdata_in_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(45),
      Q => getdata_in(45),
      R => '0'
    );
\getdata_in_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(46),
      Q => getdata_in(46),
      R => '0'
    );
\getdata_in_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(47),
      Q => getdata_in(47),
      R => '0'
    );
\getdata_in_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(48),
      Q => getdata_in(48),
      R => '0'
    );
\getdata_in_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(49),
      Q => getdata_in(49),
      R => '0'
    );
\getdata_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(4),
      Q => getdata_in(4),
      R => '0'
    );
\getdata_in_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(50),
      Q => getdata_in(50),
      R => '0'
    );
\getdata_in_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(51),
      Q => getdata_in(51),
      R => '0'
    );
\getdata_in_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(52),
      Q => getdata_in(52),
      R => '0'
    );
\getdata_in_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(53),
      Q => getdata_in(53),
      R => '0'
    );
\getdata_in_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(54),
      Q => getdata_in(54),
      R => '0'
    );
\getdata_in_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(55),
      Q => getdata_in(55),
      R => '0'
    );
\getdata_in_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(56),
      Q => getdata_in(56),
      R => '0'
    );
\getdata_in_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(57),
      Q => getdata_in(57),
      R => '0'
    );
\getdata_in_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(58),
      Q => getdata_in(58),
      R => '0'
    );
\getdata_in_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(59),
      Q => getdata_in(59),
      R => '0'
    );
\getdata_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(5),
      Q => getdata_in(5),
      R => '0'
    );
\getdata_in_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(60),
      Q => getdata_in(60),
      R => '0'
    );
\getdata_in_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(61),
      Q => getdata_in(61),
      R => '0'
    );
\getdata_in_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(62),
      Q => getdata_in(62),
      R => '0'
    );
\getdata_in_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(63),
      Q => getdata_in(63),
      R => '0'
    );
\getdata_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(6),
      Q => getdata_in(6),
      R => '0'
    );
\getdata_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(7),
      Q => getdata_in(7),
      R => '0'
    );
\getdata_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(8),
      Q => getdata_in(8),
      R => '0'
    );
\getdata_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_stoptime_valid,
      D => rreg_series_stoptime(9),
      Q => getdata_in(9),
      R => '0'
    );
rd_down_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \^senddata_reg[7]_0\
    );
\senddata[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[0]\,
      I1 => \senddata[7]_i_4__4_n_0\,
      I2 => \check_reg_n_0_[0]\,
      O => \senddata[0]_i_1__4_n_0\
    );
\senddata[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[1]\,
      I1 => \senddata[7]_i_4__4_n_0\,
      I2 => \check_reg_n_0_[1]\,
      O => \senddata[1]_i_1__4_n_0\
    );
\senddata[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[2]\,
      I1 => \senddata[7]_i_4__4_n_0\,
      I2 => \check_reg_n_0_[2]\,
      O => \senddata[2]_i_1__4_n_0\
    );
\senddata[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[3]\,
      I1 => \senddata[7]_i_4__4_n_0\,
      I2 => \check_reg_n_0_[3]\,
      O => \senddata[3]_i_1__4_n_0\
    );
\senddata[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[4]\,
      I1 => \senddata[7]_i_4__4_n_0\,
      I2 => \check_reg_n_0_[4]\,
      O => \senddata[4]_i_1__4_n_0\
    );
\senddata[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[5]\,
      I1 => \senddata[7]_i_4__4_n_0\,
      I2 => \check_reg_n_0_[5]\,
      O => \senddata[5]_i_1__4_n_0\
    );
\senddata[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[6]\,
      I1 => \senddata[7]_i_4__4_n_0\,
      I2 => \check_reg_n_0_[6]\,
      O => \senddata[6]_i_1__4_n_0\
    );
\senddata[7]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[7]\,
      I1 => \senddata[7]_i_4__4_n_0\,
      I2 => \check_reg_n_0_[7]\,
      O => \senddata[7]_i_2__5_n_0\
    );
\senddata[7]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tx_len_reg(4),
      I1 => tx_len_reg(5),
      I2 => tx_len_reg(6),
      I3 => tx_len_reg(7),
      I4 => \senddata[7]_i_5__3_n_0\,
      O => \senddata[7]_i_4__4_n_0\
    );
\senddata[7]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => tx_len_reg(2),
      I1 => tx_len_reg(1),
      I2 => tx_len_reg(3),
      I3 => \^q\(0),
      O => \senddata[7]_i_5__3_n_0\
    );
\senddata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => \^senddata_reg[7]_0\,
      D => \senddata[0]_i_1__4_n_0\,
      Q => \addr_reg[7]\(0)
    );
\senddata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => \^senddata_reg[7]_0\,
      D => \senddata[1]_i_1__4_n_0\,
      Q => \addr_reg[7]\(1)
    );
\senddata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => \^senddata_reg[7]_0\,
      D => \senddata[2]_i_1__4_n_0\,
      Q => \addr_reg[7]\(2)
    );
\senddata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => \^senddata_reg[7]_0\,
      D => \senddata[3]_i_1__4_n_0\,
      Q => \addr_reg[7]\(3)
    );
\senddata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => \^senddata_reg[7]_0\,
      D => \senddata[4]_i_1__4_n_0\,
      Q => \addr_reg[7]\(4)
    );
\senddata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => \^senddata_reg[7]_0\,
      D => \senddata[5]_i_1__4_n_0\,
      Q => \addr_reg[7]\(5)
    );
\senddata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => \^senddata_reg[7]_0\,
      D => \senddata[6]_i_1__4_n_0\,
      Q => \addr_reg[7]\(6)
    );
\senddata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => \^senddata_reg[7]_0\,
      D => \senddata[7]_i_2__5_n_0\,
      Q => \addr_reg[7]\(7)
    );
\sendreg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(0),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(0),
      O => p_0_in(0)
    );
\sendreg[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(10),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(10),
      O => p_0_in(10)
    );
\sendreg[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(11),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(11),
      O => p_0_in(11)
    );
\sendreg[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(12),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(12),
      O => p_0_in(12)
    );
\sendreg[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(13),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(13),
      O => p_0_in(13)
    );
\sendreg[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(14),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(14),
      O => p_0_in(14)
    );
\sendreg[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(15),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(15),
      O => p_0_in(15)
    );
\sendreg[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(16),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(16),
      O => p_0_in(16)
    );
\sendreg[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(17),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(17),
      O => p_0_in(17)
    );
\sendreg[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(18),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(18),
      O => p_0_in(18)
    );
\sendreg[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(19),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(19),
      O => p_0_in(19)
    );
\sendreg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(1),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(1),
      O => p_0_in(1)
    );
\sendreg[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(20),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(20),
      O => p_0_in(20)
    );
\sendreg[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(21),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(21),
      O => p_0_in(21)
    );
\sendreg[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(22),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(22),
      O => p_0_in(22)
    );
\sendreg[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(23),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(23),
      O => p_0_in(23)
    );
\sendreg[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(24),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(24),
      O => p_0_in(24)
    );
\sendreg[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(25),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(25),
      O => p_0_in(25)
    );
\sendreg[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(26),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(26),
      O => p_0_in(26)
    );
\sendreg[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(27),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(27),
      O => p_0_in(27)
    );
\sendreg[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(28),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(28),
      O => p_0_in(28)
    );
\sendreg[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(29),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(29),
      O => p_0_in(29)
    );
\sendreg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(2),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(2),
      O => p_0_in(2)
    );
\sendreg[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(30),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(30),
      O => p_0_in(30)
    );
\sendreg[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(31),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(31),
      O => p_0_in(31)
    );
\sendreg[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(32),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(32),
      O => p_0_in(32)
    );
\sendreg[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(33),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(33),
      O => p_0_in(33)
    );
\sendreg[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(34),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(34),
      O => p_0_in(34)
    );
\sendreg[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(35),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(35),
      O => p_0_in(35)
    );
\sendreg[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(36),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(36),
      O => p_0_in(36)
    );
\sendreg[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(37),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(37),
      O => p_0_in(37)
    );
\sendreg[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(38),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(38),
      O => p_0_in(38)
    );
\sendreg[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(39),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(39),
      O => p_0_in(39)
    );
\sendreg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(3),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(3),
      O => p_0_in(3)
    );
\sendreg[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(40),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(40),
      O => p_0_in(40)
    );
\sendreg[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(41),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(41),
      O => p_0_in(41)
    );
\sendreg[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(42),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(42),
      O => p_0_in(42)
    );
\sendreg[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(43),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(43),
      O => p_0_in(43)
    );
\sendreg[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(44),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(44),
      O => p_0_in(44)
    );
\sendreg[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(45),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(45),
      O => p_0_in(45)
    );
\sendreg[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(46),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(46),
      O => p_0_in(46)
    );
\sendreg[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(47),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(47),
      O => p_0_in(47)
    );
\sendreg[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(48),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(48),
      O => p_0_in(48)
    );
\sendreg[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(49),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(49),
      O => p_0_in(49)
    );
\sendreg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(4),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(4),
      O => p_0_in(4)
    );
\sendreg[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(50),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(50),
      O => p_0_in(50)
    );
\sendreg[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(51),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(51),
      O => p_0_in(51)
    );
\sendreg[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(52),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(52),
      O => p_0_in(52)
    );
\sendreg[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(53),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(53),
      O => p_0_in(53)
    );
\sendreg[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(54),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(54),
      O => p_0_in(54)
    );
\sendreg[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(55),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(55),
      O => p_0_in(55)
    );
\sendreg[56]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(56),
      I1 => \addr_reg[3]\,
      O => p_0_in(56)
    );
\sendreg[57]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(57),
      I1 => \addr_reg[3]\,
      O => p_0_in(57)
    );
\sendreg[58]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(58),
      I1 => \addr_reg[3]\,
      O => p_0_in(58)
    );
\sendreg[59]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(59),
      I1 => \addr_reg[3]\,
      O => p_0_in(59)
    );
\sendreg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(5),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(5),
      O => p_0_in(5)
    );
\sendreg[60]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(60),
      I1 => \addr_reg[3]\,
      O => p_0_in(60)
    );
\sendreg[61]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(61),
      I1 => \addr_reg[3]\,
      O => p_0_in(61)
    );
\sendreg[62]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(62),
      I1 => \addr_reg[3]\,
      O => p_0_in(62)
    );
\sendreg[63]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => tx_len_reg(5),
      I1 => tx_len_reg(3),
      I2 => tx_len_reg(4),
      I3 => tx_len_reg(2),
      O => \sendreg_reg[0]_1\
    );
\sendreg[63]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(63),
      I1 => \addr_reg[3]\,
      O => p_0_in(63)
    );
\sendreg[63]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \sendreg[63]_i_3__2_n_0\
    );
\sendreg[63]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tx_len_reg(1),
      I1 => \^q\(0),
      I2 => tx_len_reg(7),
      I3 => tx_len_reg(6),
      O => \sendreg_reg[0]_0\
    );
\sendreg[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(6),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(6),
      O => p_0_in(6)
    );
\sendreg[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(7),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(7),
      O => p_0_in(7)
    );
\sendreg[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(8),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(8),
      O => p_0_in(8)
    );
\sendreg[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(9),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(9),
      O => p_0_in(9)
    );
\sendreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(0),
      Q => \sendreg_reg_n_0_[0]\
    );
\sendreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(10),
      Q => data1(2)
    );
\sendreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(11),
      Q => data1(3)
    );
\sendreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(12),
      Q => data1(4)
    );
\sendreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(13),
      Q => data1(5)
    );
\sendreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(14),
      Q => data1(6)
    );
\sendreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(15),
      Q => data1(7)
    );
\sendreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(16),
      Q => data1(8)
    );
\sendreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(17),
      Q => data1(9)
    );
\sendreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(18),
      Q => data1(10)
    );
\sendreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(19),
      Q => data1(11)
    );
\sendreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(1),
      Q => \sendreg_reg_n_0_[1]\
    );
\sendreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(20),
      Q => data1(12)
    );
\sendreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(21),
      Q => data1(13)
    );
\sendreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(22),
      Q => data1(14)
    );
\sendreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(23),
      Q => data1(15)
    );
\sendreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(24),
      Q => data1(16)
    );
\sendreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(25),
      Q => data1(17)
    );
\sendreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(26),
      Q => data1(18)
    );
\sendreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(27),
      Q => data1(19)
    );
\sendreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(28),
      Q => data1(20)
    );
\sendreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(29),
      Q => data1(21)
    );
\sendreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(2),
      Q => \sendreg_reg_n_0_[2]\
    );
\sendreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(30),
      Q => data1(22)
    );
\sendreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(31),
      Q => data1(23)
    );
\sendreg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(32),
      Q => data1(24)
    );
\sendreg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(33),
      Q => data1(25)
    );
\sendreg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(34),
      Q => data1(26)
    );
\sendreg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(35),
      Q => data1(27)
    );
\sendreg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(36),
      Q => data1(28)
    );
\sendreg_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(37),
      Q => data1(29)
    );
\sendreg_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(38),
      Q => data1(30)
    );
\sendreg_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(39),
      Q => data1(31)
    );
\sendreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(3),
      Q => \sendreg_reg_n_0_[3]\
    );
\sendreg_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(40),
      Q => data1(32)
    );
\sendreg_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(41),
      Q => data1(33)
    );
\sendreg_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(42),
      Q => data1(34)
    );
\sendreg_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(43),
      Q => data1(35)
    );
\sendreg_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(44),
      Q => data1(36)
    );
\sendreg_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(45),
      Q => data1(37)
    );
\sendreg_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(46),
      Q => data1(38)
    );
\sendreg_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(47),
      Q => data1(39)
    );
\sendreg_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(48),
      Q => data1(40)
    );
\sendreg_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(49),
      Q => data1(41)
    );
\sendreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(4),
      Q => \sendreg_reg_n_0_[4]\
    );
\sendreg_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(50),
      Q => data1(42)
    );
\sendreg_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(51),
      Q => data1(43)
    );
\sendreg_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(52),
      Q => data1(44)
    );
\sendreg_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(53),
      Q => data1(45)
    );
\sendreg_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(54),
      Q => data1(46)
    );
\sendreg_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(55),
      Q => data1(47)
    );
\sendreg_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(56),
      Q => data1(48)
    );
\sendreg_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(57),
      Q => data1(49)
    );
\sendreg_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(58),
      Q => data1(50)
    );
\sendreg_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(59),
      Q => data1(51)
    );
\sendreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(5),
      Q => \sendreg_reg_n_0_[5]\
    );
\sendreg_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(60),
      Q => data1(52)
    );
\sendreg_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(61),
      Q => data1(53)
    );
\sendreg_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(62),
      Q => data1(54)
    );
\sendreg_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(63),
      Q => data1(55)
    );
\sendreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(6),
      Q => \sendreg_reg_n_0_[6]\
    );
\sendreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(7),
      Q => \sendreg_reg_n_0_[7]\
    );
\sendreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(8),
      Q => data1(0)
    );
\sendreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => p_0_in(9),
      Q => data1(1)
    );
\tx_len[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => tx_len1,
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      O => \p_0_in__5\(1)
    );
\tx_len[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => tx_len1,
      I1 => \^q\(0),
      I2 => tx_len_reg(1),
      I3 => tx_len_reg(2),
      O => \p_0_in__5\(2)
    );
\tx_len[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => tx_len1,
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      I3 => tx_len_reg(2),
      I4 => tx_len_reg(3),
      O => \p_0_in__5\(3)
    );
\tx_len[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => tx_len_reg(4),
      I1 => tx_len_reg(3),
      I2 => tx_len_reg(1),
      I3 => \^q\(0),
      I4 => tx_len_reg(2),
      I5 => tx_len1,
      O => \p_0_in__5\(4)
    );
\tx_len[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => tx_len1,
      I1 => \tx_len[5]_i_2__4_n_0\,
      I2 => tx_len_reg(5),
      O => \p_0_in__5\(5)
    );
\tx_len[5]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => tx_len_reg(3),
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      I3 => tx_len_reg(2),
      I4 => tx_len_reg(4),
      O => \tx_len[5]_i_2__4_n_0\
    );
\tx_len[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => tx_len1,
      I1 => \tx_len[7]_i_3__4_n_0\,
      I2 => tx_len_reg(6),
      O => \p_0_in__5\(6)
    );
\tx_len[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8288"
    )
        port map (
      I0 => tx_len1,
      I1 => tx_len_reg(7),
      I2 => \tx_len[7]_i_3__4_n_0\,
      I3 => tx_len_reg(6),
      O => \p_0_in__5\(7)
    );
\tx_len[7]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_len_reg(4),
      I1 => tx_len_reg(2),
      I2 => \^q\(0),
      I3 => tx_len_reg(1),
      I4 => tx_len_reg(3),
      I5 => tx_len_reg(5),
      O => \tx_len[7]_i_3__4_n_0\
    );
\tx_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => D(0),
      Q => \^q\(0)
    );
\tx_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => \p_0_in__5\(1),
      Q => tx_len_reg(1)
    );
\tx_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => \p_0_in__5\(2),
      Q => tx_len_reg(2)
    );
\tx_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => \p_0_in__5\(3),
      Q => tx_len_reg(3)
    );
\tx_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => \p_0_in__5\(4),
      Q => tx_len_reg(4)
    );
\tx_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => \p_0_in__5\(5),
      Q => tx_len_reg(5)
    );
\tx_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => \p_0_in__5\(6),
      Q => tx_len_reg(6)
    );
\tx_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__2_n_0\,
      D => \p_0_in__5\(7),
      Q => tx_len_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized14\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \senddata_reg[7]_0\ : out STD_LOGIC;
    \sendreg_reg[79]_0\ : out STD_LOGIC;
    \sendreg_reg[8]_0\ : out STD_LOGIC;
    \addr_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    rreg_series_maxdata_valid : in STD_LOGIC;
    rreg_series_maxdata : in STD_LOGIC_VECTOR ( 79 downto 0 );
    clk : in STD_LOGIC;
    \addr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_0 : in STD_LOGIC;
    reset_1 : in STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized14\ : entity is "isa_send_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized14\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \check[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \check[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \check[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \check[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \check[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \check[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \check[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[3]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal getdata_in : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \senddata[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \senddata[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \senddata[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \senddata[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \senddata[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \senddata[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \senddata[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_2__6_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_4__5_n_0\ : STD_LOGIC;
  signal \^senddata_reg[7]_0\ : STD_LOGIC;
  signal \^sendreg_reg[8]_0\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[7]\ : STD_LOGIC;
  signal \tx_len[5]_i_2__5_n_0\ : STD_LOGIC;
  signal \tx_len[7]_i_3__5_n_0\ : STD_LOGIC;
  signal tx_len_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__6\ : label is "soft_lutpair1237";
  attribute SOFT_HLUTNM of \check[1]_i_1__6\ : label is "soft_lutpair1238";
  attribute SOFT_HLUTNM of \check[2]_i_1__6\ : label is "soft_lutpair1239";
  attribute SOFT_HLUTNM of \check[3]_i_1__6\ : label is "soft_lutpair1240";
  attribute SOFT_HLUTNM of \check[4]_i_1__6\ : label is "soft_lutpair1241";
  attribute SOFT_HLUTNM of \check[5]_i_1__6\ : label is "soft_lutpair1242";
  attribute SOFT_HLUTNM of \check[6]_i_1__6\ : label is "soft_lutpair1243";
  attribute SOFT_HLUTNM of \check[7]_i_1__6\ : label is "soft_lutpair1244";
  attribute SOFT_HLUTNM of \senddata[0]_i_1__5\ : label is "soft_lutpair1278";
  attribute SOFT_HLUTNM of \senddata[1]_i_1__5\ : label is "soft_lutpair1279";
  attribute SOFT_HLUTNM of \senddata[2]_i_1__5\ : label is "soft_lutpair1280";
  attribute SOFT_HLUTNM of \senddata[3]_i_1__5\ : label is "soft_lutpair1278";
  attribute SOFT_HLUTNM of \senddata[4]_i_1__5\ : label is "soft_lutpair1280";
  attribute SOFT_HLUTNM of \senddata[5]_i_1__5\ : label is "soft_lutpair1279";
  attribute SOFT_HLUTNM of \senddata[6]_i_1__5\ : label is "soft_lutpair1281";
  attribute SOFT_HLUTNM of \senddata[7]_i_2__6\ : label is "soft_lutpair1281";
  attribute SOFT_HLUTNM of \senddata[7]_i_4__5\ : label is "soft_lutpair1235";
  attribute SOFT_HLUTNM of \sendreg[0]_i_1__6\ : label is "soft_lutpair1245";
  attribute SOFT_HLUTNM of \sendreg[10]_i_1__6\ : label is "soft_lutpair1246";
  attribute SOFT_HLUTNM of \sendreg[11]_i_1__6\ : label is "soft_lutpair1246";
  attribute SOFT_HLUTNM of \sendreg[12]_i_1__6\ : label is "soft_lutpair1247";
  attribute SOFT_HLUTNM of \sendreg[13]_i_1__6\ : label is "soft_lutpair1247";
  attribute SOFT_HLUTNM of \sendreg[14]_i_1__6\ : label is "soft_lutpair1248";
  attribute SOFT_HLUTNM of \sendreg[15]_i_1__6\ : label is "soft_lutpair1248";
  attribute SOFT_HLUTNM of \sendreg[16]_i_1__5\ : label is "soft_lutpair1249";
  attribute SOFT_HLUTNM of \sendreg[17]_i_1__5\ : label is "soft_lutpair1249";
  attribute SOFT_HLUTNM of \sendreg[18]_i_1__5\ : label is "soft_lutpair1250";
  attribute SOFT_HLUTNM of \sendreg[19]_i_1__5\ : label is "soft_lutpair1251";
  attribute SOFT_HLUTNM of \sendreg[1]_i_1__6\ : label is "soft_lutpair1237";
  attribute SOFT_HLUTNM of \sendreg[20]_i_1__5\ : label is "soft_lutpair1251";
  attribute SOFT_HLUTNM of \sendreg[21]_i_1__5\ : label is "soft_lutpair1252";
  attribute SOFT_HLUTNM of \sendreg[22]_i_1__5\ : label is "soft_lutpair1252";
  attribute SOFT_HLUTNM of \sendreg[23]_i_1__5\ : label is "soft_lutpair1253";
  attribute SOFT_HLUTNM of \sendreg[24]_i_1__5\ : label is "soft_lutpair1250";
  attribute SOFT_HLUTNM of \sendreg[25]_i_1__5\ : label is "soft_lutpair1254";
  attribute SOFT_HLUTNM of \sendreg[26]_i_1__5\ : label is "soft_lutpair1254";
  attribute SOFT_HLUTNM of \sendreg[27]_i_1__5\ : label is "soft_lutpair1253";
  attribute SOFT_HLUTNM of \sendreg[28]_i_1__5\ : label is "soft_lutpair1255";
  attribute SOFT_HLUTNM of \sendreg[29]_i_1__5\ : label is "soft_lutpair1255";
  attribute SOFT_HLUTNM of \sendreg[2]_i_1__6\ : label is "soft_lutpair1238";
  attribute SOFT_HLUTNM of \sendreg[30]_i_1__5\ : label is "soft_lutpair1256";
  attribute SOFT_HLUTNM of \sendreg[31]_i_1__5\ : label is "soft_lutpair1256";
  attribute SOFT_HLUTNM of \sendreg[32]_i_1__4\ : label is "soft_lutpair1257";
  attribute SOFT_HLUTNM of \sendreg[33]_i_1__4\ : label is "soft_lutpair1257";
  attribute SOFT_HLUTNM of \sendreg[34]_i_1__4\ : label is "soft_lutpair1258";
  attribute SOFT_HLUTNM of \sendreg[35]_i_1__4\ : label is "soft_lutpair1259";
  attribute SOFT_HLUTNM of \sendreg[36]_i_1__4\ : label is "soft_lutpair1260";
  attribute SOFT_HLUTNM of \sendreg[37]_i_1__4\ : label is "soft_lutpair1261";
  attribute SOFT_HLUTNM of \sendreg[38]_i_1__4\ : label is "soft_lutpair1259";
  attribute SOFT_HLUTNM of \sendreg[39]_i_1__4\ : label is "soft_lutpair1260";
  attribute SOFT_HLUTNM of \sendreg[3]_i_1__6\ : label is "soft_lutpair1239";
  attribute SOFT_HLUTNM of \sendreg[40]_i_1__4\ : label is "soft_lutpair1258";
  attribute SOFT_HLUTNM of \sendreg[42]_i_1__4\ : label is "soft_lutpair1261";
  attribute SOFT_HLUTNM of \sendreg[43]_i_1__4\ : label is "soft_lutpair1262";
  attribute SOFT_HLUTNM of \sendreg[44]_i_1__4\ : label is "soft_lutpair1262";
  attribute SOFT_HLUTNM of \sendreg[45]_i_1__4\ : label is "soft_lutpair1263";
  attribute SOFT_HLUTNM of \sendreg[46]_i_1__4\ : label is "soft_lutpair1263";
  attribute SOFT_HLUTNM of \sendreg[47]_i_1__3\ : label is "soft_lutpair1264";
  attribute SOFT_HLUTNM of \sendreg[48]_i_1__3\ : label is "soft_lutpair1264";
  attribute SOFT_HLUTNM of \sendreg[49]_i_1__3\ : label is "soft_lutpair1265";
  attribute SOFT_HLUTNM of \sendreg[4]_i_1__6\ : label is "soft_lutpair1240";
  attribute SOFT_HLUTNM of \sendreg[50]_i_1__3\ : label is "soft_lutpair1265";
  attribute SOFT_HLUTNM of \sendreg[51]_i_1__3\ : label is "soft_lutpair1266";
  attribute SOFT_HLUTNM of \sendreg[52]_i_1__3\ : label is "soft_lutpair1266";
  attribute SOFT_HLUTNM of \sendreg[53]_i_1__3\ : label is "soft_lutpair1267";
  attribute SOFT_HLUTNM of \sendreg[54]_i_1__3\ : label is "soft_lutpair1267";
  attribute SOFT_HLUTNM of \sendreg[55]_i_1__3\ : label is "soft_lutpair1268";
  attribute SOFT_HLUTNM of \sendreg[56]_i_1__3\ : label is "soft_lutpair1268";
  attribute SOFT_HLUTNM of \sendreg[57]_i_1__3\ : label is "soft_lutpair1269";
  attribute SOFT_HLUTNM of \sendreg[58]_i_1__3\ : label is "soft_lutpair1269";
  attribute SOFT_HLUTNM of \sendreg[59]_i_1__3\ : label is "soft_lutpair1270";
  attribute SOFT_HLUTNM of \sendreg[5]_i_1__6\ : label is "soft_lutpair1241";
  attribute SOFT_HLUTNM of \sendreg[60]_i_1__3\ : label is "soft_lutpair1270";
  attribute SOFT_HLUTNM of \sendreg[61]_i_1__3\ : label is "soft_lutpair1271";
  attribute SOFT_HLUTNM of \sendreg[62]_i_1__3\ : label is "soft_lutpair1271";
  attribute SOFT_HLUTNM of \sendreg[63]_i_1__4\ : label is "soft_lutpair1272";
  attribute SOFT_HLUTNM of \sendreg[64]_i_1\ : label is "soft_lutpair1272";
  attribute SOFT_HLUTNM of \sendreg[65]_i_1\ : label is "soft_lutpair1273";
  attribute SOFT_HLUTNM of \sendreg[66]_i_1\ : label is "soft_lutpair1273";
  attribute SOFT_HLUTNM of \sendreg[67]_i_1\ : label is "soft_lutpair1274";
  attribute SOFT_HLUTNM of \sendreg[68]_i_1\ : label is "soft_lutpair1274";
  attribute SOFT_HLUTNM of \sendreg[69]_i_1\ : label is "soft_lutpair1275";
  attribute SOFT_HLUTNM of \sendreg[6]_i_1__6\ : label is "soft_lutpair1242";
  attribute SOFT_HLUTNM of \sendreg[70]_i_1\ : label is "soft_lutpair1275";
  attribute SOFT_HLUTNM of \sendreg[71]_i_1\ : label is "soft_lutpair1276";
  attribute SOFT_HLUTNM of \sendreg[72]_i_1\ : label is "soft_lutpair1276";
  attribute SOFT_HLUTNM of \sendreg[73]_i_1\ : label is "soft_lutpair1282";
  attribute SOFT_HLUTNM of \sendreg[74]_i_1\ : label is "soft_lutpair1283";
  attribute SOFT_HLUTNM of \sendreg[75]_i_1\ : label is "soft_lutpair1284";
  attribute SOFT_HLUTNM of \sendreg[77]_i_1\ : label is "soft_lutpair1282";
  attribute SOFT_HLUTNM of \sendreg[78]_i_1\ : label is "soft_lutpair1284";
  attribute SOFT_HLUTNM of \sendreg[79]_i_2\ : label is "soft_lutpair1283";
  attribute SOFT_HLUTNM of \sendreg[79]_i_9\ : label is "soft_lutpair1235";
  attribute SOFT_HLUTNM of \sendreg[7]_i_1__6\ : label is "soft_lutpair1243";
  attribute SOFT_HLUTNM of \sendreg[8]_i_1__6\ : label is "soft_lutpair1244";
  attribute SOFT_HLUTNM of \sendreg[9]_i_1__6\ : label is "soft_lutpair1245";
  attribute SOFT_HLUTNM of \tx_len[1]_i_1__6\ : label is "soft_lutpair1277";
  attribute SOFT_HLUTNM of \tx_len[2]_i_1__6\ : label is "soft_lutpair1234";
  attribute SOFT_HLUTNM of \tx_len[3]_i_1__6\ : label is "soft_lutpair1234";
  attribute SOFT_HLUTNM of \tx_len[5]_i_1__6\ : label is "soft_lutpair1277";
  attribute SOFT_HLUTNM of \tx_len[6]_i_1__6\ : label is "soft_lutpair1236";
  attribute SOFT_HLUTNM of \tx_len[7]_i_2__6\ : label is "soft_lutpair1236";
begin
  Q(0) <= \^q\(0);
  \senddata_reg[7]_0\ <= \^senddata_reg[7]_0\;
  \sendreg_reg[8]_0\ <= \^sendreg_reg[8]_0\;
\check[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \check_reg_n_0_[0]\,
      I2 => \sendreg_reg_n_0_[0]\,
      O => \check[0]_i_1__6_n_0\
    );
\check[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \check_reg_n_0_[1]\,
      I2 => \sendreg_reg_n_0_[1]\,
      O => \check[1]_i_1__6_n_0\
    );
\check[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \check_reg_n_0_[2]\,
      I2 => \sendreg_reg_n_0_[2]\,
      O => \check[2]_i_1__6_n_0\
    );
\check[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \check_reg_n_0_[3]\,
      I2 => \sendreg_reg_n_0_[3]\,
      O => \check[3]_i_1__6_n_0\
    );
\check[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \check_reg_n_0_[4]\,
      I2 => \sendreg_reg_n_0_[4]\,
      O => \check[4]_i_1__6_n_0\
    );
\check[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \check_reg_n_0_[5]\,
      I2 => \sendreg_reg_n_0_[5]\,
      O => \check[5]_i_1__6_n_0\
    );
\check[6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \check_reg_n_0_[6]\,
      I2 => \sendreg_reg_n_0_[6]\,
      O => \check[6]_i_1__6_n_0\
    );
\check[7]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[0]\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \sendreg_reg_n_0_[7]\,
      O => \check[7]_i_1__6_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => \check[0]_i_1__6_n_0\,
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => \check[1]_i_1__6_n_0\,
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => \check[2]_i_1__6_n_0\,
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => \check[3]_i_1__6_n_0\,
      Q => \check_reg_n_0_[3]\
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => \check[4]_i_1__6_n_0\,
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => \check[5]_i_1__6_n_0\,
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => \check[6]_i_1__6_n_0\,
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => \check[7]_i_1__6_n_0\,
      Q => \check_reg_n_0_[7]\
    );
\getdata_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(0),
      Q => getdata_in(0),
      R => '0'
    );
\getdata_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(10),
      Q => getdata_in(10),
      R => '0'
    );
\getdata_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(11),
      Q => getdata_in(11),
      R => '0'
    );
\getdata_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(12),
      Q => getdata_in(12),
      R => '0'
    );
\getdata_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(13),
      Q => getdata_in(13),
      R => '0'
    );
\getdata_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(14),
      Q => getdata_in(14),
      R => '0'
    );
\getdata_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(15),
      Q => getdata_in(15),
      R => '0'
    );
\getdata_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(16),
      Q => getdata_in(16),
      R => '0'
    );
\getdata_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(17),
      Q => getdata_in(17),
      R => '0'
    );
\getdata_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(18),
      Q => getdata_in(18),
      R => '0'
    );
\getdata_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(19),
      Q => getdata_in(19),
      R => '0'
    );
\getdata_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(1),
      Q => getdata_in(1),
      R => '0'
    );
\getdata_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(20),
      Q => getdata_in(20),
      R => '0'
    );
\getdata_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(21),
      Q => getdata_in(21),
      R => '0'
    );
\getdata_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(22),
      Q => getdata_in(22),
      R => '0'
    );
\getdata_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(23),
      Q => getdata_in(23),
      R => '0'
    );
\getdata_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(24),
      Q => getdata_in(24),
      R => '0'
    );
\getdata_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(25),
      Q => getdata_in(25),
      R => '0'
    );
\getdata_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(26),
      Q => getdata_in(26),
      R => '0'
    );
\getdata_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(27),
      Q => getdata_in(27),
      R => '0'
    );
\getdata_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(28),
      Q => getdata_in(28),
      R => '0'
    );
\getdata_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(29),
      Q => getdata_in(29),
      R => '0'
    );
\getdata_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(2),
      Q => getdata_in(2),
      R => '0'
    );
\getdata_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(30),
      Q => getdata_in(30),
      R => '0'
    );
\getdata_in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(31),
      Q => getdata_in(31),
      R => '0'
    );
\getdata_in_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(32),
      Q => getdata_in(32),
      R => '0'
    );
\getdata_in_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(33),
      Q => getdata_in(33),
      R => '0'
    );
\getdata_in_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(34),
      Q => getdata_in(34),
      R => '0'
    );
\getdata_in_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(35),
      Q => getdata_in(35),
      R => '0'
    );
\getdata_in_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(36),
      Q => getdata_in(36),
      R => '0'
    );
\getdata_in_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(37),
      Q => getdata_in(37),
      R => '0'
    );
\getdata_in_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(38),
      Q => getdata_in(38),
      R => '0'
    );
\getdata_in_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(39),
      Q => getdata_in(39),
      R => '0'
    );
\getdata_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(3),
      Q => getdata_in(3),
      R => '0'
    );
\getdata_in_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(40),
      Q => getdata_in(40),
      R => '0'
    );
\getdata_in_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(41),
      Q => getdata_in(41),
      R => '0'
    );
\getdata_in_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(42),
      Q => getdata_in(42),
      R => '0'
    );
\getdata_in_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(43),
      Q => getdata_in(43),
      R => '0'
    );
\getdata_in_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(44),
      Q => getdata_in(44),
      R => '0'
    );
\getdata_in_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(45),
      Q => getdata_in(45),
      R => '0'
    );
\getdata_in_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(46),
      Q => getdata_in(46),
      R => '0'
    );
\getdata_in_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(47),
      Q => getdata_in(47),
      R => '0'
    );
\getdata_in_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(48),
      Q => getdata_in(48),
      R => '0'
    );
\getdata_in_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(49),
      Q => getdata_in(49),
      R => '0'
    );
\getdata_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(4),
      Q => getdata_in(4),
      R => '0'
    );
\getdata_in_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(50),
      Q => getdata_in(50),
      R => '0'
    );
\getdata_in_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(51),
      Q => getdata_in(51),
      R => '0'
    );
\getdata_in_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(52),
      Q => getdata_in(52),
      R => '0'
    );
\getdata_in_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(53),
      Q => getdata_in(53),
      R => '0'
    );
\getdata_in_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(54),
      Q => getdata_in(54),
      R => '0'
    );
\getdata_in_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(55),
      Q => getdata_in(55),
      R => '0'
    );
\getdata_in_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(56),
      Q => getdata_in(56),
      R => '0'
    );
\getdata_in_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(57),
      Q => getdata_in(57),
      R => '0'
    );
\getdata_in_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(58),
      Q => getdata_in(58),
      R => '0'
    );
\getdata_in_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(59),
      Q => getdata_in(59),
      R => '0'
    );
\getdata_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(5),
      Q => getdata_in(5),
      R => '0'
    );
\getdata_in_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(60),
      Q => getdata_in(60),
      R => '0'
    );
\getdata_in_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(61),
      Q => getdata_in(61),
      R => '0'
    );
\getdata_in_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(62),
      Q => getdata_in(62),
      R => '0'
    );
\getdata_in_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(63),
      Q => getdata_in(63),
      R => '0'
    );
\getdata_in_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(64),
      Q => getdata_in(64),
      R => '0'
    );
\getdata_in_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(65),
      Q => getdata_in(65),
      R => '0'
    );
\getdata_in_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(66),
      Q => getdata_in(66),
      R => '0'
    );
\getdata_in_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(67),
      Q => getdata_in(67),
      R => '0'
    );
\getdata_in_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(68),
      Q => getdata_in(68),
      R => '0'
    );
\getdata_in_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(69),
      Q => getdata_in(69),
      R => '0'
    );
\getdata_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(6),
      Q => getdata_in(6),
      R => '0'
    );
\getdata_in_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(70),
      Q => getdata_in(70),
      R => '0'
    );
\getdata_in_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(71),
      Q => getdata_in(71),
      R => '0'
    );
\getdata_in_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(72),
      Q => getdata_in(72),
      R => '0'
    );
\getdata_in_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(73),
      Q => getdata_in(73),
      R => '0'
    );
\getdata_in_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(74),
      Q => getdata_in(74),
      R => '0'
    );
\getdata_in_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(75),
      Q => getdata_in(75),
      R => '0'
    );
\getdata_in_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(76),
      Q => getdata_in(76),
      R => '0'
    );
\getdata_in_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(77),
      Q => getdata_in(77),
      R => '0'
    );
\getdata_in_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(78),
      Q => getdata_in(78),
      R => '0'
    );
\getdata_in_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(79),
      Q => getdata_in(79),
      R => '0'
    );
\getdata_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(7),
      Q => getdata_in(7),
      R => '0'
    );
\getdata_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(8),
      Q => getdata_in(8),
      R => '0'
    );
\getdata_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_maxdata_valid,
      D => rreg_series_maxdata(9),
      Q => getdata_in(9),
      R => '0'
    );
\senddata[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[0]\,
      I1 => \senddata[7]_i_4__5_n_0\,
      I2 => \check_reg_n_0_[0]\,
      O => \senddata[0]_i_1__5_n_0\
    );
\senddata[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[1]\,
      I1 => \senddata[7]_i_4__5_n_0\,
      I2 => \check_reg_n_0_[1]\,
      O => \senddata[1]_i_1__5_n_0\
    );
\senddata[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[2]\,
      I1 => \senddata[7]_i_4__5_n_0\,
      I2 => \check_reg_n_0_[2]\,
      O => \senddata[2]_i_1__5_n_0\
    );
\senddata[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[3]\,
      I1 => \senddata[7]_i_4__5_n_0\,
      I2 => \check_reg_n_0_[3]\,
      O => \senddata[3]_i_1__5_n_0\
    );
\senddata[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[4]\,
      I1 => \senddata[7]_i_4__5_n_0\,
      I2 => \check_reg_n_0_[4]\,
      O => \senddata[4]_i_1__5_n_0\
    );
\senddata[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[5]\,
      I1 => \senddata[7]_i_4__5_n_0\,
      I2 => \check_reg_n_0_[5]\,
      O => \senddata[5]_i_1__5_n_0\
    );
\senddata[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[6]\,
      I1 => \senddata[7]_i_4__5_n_0\,
      I2 => \check_reg_n_0_[6]\,
      O => \senddata[6]_i_1__5_n_0\
    );
\senddata[7]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[7]\,
      I1 => \senddata[7]_i_4__5_n_0\,
      I2 => \check_reg_n_0_[7]\,
      O => \senddata[7]_i_2__6_n_0\
    );
\senddata[7]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => tx_len_reg(6),
      I2 => tx_len_reg(4),
      I3 => tx_len_reg(5),
      I4 => \^senddata_reg[7]_0\,
      O => \senddata[7]_i_4__5_n_0\
    );
\senddata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_1,
      D => \senddata[0]_i_1__5_n_0\,
      Q => \addr_reg[7]\(0)
    );
\senddata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_1,
      D => \senddata[1]_i_1__5_n_0\,
      Q => \addr_reg[7]\(1)
    );
\senddata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_1,
      D => \senddata[2]_i_1__5_n_0\,
      Q => \addr_reg[7]\(2)
    );
\senddata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_1,
      D => \senddata[3]_i_1__5_n_0\,
      Q => \addr_reg[7]\(3)
    );
\senddata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_1,
      D => \senddata[4]_i_1__5_n_0\,
      Q => \addr_reg[7]\(4)
    );
\senddata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_1,
      D => \senddata[5]_i_1__5_n_0\,
      Q => \addr_reg[7]\(5)
    );
\senddata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_1,
      D => \senddata[6]_i_1__5_n_0\,
      Q => \addr_reg[7]\(6)
    );
\senddata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_1,
      D => \senddata[7]_i_2__6_n_0\,
      Q => \addr_reg[7]\(7)
    );
\sendreg[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(0),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(0),
      O => p_0_in(0)
    );
\sendreg[10]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(10),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(10),
      O => p_0_in(10)
    );
\sendreg[11]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(11),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(11),
      O => p_0_in(11)
    );
\sendreg[12]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(12),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(12),
      O => p_0_in(12)
    );
\sendreg[13]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(13),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(13),
      O => p_0_in(13)
    );
\sendreg[14]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(14),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(14),
      O => p_0_in(14)
    );
\sendreg[15]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(15),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(15),
      O => p_0_in(15)
    );
\sendreg[16]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(16),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(16),
      O => p_0_in(16)
    );
\sendreg[17]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(17),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(17),
      O => p_0_in(17)
    );
\sendreg[18]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(18),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(18),
      O => p_0_in(18)
    );
\sendreg[19]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(19),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(19),
      O => p_0_in(19)
    );
\sendreg[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(1),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(1),
      O => p_0_in(1)
    );
\sendreg[20]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(20),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(20),
      O => p_0_in(20)
    );
\sendreg[21]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(21),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(21),
      O => p_0_in(21)
    );
\sendreg[22]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(22),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(22),
      O => p_0_in(22)
    );
\sendreg[23]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(23),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(23),
      O => p_0_in(23)
    );
\sendreg[24]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(24),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(24),
      O => p_0_in(24)
    );
\sendreg[25]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(25),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(25),
      O => p_0_in(25)
    );
\sendreg[26]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(26),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(26),
      O => p_0_in(26)
    );
\sendreg[27]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(27),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(27),
      O => p_0_in(27)
    );
\sendreg[28]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(28),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(28),
      O => p_0_in(28)
    );
\sendreg[29]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(29),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(29),
      O => p_0_in(29)
    );
\sendreg[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(2),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(2),
      O => p_0_in(2)
    );
\sendreg[30]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(30),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(30),
      O => p_0_in(30)
    );
\sendreg[31]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(31),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(31),
      O => p_0_in(31)
    );
\sendreg[32]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(32),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(32),
      O => p_0_in(32)
    );
\sendreg[33]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(33),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(33),
      O => p_0_in(33)
    );
\sendreg[34]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(34),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(34),
      O => p_0_in(34)
    );
\sendreg[35]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(35),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(35),
      O => p_0_in(35)
    );
\sendreg[36]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(36),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(36),
      O => p_0_in(36)
    );
\sendreg[37]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(37),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(37),
      O => p_0_in(37)
    );
\sendreg[38]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(38),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(38),
      O => p_0_in(38)
    );
\sendreg[39]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(39),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(39),
      O => p_0_in(39)
    );
\sendreg[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(3),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(3),
      O => p_0_in(3)
    );
\sendreg[40]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(40),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(40),
      O => p_0_in(40)
    );
\sendreg[41]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(41),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(41),
      O => p_0_in(41)
    );
\sendreg[42]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(42),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(42),
      O => p_0_in(42)
    );
\sendreg[43]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(43),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(43),
      O => p_0_in(43)
    );
\sendreg[44]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(44),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(44),
      O => p_0_in(44)
    );
\sendreg[45]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(45),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(45),
      O => p_0_in(45)
    );
\sendreg[46]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(46),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(46),
      O => p_0_in(46)
    );
\sendreg[47]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(47),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(47),
      O => p_0_in(47)
    );
\sendreg[48]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(48),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(48),
      O => p_0_in(48)
    );
\sendreg[49]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(49),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(49),
      O => p_0_in(49)
    );
\sendreg[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(4),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(4),
      O => p_0_in(4)
    );
\sendreg[50]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(50),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(50),
      O => p_0_in(50)
    );
\sendreg[51]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(51),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(51),
      O => p_0_in(51)
    );
\sendreg[52]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(52),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(52),
      O => p_0_in(52)
    );
\sendreg[53]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(53),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(53),
      O => p_0_in(53)
    );
\sendreg[54]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(54),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(54),
      O => p_0_in(54)
    );
\sendreg[55]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(55),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(55),
      O => p_0_in(55)
    );
\sendreg[56]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(56),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(56),
      O => p_0_in(56)
    );
\sendreg[57]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(57),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(57),
      O => p_0_in(57)
    );
\sendreg[58]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(58),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(58),
      O => p_0_in(58)
    );
\sendreg[59]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(59),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(59),
      O => p_0_in(59)
    );
\sendreg[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(5),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(5),
      O => p_0_in(5)
    );
\sendreg[60]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(60),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(60),
      O => p_0_in(60)
    );
\sendreg[61]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(61),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(61),
      O => p_0_in(61)
    );
\sendreg[62]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(62),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(62),
      O => p_0_in(62)
    );
\sendreg[63]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(63),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(63),
      O => p_0_in(63)
    );
\sendreg[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(64),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(64),
      O => p_0_in(64)
    );
\sendreg[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(65),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(65),
      O => p_0_in(65)
    );
\sendreg[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(66),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(66),
      O => p_0_in(66)
    );
\sendreg[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(67),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(67),
      O => p_0_in(67)
    );
\sendreg[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(68),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(68),
      O => p_0_in(68)
    );
\sendreg[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(69),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(69),
      O => p_0_in(69)
    );
\sendreg[6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(6),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(6),
      O => p_0_in(6)
    );
\sendreg[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(70),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(70),
      O => p_0_in(70)
    );
\sendreg[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(71),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(71),
      O => p_0_in(71)
    );
\sendreg[72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(72),
      I1 => \addr_reg[0]\,
      O => p_0_in(72)
    );
\sendreg[73]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(73),
      I1 => \addr_reg[0]\,
      O => p_0_in(73)
    );
\sendreg[74]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(74),
      I1 => \addr_reg[0]\,
      O => p_0_in(74)
    );
\sendreg[75]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(75),
      I1 => \addr_reg[0]\,
      O => p_0_in(75)
    );
\sendreg[76]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(76),
      I1 => \addr_reg[0]\,
      O => p_0_in(76)
    );
\sendreg[77]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(77),
      I1 => \addr_reg[0]\,
      O => p_0_in(77)
    );
\sendreg[78]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(78),
      I1 => \addr_reg[0]\,
      O => p_0_in(78)
    );
\sendreg[79]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(79),
      I1 => \addr_reg[0]\,
      O => p_0_in(79)
    );
\sendreg[79]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \^sendreg_reg[8]_0\
    );
\sendreg[79]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => tx_len_reg(1),
      I1 => tx_len_reg(7),
      I2 => tx_len_reg(3),
      I3 => tx_len_reg(2),
      O => \^senddata_reg[7]_0\
    );
\sendreg[79]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tx_len_reg(5),
      I1 => tx_len_reg(4),
      I2 => tx_len_reg(6),
      I3 => \^q\(0),
      O => \sendreg_reg[79]_0\
    );
\sendreg[7]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(7),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(7),
      O => p_0_in(7)
    );
\sendreg[8]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(8),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(8),
      O => p_0_in(8)
    );
\sendreg[9]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(9),
      I1 => \addr_reg[0]\,
      I2 => getdata_in(9),
      O => p_0_in(9)
    );
\sendreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(0),
      Q => \sendreg_reg_n_0_[0]\
    );
\sendreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(10),
      Q => data1(2)
    );
\sendreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(11),
      Q => data1(3)
    );
\sendreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(12),
      Q => data1(4)
    );
\sendreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(13),
      Q => data1(5)
    );
\sendreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(14),
      Q => data1(6)
    );
\sendreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(15),
      Q => data1(7)
    );
\sendreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => reset_0,
      D => p_0_in(16),
      Q => data1(8)
    );
\sendreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => reset_0,
      D => p_0_in(17),
      Q => data1(9)
    );
\sendreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => reset_0,
      D => p_0_in(18),
      Q => data1(10)
    );
\sendreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(19),
      Q => data1(11)
    );
\sendreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(1),
      Q => \sendreg_reg_n_0_[1]\
    );
\sendreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(20),
      Q => data1(12)
    );
\sendreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(21),
      Q => data1(13)
    );
\sendreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(22),
      Q => data1(14)
    );
\sendreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(23),
      Q => data1(15)
    );
\sendreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => reset_0,
      D => p_0_in(24),
      Q => data1(16)
    );
\sendreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => reset_0,
      D => p_0_in(25),
      Q => data1(17)
    );
\sendreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => reset_0,
      D => p_0_in(26),
      Q => data1(18)
    );
\sendreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(27),
      Q => data1(19)
    );
\sendreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(28),
      Q => data1(20)
    );
\sendreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(29),
      Q => data1(21)
    );
\sendreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(2),
      Q => \sendreg_reg_n_0_[2]\
    );
\sendreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(30),
      Q => data1(22)
    );
\sendreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(31),
      Q => data1(23)
    );
\sendreg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => reset_0,
      D => p_0_in(32),
      Q => data1(24)
    );
\sendreg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => reset_0,
      D => p_0_in(33),
      Q => data1(25)
    );
\sendreg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => reset_0,
      D => p_0_in(34),
      Q => data1(26)
    );
\sendreg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(35),
      Q => data1(27)
    );
\sendreg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(36),
      Q => data1(28)
    );
\sendreg_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(37),
      Q => data1(29)
    );
\sendreg_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(38),
      Q => data1(30)
    );
\sendreg_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(39),
      Q => data1(31)
    );
\sendreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(3),
      Q => \sendreg_reg_n_0_[3]\
    );
\sendreg_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => reset_0,
      D => p_0_in(40),
      Q => data1(32)
    );
\sendreg_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => reset_0,
      D => p_0_in(41),
      Q => data1(33)
    );
\sendreg_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(42),
      Q => data1(34)
    );
\sendreg_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(43),
      Q => data1(35)
    );
\sendreg_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(44),
      Q => data1(36)
    );
\sendreg_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(45),
      Q => data1(37)
    );
\sendreg_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(46),
      Q => data1(38)
    );
\sendreg_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(47),
      Q => data1(39)
    );
\sendreg_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(48),
      Q => data1(40)
    );
\sendreg_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(49),
      Q => data1(41)
    );
\sendreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(4),
      Q => \sendreg_reg_n_0_[4]\
    );
\sendreg_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(50),
      Q => data1(42)
    );
\sendreg_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(51),
      Q => data1(43)
    );
\sendreg_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(52),
      Q => data1(44)
    );
\sendreg_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(53),
      Q => data1(45)
    );
\sendreg_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(54),
      Q => data1(46)
    );
\sendreg_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(55),
      Q => data1(47)
    );
\sendreg_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(56),
      Q => data1(48)
    );
\sendreg_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(57),
      Q => data1(49)
    );
\sendreg_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(58),
      Q => data1(50)
    );
\sendreg_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(59),
      Q => data1(51)
    );
\sendreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(5),
      Q => \sendreg_reg_n_0_[5]\
    );
\sendreg_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(60),
      Q => data1(52)
    );
\sendreg_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(61),
      Q => data1(53)
    );
\sendreg_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(62),
      Q => data1(54)
    );
\sendreg_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(63),
      Q => data1(55)
    );
\sendreg_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(64),
      Q => data1(56)
    );
\sendreg_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(65),
      Q => data1(57)
    );
\sendreg_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(66),
      Q => data1(58)
    );
\sendreg_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(67),
      Q => data1(59)
    );
\sendreg_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(68),
      Q => data1(60)
    );
\sendreg_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(69),
      Q => data1(61)
    );
\sendreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(6),
      Q => \sendreg_reg_n_0_[6]\
    );
\sendreg_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(70),
      Q => data1(62)
    );
\sendreg_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(71),
      Q => data1(63)
    );
\sendreg_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(72),
      Q => data1(64)
    );
\sendreg_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(73),
      Q => data1(65)
    );
\sendreg_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(74),
      Q => data1(66)
    );
\sendreg_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(75),
      Q => data1(67)
    );
\sendreg_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(76),
      Q => data1(68)
    );
\sendreg_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(77),
      Q => data1(69)
    );
\sendreg_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(78),
      Q => data1(70)
    );
\sendreg_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(79),
      Q => data1(71)
    );
\sendreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(7),
      Q => \sendreg_reg_n_0_[7]\
    );
\sendreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(8),
      Q => data1(0)
    );
\sendreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]_0\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => p_0_in(9),
      Q => data1(1)
    );
\tx_len[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => E(0),
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      O => \p_0_in__6\(1)
    );
\tx_len[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => E(0),
      I1 => \^q\(0),
      I2 => tx_len_reg(1),
      I3 => tx_len_reg(2),
      O => \p_0_in__6\(2)
    );
\tx_len[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => E(0),
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      I3 => tx_len_reg(2),
      I4 => tx_len_reg(3),
      O => \p_0_in__6\(3)
    );
\tx_len[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => E(0),
      I1 => tx_len_reg(3),
      I2 => tx_len_reg(1),
      I3 => \^q\(0),
      I4 => tx_len_reg(2),
      I5 => tx_len_reg(4),
      O => \p_0_in__6\(4)
    );
\tx_len[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => E(0),
      I1 => \tx_len[5]_i_2__5_n_0\,
      I2 => tx_len_reg(5),
      O => \p_0_in__6\(5)
    );
\tx_len[5]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => tx_len_reg(3),
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      I3 => tx_len_reg(2),
      I4 => tx_len_reg(4),
      O => \tx_len[5]_i_2__5_n_0\
    );
\tx_len[6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => E(0),
      I1 => \tx_len[7]_i_3__5_n_0\,
      I2 => tx_len_reg(6),
      O => \p_0_in__6\(6)
    );
\tx_len[7]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => E(0),
      I1 => \tx_len[7]_i_3__5_n_0\,
      I2 => tx_len_reg(6),
      I3 => tx_len_reg(7),
      O => \p_0_in__6\(7)
    );
\tx_len[7]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_len_reg(4),
      I1 => tx_len_reg(2),
      I2 => \^q\(0),
      I3 => tx_len_reg(1),
      I4 => tx_len_reg(3),
      I5 => tx_len_reg(5),
      O => \tx_len[7]_i_3__5_n_0\
    );
\tx_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => D(0),
      Q => \^q\(0)
    );
\tx_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => \p_0_in__6\(1),
      Q => tx_len_reg(1)
    );
\tx_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => \p_0_in__6\(2),
      Q => tx_len_reg(2)
    );
\tx_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => \p_0_in__6\(3),
      Q => tx_len_reg(3)
    );
\tx_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => \p_0_in__6\(4),
      Q => tx_len_reg(4)
    );
\tx_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => \p_0_in__6\(5),
      Q => tx_len_reg(5)
    );
\tx_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => \p_0_in__6\(6),
      Q => tx_len_reg(6)
    );
\tx_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[3]\(0),
      CLR => \^sendreg_reg[8]_0\,
      D => \p_0_in__6\(7),
      Q => tx_len_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized15\ is
  port (
    \sendreg_reg[63]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    isa_cs_reg : in STD_LOGIC;
    \addr_reg[5]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    rreg_series_trigger_starttime_valid : in STD_LOGIC;
    rreg_series_trigger_starttime : in STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    \tx_len_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_0 : in STD_LOGIC;
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized15\ : entity is "isa_send_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized15\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \check[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \check[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \check[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \check[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \check[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \check[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \check[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[3]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal getdata_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \senddata[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \senddata[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \senddata[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \senddata[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \senddata[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \senddata[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \senddata[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_2__7_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_6_n_0\ : STD_LOGIC;
  signal \sendreg[63]_i_3__0_n_0\ : STD_LOGIC;
  signal \sendreg[63]_i_7__2_n_0\ : STD_LOGIC;
  signal \sendreg[63]_i_8__1_n_0\ : STD_LOGIC;
  signal \^sendreg_reg[63]_0\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[7]\ : STD_LOGIC;
  signal \tx_len[5]_i_2__6_n_0\ : STD_LOGIC;
  signal \tx_len[7]_i_3__6_n_0\ : STD_LOGIC;
  signal tx_len_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__4\ : label is "soft_lutpair1379";
  attribute SOFT_HLUTNM of \check[1]_i_1__4\ : label is "soft_lutpair1380";
  attribute SOFT_HLUTNM of \check[2]_i_1__4\ : label is "soft_lutpair1381";
  attribute SOFT_HLUTNM of \check[3]_i_1__4\ : label is "soft_lutpair1382";
  attribute SOFT_HLUTNM of \check[4]_i_1__4\ : label is "soft_lutpair1383";
  attribute SOFT_HLUTNM of \check[5]_i_1__4\ : label is "soft_lutpair1384";
  attribute SOFT_HLUTNM of \check[6]_i_1__4\ : label is "soft_lutpair1385";
  attribute SOFT_HLUTNM of \check[7]_i_1__4\ : label is "soft_lutpair1386";
  attribute SOFT_HLUTNM of \senddata[0]_i_1__6\ : label is "soft_lutpair1411";
  attribute SOFT_HLUTNM of \senddata[1]_i_1__6\ : label is "soft_lutpair1412";
  attribute SOFT_HLUTNM of \senddata[2]_i_1__6\ : label is "soft_lutpair1413";
  attribute SOFT_HLUTNM of \senddata[3]_i_1__6\ : label is "soft_lutpair1413";
  attribute SOFT_HLUTNM of \senddata[4]_i_1__6\ : label is "soft_lutpair1411";
  attribute SOFT_HLUTNM of \senddata[5]_i_1__6\ : label is "soft_lutpair1412";
  attribute SOFT_HLUTNM of \senddata[6]_i_1__6\ : label is "soft_lutpair1414";
  attribute SOFT_HLUTNM of \senddata[7]_i_2__7\ : label is "soft_lutpair1414";
  attribute SOFT_HLUTNM of \senddata[7]_i_5__2\ : label is "soft_lutpair1375";
  attribute SOFT_HLUTNM of \senddata[7]_i_6\ : label is "soft_lutpair1378";
  attribute SOFT_HLUTNM of \sendreg[0]_i_1__4\ : label is "soft_lutpair1387";
  attribute SOFT_HLUTNM of \sendreg[10]_i_1__4\ : label is "soft_lutpair1388";
  attribute SOFT_HLUTNM of \sendreg[11]_i_1__4\ : label is "soft_lutpair1388";
  attribute SOFT_HLUTNM of \sendreg[12]_i_1__4\ : label is "soft_lutpair1389";
  attribute SOFT_HLUTNM of \sendreg[13]_i_1__4\ : label is "soft_lutpair1389";
  attribute SOFT_HLUTNM of \sendreg[14]_i_1__4\ : label is "soft_lutpair1390";
  attribute SOFT_HLUTNM of \sendreg[15]_i_1__4\ : label is "soft_lutpair1390";
  attribute SOFT_HLUTNM of \sendreg[16]_i_1__3\ : label is "soft_lutpair1391";
  attribute SOFT_HLUTNM of \sendreg[17]_i_1__3\ : label is "soft_lutpair1391";
  attribute SOFT_HLUTNM of \sendreg[18]_i_1__3\ : label is "soft_lutpair1392";
  attribute SOFT_HLUTNM of \sendreg[19]_i_1__3\ : label is "soft_lutpair1392";
  attribute SOFT_HLUTNM of \sendreg[1]_i_1__4\ : label is "soft_lutpair1379";
  attribute SOFT_HLUTNM of \sendreg[20]_i_1__3\ : label is "soft_lutpair1393";
  attribute SOFT_HLUTNM of \sendreg[21]_i_1__3\ : label is "soft_lutpair1393";
  attribute SOFT_HLUTNM of \sendreg[22]_i_1__3\ : label is "soft_lutpair1394";
  attribute SOFT_HLUTNM of \sendreg[23]_i_1__3\ : label is "soft_lutpair1394";
  attribute SOFT_HLUTNM of \sendreg[24]_i_1__3\ : label is "soft_lutpair1395";
  attribute SOFT_HLUTNM of \sendreg[25]_i_1__3\ : label is "soft_lutpair1395";
  attribute SOFT_HLUTNM of \sendreg[26]_i_1__3\ : label is "soft_lutpair1396";
  attribute SOFT_HLUTNM of \sendreg[27]_i_1__3\ : label is "soft_lutpair1396";
  attribute SOFT_HLUTNM of \sendreg[28]_i_1__3\ : label is "soft_lutpair1397";
  attribute SOFT_HLUTNM of \sendreg[29]_i_1__3\ : label is "soft_lutpair1398";
  attribute SOFT_HLUTNM of \sendreg[2]_i_1__4\ : label is "soft_lutpair1380";
  attribute SOFT_HLUTNM of \sendreg[30]_i_1__3\ : label is "soft_lutpair1397";
  attribute SOFT_HLUTNM of \sendreg[31]_i_1__3\ : label is "soft_lutpair1398";
  attribute SOFT_HLUTNM of \sendreg[32]_i_1__2\ : label is "soft_lutpair1399";
  attribute SOFT_HLUTNM of \sendreg[33]_i_1__2\ : label is "soft_lutpair1399";
  attribute SOFT_HLUTNM of \sendreg[34]_i_1__2\ : label is "soft_lutpair1400";
  attribute SOFT_HLUTNM of \sendreg[35]_i_1__2\ : label is "soft_lutpair1400";
  attribute SOFT_HLUTNM of \sendreg[36]_i_1__2\ : label is "soft_lutpair1401";
  attribute SOFT_HLUTNM of \sendreg[37]_i_1__2\ : label is "soft_lutpair1401";
  attribute SOFT_HLUTNM of \sendreg[38]_i_1__2\ : label is "soft_lutpair1402";
  attribute SOFT_HLUTNM of \sendreg[39]_i_1__2\ : label is "soft_lutpair1402";
  attribute SOFT_HLUTNM of \sendreg[3]_i_1__4\ : label is "soft_lutpair1381";
  attribute SOFT_HLUTNM of \sendreg[40]_i_1__2\ : label is "soft_lutpair1403";
  attribute SOFT_HLUTNM of \sendreg[41]_i_1__2\ : label is "soft_lutpair1403";
  attribute SOFT_HLUTNM of \sendreg[42]_i_1__2\ : label is "soft_lutpair1404";
  attribute SOFT_HLUTNM of \sendreg[43]_i_1__2\ : label is "soft_lutpair1404";
  attribute SOFT_HLUTNM of \sendreg[44]_i_1__2\ : label is "soft_lutpair1405";
  attribute SOFT_HLUTNM of \sendreg[45]_i_1__2\ : label is "soft_lutpair1405";
  attribute SOFT_HLUTNM of \sendreg[46]_i_1__2\ : label is "soft_lutpair1406";
  attribute SOFT_HLUTNM of \sendreg[47]_i_1__2\ : label is "soft_lutpair1406";
  attribute SOFT_HLUTNM of \sendreg[48]_i_1__2\ : label is "soft_lutpair1407";
  attribute SOFT_HLUTNM of \sendreg[49]_i_1__2\ : label is "soft_lutpair1407";
  attribute SOFT_HLUTNM of \sendreg[4]_i_1__4\ : label is "soft_lutpair1382";
  attribute SOFT_HLUTNM of \sendreg[50]_i_1__2\ : label is "soft_lutpair1408";
  attribute SOFT_HLUTNM of \sendreg[51]_i_1__2\ : label is "soft_lutpair1408";
  attribute SOFT_HLUTNM of \sendreg[52]_i_1__2\ : label is "soft_lutpair1409";
  attribute SOFT_HLUTNM of \sendreg[53]_i_1__2\ : label is "soft_lutpair1409";
  attribute SOFT_HLUTNM of \sendreg[54]_i_1__2\ : label is "soft_lutpair1410";
  attribute SOFT_HLUTNM of \sendreg[55]_i_1__2\ : label is "soft_lutpair1410";
  attribute SOFT_HLUTNM of \sendreg[56]_i_1__2\ : label is "soft_lutpair1415";
  attribute SOFT_HLUTNM of \sendreg[57]_i_1__2\ : label is "soft_lutpair1416";
  attribute SOFT_HLUTNM of \sendreg[58]_i_1__2\ : label is "soft_lutpair1417";
  attribute SOFT_HLUTNM of \sendreg[59]_i_1__2\ : label is "soft_lutpair1418";
  attribute SOFT_HLUTNM of \sendreg[5]_i_1__4\ : label is "soft_lutpair1383";
  attribute SOFT_HLUTNM of \sendreg[60]_i_1__2\ : label is "soft_lutpair1418";
  attribute SOFT_HLUTNM of \sendreg[61]_i_1__2\ : label is "soft_lutpair1416";
  attribute SOFT_HLUTNM of \sendreg[62]_i_1__2\ : label is "soft_lutpair1417";
  attribute SOFT_HLUTNM of \sendreg[63]_i_2__2\ : label is "soft_lutpair1415";
  attribute SOFT_HLUTNM of \sendreg[63]_i_7__2\ : label is "soft_lutpair1376";
  attribute SOFT_HLUTNM of \sendreg[63]_i_8__1\ : label is "soft_lutpair1375";
  attribute SOFT_HLUTNM of \sendreg[6]_i_1__4\ : label is "soft_lutpair1384";
  attribute SOFT_HLUTNM of \sendreg[7]_i_1__4\ : label is "soft_lutpair1385";
  attribute SOFT_HLUTNM of \sendreg[8]_i_1__4\ : label is "soft_lutpair1386";
  attribute SOFT_HLUTNM of \sendreg[9]_i_1__4\ : label is "soft_lutpair1387";
  attribute SOFT_HLUTNM of \tx_len[1]_i_1__4\ : label is "soft_lutpair1378";
  attribute SOFT_HLUTNM of \tx_len[2]_i_1__4\ : label is "soft_lutpair1374";
  attribute SOFT_HLUTNM of \tx_len[3]_i_1__4\ : label is "soft_lutpair1374";
  attribute SOFT_HLUTNM of \tx_len[5]_i_2__6\ : label is "soft_lutpair1376";
  attribute SOFT_HLUTNM of \tx_len[6]_i_1__4\ : label is "soft_lutpair1377";
  attribute SOFT_HLUTNM of \tx_len[7]_i_2__4\ : label is "soft_lutpair1377";
begin
  Q(0) <= \^q\(0);
  \sendreg_reg[63]_0\ <= \^sendreg_reg[63]_0\;
\check[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[63]_0\,
      I1 => \check_reg_n_0_[0]\,
      I2 => \sendreg_reg_n_0_[0]\,
      O => \check[0]_i_1__4_n_0\
    );
\check[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[63]_0\,
      I1 => \check_reg_n_0_[1]\,
      I2 => \sendreg_reg_n_0_[1]\,
      O => \check[1]_i_1__4_n_0\
    );
\check[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[63]_0\,
      I1 => \check_reg_n_0_[2]\,
      I2 => \sendreg_reg_n_0_[2]\,
      O => \check[2]_i_1__4_n_0\
    );
\check[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[63]_0\,
      I1 => \check_reg_n_0_[3]\,
      I2 => \sendreg_reg_n_0_[3]\,
      O => \check[3]_i_1__4_n_0\
    );
\check[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[63]_0\,
      I1 => \check_reg_n_0_[4]\,
      I2 => \sendreg_reg_n_0_[4]\,
      O => \check[4]_i_1__4_n_0\
    );
\check[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[63]_0\,
      I1 => \check_reg_n_0_[5]\,
      I2 => \sendreg_reg_n_0_[5]\,
      O => \check[5]_i_1__4_n_0\
    );
\check[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[63]_0\,
      I1 => \check_reg_n_0_[6]\,
      I2 => \sendreg_reg_n_0_[6]\,
      O => \check[6]_i_1__4_n_0\
    );
\check[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[63]_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \sendreg_reg_n_0_[7]\,
      O => \check[7]_i_1__4_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => \check[0]_i_1__4_n_0\,
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => \check[1]_i_1__4_n_0\,
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => \check[2]_i_1__4_n_0\,
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => \check[3]_i_1__4_n_0\,
      Q => \check_reg_n_0_[3]\
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => \check[4]_i_1__4_n_0\,
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => \check[5]_i_1__4_n_0\,
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => \check[6]_i_1__4_n_0\,
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => \check[7]_i_1__4_n_0\,
      Q => \check_reg_n_0_[7]\
    );
\getdata_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(0),
      Q => getdata_in(0),
      R => '0'
    );
\getdata_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(10),
      Q => getdata_in(10),
      R => '0'
    );
\getdata_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(11),
      Q => getdata_in(11),
      R => '0'
    );
\getdata_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(12),
      Q => getdata_in(12),
      R => '0'
    );
\getdata_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(13),
      Q => getdata_in(13),
      R => '0'
    );
\getdata_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(14),
      Q => getdata_in(14),
      R => '0'
    );
\getdata_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(15),
      Q => getdata_in(15),
      R => '0'
    );
\getdata_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(16),
      Q => getdata_in(16),
      R => '0'
    );
\getdata_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(17),
      Q => getdata_in(17),
      R => '0'
    );
\getdata_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(18),
      Q => getdata_in(18),
      R => '0'
    );
\getdata_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(19),
      Q => getdata_in(19),
      R => '0'
    );
\getdata_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(1),
      Q => getdata_in(1),
      R => '0'
    );
\getdata_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(20),
      Q => getdata_in(20),
      R => '0'
    );
\getdata_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(21),
      Q => getdata_in(21),
      R => '0'
    );
\getdata_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(22),
      Q => getdata_in(22),
      R => '0'
    );
\getdata_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(23),
      Q => getdata_in(23),
      R => '0'
    );
\getdata_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(24),
      Q => getdata_in(24),
      R => '0'
    );
\getdata_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(25),
      Q => getdata_in(25),
      R => '0'
    );
\getdata_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(26),
      Q => getdata_in(26),
      R => '0'
    );
\getdata_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(27),
      Q => getdata_in(27),
      R => '0'
    );
\getdata_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(28),
      Q => getdata_in(28),
      R => '0'
    );
\getdata_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(29),
      Q => getdata_in(29),
      R => '0'
    );
\getdata_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(2),
      Q => getdata_in(2),
      R => '0'
    );
\getdata_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(30),
      Q => getdata_in(30),
      R => '0'
    );
\getdata_in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(31),
      Q => getdata_in(31),
      R => '0'
    );
\getdata_in_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(32),
      Q => getdata_in(32),
      R => '0'
    );
\getdata_in_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(33),
      Q => getdata_in(33),
      R => '0'
    );
\getdata_in_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(34),
      Q => getdata_in(34),
      R => '0'
    );
\getdata_in_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(35),
      Q => getdata_in(35),
      R => '0'
    );
\getdata_in_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(36),
      Q => getdata_in(36),
      R => '0'
    );
\getdata_in_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(37),
      Q => getdata_in(37),
      R => '0'
    );
\getdata_in_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(38),
      Q => getdata_in(38),
      R => '0'
    );
\getdata_in_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(39),
      Q => getdata_in(39),
      R => '0'
    );
\getdata_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(3),
      Q => getdata_in(3),
      R => '0'
    );
\getdata_in_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(40),
      Q => getdata_in(40),
      R => '0'
    );
\getdata_in_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(41),
      Q => getdata_in(41),
      R => '0'
    );
\getdata_in_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(42),
      Q => getdata_in(42),
      R => '0'
    );
\getdata_in_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(43),
      Q => getdata_in(43),
      R => '0'
    );
\getdata_in_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(44),
      Q => getdata_in(44),
      R => '0'
    );
\getdata_in_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(45),
      Q => getdata_in(45),
      R => '0'
    );
\getdata_in_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(46),
      Q => getdata_in(46),
      R => '0'
    );
\getdata_in_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(47),
      Q => getdata_in(47),
      R => '0'
    );
\getdata_in_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(48),
      Q => getdata_in(48),
      R => '0'
    );
\getdata_in_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(49),
      Q => getdata_in(49),
      R => '0'
    );
\getdata_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(4),
      Q => getdata_in(4),
      R => '0'
    );
\getdata_in_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(50),
      Q => getdata_in(50),
      R => '0'
    );
\getdata_in_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(51),
      Q => getdata_in(51),
      R => '0'
    );
\getdata_in_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(52),
      Q => getdata_in(52),
      R => '0'
    );
\getdata_in_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(53),
      Q => getdata_in(53),
      R => '0'
    );
\getdata_in_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(54),
      Q => getdata_in(54),
      R => '0'
    );
\getdata_in_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(55),
      Q => getdata_in(55),
      R => '0'
    );
\getdata_in_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(56),
      Q => getdata_in(56),
      R => '0'
    );
\getdata_in_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(57),
      Q => getdata_in(57),
      R => '0'
    );
\getdata_in_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(58),
      Q => getdata_in(58),
      R => '0'
    );
\getdata_in_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(59),
      Q => getdata_in(59),
      R => '0'
    );
\getdata_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(5),
      Q => getdata_in(5),
      R => '0'
    );
\getdata_in_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(60),
      Q => getdata_in(60),
      R => '0'
    );
\getdata_in_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(61),
      Q => getdata_in(61),
      R => '0'
    );
\getdata_in_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(62),
      Q => getdata_in(62),
      R => '0'
    );
\getdata_in_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(63),
      Q => getdata_in(63),
      R => '0'
    );
\getdata_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(6),
      Q => getdata_in(6),
      R => '0'
    );
\getdata_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(7),
      Q => getdata_in(7),
      R => '0'
    );
\getdata_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(8),
      Q => getdata_in(8),
      R => '0'
    );
\getdata_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_starttime_valid,
      D => rreg_series_trigger_starttime(9),
      Q => getdata_in(9),
      R => '0'
    );
\senddata[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => \senddata[7]_i_5__2_n_0\,
      I2 => \sendreg_reg_n_0_[0]\,
      O => \senddata[0]_i_1__6_n_0\
    );
\senddata[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[1]\,
      I1 => \senddata[7]_i_5__2_n_0\,
      I2 => \sendreg_reg_n_0_[1]\,
      O => \senddata[1]_i_1__6_n_0\
    );
\senddata[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => \senddata[7]_i_5__2_n_0\,
      I2 => \sendreg_reg_n_0_[2]\,
      O => \senddata[2]_i_1__6_n_0\
    );
\senddata[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[3]\,
      I1 => \senddata[7]_i_5__2_n_0\,
      I2 => \sendreg_reg_n_0_[3]\,
      O => \senddata[3]_i_1__6_n_0\
    );
\senddata[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[4]\,
      I1 => \senddata[7]_i_5__2_n_0\,
      I2 => \sendreg_reg_n_0_[4]\,
      O => \senddata[4]_i_1__6_n_0\
    );
\senddata[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \senddata[7]_i_5__2_n_0\,
      I2 => \sendreg_reg_n_0_[5]\,
      O => \senddata[5]_i_1__6_n_0\
    );
\senddata[6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[6]\,
      I1 => \senddata[7]_i_5__2_n_0\,
      I2 => \sendreg_reg_n_0_[6]\,
      O => \senddata[6]_i_1__6_n_0\
    );
\senddata[7]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[7]\,
      I1 => \senddata[7]_i_5__2_n_0\,
      I2 => \sendreg_reg_n_0_[7]\,
      O => \senddata[7]_i_2__7_n_0\
    );
\senddata[7]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => tx_len_reg(2),
      I1 => tx_len_reg(4),
      I2 => tx_len_reg(3),
      I3 => tx_len_reg(5),
      I4 => \senddata[7]_i_6_n_0\,
      O => \senddata[7]_i_5__2_n_0\
    );
\senddata[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tx_len_reg(1),
      I1 => \^q\(0),
      I2 => tx_len_reg(7),
      I3 => tx_len_reg(6),
      O => \senddata[7]_i_6_n_0\
    );
\senddata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[0]_i_1__6_n_0\,
      Q => \addr_reg[7]\(0)
    );
\senddata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[1]_i_1__6_n_0\,
      Q => \addr_reg[7]\(1)
    );
\senddata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[2]_i_1__6_n_0\,
      Q => \addr_reg[7]\(2)
    );
\senddata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[3]_i_1__6_n_0\,
      Q => \addr_reg[7]\(3)
    );
\senddata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[4]_i_1__6_n_0\,
      Q => \addr_reg[7]\(4)
    );
\senddata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[5]_i_1__6_n_0\,
      Q => \addr_reg[7]\(5)
    );
\senddata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[6]_i_1__6_n_0\,
      Q => \addr_reg[7]\(6)
    );
\senddata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[7]_i_2__7_n_0\,
      Q => \addr_reg[7]\(7)
    );
\sendreg[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(0),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(0),
      O => p_0_in(0)
    );
\sendreg[10]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(10),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(10),
      O => p_0_in(10)
    );
\sendreg[11]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(11),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(11),
      O => p_0_in(11)
    );
\sendreg[12]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(12),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(12),
      O => p_0_in(12)
    );
\sendreg[13]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(13),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(13),
      O => p_0_in(13)
    );
\sendreg[14]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(14),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(14),
      O => p_0_in(14)
    );
\sendreg[15]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(15),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(15),
      O => p_0_in(15)
    );
\sendreg[16]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(16),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(16),
      O => p_0_in(16)
    );
\sendreg[17]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(17),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(17),
      O => p_0_in(17)
    );
\sendreg[18]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(18),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(18),
      O => p_0_in(18)
    );
\sendreg[19]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(19),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(19),
      O => p_0_in(19)
    );
\sendreg[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(1),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(1),
      O => p_0_in(1)
    );
\sendreg[20]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(20),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(20),
      O => p_0_in(20)
    );
\sendreg[21]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(21),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(21),
      O => p_0_in(21)
    );
\sendreg[22]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(22),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(22),
      O => p_0_in(22)
    );
\sendreg[23]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(23),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(23),
      O => p_0_in(23)
    );
\sendreg[24]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(24),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(24),
      O => p_0_in(24)
    );
\sendreg[25]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(25),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(25),
      O => p_0_in(25)
    );
\sendreg[26]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(26),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(26),
      O => p_0_in(26)
    );
\sendreg[27]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(27),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(27),
      O => p_0_in(27)
    );
\sendreg[28]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(28),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(28),
      O => p_0_in(28)
    );
\sendreg[29]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(29),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(29),
      O => p_0_in(29)
    );
\sendreg[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(2),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(2),
      O => p_0_in(2)
    );
\sendreg[30]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(30),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(30),
      O => p_0_in(30)
    );
\sendreg[31]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(31),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(31),
      O => p_0_in(31)
    );
\sendreg[32]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(32),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(32),
      O => p_0_in(32)
    );
\sendreg[33]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(33),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(33),
      O => p_0_in(33)
    );
\sendreg[34]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(34),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(34),
      O => p_0_in(34)
    );
\sendreg[35]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(35),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(35),
      O => p_0_in(35)
    );
\sendreg[36]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(36),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(36),
      O => p_0_in(36)
    );
\sendreg[37]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(37),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(37),
      O => p_0_in(37)
    );
\sendreg[38]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(38),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(38),
      O => p_0_in(38)
    );
\sendreg[39]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(39),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(39),
      O => p_0_in(39)
    );
\sendreg[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(3),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(3),
      O => p_0_in(3)
    );
\sendreg[40]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(40),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(40),
      O => p_0_in(40)
    );
\sendreg[41]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(41),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(41),
      O => p_0_in(41)
    );
\sendreg[42]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(42),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(42),
      O => p_0_in(42)
    );
\sendreg[43]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(43),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(43),
      O => p_0_in(43)
    );
\sendreg[44]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(44),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(44),
      O => p_0_in(44)
    );
\sendreg[45]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(45),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(45),
      O => p_0_in(45)
    );
\sendreg[46]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(46),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(46),
      O => p_0_in(46)
    );
\sendreg[47]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(47),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(47),
      O => p_0_in(47)
    );
\sendreg[48]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(48),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(48),
      O => p_0_in(48)
    );
\sendreg[49]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(49),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(49),
      O => p_0_in(49)
    );
\sendreg[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(4),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(4),
      O => p_0_in(4)
    );
\sendreg[50]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(50),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(50),
      O => p_0_in(50)
    );
\sendreg[51]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(51),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(51),
      O => p_0_in(51)
    );
\sendreg[52]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(52),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(52),
      O => p_0_in(52)
    );
\sendreg[53]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(53),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(53),
      O => p_0_in(53)
    );
\sendreg[54]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(54),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(54),
      O => p_0_in(54)
    );
\sendreg[55]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(55),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(55),
      O => p_0_in(55)
    );
\sendreg[56]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(56),
      I1 => \^sendreg_reg[63]_0\,
      O => p_0_in(56)
    );
\sendreg[57]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(57),
      I1 => \^sendreg_reg[63]_0\,
      O => p_0_in(57)
    );
\sendreg[58]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(58),
      I1 => \^sendreg_reg[63]_0\,
      O => p_0_in(58)
    );
\sendreg[59]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(59),
      I1 => \^sendreg_reg[63]_0\,
      O => p_0_in(59)
    );
\sendreg[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(5),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(5),
      O => p_0_in(5)
    );
\sendreg[60]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(60),
      I1 => \^sendreg_reg[63]_0\,
      O => p_0_in(60)
    );
\sendreg[61]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(61),
      I1 => \^sendreg_reg[63]_0\,
      O => p_0_in(61)
    );
\sendreg[62]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(62),
      I1 => \^sendreg_reg[63]_0\,
      O => p_0_in(62)
    );
\sendreg[63]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(63),
      I1 => \^sendreg_reg[63]_0\,
      O => p_0_in(63)
    );
\sendreg[63]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \sendreg[63]_i_3__0_n_0\
    );
\sendreg[63]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111011111111"
    )
        port map (
      I0 => isa_cs_reg,
      I1 => \addr_reg[5]\,
      I2 => \sendreg[63]_i_7__2_n_0\,
      I3 => tx_len_reg(7),
      I4 => tx_len_reg(6),
      I5 => \sendreg[63]_i_8__1_n_0\,
      O => \^sendreg_reg[63]_0\
    );
\sendreg[63]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => tx_len_reg(1),
      O => \sendreg[63]_i_7__2_n_0\
    );
\sendreg[63]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => tx_len_reg(5),
      I1 => tx_len_reg(3),
      I2 => tx_len_reg(4),
      I3 => tx_len_reg(2),
      O => \sendreg[63]_i_8__1_n_0\
    );
\sendreg[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(6),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(6),
      O => p_0_in(6)
    );
\sendreg[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(7),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(7),
      O => p_0_in(7)
    );
\sendreg[8]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(8),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(8),
      O => p_0_in(8)
    );
\sendreg[9]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(9),
      I1 => \^sendreg_reg[63]_0\,
      I2 => getdata_in(9),
      O => p_0_in(9)
    );
\sendreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(0),
      Q => \sendreg_reg_n_0_[0]\
    );
\sendreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(10),
      Q => data1(2)
    );
\sendreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(11),
      Q => data1(3)
    );
\sendreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(12),
      Q => data1(4)
    );
\sendreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(13),
      Q => data1(5)
    );
\sendreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(14),
      Q => data1(6)
    );
\sendreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(15),
      Q => data1(7)
    );
\sendreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(16),
      Q => data1(8)
    );
\sendreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(17),
      Q => data1(9)
    );
\sendreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(18),
      Q => data1(10)
    );
\sendreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(19),
      Q => data1(11)
    );
\sendreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(1),
      Q => \sendreg_reg_n_0_[1]\
    );
\sendreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(20),
      Q => data1(12)
    );
\sendreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(21),
      Q => data1(13)
    );
\sendreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(22),
      Q => data1(14)
    );
\sendreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(23),
      Q => data1(15)
    );
\sendreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(24),
      Q => data1(16)
    );
\sendreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(25),
      Q => data1(17)
    );
\sendreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(26),
      Q => data1(18)
    );
\sendreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(27),
      Q => data1(19)
    );
\sendreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(28),
      Q => data1(20)
    );
\sendreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(29),
      Q => data1(21)
    );
\sendreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(2),
      Q => \sendreg_reg_n_0_[2]\
    );
\sendreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(30),
      Q => data1(22)
    );
\sendreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(31),
      Q => data1(23)
    );
\sendreg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(32),
      Q => data1(24)
    );
\sendreg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(33),
      Q => data1(25)
    );
\sendreg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(34),
      Q => data1(26)
    );
\sendreg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(35),
      Q => data1(27)
    );
\sendreg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(36),
      Q => data1(28)
    );
\sendreg_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(37),
      Q => data1(29)
    );
\sendreg_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(38),
      Q => data1(30)
    );
\sendreg_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(39),
      Q => data1(31)
    );
\sendreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(3),
      Q => \sendreg_reg_n_0_[3]\
    );
\sendreg_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(40),
      Q => data1(32)
    );
\sendreg_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(41),
      Q => data1(33)
    );
\sendreg_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(42),
      Q => data1(34)
    );
\sendreg_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(43),
      Q => data1(35)
    );
\sendreg_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(44),
      Q => data1(36)
    );
\sendreg_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(45),
      Q => data1(37)
    );
\sendreg_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(46),
      Q => data1(38)
    );
\sendreg_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(47),
      Q => data1(39)
    );
\sendreg_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(48),
      Q => data1(40)
    );
\sendreg_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(49),
      Q => data1(41)
    );
\sendreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(4),
      Q => \sendreg_reg_n_0_[4]\
    );
\sendreg_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(50),
      Q => data1(42)
    );
\sendreg_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(51),
      Q => data1(43)
    );
\sendreg_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(52),
      Q => data1(44)
    );
\sendreg_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(53),
      Q => data1(45)
    );
\sendreg_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(54),
      Q => data1(46)
    );
\sendreg_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(55),
      Q => data1(47)
    );
\sendreg_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(56),
      Q => data1(48)
    );
\sendreg_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(57),
      Q => data1(49)
    );
\sendreg_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(58),
      Q => data1(50)
    );
\sendreg_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(59),
      Q => data1(51)
    );
\sendreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(5),
      Q => \sendreg_reg_n_0_[5]\
    );
\sendreg_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(60),
      Q => data1(52)
    );
\sendreg_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(61),
      Q => data1(53)
    );
\sendreg_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(62),
      Q => data1(54)
    );
\sendreg_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(63),
      Q => data1(55)
    );
\sendreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(6),
      Q => \sendreg_reg_n_0_[6]\
    );
\sendreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(7),
      Q => \sendreg_reg_n_0_[7]\
    );
\sendreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(8),
      Q => data1(0)
    );
\sendreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \tx_len_reg[7]_0\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => p_0_in(9),
      Q => data1(1)
    );
\tx_len[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => E(0),
      I1 => \^q\(0),
      I2 => tx_len_reg(1),
      O => \p_0_in__7\(1)
    );
\tx_len[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => E(0),
      I1 => \^q\(0),
      I2 => tx_len_reg(1),
      I3 => tx_len_reg(2),
      O => \p_0_in__7\(2)
    );
\tx_len[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => E(0),
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      I3 => tx_len_reg(2),
      I4 => tx_len_reg(3),
      O => \p_0_in__7\(3)
    );
\tx_len[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => E(0),
      I1 => tx_len_reg(3),
      I2 => tx_len_reg(1),
      I3 => \^q\(0),
      I4 => tx_len_reg(2),
      I5 => tx_len_reg(4),
      O => \p_0_in__7\(4)
    );
\tx_len[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => E(0),
      I1 => \tx_len[5]_i_2__6_n_0\,
      I2 => tx_len_reg(5),
      O => \p_0_in__7\(5)
    );
\tx_len[5]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => tx_len_reg(3),
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      I3 => tx_len_reg(2),
      I4 => tx_len_reg(4),
      O => \tx_len[5]_i_2__6_n_0\
    );
\tx_len[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => E(0),
      I1 => \tx_len[7]_i_3__6_n_0\,
      I2 => tx_len_reg(6),
      O => \p_0_in__7\(6)
    );
\tx_len[7]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => E(0),
      I1 => \tx_len[7]_i_3__6_n_0\,
      I2 => tx_len_reg(6),
      I3 => tx_len_reg(7),
      O => \p_0_in__7\(7)
    );
\tx_len[7]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_len_reg(4),
      I1 => tx_len_reg(2),
      I2 => \^q\(0),
      I3 => tx_len_reg(1),
      I4 => tx_len_reg(3),
      I5 => tx_len_reg(5),
      O => \tx_len[7]_i_3__6_n_0\
    );
\tx_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => D(0),
      Q => \^q\(0)
    );
\tx_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => \p_0_in__7\(1),
      Q => tx_len_reg(1)
    );
\tx_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => \p_0_in__7\(2),
      Q => tx_len_reg(2)
    );
\tx_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => \p_0_in__7\(3),
      Q => tx_len_reg(3)
    );
\tx_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => \p_0_in__7\(4),
      Q => tx_len_reg(4)
    );
\tx_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => \p_0_in__7\(5),
      Q => tx_len_reg(5)
    );
\tx_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => \p_0_in__7\(6),
      Q => tx_len_reg(6)
    );
\tx_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[63]_i_3__0_n_0\,
      D => \p_0_in__7\(7),
      Q => tx_len_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized16\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \senddata_reg[7]_0\ : out STD_LOGIC;
    \sendreg_reg[63]_0\ : out STD_LOGIC;
    \addr_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[6]\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    rreg_series_trigger_stoptime_valid : in STD_LOGIC;
    rreg_series_trigger_stoptime : in STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    \addr_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_0 : in STD_LOGIC;
    reset_1 : in STD_LOGIC;
    rd_down_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized16\ : entity is "isa_send_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized16\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check[0]_i_1_n_0\ : STD_LOGIC;
  signal \check[1]_i_1_n_0\ : STD_LOGIC;
  signal \check[2]_i_1_n_0\ : STD_LOGIC;
  signal \check[3]_i_1_n_0\ : STD_LOGIC;
  signal \check[4]_i_1_n_0\ : STD_LOGIC;
  signal \check[5]_i_1_n_0\ : STD_LOGIC;
  signal \check[6]_i_1_n_0\ : STD_LOGIC;
  signal \check[7]_i_1_n_0\ : STD_LOGIC;
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[3]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal getdata_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \senddata[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \senddata[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \senddata[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \senddata[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \senddata[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \senddata[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \senddata[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_2__8_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_4__6_n_0\ : STD_LOGIC;
  signal \^senddata_reg[7]_0\ : STD_LOGIC;
  signal \sendreg[63]_i_3__1_n_0\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[7]\ : STD_LOGIC;
  signal \tx_len[5]_i_2__7_n_0\ : STD_LOGIC;
  signal \tx_len[7]_i_3__7_n_0\ : STD_LOGIC;
  signal tx_len_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1\ : label is "soft_lutpair1423";
  attribute SOFT_HLUTNM of \check[1]_i_1\ : label is "soft_lutpair1424";
  attribute SOFT_HLUTNM of \check[2]_i_1\ : label is "soft_lutpair1425";
  attribute SOFT_HLUTNM of \check[3]_i_1\ : label is "soft_lutpair1426";
  attribute SOFT_HLUTNM of \check[4]_i_1\ : label is "soft_lutpair1427";
  attribute SOFT_HLUTNM of \check[5]_i_1\ : label is "soft_lutpair1428";
  attribute SOFT_HLUTNM of \check[6]_i_1\ : label is "soft_lutpair1429";
  attribute SOFT_HLUTNM of \check[7]_i_1\ : label is "soft_lutpair1423";
  attribute SOFT_HLUTNM of \senddata[1]_i_1__7\ : label is "soft_lutpair1455";
  attribute SOFT_HLUTNM of \senddata[2]_i_1__7\ : label is "soft_lutpair1456";
  attribute SOFT_HLUTNM of \senddata[3]_i_1__7\ : label is "soft_lutpair1456";
  attribute SOFT_HLUTNM of \senddata[4]_i_1__7\ : label is "soft_lutpair1455";
  attribute SOFT_HLUTNM of \senddata[5]_i_1__7\ : label is "soft_lutpair1457";
  attribute SOFT_HLUTNM of \senddata[7]_i_2__8\ : label is "soft_lutpair1457";
  attribute SOFT_HLUTNM of \senddata[7]_i_4__6\ : label is "soft_lutpair1420";
  attribute SOFT_HLUTNM of \sendreg[0]_i_1\ : label is "soft_lutpair1424";
  attribute SOFT_HLUTNM of \sendreg[10]_i_1\ : label is "soft_lutpair1432";
  attribute SOFT_HLUTNM of \sendreg[11]_i_1\ : label is "soft_lutpair1432";
  attribute SOFT_HLUTNM of \sendreg[12]_i_1\ : label is "soft_lutpair1433";
  attribute SOFT_HLUTNM of \sendreg[13]_i_1\ : label is "soft_lutpair1433";
  attribute SOFT_HLUTNM of \sendreg[14]_i_1\ : label is "soft_lutpair1434";
  attribute SOFT_HLUTNM of \sendreg[15]_i_1\ : label is "soft_lutpair1434";
  attribute SOFT_HLUTNM of \sendreg[16]_i_1\ : label is "soft_lutpair1435";
  attribute SOFT_HLUTNM of \sendreg[17]_i_1\ : label is "soft_lutpair1435";
  attribute SOFT_HLUTNM of \sendreg[18]_i_1\ : label is "soft_lutpair1436";
  attribute SOFT_HLUTNM of \sendreg[19]_i_1\ : label is "soft_lutpair1436";
  attribute SOFT_HLUTNM of \sendreg[1]_i_1\ : label is "soft_lutpair1425";
  attribute SOFT_HLUTNM of \sendreg[20]_i_1\ : label is "soft_lutpair1437";
  attribute SOFT_HLUTNM of \sendreg[21]_i_1\ : label is "soft_lutpair1437";
  attribute SOFT_HLUTNM of \sendreg[22]_i_1\ : label is "soft_lutpair1438";
  attribute SOFT_HLUTNM of \sendreg[23]_i_1\ : label is "soft_lutpair1438";
  attribute SOFT_HLUTNM of \sendreg[24]_i_1\ : label is "soft_lutpair1439";
  attribute SOFT_HLUTNM of \sendreg[25]_i_1\ : label is "soft_lutpair1439";
  attribute SOFT_HLUTNM of \sendreg[26]_i_1\ : label is "soft_lutpair1440";
  attribute SOFT_HLUTNM of \sendreg[27]_i_1\ : label is "soft_lutpair1441";
  attribute SOFT_HLUTNM of \sendreg[28]_i_1\ : label is "soft_lutpair1442";
  attribute SOFT_HLUTNM of \sendreg[29]_i_1\ : label is "soft_lutpair1440";
  attribute SOFT_HLUTNM of \sendreg[2]_i_1\ : label is "soft_lutpair1426";
  attribute SOFT_HLUTNM of \sendreg[30]_i_1\ : label is "soft_lutpair1441";
  attribute SOFT_HLUTNM of \sendreg[31]_i_1\ : label is "soft_lutpair1442";
  attribute SOFT_HLUTNM of \sendreg[32]_i_1\ : label is "soft_lutpair1443";
  attribute SOFT_HLUTNM of \sendreg[33]_i_1\ : label is "soft_lutpair1443";
  attribute SOFT_HLUTNM of \sendreg[34]_i_1\ : label is "soft_lutpair1444";
  attribute SOFT_HLUTNM of \sendreg[35]_i_1\ : label is "soft_lutpair1444";
  attribute SOFT_HLUTNM of \sendreg[36]_i_1\ : label is "soft_lutpair1445";
  attribute SOFT_HLUTNM of \sendreg[37]_i_1\ : label is "soft_lutpair1445";
  attribute SOFT_HLUTNM of \sendreg[38]_i_1\ : label is "soft_lutpair1446";
  attribute SOFT_HLUTNM of \sendreg[39]_i_1\ : label is "soft_lutpair1446";
  attribute SOFT_HLUTNM of \sendreg[3]_i_1\ : label is "soft_lutpair1427";
  attribute SOFT_HLUTNM of \sendreg[40]_i_1\ : label is "soft_lutpair1447";
  attribute SOFT_HLUTNM of \sendreg[41]_i_1\ : label is "soft_lutpair1447";
  attribute SOFT_HLUTNM of \sendreg[42]_i_1\ : label is "soft_lutpair1448";
  attribute SOFT_HLUTNM of \sendreg[43]_i_1\ : label is "soft_lutpair1448";
  attribute SOFT_HLUTNM of \sendreg[44]_i_1\ : label is "soft_lutpair1449";
  attribute SOFT_HLUTNM of \sendreg[45]_i_1\ : label is "soft_lutpair1449";
  attribute SOFT_HLUTNM of \sendreg[46]_i_1\ : label is "soft_lutpair1450";
  attribute SOFT_HLUTNM of \sendreg[47]_i_1\ : label is "soft_lutpair1450";
  attribute SOFT_HLUTNM of \sendreg[48]_i_1\ : label is "soft_lutpair1451";
  attribute SOFT_HLUTNM of \sendreg[49]_i_1\ : label is "soft_lutpair1451";
  attribute SOFT_HLUTNM of \sendreg[4]_i_1\ : label is "soft_lutpair1428";
  attribute SOFT_HLUTNM of \sendreg[50]_i_1\ : label is "soft_lutpair1452";
  attribute SOFT_HLUTNM of \sendreg[51]_i_1\ : label is "soft_lutpair1452";
  attribute SOFT_HLUTNM of \sendreg[52]_i_1\ : label is "soft_lutpair1453";
  attribute SOFT_HLUTNM of \sendreg[53]_i_1\ : label is "soft_lutpair1453";
  attribute SOFT_HLUTNM of \sendreg[54]_i_1\ : label is "soft_lutpair1454";
  attribute SOFT_HLUTNM of \sendreg[55]_i_1\ : label is "soft_lutpair1454";
  attribute SOFT_HLUTNM of \sendreg[56]_i_1\ : label is "soft_lutpair1458";
  attribute SOFT_HLUTNM of \sendreg[57]_i_1\ : label is "soft_lutpair1459";
  attribute SOFT_HLUTNM of \sendreg[58]_i_1\ : label is "soft_lutpair1460";
  attribute SOFT_HLUTNM of \sendreg[59]_i_1\ : label is "soft_lutpair1461";
  attribute SOFT_HLUTNM of \sendreg[5]_i_1\ : label is "soft_lutpair1429";
  attribute SOFT_HLUTNM of \sendreg[60]_i_1\ : label is "soft_lutpair1461";
  attribute SOFT_HLUTNM of \sendreg[61]_i_1\ : label is "soft_lutpair1458";
  attribute SOFT_HLUTNM of \sendreg[62]_i_1\ : label is "soft_lutpair1459";
  attribute SOFT_HLUTNM of \sendreg[63]_i_2\ : label is "soft_lutpair1460";
  attribute SOFT_HLUTNM of \sendreg[63]_i_7__3\ : label is "soft_lutpair1422";
  attribute SOFT_HLUTNM of \sendreg[63]_i_8__2\ : label is "soft_lutpair1420";
  attribute SOFT_HLUTNM of \sendreg[6]_i_1\ : label is "soft_lutpair1430";
  attribute SOFT_HLUTNM of \sendreg[7]_i_1\ : label is "soft_lutpair1430";
  attribute SOFT_HLUTNM of \sendreg[8]_i_1\ : label is "soft_lutpair1431";
  attribute SOFT_HLUTNM of \sendreg[9]_i_1\ : label is "soft_lutpair1431";
  attribute SOFT_HLUTNM of \tx_len[1]_i_1\ : label is "soft_lutpair1422";
  attribute SOFT_HLUTNM of \tx_len[2]_i_1\ : label is "soft_lutpair1419";
  attribute SOFT_HLUTNM of \tx_len[3]_i_1\ : label is "soft_lutpair1419";
  attribute SOFT_HLUTNM of \tx_len[6]_i_1\ : label is "soft_lutpair1421";
  attribute SOFT_HLUTNM of \tx_len[7]_i_2\ : label is "soft_lutpair1421";
begin
  Q(0) <= \^q\(0);
  \senddata_reg[7]_0\ <= \^senddata_reg[7]_0\;
\check[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \check_reg_n_0_[0]\,
      I2 => \sendreg_reg_n_0_[0]\,
      O => \check[0]_i_1_n_0\
    );
\check[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \check_reg_n_0_[1]\,
      I2 => \sendreg_reg_n_0_[1]\,
      O => \check[1]_i_1_n_0\
    );
\check[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \check_reg_n_0_[2]\,
      I2 => \sendreg_reg_n_0_[2]\,
      O => \check[2]_i_1_n_0\
    );
\check[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \check_reg_n_0_[3]\,
      I2 => \sendreg_reg_n_0_[3]\,
      O => \check[3]_i_1_n_0\
    );
\check[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \check_reg_n_0_[4]\,
      I2 => \sendreg_reg_n_0_[4]\,
      O => \check[4]_i_1_n_0\
    );
\check[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \check_reg_n_0_[5]\,
      I2 => \sendreg_reg_n_0_[5]\,
      O => \check[5]_i_1_n_0\
    );
\check[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \check_reg_n_0_[6]\,
      I2 => \sendreg_reg_n_0_[6]\,
      O => \check[6]_i_1_n_0\
    );
\check[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \sendreg_reg_n_0_[7]\,
      O => \check[7]_i_1_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => \check[0]_i_1_n_0\,
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => \check[1]_i_1_n_0\,
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => \check[2]_i_1_n_0\,
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => \check[3]_i_1_n_0\,
      Q => \check_reg_n_0_[3]\
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => \check[4]_i_1_n_0\,
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => \check[5]_i_1_n_0\,
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => \check[6]_i_1_n_0\,
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => \check[7]_i_1_n_0\,
      Q => \check_reg_n_0_[7]\
    );
\getdata_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(0),
      Q => getdata_in(0),
      R => '0'
    );
\getdata_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(10),
      Q => getdata_in(10),
      R => '0'
    );
\getdata_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(11),
      Q => getdata_in(11),
      R => '0'
    );
\getdata_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(12),
      Q => getdata_in(12),
      R => '0'
    );
\getdata_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(13),
      Q => getdata_in(13),
      R => '0'
    );
\getdata_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(14),
      Q => getdata_in(14),
      R => '0'
    );
\getdata_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(15),
      Q => getdata_in(15),
      R => '0'
    );
\getdata_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(16),
      Q => getdata_in(16),
      R => '0'
    );
\getdata_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(17),
      Q => getdata_in(17),
      R => '0'
    );
\getdata_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(18),
      Q => getdata_in(18),
      R => '0'
    );
\getdata_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(19),
      Q => getdata_in(19),
      R => '0'
    );
\getdata_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(1),
      Q => getdata_in(1),
      R => '0'
    );
\getdata_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(20),
      Q => getdata_in(20),
      R => '0'
    );
\getdata_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(21),
      Q => getdata_in(21),
      R => '0'
    );
\getdata_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(22),
      Q => getdata_in(22),
      R => '0'
    );
\getdata_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(23),
      Q => getdata_in(23),
      R => '0'
    );
\getdata_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(24),
      Q => getdata_in(24),
      R => '0'
    );
\getdata_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(25),
      Q => getdata_in(25),
      R => '0'
    );
\getdata_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(26),
      Q => getdata_in(26),
      R => '0'
    );
\getdata_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(27),
      Q => getdata_in(27),
      R => '0'
    );
\getdata_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(28),
      Q => getdata_in(28),
      R => '0'
    );
\getdata_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(29),
      Q => getdata_in(29),
      R => '0'
    );
\getdata_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(2),
      Q => getdata_in(2),
      R => '0'
    );
\getdata_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(30),
      Q => getdata_in(30),
      R => '0'
    );
\getdata_in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(31),
      Q => getdata_in(31),
      R => '0'
    );
\getdata_in_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(32),
      Q => getdata_in(32),
      R => '0'
    );
\getdata_in_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(33),
      Q => getdata_in(33),
      R => '0'
    );
\getdata_in_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(34),
      Q => getdata_in(34),
      R => '0'
    );
\getdata_in_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(35),
      Q => getdata_in(35),
      R => '0'
    );
\getdata_in_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(36),
      Q => getdata_in(36),
      R => '0'
    );
\getdata_in_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(37),
      Q => getdata_in(37),
      R => '0'
    );
\getdata_in_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(38),
      Q => getdata_in(38),
      R => '0'
    );
\getdata_in_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(39),
      Q => getdata_in(39),
      R => '0'
    );
\getdata_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(3),
      Q => getdata_in(3),
      R => '0'
    );
\getdata_in_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(40),
      Q => getdata_in(40),
      R => '0'
    );
\getdata_in_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(41),
      Q => getdata_in(41),
      R => '0'
    );
\getdata_in_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(42),
      Q => getdata_in(42),
      R => '0'
    );
\getdata_in_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(43),
      Q => getdata_in(43),
      R => '0'
    );
\getdata_in_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(44),
      Q => getdata_in(44),
      R => '0'
    );
\getdata_in_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(45),
      Q => getdata_in(45),
      R => '0'
    );
\getdata_in_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(46),
      Q => getdata_in(46),
      R => '0'
    );
\getdata_in_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(47),
      Q => getdata_in(47),
      R => '0'
    );
\getdata_in_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(48),
      Q => getdata_in(48),
      R => '0'
    );
\getdata_in_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(49),
      Q => getdata_in(49),
      R => '0'
    );
\getdata_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(4),
      Q => getdata_in(4),
      R => '0'
    );
\getdata_in_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(50),
      Q => getdata_in(50),
      R => '0'
    );
\getdata_in_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(51),
      Q => getdata_in(51),
      R => '0'
    );
\getdata_in_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(52),
      Q => getdata_in(52),
      R => '0'
    );
\getdata_in_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(53),
      Q => getdata_in(53),
      R => '0'
    );
\getdata_in_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(54),
      Q => getdata_in(54),
      R => '0'
    );
\getdata_in_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(55),
      Q => getdata_in(55),
      R => '0'
    );
\getdata_in_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(56),
      Q => getdata_in(56),
      R => '0'
    );
\getdata_in_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(57),
      Q => getdata_in(57),
      R => '0'
    );
\getdata_in_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(58),
      Q => getdata_in(58),
      R => '0'
    );
\getdata_in_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(59),
      Q => getdata_in(59),
      R => '0'
    );
\getdata_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(5),
      Q => getdata_in(5),
      R => '0'
    );
\getdata_in_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(60),
      Q => getdata_in(60),
      R => '0'
    );
\getdata_in_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(61),
      Q => getdata_in(61),
      R => '0'
    );
\getdata_in_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(62),
      Q => getdata_in(62),
      R => '0'
    );
\getdata_in_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(63),
      Q => getdata_in(63),
      R => '0'
    );
\getdata_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(6),
      Q => getdata_in(6),
      R => '0'
    );
\getdata_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(7),
      Q => getdata_in(7),
      R => '0'
    );
\getdata_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(8),
      Q => getdata_in(8),
      R => '0'
    );
\getdata_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_series_trigger_stoptime_valid,
      D => rreg_series_trigger_stoptime(9),
      Q => getdata_in(9),
      R => '0'
    );
\senddata[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => \senddata[7]_i_4__6_n_0\,
      I2 => \sendreg_reg_n_0_[0]\,
      O => \senddata[0]_i_1__7_n_0\
    );
\senddata[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[1]\,
      I1 => \senddata[7]_i_4__6_n_0\,
      I2 => \sendreg_reg_n_0_[1]\,
      O => \senddata[1]_i_1__7_n_0\
    );
\senddata[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => \senddata[7]_i_4__6_n_0\,
      I2 => \sendreg_reg_n_0_[2]\,
      O => \senddata[2]_i_1__7_n_0\
    );
\senddata[3]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[3]\,
      I1 => \senddata[7]_i_4__6_n_0\,
      I2 => \sendreg_reg_n_0_[3]\,
      O => \senddata[3]_i_1__7_n_0\
    );
\senddata[4]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[4]\,
      I1 => \senddata[7]_i_4__6_n_0\,
      I2 => \sendreg_reg_n_0_[4]\,
      O => \senddata[4]_i_1__7_n_0\
    );
\senddata[5]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \senddata[7]_i_4__6_n_0\,
      I2 => \sendreg_reg_n_0_[5]\,
      O => \senddata[5]_i_1__7_n_0\
    );
\senddata[6]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[6]\,
      I1 => \senddata[7]_i_4__6_n_0\,
      I2 => \sendreg_reg_n_0_[6]\,
      O => \senddata[6]_i_1__7_n_0\
    );
\senddata[7]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[7]\,
      I1 => \senddata[7]_i_4__6_n_0\,
      I2 => \sendreg_reg_n_0_[7]\,
      O => \senddata[7]_i_2__8_n_0\
    );
\senddata[7]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => tx_len_reg(2),
      I1 => tx_len_reg(4),
      I2 => tx_len_reg(3),
      I3 => tx_len_reg(5),
      I4 => \^senddata_reg[7]_0\,
      O => \senddata[7]_i_4__6_n_0\
    );
\senddata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_1,
      D => \senddata[0]_i_1__7_n_0\,
      Q => \addr_reg[7]\(0)
    );
\senddata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[1]_i_1__7_n_0\,
      Q => \addr_reg[7]\(1)
    );
\senddata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[2]_i_1__7_n_0\,
      Q => \addr_reg[7]\(2)
    );
\senddata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[3]_i_1__7_n_0\,
      Q => \addr_reg[7]\(3)
    );
\senddata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[4]_i_1__7_n_0\,
      Q => \addr_reg[7]\(4)
    );
\senddata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[5]_i_1__7_n_0\,
      Q => \addr_reg[7]\(5)
    );
\senddata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[6]_i_1__7_n_0\,
      Q => \addr_reg[7]\(6)
    );
\senddata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[7]_i_2__8_n_0\,
      Q => \addr_reg[7]\(7)
    );
\sendreg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(0),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(0),
      O => p_0_in(0)
    );
\sendreg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(10),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(10),
      O => p_0_in(10)
    );
\sendreg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(11),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(11),
      O => p_0_in(11)
    );
\sendreg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(12),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(12),
      O => p_0_in(12)
    );
\sendreg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(13),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(13),
      O => p_0_in(13)
    );
\sendreg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(14),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(14),
      O => p_0_in(14)
    );
\sendreg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(15),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(15),
      O => p_0_in(15)
    );
\sendreg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(16),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(16),
      O => p_0_in(16)
    );
\sendreg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(17),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(17),
      O => p_0_in(17)
    );
\sendreg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(18),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(18),
      O => p_0_in(18)
    );
\sendreg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(19),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(19),
      O => p_0_in(19)
    );
\sendreg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(1),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(1),
      O => p_0_in(1)
    );
\sendreg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(20),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(20),
      O => p_0_in(20)
    );
\sendreg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(21),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(21),
      O => p_0_in(21)
    );
\sendreg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(22),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(22),
      O => p_0_in(22)
    );
\sendreg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(23),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(23),
      O => p_0_in(23)
    );
\sendreg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(24),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(24),
      O => p_0_in(24)
    );
\sendreg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(25),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(25),
      O => p_0_in(25)
    );
\sendreg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(26),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(26),
      O => p_0_in(26)
    );
\sendreg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(27),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(27),
      O => p_0_in(27)
    );
\sendreg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(28),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(28),
      O => p_0_in(28)
    );
\sendreg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(29),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(29),
      O => p_0_in(29)
    );
\sendreg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(2),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(2),
      O => p_0_in(2)
    );
\sendreg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(30),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(30),
      O => p_0_in(30)
    );
\sendreg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(31),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(31),
      O => p_0_in(31)
    );
\sendreg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(32),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(32),
      O => p_0_in(32)
    );
\sendreg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(33),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(33),
      O => p_0_in(33)
    );
\sendreg[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(34),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(34),
      O => p_0_in(34)
    );
\sendreg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(35),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(35),
      O => p_0_in(35)
    );
\sendreg[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(36),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(36),
      O => p_0_in(36)
    );
\sendreg[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(37),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(37),
      O => p_0_in(37)
    );
\sendreg[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(38),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(38),
      O => p_0_in(38)
    );
\sendreg[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(39),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(39),
      O => p_0_in(39)
    );
\sendreg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(3),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(3),
      O => p_0_in(3)
    );
\sendreg[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(40),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(40),
      O => p_0_in(40)
    );
\sendreg[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(41),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(41),
      O => p_0_in(41)
    );
\sendreg[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(42),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(42),
      O => p_0_in(42)
    );
\sendreg[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(43),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(43),
      O => p_0_in(43)
    );
\sendreg[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(44),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(44),
      O => p_0_in(44)
    );
\sendreg[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(45),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(45),
      O => p_0_in(45)
    );
\sendreg[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(46),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(46),
      O => p_0_in(46)
    );
\sendreg[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(47),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(47),
      O => p_0_in(47)
    );
\sendreg[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(48),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(48),
      O => p_0_in(48)
    );
\sendreg[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(49),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(49),
      O => p_0_in(49)
    );
\sendreg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(4),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(4),
      O => p_0_in(4)
    );
\sendreg[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(50),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(50),
      O => p_0_in(50)
    );
\sendreg[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(51),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(51),
      O => p_0_in(51)
    );
\sendreg[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(52),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(52),
      O => p_0_in(52)
    );
\sendreg[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(53),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(53),
      O => p_0_in(53)
    );
\sendreg[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(54),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(54),
      O => p_0_in(54)
    );
\sendreg[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(55),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(55),
      O => p_0_in(55)
    );
\sendreg[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(56),
      I1 => \addr_reg[6]\,
      O => p_0_in(56)
    );
\sendreg[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(57),
      I1 => \addr_reg[6]\,
      O => p_0_in(57)
    );
\sendreg[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(58),
      I1 => \addr_reg[6]\,
      O => p_0_in(58)
    );
\sendreg[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(59),
      I1 => \addr_reg[6]\,
      O => p_0_in(59)
    );
\sendreg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(5),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(5),
      O => p_0_in(5)
    );
\sendreg[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(60),
      I1 => \addr_reg[6]\,
      O => p_0_in(60)
    );
\sendreg[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(61),
      I1 => \addr_reg[6]\,
      O => p_0_in(61)
    );
\sendreg[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(62),
      I1 => \addr_reg[6]\,
      O => p_0_in(62)
    );
\sendreg[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(63),
      I1 => \addr_reg[6]\,
      O => p_0_in(63)
    );
\sendreg[63]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \sendreg[63]_i_3__1_n_0\
    );
\sendreg[63]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tx_len_reg(1),
      I1 => \^q\(0),
      I2 => tx_len_reg(7),
      I3 => tx_len_reg(6),
      O => \^senddata_reg[7]_0\
    );
\sendreg[63]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => tx_len_reg(5),
      I1 => tx_len_reg(3),
      I2 => tx_len_reg(4),
      I3 => tx_len_reg(2),
      O => \sendreg_reg[63]_0\
    );
\sendreg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(6),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(6),
      O => p_0_in(6)
    );
\sendreg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(7),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(7),
      O => p_0_in(7)
    );
\sendreg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(8),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(8),
      O => p_0_in(8)
    );
\sendreg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(9),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(9),
      O => p_0_in(9)
    );
\sendreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(0),
      Q => \sendreg_reg_n_0_[0]\
    );
\sendreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(10),
      Q => data1(2)
    );
\sendreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(11),
      Q => data1(3)
    );
\sendreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(12),
      Q => data1(4)
    );
\sendreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(13),
      Q => data1(5)
    );
\sendreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(14),
      Q => data1(6)
    );
\sendreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(15),
      Q => data1(7)
    );
\sendreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(16),
      Q => data1(8)
    );
\sendreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(17),
      Q => data1(9)
    );
\sendreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(18),
      Q => data1(10)
    );
\sendreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(19),
      Q => data1(11)
    );
\sendreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(1),
      Q => \sendreg_reg_n_0_[1]\
    );
\sendreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(20),
      Q => data1(12)
    );
\sendreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(21),
      Q => data1(13)
    );
\sendreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(22),
      Q => data1(14)
    );
\sendreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(23),
      Q => data1(15)
    );
\sendreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(24),
      Q => data1(16)
    );
\sendreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(25),
      Q => data1(17)
    );
\sendreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(26),
      Q => data1(18)
    );
\sendreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(27),
      Q => data1(19)
    );
\sendreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(28),
      Q => data1(20)
    );
\sendreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(29),
      Q => data1(21)
    );
\sendreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(2),
      Q => \sendreg_reg_n_0_[2]\
    );
\sendreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(30),
      Q => data1(22)
    );
\sendreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(31),
      Q => data1(23)
    );
\sendreg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(32),
      Q => data1(24)
    );
\sendreg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(33),
      Q => data1(25)
    );
\sendreg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(34),
      Q => data1(26)
    );
\sendreg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(35),
      Q => data1(27)
    );
\sendreg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(36),
      Q => data1(28)
    );
\sendreg_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(37),
      Q => data1(29)
    );
\sendreg_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(38),
      Q => data1(30)
    );
\sendreg_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(39),
      Q => data1(31)
    );
\sendreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(3),
      Q => \sendreg_reg_n_0_[3]\
    );
\sendreg_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(40),
      Q => data1(32)
    );
\sendreg_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(41),
      Q => data1(33)
    );
\sendreg_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(42),
      Q => data1(34)
    );
\sendreg_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(43),
      Q => data1(35)
    );
\sendreg_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(44),
      Q => data1(36)
    );
\sendreg_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(45),
      Q => data1(37)
    );
\sendreg_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(46),
      Q => data1(38)
    );
\sendreg_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(47),
      Q => data1(39)
    );
\sendreg_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(48),
      Q => data1(40)
    );
\sendreg_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(49),
      Q => data1(41)
    );
\sendreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(4),
      Q => \sendreg_reg_n_0_[4]\
    );
\sendreg_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(50),
      Q => data1(42)
    );
\sendreg_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(51),
      Q => data1(43)
    );
\sendreg_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(52),
      Q => data1(44)
    );
\sendreg_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(53),
      Q => data1(45)
    );
\sendreg_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(54),
      Q => data1(46)
    );
\sendreg_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(55),
      Q => data1(47)
    );
\sendreg_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(56),
      Q => data1(48)
    );
\sendreg_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(57),
      Q => data1(49)
    );
\sendreg_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(58),
      Q => data1(50)
    );
\sendreg_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(59),
      Q => data1(51)
    );
\sendreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(5),
      Q => \sendreg_reg_n_0_[5]\
    );
\sendreg_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(60),
      Q => data1(52)
    );
\sendreg_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(61),
      Q => data1(53)
    );
\sendreg_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(62),
      Q => data1(54)
    );
\sendreg_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(63),
      Q => data1(55)
    );
\sendreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(6),
      Q => \sendreg_reg_n_0_[6]\
    );
\sendreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(7),
      Q => \sendreg_reg_n_0_[7]\
    );
\sendreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(8),
      Q => data1(0)
    );
\sendreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[6]_0\(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => p_0_in(9),
      Q => data1(1)
    );
\tx_len[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => E(0),
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      O => \p_0_in__8\(1)
    );
\tx_len[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => E(0),
      I1 => \^q\(0),
      I2 => tx_len_reg(1),
      I3 => tx_len_reg(2),
      O => \p_0_in__8\(2)
    );
\tx_len[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => E(0),
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      I3 => tx_len_reg(2),
      I4 => tx_len_reg(3),
      O => \p_0_in__8\(3)
    );
\tx_len[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => tx_len_reg(4),
      I1 => tx_len_reg(3),
      I2 => tx_len_reg(1),
      I3 => \^q\(0),
      I4 => tx_len_reg(2),
      I5 => E(0),
      O => \p_0_in__8\(4)
    );
\tx_len[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => E(0),
      I1 => \tx_len[5]_i_2__7_n_0\,
      I2 => tx_len_reg(5),
      O => \p_0_in__8\(5)
    );
\tx_len[5]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => tx_len_reg(3),
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      I3 => tx_len_reg(2),
      I4 => tx_len_reg(4),
      O => \tx_len[5]_i_2__7_n_0\
    );
\tx_len[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => E(0),
      I1 => \tx_len[7]_i_3__7_n_0\,
      I2 => tx_len_reg(6),
      O => \p_0_in__8\(6)
    );
\tx_len[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => E(0),
      I1 => \tx_len[7]_i_3__7_n_0\,
      I2 => tx_len_reg(6),
      I3 => tx_len_reg(7),
      O => \p_0_in__8\(7)
    );
\tx_len[7]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_len_reg(4),
      I1 => tx_len_reg(2),
      I2 => \^q\(0),
      I3 => tx_len_reg(1),
      I4 => tx_len_reg(3),
      I5 => tx_len_reg(5),
      O => \tx_len[7]_i_3__7_n_0\
    );
\tx_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rd_down_reg(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => D(0),
      Q => \^q\(0)
    );
\tx_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rd_down_reg(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => \p_0_in__8\(1),
      Q => tx_len_reg(1)
    );
\tx_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rd_down_reg(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => \p_0_in__8\(2),
      Q => tx_len_reg(2)
    );
\tx_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rd_down_reg(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => \p_0_in__8\(3),
      Q => tx_len_reg(3)
    );
\tx_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rd_down_reg(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => \p_0_in__8\(4),
      Q => tx_len_reg(4)
    );
\tx_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rd_down_reg(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => \p_0_in__8\(5),
      Q => tx_len_reg(5)
    );
\tx_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rd_down_reg(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => \p_0_in__8\(6),
      Q => tx_len_reg(6)
    );
\tx_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rd_down_reg(0),
      CLR => \sendreg[63]_i_3__1_n_0\,
      D => \p_0_in__8\(7),
      Q => tx_len_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_debug4_valid : in STD_LOGIC;
    rreg_system_debug4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized2\ : entity is "isa_send_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized2\ is
  signal \getdata_in_reg_n_0_[0]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[1]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[2]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[3]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[4]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[5]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[6]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[7]\ : STD_LOGIC;
begin
\getdata_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug4_valid,
      D => rreg_system_debug4(0),
      Q => \getdata_in_reg_n_0_[0]\,
      R => '0'
    );
\getdata_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug4_valid,
      D => rreg_system_debug4(1),
      Q => \getdata_in_reg_n_0_[1]\,
      R => '0'
    );
\getdata_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug4_valid,
      D => rreg_system_debug4(2),
      Q => \getdata_in_reg_n_0_[2]\,
      R => '0'
    );
\getdata_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug4_valid,
      D => rreg_system_debug4(3),
      Q => \getdata_in_reg_n_0_[3]\,
      R => '0'
    );
\getdata_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug4_valid,
      D => rreg_system_debug4(4),
      Q => \getdata_in_reg_n_0_[4]\,
      R => '0'
    );
\getdata_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug4_valid,
      D => rreg_system_debug4(5),
      Q => \getdata_in_reg_n_0_[5]\,
      R => '0'
    );
\getdata_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug4_valid,
      D => rreg_system_debug4(6),
      Q => \getdata_in_reg_n_0_[6]\,
      R => '0'
    );
\getdata_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_debug4_valid,
      D => rreg_system_debug4(7),
      Q => \getdata_in_reg_n_0_[7]\,
      R => '0'
    );
\senddata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[0]\,
      Q => Q(0)
    );
\senddata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[1]\,
      Q => Q(1)
    );
\senddata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[2]\,
      Q => Q(2)
    );
\senddata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[3]\,
      Q => Q(3)
    );
\senddata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[4]\,
      Q => Q(4)
    );
\senddata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[5]\,
      Q => Q(5)
    );
\senddata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[6]\,
      Q => Q(6)
    );
\senddata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[7]\,
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_status_valid : in STD_LOGIC;
    rreg_system_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized3\ : entity is "isa_send_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized3\ is
  signal \getdata_in_reg_n_0_[0]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[1]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[2]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[3]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[4]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[5]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[6]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[7]\ : STD_LOGIC;
begin
\getdata_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_status_valid,
      D => rreg_system_status(0),
      Q => \getdata_in_reg_n_0_[0]\,
      R => '0'
    );
\getdata_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_status_valid,
      D => rreg_system_status(1),
      Q => \getdata_in_reg_n_0_[1]\,
      R => '0'
    );
\getdata_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_status_valid,
      D => rreg_system_status(2),
      Q => \getdata_in_reg_n_0_[2]\,
      R => '0'
    );
\getdata_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_status_valid,
      D => rreg_system_status(3),
      Q => \getdata_in_reg_n_0_[3]\,
      R => '0'
    );
\getdata_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_status_valid,
      D => rreg_system_status(4),
      Q => \getdata_in_reg_n_0_[4]\,
      R => '0'
    );
\getdata_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_status_valid,
      D => rreg_system_status(5),
      Q => \getdata_in_reg_n_0_[5]\,
      R => '0'
    );
\getdata_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_status_valid,
      D => rreg_system_status(6),
      Q => \getdata_in_reg_n_0_[6]\,
      R => '0'
    );
\getdata_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_status_valid,
      D => rreg_system_status(7),
      Q => \getdata_in_reg_n_0_[7]\,
      R => '0'
    );
\senddata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[0]\,
      Q => Q(0)
    );
\senddata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[1]\,
      Q => Q(1)
    );
\senddata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[2]\,
      Q => Q(2)
    );
\senddata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[3]\,
      Q => Q(3)
    );
\senddata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[4]\,
      Q => Q(4)
    );
\senddata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[5]\,
      Q => Q(5)
    );
\senddata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[6]\,
      Q => Q(6)
    );
\senddata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[7]\,
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sendreg_reg[47]_0\ : out STD_LOGIC;
    \addr_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[5]\ : in STD_LOGIC;
    \addr_reg[6]\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    rreg_system_version_valid : in STD_LOGIC;
    rreg_system_version : in STD_LOGIC_VECTOR ( 47 downto 0 );
    clk : in STD_LOGIC;
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_0 : in STD_LOGIC;
    \addr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized4\ : entity is "isa_send_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \check[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \check[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \check[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \check[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \check[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \check[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \check[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[3]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal getdata_in : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \senddata[0]_i_1_n_0\ : STD_LOGIC;
  signal \senddata[1]_i_1_n_0\ : STD_LOGIC;
  signal \senddata[2]_i_1_n_0\ : STD_LOGIC;
  signal \senddata[3]_i_1_n_0\ : STD_LOGIC;
  signal \senddata[4]_i_1_n_0\ : STD_LOGIC;
  signal \senddata[5]_i_1_n_0\ : STD_LOGIC;
  signal \senddata[6]_i_1_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \sendreg[47]_i_10_n_0\ : STD_LOGIC;
  signal \sendreg[47]_i_3_n_0\ : STD_LOGIC;
  signal \sendreg[47]_i_9_n_0\ : STD_LOGIC;
  signal \^sendreg_reg[47]_0\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[7]\ : STD_LOGIC;
  signal \tx_len[5]_i_2_n_0\ : STD_LOGIC;
  signal \tx_len[7]_i_3_n_0\ : STD_LOGIC;
  signal tx_len_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__5\ : label is "soft_lutpair1577";
  attribute SOFT_HLUTNM of \check[1]_i_1__5\ : label is "soft_lutpair1578";
  attribute SOFT_HLUTNM of \check[2]_i_1__5\ : label is "soft_lutpair1579";
  attribute SOFT_HLUTNM of \check[3]_i_1__5\ : label is "soft_lutpair1580";
  attribute SOFT_HLUTNM of \check[4]_i_1__5\ : label is "soft_lutpair1581";
  attribute SOFT_HLUTNM of \check[5]_i_1__5\ : label is "soft_lutpair1577";
  attribute SOFT_HLUTNM of \check[6]_i_1__5\ : label is "soft_lutpair1578";
  attribute SOFT_HLUTNM of \check[7]_i_1__5\ : label is "soft_lutpair1579";
  attribute SOFT_HLUTNM of \senddata[0]_i_1\ : label is "soft_lutpair1602";
  attribute SOFT_HLUTNM of \senddata[1]_i_1\ : label is "soft_lutpair1603";
  attribute SOFT_HLUTNM of \senddata[2]_i_1\ : label is "soft_lutpair1603";
  attribute SOFT_HLUTNM of \senddata[3]_i_1\ : label is "soft_lutpair1602";
  attribute SOFT_HLUTNM of \senddata[4]_i_1\ : label is "soft_lutpair1604";
  attribute SOFT_HLUTNM of \senddata[5]_i_1\ : label is "soft_lutpair1605";
  attribute SOFT_HLUTNM of \senddata[6]_i_1\ : label is "soft_lutpair1604";
  attribute SOFT_HLUTNM of \senddata[7]_i_2__0\ : label is "soft_lutpair1605";
  attribute SOFT_HLUTNM of \senddata[7]_i_4__1\ : label is "soft_lutpair1575";
  attribute SOFT_HLUTNM of \sendreg[0]_i_1__5\ : label is "soft_lutpair1580";
  attribute SOFT_HLUTNM of \sendreg[10]_i_1__5\ : label is "soft_lutpair1586";
  attribute SOFT_HLUTNM of \sendreg[11]_i_1__5\ : label is "soft_lutpair1586";
  attribute SOFT_HLUTNM of \sendreg[12]_i_1__5\ : label is "soft_lutpair1587";
  attribute SOFT_HLUTNM of \sendreg[13]_i_1__5\ : label is "soft_lutpair1587";
  attribute SOFT_HLUTNM of \sendreg[14]_i_1__5\ : label is "soft_lutpair1588";
  attribute SOFT_HLUTNM of \sendreg[15]_i_1__5\ : label is "soft_lutpair1588";
  attribute SOFT_HLUTNM of \sendreg[16]_i_1__4\ : label is "soft_lutpair1589";
  attribute SOFT_HLUTNM of \sendreg[17]_i_1__4\ : label is "soft_lutpair1589";
  attribute SOFT_HLUTNM of \sendreg[18]_i_1__4\ : label is "soft_lutpair1590";
  attribute SOFT_HLUTNM of \sendreg[19]_i_1__4\ : label is "soft_lutpair1591";
  attribute SOFT_HLUTNM of \sendreg[1]_i_1__5\ : label is "soft_lutpair1581";
  attribute SOFT_HLUTNM of \sendreg[20]_i_1__4\ : label is "soft_lutpair1590";
  attribute SOFT_HLUTNM of \sendreg[21]_i_1__4\ : label is "soft_lutpair1591";
  attribute SOFT_HLUTNM of \sendreg[22]_i_1__4\ : label is "soft_lutpair1592";
  attribute SOFT_HLUTNM of \sendreg[23]_i_1__4\ : label is "soft_lutpair1592";
  attribute SOFT_HLUTNM of \sendreg[24]_i_1__4\ : label is "soft_lutpair1593";
  attribute SOFT_HLUTNM of \sendreg[25]_i_1__4\ : label is "soft_lutpair1593";
  attribute SOFT_HLUTNM of \sendreg[26]_i_1__4\ : label is "soft_lutpair1594";
  attribute SOFT_HLUTNM of \sendreg[27]_i_1__4\ : label is "soft_lutpair1594";
  attribute SOFT_HLUTNM of \sendreg[28]_i_1__4\ : label is "soft_lutpair1595";
  attribute SOFT_HLUTNM of \sendreg[29]_i_1__4\ : label is "soft_lutpair1595";
  attribute SOFT_HLUTNM of \sendreg[2]_i_1__5\ : label is "soft_lutpair1582";
  attribute SOFT_HLUTNM of \sendreg[30]_i_1__4\ : label is "soft_lutpair1596";
  attribute SOFT_HLUTNM of \sendreg[31]_i_1__4\ : label is "soft_lutpair1596";
  attribute SOFT_HLUTNM of \sendreg[32]_i_1__3\ : label is "soft_lutpair1597";
  attribute SOFT_HLUTNM of \sendreg[33]_i_1__3\ : label is "soft_lutpair1597";
  attribute SOFT_HLUTNM of \sendreg[34]_i_1__3\ : label is "soft_lutpair1598";
  attribute SOFT_HLUTNM of \sendreg[35]_i_1__3\ : label is "soft_lutpair1598";
  attribute SOFT_HLUTNM of \sendreg[36]_i_1__3\ : label is "soft_lutpair1599";
  attribute SOFT_HLUTNM of \sendreg[37]_i_1__3\ : label is "soft_lutpair1599";
  attribute SOFT_HLUTNM of \sendreg[38]_i_1__3\ : label is "soft_lutpair1600";
  attribute SOFT_HLUTNM of \sendreg[39]_i_1__3\ : label is "soft_lutpair1600";
  attribute SOFT_HLUTNM of \sendreg[3]_i_1__5\ : label is "soft_lutpair1582";
  attribute SOFT_HLUTNM of \sendreg[40]_i_1__3\ : label is "soft_lutpair1606";
  attribute SOFT_HLUTNM of \sendreg[41]_i_1__3\ : label is "soft_lutpair1607";
  attribute SOFT_HLUTNM of \sendreg[42]_i_1__3\ : label is "soft_lutpair1608";
  attribute SOFT_HLUTNM of \sendreg[43]_i_1__3\ : label is "soft_lutpair1609";
  attribute SOFT_HLUTNM of \sendreg[44]_i_1__3\ : label is "soft_lutpair1608";
  attribute SOFT_HLUTNM of \sendreg[45]_i_1__3\ : label is "soft_lutpair1607";
  attribute SOFT_HLUTNM of \sendreg[46]_i_1__3\ : label is "soft_lutpair1606";
  attribute SOFT_HLUTNM of \sendreg[47]_i_2\ : label is "soft_lutpair1609";
  attribute SOFT_HLUTNM of \sendreg[47]_i_9\ : label is "soft_lutpair1575";
  attribute SOFT_HLUTNM of \sendreg[4]_i_1__5\ : label is "soft_lutpair1583";
  attribute SOFT_HLUTNM of \sendreg[5]_i_1__5\ : label is "soft_lutpair1583";
  attribute SOFT_HLUTNM of \sendreg[6]_i_1__5\ : label is "soft_lutpair1584";
  attribute SOFT_HLUTNM of \sendreg[7]_i_1__5\ : label is "soft_lutpair1584";
  attribute SOFT_HLUTNM of \sendreg[8]_i_1__5\ : label is "soft_lutpair1585";
  attribute SOFT_HLUTNM of \sendreg[9]_i_1__5\ : label is "soft_lutpair1585";
  attribute SOFT_HLUTNM of \tx_len[1]_i_1__5\ : label is "soft_lutpair1601";
  attribute SOFT_HLUTNM of \tx_len[2]_i_1__5\ : label is "soft_lutpair1574";
  attribute SOFT_HLUTNM of \tx_len[3]_i_1__5\ : label is "soft_lutpair1574";
  attribute SOFT_HLUTNM of \tx_len[5]_i_1__5\ : label is "soft_lutpair1601";
  attribute SOFT_HLUTNM of \tx_len[6]_i_1__5\ : label is "soft_lutpair1576";
  attribute SOFT_HLUTNM of \tx_len[7]_i_2__5\ : label is "soft_lutpair1576";
begin
  Q(0) <= \^q\(0);
  \sendreg_reg[47]_0\ <= \^sendreg_reg[47]_0\;
\check[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[47]_0\,
      I1 => \check_reg_n_0_[0]\,
      I2 => \sendreg_reg_n_0_[0]\,
      O => \check[0]_i_1__5_n_0\
    );
\check[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[47]_0\,
      I1 => \check_reg_n_0_[1]\,
      I2 => \sendreg_reg_n_0_[1]\,
      O => \check[1]_i_1__5_n_0\
    );
\check[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[47]_0\,
      I1 => \check_reg_n_0_[2]\,
      I2 => \sendreg_reg_n_0_[2]\,
      O => \check[2]_i_1__5_n_0\
    );
\check[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[47]_0\,
      I1 => \check_reg_n_0_[3]\,
      I2 => \sendreg_reg_n_0_[3]\,
      O => \check[3]_i_1__5_n_0\
    );
\check[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[47]_0\,
      I1 => \check_reg_n_0_[4]\,
      I2 => \sendreg_reg_n_0_[4]\,
      O => \check[4]_i_1__5_n_0\
    );
\check[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[47]_0\,
      I1 => \check_reg_n_0_[5]\,
      I2 => \sendreg_reg_n_0_[5]\,
      O => \check[5]_i_1__5_n_0\
    );
\check[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[47]_0\,
      I1 => \check_reg_n_0_[6]\,
      I2 => \sendreg_reg_n_0_[6]\,
      O => \check[6]_i_1__5_n_0\
    );
\check[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^sendreg_reg[47]_0\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \sendreg_reg_n_0_[7]\,
      O => \check[7]_i_1__5_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => \check[0]_i_1__5_n_0\,
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => \check[1]_i_1__5_n_0\,
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => \check[2]_i_1__5_n_0\,
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => \check[3]_i_1__5_n_0\,
      Q => \check_reg_n_0_[3]\
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => \check[4]_i_1__5_n_0\,
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => \check[5]_i_1__5_n_0\,
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => \check[6]_i_1__5_n_0\,
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => \check[7]_i_1__5_n_0\,
      Q => \check_reg_n_0_[7]\
    );
\getdata_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(0),
      Q => getdata_in(0),
      R => '0'
    );
\getdata_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(10),
      Q => getdata_in(10),
      R => '0'
    );
\getdata_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(11),
      Q => getdata_in(11),
      R => '0'
    );
\getdata_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(12),
      Q => getdata_in(12),
      R => '0'
    );
\getdata_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(13),
      Q => getdata_in(13),
      R => '0'
    );
\getdata_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(14),
      Q => getdata_in(14),
      R => '0'
    );
\getdata_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(15),
      Q => getdata_in(15),
      R => '0'
    );
\getdata_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(16),
      Q => getdata_in(16),
      R => '0'
    );
\getdata_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(17),
      Q => getdata_in(17),
      R => '0'
    );
\getdata_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(18),
      Q => getdata_in(18),
      R => '0'
    );
\getdata_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(19),
      Q => getdata_in(19),
      R => '0'
    );
\getdata_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(1),
      Q => getdata_in(1),
      R => '0'
    );
\getdata_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(20),
      Q => getdata_in(20),
      R => '0'
    );
\getdata_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(21),
      Q => getdata_in(21),
      R => '0'
    );
\getdata_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(22),
      Q => getdata_in(22),
      R => '0'
    );
\getdata_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(23),
      Q => getdata_in(23),
      R => '0'
    );
\getdata_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(24),
      Q => getdata_in(24),
      R => '0'
    );
\getdata_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(25),
      Q => getdata_in(25),
      R => '0'
    );
\getdata_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(26),
      Q => getdata_in(26),
      R => '0'
    );
\getdata_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(27),
      Q => getdata_in(27),
      R => '0'
    );
\getdata_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(28),
      Q => getdata_in(28),
      R => '0'
    );
\getdata_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(29),
      Q => getdata_in(29),
      R => '0'
    );
\getdata_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(2),
      Q => getdata_in(2),
      R => '0'
    );
\getdata_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(30),
      Q => getdata_in(30),
      R => '0'
    );
\getdata_in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(31),
      Q => getdata_in(31),
      R => '0'
    );
\getdata_in_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(32),
      Q => getdata_in(32),
      R => '0'
    );
\getdata_in_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(33),
      Q => getdata_in(33),
      R => '0'
    );
\getdata_in_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(34),
      Q => getdata_in(34),
      R => '0'
    );
\getdata_in_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(35),
      Q => getdata_in(35),
      R => '0'
    );
\getdata_in_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(36),
      Q => getdata_in(36),
      R => '0'
    );
\getdata_in_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(37),
      Q => getdata_in(37),
      R => '0'
    );
\getdata_in_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(38),
      Q => getdata_in(38),
      R => '0'
    );
\getdata_in_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(39),
      Q => getdata_in(39),
      R => '0'
    );
\getdata_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(3),
      Q => getdata_in(3),
      R => '0'
    );
\getdata_in_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(40),
      Q => getdata_in(40),
      R => '0'
    );
\getdata_in_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(41),
      Q => getdata_in(41),
      R => '0'
    );
\getdata_in_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(42),
      Q => getdata_in(42),
      R => '0'
    );
\getdata_in_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(43),
      Q => getdata_in(43),
      R => '0'
    );
\getdata_in_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(44),
      Q => getdata_in(44),
      R => '0'
    );
\getdata_in_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(45),
      Q => getdata_in(45),
      R => '0'
    );
\getdata_in_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(46),
      Q => getdata_in(46),
      R => '0'
    );
\getdata_in_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(47),
      Q => getdata_in(47),
      R => '0'
    );
\getdata_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(4),
      Q => getdata_in(4),
      R => '0'
    );
\getdata_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(5),
      Q => getdata_in(5),
      R => '0'
    );
\getdata_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(6),
      Q => getdata_in(6),
      R => '0'
    );
\getdata_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(7),
      Q => getdata_in(7),
      R => '0'
    );
\getdata_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(8),
      Q => getdata_in(8),
      R => '0'
    );
\getdata_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_version_valid,
      D => rreg_system_version(9),
      Q => getdata_in(9),
      R => '0'
    );
\senddata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[0]\,
      I1 => \senddata[7]_i_4__1_n_0\,
      I2 => \check_reg_n_0_[0]\,
      O => \senddata[0]_i_1_n_0\
    );
\senddata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[1]\,
      I1 => \senddata[7]_i_4__1_n_0\,
      I2 => \check_reg_n_0_[1]\,
      O => \senddata[1]_i_1_n_0\
    );
\senddata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[2]\,
      I1 => \senddata[7]_i_4__1_n_0\,
      I2 => \check_reg_n_0_[2]\,
      O => \senddata[2]_i_1_n_0\
    );
\senddata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[3]\,
      I1 => \senddata[7]_i_4__1_n_0\,
      I2 => \check_reg_n_0_[3]\,
      O => \senddata[3]_i_1_n_0\
    );
\senddata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[4]\,
      I1 => \senddata[7]_i_4__1_n_0\,
      I2 => \check_reg_n_0_[4]\,
      O => \senddata[4]_i_1_n_0\
    );
\senddata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[5]\,
      I1 => \senddata[7]_i_4__1_n_0\,
      I2 => \check_reg_n_0_[5]\,
      O => \senddata[5]_i_1_n_0\
    );
\senddata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[6]\,
      I1 => \senddata[7]_i_4__1_n_0\,
      I2 => \check_reg_n_0_[6]\,
      O => \senddata[6]_i_1_n_0\
    );
\senddata[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sendreg_reg_n_0_[7]\,
      I1 => \senddata[7]_i_4__1_n_0\,
      I2 => \check_reg_n_0_[7]\,
      O => \senddata[7]_i_2__0_n_0\
    );
\senddata[7]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \sendreg[47]_i_10_n_0\,
      I1 => tx_len_reg(4),
      I2 => tx_len_reg(2),
      I3 => tx_len_reg(1),
      I4 => \^q\(0),
      O => \senddata[7]_i_4__1_n_0\
    );
\senddata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[0]_i_1_n_0\,
      Q => \addr_reg[7]\(0)
    );
\senddata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[1]_i_1_n_0\,
      Q => \addr_reg[7]\(1)
    );
\senddata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[2]_i_1_n_0\,
      Q => \addr_reg[7]\(2)
    );
\senddata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[3]_i_1_n_0\,
      Q => \addr_reg[7]\(3)
    );
\senddata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[4]_i_1_n_0\,
      Q => \addr_reg[7]\(4)
    );
\senddata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[5]_i_1_n_0\,
      Q => \addr_reg[7]\(5)
    );
\senddata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[6]_i_1_n_0\,
      Q => \addr_reg[7]\(6)
    );
\senddata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[7]_i_2__0_n_0\,
      Q => \addr_reg[7]\(7)
    );
\sendreg[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(0),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(0),
      O => p_0_in_0(0)
    );
\sendreg[10]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(10),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(10),
      O => p_0_in_0(10)
    );
\sendreg[11]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(11),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(11),
      O => p_0_in_0(11)
    );
\sendreg[12]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(12),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(12),
      O => p_0_in_0(12)
    );
\sendreg[13]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(13),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(13),
      O => p_0_in_0(13)
    );
\sendreg[14]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(14),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(14),
      O => p_0_in_0(14)
    );
\sendreg[15]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(15),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(15),
      O => p_0_in_0(15)
    );
\sendreg[16]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(16),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(16),
      O => p_0_in_0(16)
    );
\sendreg[17]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(17),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(17),
      O => p_0_in_0(17)
    );
\sendreg[18]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(18),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(18),
      O => p_0_in_0(18)
    );
\sendreg[19]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(19),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(19),
      O => p_0_in_0(19)
    );
\sendreg[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(1),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(1),
      O => p_0_in_0(1)
    );
\sendreg[20]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(20),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(20),
      O => p_0_in_0(20)
    );
\sendreg[21]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(21),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(21),
      O => p_0_in_0(21)
    );
\sendreg[22]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(22),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(22),
      O => p_0_in_0(22)
    );
\sendreg[23]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(23),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(23),
      O => p_0_in_0(23)
    );
\sendreg[24]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(24),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(24),
      O => p_0_in_0(24)
    );
\sendreg[25]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(25),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(25),
      O => p_0_in_0(25)
    );
\sendreg[26]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(26),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(26),
      O => p_0_in_0(26)
    );
\sendreg[27]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(27),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(27),
      O => p_0_in_0(27)
    );
\sendreg[28]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(28),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(28),
      O => p_0_in_0(28)
    );
\sendreg[29]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(29),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(29),
      O => p_0_in_0(29)
    );
\sendreg[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(2),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(2),
      O => p_0_in_0(2)
    );
\sendreg[30]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(30),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(30),
      O => p_0_in_0(30)
    );
\sendreg[31]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(31),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(31),
      O => p_0_in_0(31)
    );
\sendreg[32]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(32),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(32),
      O => p_0_in_0(32)
    );
\sendreg[33]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(33),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(33),
      O => p_0_in_0(33)
    );
\sendreg[34]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(34),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(34),
      O => p_0_in_0(34)
    );
\sendreg[35]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(35),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(35),
      O => p_0_in_0(35)
    );
\sendreg[36]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(36),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(36),
      O => p_0_in_0(36)
    );
\sendreg[37]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(37),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(37),
      O => p_0_in_0(37)
    );
\sendreg[38]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(38),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(38),
      O => p_0_in_0(38)
    );
\sendreg[39]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(39),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(39),
      O => p_0_in_0(39)
    );
\sendreg[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(3),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(3),
      O => p_0_in_0(3)
    );
\sendreg[40]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(40),
      I1 => \^sendreg_reg[47]_0\,
      O => p_0_in_0(40)
    );
\sendreg[41]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(41),
      I1 => \^sendreg_reg[47]_0\,
      O => p_0_in_0(41)
    );
\sendreg[42]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(42),
      I1 => \^sendreg_reg[47]_0\,
      O => p_0_in_0(42)
    );
\sendreg[43]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(43),
      I1 => \^sendreg_reg[47]_0\,
      O => p_0_in_0(43)
    );
\sendreg[44]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(44),
      I1 => \^sendreg_reg[47]_0\,
      O => p_0_in_0(44)
    );
\sendreg[45]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(45),
      I1 => \^sendreg_reg[47]_0\,
      O => p_0_in_0(45)
    );
\sendreg[46]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(46),
      I1 => \^sendreg_reg[47]_0\,
      O => p_0_in_0(46)
    );
\sendreg[47]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tx_len_reg(6),
      I1 => tx_len_reg(3),
      I2 => tx_len_reg(7),
      I3 => tx_len_reg(5),
      O => \sendreg[47]_i_10_n_0\
    );
\sendreg[47]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(47),
      I1 => \^sendreg_reg[47]_0\,
      O => p_0_in_0(47)
    );
\sendreg[47]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \sendreg[47]_i_3_n_0\
    );
\sendreg[47]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => \addr_reg[6]\,
      I2 => \sendreg[47]_i_9_n_0\,
      I3 => \sendreg[47]_i_10_n_0\,
      I4 => \^q\(0),
      O => \^sendreg_reg[47]_0\
    );
\sendreg[47]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => tx_len_reg(1),
      I1 => tx_len_reg(4),
      I2 => tx_len_reg(2),
      O => \sendreg[47]_i_9_n_0\
    );
\sendreg[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(4),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(4),
      O => p_0_in_0(4)
    );
\sendreg[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(5),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(5),
      O => p_0_in_0(5)
    );
\sendreg[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(6),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(6),
      O => p_0_in_0(6)
    );
\sendreg[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(7),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(7),
      O => p_0_in_0(7)
    );
\sendreg[8]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(8),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(8),
      O => p_0_in_0(8)
    );
\sendreg[9]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(9),
      I1 => \^sendreg_reg[47]_0\,
      I2 => getdata_in(9),
      O => p_0_in_0(9)
    );
\sendreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(0),
      Q => \sendreg_reg_n_0_[0]\
    );
\sendreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(10),
      Q => data1(2)
    );
\sendreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(11),
      Q => data1(3)
    );
\sendreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(12),
      Q => data1(4)
    );
\sendreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(13),
      Q => data1(5)
    );
\sendreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(14),
      Q => data1(6)
    );
\sendreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(15),
      Q => data1(7)
    );
\sendreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(16),
      Q => data1(8)
    );
\sendreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(17),
      Q => data1(9)
    );
\sendreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(18),
      Q => data1(10)
    );
\sendreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(19),
      Q => data1(11)
    );
\sendreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(1),
      Q => \sendreg_reg_n_0_[1]\
    );
\sendreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(20),
      Q => data1(12)
    );
\sendreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(21),
      Q => data1(13)
    );
\sendreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(22),
      Q => data1(14)
    );
\sendreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(23),
      Q => data1(15)
    );
\sendreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(24),
      Q => data1(16)
    );
\sendreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(25),
      Q => data1(17)
    );
\sendreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(26),
      Q => data1(18)
    );
\sendreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(27),
      Q => data1(19)
    );
\sendreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(28),
      Q => data1(20)
    );
\sendreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(29),
      Q => data1(21)
    );
\sendreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(2),
      Q => \sendreg_reg_n_0_[2]\
    );
\sendreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(30),
      Q => data1(22)
    );
\sendreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(31),
      Q => data1(23)
    );
\sendreg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(32),
      Q => data1(24)
    );
\sendreg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(33),
      Q => data1(25)
    );
\sendreg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(34),
      Q => data1(26)
    );
\sendreg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(35),
      Q => data1(27)
    );
\sendreg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(36),
      Q => data1(28)
    );
\sendreg_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(37),
      Q => data1(29)
    );
\sendreg_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(38),
      Q => data1(30)
    );
\sendreg_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(39),
      Q => data1(31)
    );
\sendreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(3),
      Q => \sendreg_reg_n_0_[3]\
    );
\sendreg_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(40),
      Q => data1(32)
    );
\sendreg_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(41),
      Q => data1(33)
    );
\sendreg_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(42),
      Q => data1(34)
    );
\sendreg_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(43),
      Q => data1(35)
    );
\sendreg_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(44),
      Q => data1(36)
    );
\sendreg_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(45),
      Q => data1(37)
    );
\sendreg_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(46),
      Q => data1(38)
    );
\sendreg_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(47),
      Q => data1(39)
    );
\sendreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(4),
      Q => \sendreg_reg_n_0_[4]\
    );
\sendreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(5),
      Q => \sendreg_reg_n_0_[5]\
    );
\sendreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(6),
      Q => \sendreg_reg_n_0_[6]\
    );
\sendreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(7),
      Q => \sendreg_reg_n_0_[7]\
    );
\sendreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(8),
      Q => data1(0)
    );
\sendreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in_0(9),
      Q => data1(1)
    );
\tx_len[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => E(0),
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      O => p_0_in(1)
    );
\tx_len[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => E(0),
      I1 => \^q\(0),
      I2 => tx_len_reg(1),
      I3 => tx_len_reg(2),
      O => p_0_in(2)
    );
\tx_len[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => E(0),
      I1 => tx_len_reg(2),
      I2 => tx_len_reg(1),
      I3 => \^q\(0),
      I4 => tx_len_reg(3),
      O => p_0_in(3)
    );
\tx_len[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => tx_len_reg(4),
      I1 => tx_len_reg(3),
      I2 => tx_len_reg(2),
      I3 => tx_len_reg(1),
      I4 => \^q\(0),
      I5 => E(0),
      O => p_0_in(4)
    );
\tx_len[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => E(0),
      I1 => \tx_len[5]_i_2_n_0\,
      I2 => tx_len_reg(5),
      O => p_0_in(5)
    );
\tx_len[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => tx_len_reg(3),
      I1 => tx_len_reg(2),
      I2 => tx_len_reg(1),
      I3 => \^q\(0),
      I4 => tx_len_reg(4),
      O => \tx_len[5]_i_2_n_0\
    );
\tx_len[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => E(0),
      I1 => \tx_len[7]_i_3_n_0\,
      I2 => tx_len_reg(6),
      O => p_0_in(6)
    );
\tx_len[7]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => E(0),
      I1 => \tx_len[7]_i_3_n_0\,
      I2 => tx_len_reg(6),
      I3 => tx_len_reg(7),
      O => p_0_in(7)
    );
\tx_len[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_len_reg(4),
      I1 => \^q\(0),
      I2 => tx_len_reg(1),
      I3 => tx_len_reg(2),
      I4 => tx_len_reg(3),
      I5 => tx_len_reg(5),
      O => \tx_len[7]_i_3_n_0\
    );
\tx_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]_0\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => D(0),
      Q => \^q\(0)
    );
\tx_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]_0\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in(1),
      Q => tx_len_reg(1)
    );
\tx_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]_0\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in(2),
      Q => tx_len_reg(2)
    );
\tx_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]_0\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in(3),
      Q => tx_len_reg(3)
    );
\tx_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]_0\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in(4),
      Q => tx_len_reg(4)
    );
\tx_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]_0\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in(5),
      Q => tx_len_reg(5)
    );
\tx_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]_0\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in(6),
      Q => tx_len_reg(6)
    );
\tx_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]_0\(0),
      CLR => \sendreg[47]_i_3_n_0\,
      D => p_0_in(7),
      Q => tx_len_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \senddata_reg[7]_0\ : out STD_LOGIC;
    \sendreg_reg[0]_0\ : out STD_LOGIC;
    \addr_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_len1 : in STD_LOGIC;
    \addr_reg[6]\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    rreg_system_rtctime_valid : in STD_LOGIC;
    rreg_system_rtctime : in STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_0 : in STD_LOGIC;
    \addr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized5\ : entity is "isa_send_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \check[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \check[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \check[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \check[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \check[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \check[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \check[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[3]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal getdata_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \senddata[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \senddata[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \senddata[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \senddata[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \senddata[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \senddata[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \senddata[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_5_n_0\ : STD_LOGIC;
  signal \^senddata_reg[7]_0\ : STD_LOGIC;
  signal \sendreg[63]_i_3__3_n_0\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[7]\ : STD_LOGIC;
  signal \tx_len[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_len[7]_i_3__0_n_0\ : STD_LOGIC;
  signal tx_len_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__2\ : label is "soft_lutpair1506";
  attribute SOFT_HLUTNM of \check[1]_i_1__2\ : label is "soft_lutpair1507";
  attribute SOFT_HLUTNM of \check[2]_i_1__2\ : label is "soft_lutpair1508";
  attribute SOFT_HLUTNM of \check[3]_i_1__2\ : label is "soft_lutpair1509";
  attribute SOFT_HLUTNM of \check[4]_i_1__2\ : label is "soft_lutpair1510";
  attribute SOFT_HLUTNM of \check[5]_i_1__2\ : label is "soft_lutpair1511";
  attribute SOFT_HLUTNM of \check[6]_i_1__2\ : label is "soft_lutpair1512";
  attribute SOFT_HLUTNM of \check[7]_i_1__2\ : label is "soft_lutpair1506";
  attribute SOFT_HLUTNM of \senddata[0]_i_1__0\ : label is "soft_lutpair1538";
  attribute SOFT_HLUTNM of \senddata[1]_i_1__0\ : label is "soft_lutpair1539";
  attribute SOFT_HLUTNM of \senddata[2]_i_1__0\ : label is "soft_lutpair1539";
  attribute SOFT_HLUTNM of \senddata[3]_i_1__0\ : label is "soft_lutpair1540";
  attribute SOFT_HLUTNM of \senddata[4]_i_1__0\ : label is "soft_lutpair1538";
  attribute SOFT_HLUTNM of \senddata[5]_i_1__0\ : label is "soft_lutpair1540";
  attribute SOFT_HLUTNM of \senddata[6]_i_1__0\ : label is "soft_lutpair1541";
  attribute SOFT_HLUTNM of \senddata[7]_i_2__1\ : label is "soft_lutpair1541";
  attribute SOFT_HLUTNM of \senddata[7]_i_5\ : label is "soft_lutpair1503";
  attribute SOFT_HLUTNM of \sendreg[0]_i_1__2\ : label is "soft_lutpair1507";
  attribute SOFT_HLUTNM of \sendreg[10]_i_1__2\ : label is "soft_lutpair1515";
  attribute SOFT_HLUTNM of \sendreg[11]_i_1__2\ : label is "soft_lutpair1515";
  attribute SOFT_HLUTNM of \sendreg[12]_i_1__2\ : label is "soft_lutpair1516";
  attribute SOFT_HLUTNM of \sendreg[13]_i_1__2\ : label is "soft_lutpair1516";
  attribute SOFT_HLUTNM of \sendreg[14]_i_1__2\ : label is "soft_lutpair1517";
  attribute SOFT_HLUTNM of \sendreg[15]_i_1__2\ : label is "soft_lutpair1517";
  attribute SOFT_HLUTNM of \sendreg[16]_i_1__1\ : label is "soft_lutpair1518";
  attribute SOFT_HLUTNM of \sendreg[17]_i_1__1\ : label is "soft_lutpair1518";
  attribute SOFT_HLUTNM of \sendreg[18]_i_1__1\ : label is "soft_lutpair1519";
  attribute SOFT_HLUTNM of \sendreg[19]_i_1__1\ : label is "soft_lutpair1519";
  attribute SOFT_HLUTNM of \sendreg[1]_i_1__2\ : label is "soft_lutpair1508";
  attribute SOFT_HLUTNM of \sendreg[20]_i_1__1\ : label is "soft_lutpair1520";
  attribute SOFT_HLUTNM of \sendreg[21]_i_1__1\ : label is "soft_lutpair1520";
  attribute SOFT_HLUTNM of \sendreg[22]_i_1__1\ : label is "soft_lutpair1521";
  attribute SOFT_HLUTNM of \sendreg[23]_i_1__1\ : label is "soft_lutpair1521";
  attribute SOFT_HLUTNM of \sendreg[24]_i_1__1\ : label is "soft_lutpair1522";
  attribute SOFT_HLUTNM of \sendreg[25]_i_1__1\ : label is "soft_lutpair1522";
  attribute SOFT_HLUTNM of \sendreg[26]_i_1__1\ : label is "soft_lutpair1523";
  attribute SOFT_HLUTNM of \sendreg[27]_i_1__1\ : label is "soft_lutpair1524";
  attribute SOFT_HLUTNM of \sendreg[28]_i_1__1\ : label is "soft_lutpair1525";
  attribute SOFT_HLUTNM of \sendreg[29]_i_1__1\ : label is "soft_lutpair1523";
  attribute SOFT_HLUTNM of \sendreg[2]_i_1__2\ : label is "soft_lutpair1509";
  attribute SOFT_HLUTNM of \sendreg[30]_i_1__1\ : label is "soft_lutpair1524";
  attribute SOFT_HLUTNM of \sendreg[31]_i_1__1\ : label is "soft_lutpair1525";
  attribute SOFT_HLUTNM of \sendreg[32]_i_1__1\ : label is "soft_lutpair1526";
  attribute SOFT_HLUTNM of \sendreg[33]_i_1__1\ : label is "soft_lutpair1526";
  attribute SOFT_HLUTNM of \sendreg[34]_i_1__1\ : label is "soft_lutpair1527";
  attribute SOFT_HLUTNM of \sendreg[35]_i_1__1\ : label is "soft_lutpair1527";
  attribute SOFT_HLUTNM of \sendreg[36]_i_1__1\ : label is "soft_lutpair1528";
  attribute SOFT_HLUTNM of \sendreg[37]_i_1__1\ : label is "soft_lutpair1528";
  attribute SOFT_HLUTNM of \sendreg[38]_i_1__1\ : label is "soft_lutpair1529";
  attribute SOFT_HLUTNM of \sendreg[39]_i_1__1\ : label is "soft_lutpair1529";
  attribute SOFT_HLUTNM of \sendreg[3]_i_1__2\ : label is "soft_lutpair1510";
  attribute SOFT_HLUTNM of \sendreg[40]_i_1__1\ : label is "soft_lutpair1530";
  attribute SOFT_HLUTNM of \sendreg[41]_i_1__1\ : label is "soft_lutpair1530";
  attribute SOFT_HLUTNM of \sendreg[42]_i_1__1\ : label is "soft_lutpair1531";
  attribute SOFT_HLUTNM of \sendreg[43]_i_1__1\ : label is "soft_lutpair1531";
  attribute SOFT_HLUTNM of \sendreg[44]_i_1__1\ : label is "soft_lutpair1532";
  attribute SOFT_HLUTNM of \sendreg[45]_i_1__1\ : label is "soft_lutpair1532";
  attribute SOFT_HLUTNM of \sendreg[46]_i_1__1\ : label is "soft_lutpair1533";
  attribute SOFT_HLUTNM of \sendreg[47]_i_1__1\ : label is "soft_lutpair1533";
  attribute SOFT_HLUTNM of \sendreg[48]_i_1__1\ : label is "soft_lutpair1534";
  attribute SOFT_HLUTNM of \sendreg[49]_i_1__1\ : label is "soft_lutpair1534";
  attribute SOFT_HLUTNM of \sendreg[4]_i_1__2\ : label is "soft_lutpair1511";
  attribute SOFT_HLUTNM of \sendreg[50]_i_1__1\ : label is "soft_lutpair1535";
  attribute SOFT_HLUTNM of \sendreg[51]_i_1__1\ : label is "soft_lutpair1535";
  attribute SOFT_HLUTNM of \sendreg[52]_i_1__1\ : label is "soft_lutpair1536";
  attribute SOFT_HLUTNM of \sendreg[53]_i_1__1\ : label is "soft_lutpair1536";
  attribute SOFT_HLUTNM of \sendreg[54]_i_1__1\ : label is "soft_lutpair1537";
  attribute SOFT_HLUTNM of \sendreg[55]_i_1__1\ : label is "soft_lutpair1537";
  attribute SOFT_HLUTNM of \sendreg[56]_i_1__1\ : label is "soft_lutpair1542";
  attribute SOFT_HLUTNM of \sendreg[57]_i_1__1\ : label is "soft_lutpair1543";
  attribute SOFT_HLUTNM of \sendreg[58]_i_1__1\ : label is "soft_lutpair1544";
  attribute SOFT_HLUTNM of \sendreg[59]_i_1__1\ : label is "soft_lutpair1545";
  attribute SOFT_HLUTNM of \sendreg[5]_i_1__2\ : label is "soft_lutpair1512";
  attribute SOFT_HLUTNM of \sendreg[60]_i_1__1\ : label is "soft_lutpair1545";
  attribute SOFT_HLUTNM of \sendreg[61]_i_1__1\ : label is "soft_lutpair1542";
  attribute SOFT_HLUTNM of \sendreg[62]_i_1__1\ : label is "soft_lutpair1543";
  attribute SOFT_HLUTNM of \sendreg[63]_i_2__1\ : label is "soft_lutpair1544";
  attribute SOFT_HLUTNM of \sendreg[63]_i_6__0\ : label is "soft_lutpair1505";
  attribute SOFT_HLUTNM of \sendreg[63]_i_7__0\ : label is "soft_lutpair1503";
  attribute SOFT_HLUTNM of \sendreg[6]_i_1__2\ : label is "soft_lutpair1513";
  attribute SOFT_HLUTNM of \sendreg[7]_i_1__2\ : label is "soft_lutpair1513";
  attribute SOFT_HLUTNM of \sendreg[8]_i_1__2\ : label is "soft_lutpair1514";
  attribute SOFT_HLUTNM of \sendreg[9]_i_1__2\ : label is "soft_lutpair1514";
  attribute SOFT_HLUTNM of \tx_len[1]_i_1__2\ : label is "soft_lutpair1505";
  attribute SOFT_HLUTNM of \tx_len[2]_i_1__2\ : label is "soft_lutpair1502";
  attribute SOFT_HLUTNM of \tx_len[3]_i_1__2\ : label is "soft_lutpair1502";
  attribute SOFT_HLUTNM of \tx_len[6]_i_1__2\ : label is "soft_lutpair1504";
  attribute SOFT_HLUTNM of \tx_len[7]_i_2__2\ : label is "soft_lutpair1504";
begin
  Q(0) <= \^q\(0);
  \senddata_reg[7]_0\ <= \^senddata_reg[7]_0\;
\check[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \check_reg_n_0_[0]\,
      I2 => \sendreg_reg_n_0_[0]\,
      O => \check[0]_i_1__2_n_0\
    );
\check[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \check_reg_n_0_[1]\,
      I2 => \sendreg_reg_n_0_[1]\,
      O => \check[1]_i_1__2_n_0\
    );
\check[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \check_reg_n_0_[2]\,
      I2 => \sendreg_reg_n_0_[2]\,
      O => \check[2]_i_1__2_n_0\
    );
\check[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \check_reg_n_0_[3]\,
      I2 => \sendreg_reg_n_0_[3]\,
      O => \check[3]_i_1__2_n_0\
    );
\check[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \check_reg_n_0_[4]\,
      I2 => \sendreg_reg_n_0_[4]\,
      O => \check[4]_i_1__2_n_0\
    );
\check[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \check_reg_n_0_[5]\,
      I2 => \sendreg_reg_n_0_[5]\,
      O => \check[5]_i_1__2_n_0\
    );
\check[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \check_reg_n_0_[6]\,
      I2 => \sendreg_reg_n_0_[6]\,
      O => \check[6]_i_1__2_n_0\
    );
\check[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[6]\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \sendreg_reg_n_0_[7]\,
      O => \check[7]_i_1__2_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => \check[0]_i_1__2_n_0\,
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => \check[1]_i_1__2_n_0\,
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => \check[2]_i_1__2_n_0\,
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => \check[3]_i_1__2_n_0\,
      Q => \check_reg_n_0_[3]\
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => \check[4]_i_1__2_n_0\,
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => \check[5]_i_1__2_n_0\,
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => \check[6]_i_1__2_n_0\,
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => \check[7]_i_1__2_n_0\,
      Q => \check_reg_n_0_[7]\
    );
\getdata_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(0),
      Q => getdata_in(0),
      R => '0'
    );
\getdata_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(10),
      Q => getdata_in(10),
      R => '0'
    );
\getdata_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(11),
      Q => getdata_in(11),
      R => '0'
    );
\getdata_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(12),
      Q => getdata_in(12),
      R => '0'
    );
\getdata_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(13),
      Q => getdata_in(13),
      R => '0'
    );
\getdata_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(14),
      Q => getdata_in(14),
      R => '0'
    );
\getdata_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(15),
      Q => getdata_in(15),
      R => '0'
    );
\getdata_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(16),
      Q => getdata_in(16),
      R => '0'
    );
\getdata_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(17),
      Q => getdata_in(17),
      R => '0'
    );
\getdata_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(18),
      Q => getdata_in(18),
      R => '0'
    );
\getdata_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(19),
      Q => getdata_in(19),
      R => '0'
    );
\getdata_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(1),
      Q => getdata_in(1),
      R => '0'
    );
\getdata_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(20),
      Q => getdata_in(20),
      R => '0'
    );
\getdata_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(21),
      Q => getdata_in(21),
      R => '0'
    );
\getdata_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(22),
      Q => getdata_in(22),
      R => '0'
    );
\getdata_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(23),
      Q => getdata_in(23),
      R => '0'
    );
\getdata_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(24),
      Q => getdata_in(24),
      R => '0'
    );
\getdata_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(25),
      Q => getdata_in(25),
      R => '0'
    );
\getdata_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(26),
      Q => getdata_in(26),
      R => '0'
    );
\getdata_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(27),
      Q => getdata_in(27),
      R => '0'
    );
\getdata_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(28),
      Q => getdata_in(28),
      R => '0'
    );
\getdata_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(29),
      Q => getdata_in(29),
      R => '0'
    );
\getdata_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(2),
      Q => getdata_in(2),
      R => '0'
    );
\getdata_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(30),
      Q => getdata_in(30),
      R => '0'
    );
\getdata_in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(31),
      Q => getdata_in(31),
      R => '0'
    );
\getdata_in_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(32),
      Q => getdata_in(32),
      R => '0'
    );
\getdata_in_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(33),
      Q => getdata_in(33),
      R => '0'
    );
\getdata_in_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(34),
      Q => getdata_in(34),
      R => '0'
    );
\getdata_in_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(35),
      Q => getdata_in(35),
      R => '0'
    );
\getdata_in_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(36),
      Q => getdata_in(36),
      R => '0'
    );
\getdata_in_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(37),
      Q => getdata_in(37),
      R => '0'
    );
\getdata_in_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(38),
      Q => getdata_in(38),
      R => '0'
    );
\getdata_in_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(39),
      Q => getdata_in(39),
      R => '0'
    );
\getdata_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(3),
      Q => getdata_in(3),
      R => '0'
    );
\getdata_in_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(40),
      Q => getdata_in(40),
      R => '0'
    );
\getdata_in_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(41),
      Q => getdata_in(41),
      R => '0'
    );
\getdata_in_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(42),
      Q => getdata_in(42),
      R => '0'
    );
\getdata_in_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(43),
      Q => getdata_in(43),
      R => '0'
    );
\getdata_in_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(44),
      Q => getdata_in(44),
      R => '0'
    );
\getdata_in_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(45),
      Q => getdata_in(45),
      R => '0'
    );
\getdata_in_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(46),
      Q => getdata_in(46),
      R => '0'
    );
\getdata_in_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(47),
      Q => getdata_in(47),
      R => '0'
    );
\getdata_in_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(48),
      Q => getdata_in(48),
      R => '0'
    );
\getdata_in_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(49),
      Q => getdata_in(49),
      R => '0'
    );
\getdata_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(4),
      Q => getdata_in(4),
      R => '0'
    );
\getdata_in_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(50),
      Q => getdata_in(50),
      R => '0'
    );
\getdata_in_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(51),
      Q => getdata_in(51),
      R => '0'
    );
\getdata_in_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(52),
      Q => getdata_in(52),
      R => '0'
    );
\getdata_in_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(53),
      Q => getdata_in(53),
      R => '0'
    );
\getdata_in_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(54),
      Q => getdata_in(54),
      R => '0'
    );
\getdata_in_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(55),
      Q => getdata_in(55),
      R => '0'
    );
\getdata_in_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(56),
      Q => getdata_in(56),
      R => '0'
    );
\getdata_in_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(57),
      Q => getdata_in(57),
      R => '0'
    );
\getdata_in_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(58),
      Q => getdata_in(58),
      R => '0'
    );
\getdata_in_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(59),
      Q => getdata_in(59),
      R => '0'
    );
\getdata_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(5),
      Q => getdata_in(5),
      R => '0'
    );
\getdata_in_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(60),
      Q => getdata_in(60),
      R => '0'
    );
\getdata_in_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(61),
      Q => getdata_in(61),
      R => '0'
    );
\getdata_in_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(62),
      Q => getdata_in(62),
      R => '0'
    );
\getdata_in_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(63),
      Q => getdata_in(63),
      R => '0'
    );
\getdata_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(6),
      Q => getdata_in(6),
      R => '0'
    );
\getdata_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(7),
      Q => getdata_in(7),
      R => '0'
    );
\getdata_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(8),
      Q => getdata_in(8),
      R => '0'
    );
\getdata_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_rtctime_valid,
      D => rreg_system_rtctime(9),
      Q => getdata_in(9),
      R => '0'
    );
\senddata[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => \senddata[7]_i_5_n_0\,
      I2 => \sendreg_reg_n_0_[0]\,
      O => \senddata[0]_i_1__0_n_0\
    );
\senddata[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[1]\,
      I1 => \senddata[7]_i_5_n_0\,
      I2 => \sendreg_reg_n_0_[1]\,
      O => \senddata[1]_i_1__0_n_0\
    );
\senddata[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => \senddata[7]_i_5_n_0\,
      I2 => \sendreg_reg_n_0_[2]\,
      O => \senddata[2]_i_1__0_n_0\
    );
\senddata[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[3]\,
      I1 => \senddata[7]_i_5_n_0\,
      I2 => \sendreg_reg_n_0_[3]\,
      O => \senddata[3]_i_1__0_n_0\
    );
\senddata[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[4]\,
      I1 => \senddata[7]_i_5_n_0\,
      I2 => \sendreg_reg_n_0_[4]\,
      O => \senddata[4]_i_1__0_n_0\
    );
\senddata[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \senddata[7]_i_5_n_0\,
      I2 => \sendreg_reg_n_0_[5]\,
      O => \senddata[5]_i_1__0_n_0\
    );
\senddata[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[6]\,
      I1 => \senddata[7]_i_5_n_0\,
      I2 => \sendreg_reg_n_0_[6]\,
      O => \senddata[6]_i_1__0_n_0\
    );
\senddata[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[7]\,
      I1 => \senddata[7]_i_5_n_0\,
      I2 => \sendreg_reg_n_0_[7]\,
      O => \senddata[7]_i_2__1_n_0\
    );
\senddata[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => tx_len_reg(2),
      I1 => tx_len_reg(4),
      I2 => tx_len_reg(3),
      I3 => tx_len_reg(5),
      I4 => \^senddata_reg[7]_0\,
      O => \senddata[7]_i_5_n_0\
    );
\senddata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => reset_0,
      D => \senddata[0]_i_1__0_n_0\,
      Q => \addr_reg[7]\(0)
    );
\senddata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => reset_0,
      D => \senddata[1]_i_1__0_n_0\,
      Q => \addr_reg[7]\(1)
    );
\senddata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => reset_0,
      D => \senddata[2]_i_1__0_n_0\,
      Q => \addr_reg[7]\(2)
    );
\senddata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => reset_0,
      D => \senddata[3]_i_1__0_n_0\,
      Q => \addr_reg[7]\(3)
    );
\senddata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => reset_0,
      D => \senddata[4]_i_1__0_n_0\,
      Q => \addr_reg[7]\(4)
    );
\senddata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => reset_0,
      D => \senddata[5]_i_1__0_n_0\,
      Q => \addr_reg[7]\(5)
    );
\senddata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => reset_0,
      D => \senddata[6]_i_1__0_n_0\,
      Q => \addr_reg[7]\(6)
    );
\senddata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => reset_0,
      D => \senddata[7]_i_2__1_n_0\,
      Q => \addr_reg[7]\(7)
    );
\sendreg[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(0),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(0),
      O => p_0_in(0)
    );
\sendreg[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(10),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(10),
      O => p_0_in(10)
    );
\sendreg[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(11),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(11),
      O => p_0_in(11)
    );
\sendreg[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(12),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(12),
      O => p_0_in(12)
    );
\sendreg[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(13),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(13),
      O => p_0_in(13)
    );
\sendreg[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(14),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(14),
      O => p_0_in(14)
    );
\sendreg[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(15),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(15),
      O => p_0_in(15)
    );
\sendreg[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(16),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(16),
      O => p_0_in(16)
    );
\sendreg[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(17),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(17),
      O => p_0_in(17)
    );
\sendreg[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(18),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(18),
      O => p_0_in(18)
    );
\sendreg[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(19),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(19),
      O => p_0_in(19)
    );
\sendreg[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(1),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(1),
      O => p_0_in(1)
    );
\sendreg[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(20),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(20),
      O => p_0_in(20)
    );
\sendreg[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(21),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(21),
      O => p_0_in(21)
    );
\sendreg[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(22),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(22),
      O => p_0_in(22)
    );
\sendreg[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(23),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(23),
      O => p_0_in(23)
    );
\sendreg[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(24),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(24),
      O => p_0_in(24)
    );
\sendreg[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(25),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(25),
      O => p_0_in(25)
    );
\sendreg[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(26),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(26),
      O => p_0_in(26)
    );
\sendreg[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(27),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(27),
      O => p_0_in(27)
    );
\sendreg[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(28),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(28),
      O => p_0_in(28)
    );
\sendreg[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(29),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(29),
      O => p_0_in(29)
    );
\sendreg[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(2),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(2),
      O => p_0_in(2)
    );
\sendreg[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(30),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(30),
      O => p_0_in(30)
    );
\sendreg[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(31),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(31),
      O => p_0_in(31)
    );
\sendreg[32]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(32),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(32),
      O => p_0_in(32)
    );
\sendreg[33]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(33),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(33),
      O => p_0_in(33)
    );
\sendreg[34]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(34),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(34),
      O => p_0_in(34)
    );
\sendreg[35]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(35),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(35),
      O => p_0_in(35)
    );
\sendreg[36]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(36),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(36),
      O => p_0_in(36)
    );
\sendreg[37]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(37),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(37),
      O => p_0_in(37)
    );
\sendreg[38]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(38),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(38),
      O => p_0_in(38)
    );
\sendreg[39]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(39),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(39),
      O => p_0_in(39)
    );
\sendreg[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(3),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(3),
      O => p_0_in(3)
    );
\sendreg[40]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(40),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(40),
      O => p_0_in(40)
    );
\sendreg[41]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(41),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(41),
      O => p_0_in(41)
    );
\sendreg[42]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(42),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(42),
      O => p_0_in(42)
    );
\sendreg[43]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(43),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(43),
      O => p_0_in(43)
    );
\sendreg[44]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(44),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(44),
      O => p_0_in(44)
    );
\sendreg[45]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(45),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(45),
      O => p_0_in(45)
    );
\sendreg[46]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(46),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(46),
      O => p_0_in(46)
    );
\sendreg[47]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(47),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(47),
      O => p_0_in(47)
    );
\sendreg[48]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(48),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(48),
      O => p_0_in(48)
    );
\sendreg[49]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(49),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(49),
      O => p_0_in(49)
    );
\sendreg[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(4),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(4),
      O => p_0_in(4)
    );
\sendreg[50]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(50),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(50),
      O => p_0_in(50)
    );
\sendreg[51]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(51),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(51),
      O => p_0_in(51)
    );
\sendreg[52]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(52),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(52),
      O => p_0_in(52)
    );
\sendreg[53]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(53),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(53),
      O => p_0_in(53)
    );
\sendreg[54]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(54),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(54),
      O => p_0_in(54)
    );
\sendreg[55]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(55),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(55),
      O => p_0_in(55)
    );
\sendreg[56]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(56),
      I1 => \addr_reg[6]\,
      O => p_0_in(56)
    );
\sendreg[57]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(57),
      I1 => \addr_reg[6]\,
      O => p_0_in(57)
    );
\sendreg[58]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(58),
      I1 => \addr_reg[6]\,
      O => p_0_in(58)
    );
\sendreg[59]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(59),
      I1 => \addr_reg[6]\,
      O => p_0_in(59)
    );
\sendreg[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(5),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(5),
      O => p_0_in(5)
    );
\sendreg[60]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(60),
      I1 => \addr_reg[6]\,
      O => p_0_in(60)
    );
\sendreg[61]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(61),
      I1 => \addr_reg[6]\,
      O => p_0_in(61)
    );
\sendreg[62]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(62),
      I1 => \addr_reg[6]\,
      O => p_0_in(62)
    );
\sendreg[63]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(63),
      I1 => \addr_reg[6]\,
      O => p_0_in(63)
    );
\sendreg[63]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \sendreg[63]_i_3__3_n_0\
    );
\sendreg[63]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tx_len_reg(1),
      I1 => \^q\(0),
      I2 => tx_len_reg(7),
      I3 => tx_len_reg(6),
      O => \^senddata_reg[7]_0\
    );
\sendreg[63]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => tx_len_reg(5),
      I1 => tx_len_reg(3),
      I2 => tx_len_reg(4),
      I3 => tx_len_reg(2),
      O => \sendreg_reg[0]_0\
    );
\sendreg[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(6),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(6),
      O => p_0_in(6)
    );
\sendreg[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(7),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(7),
      O => p_0_in(7)
    );
\sendreg[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(8),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(8),
      O => p_0_in(8)
    );
\sendreg[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(9),
      I1 => \addr_reg[6]\,
      I2 => getdata_in(9),
      O => p_0_in(9)
    );
\sendreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(0),
      Q => \sendreg_reg_n_0_[0]\
    );
\sendreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(10),
      Q => data1(2)
    );
\sendreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(11),
      Q => data1(3)
    );
\sendreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(12),
      Q => data1(4)
    );
\sendreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(13),
      Q => data1(5)
    );
\sendreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(14),
      Q => data1(6)
    );
\sendreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(15),
      Q => data1(7)
    );
\sendreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(16),
      Q => data1(8)
    );
\sendreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(17),
      Q => data1(9)
    );
\sendreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(18),
      Q => data1(10)
    );
\sendreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(19),
      Q => data1(11)
    );
\sendreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(1),
      Q => \sendreg_reg_n_0_[1]\
    );
\sendreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(20),
      Q => data1(12)
    );
\sendreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(21),
      Q => data1(13)
    );
\sendreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(22),
      Q => data1(14)
    );
\sendreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(23),
      Q => data1(15)
    );
\sendreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(24),
      Q => data1(16)
    );
\sendreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(25),
      Q => data1(17)
    );
\sendreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(26),
      Q => data1(18)
    );
\sendreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(27),
      Q => data1(19)
    );
\sendreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(28),
      Q => data1(20)
    );
\sendreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(29),
      Q => data1(21)
    );
\sendreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(2),
      Q => \sendreg_reg_n_0_[2]\
    );
\sendreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(30),
      Q => data1(22)
    );
\sendreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(31),
      Q => data1(23)
    );
\sendreg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(32),
      Q => data1(24)
    );
\sendreg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(33),
      Q => data1(25)
    );
\sendreg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(34),
      Q => data1(26)
    );
\sendreg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(35),
      Q => data1(27)
    );
\sendreg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(36),
      Q => data1(28)
    );
\sendreg_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(37),
      Q => data1(29)
    );
\sendreg_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(38),
      Q => data1(30)
    );
\sendreg_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(39),
      Q => data1(31)
    );
\sendreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(3),
      Q => \sendreg_reg_n_0_[3]\
    );
\sendreg_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(40),
      Q => data1(32)
    );
\sendreg_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(41),
      Q => data1(33)
    );
\sendreg_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(42),
      Q => data1(34)
    );
\sendreg_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(43),
      Q => data1(35)
    );
\sendreg_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(44),
      Q => data1(36)
    );
\sendreg_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(45),
      Q => data1(37)
    );
\sendreg_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(46),
      Q => data1(38)
    );
\sendreg_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(47),
      Q => data1(39)
    );
\sendreg_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(48),
      Q => data1(40)
    );
\sendreg_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(49),
      Q => data1(41)
    );
\sendreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(4),
      Q => \sendreg_reg_n_0_[4]\
    );
\sendreg_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(50),
      Q => data1(42)
    );
\sendreg_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(51),
      Q => data1(43)
    );
\sendreg_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(52),
      Q => data1(44)
    );
\sendreg_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(53),
      Q => data1(45)
    );
\sendreg_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(54),
      Q => data1(46)
    );
\sendreg_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(55),
      Q => data1(47)
    );
\sendreg_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(56),
      Q => data1(48)
    );
\sendreg_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(57),
      Q => data1(49)
    );
\sendreg_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(58),
      Q => data1(50)
    );
\sendreg_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(59),
      Q => data1(51)
    );
\sendreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(5),
      Q => \sendreg_reg_n_0_[5]\
    );
\sendreg_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(60),
      Q => data1(52)
    );
\sendreg_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(61),
      Q => data1(53)
    );
\sendreg_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(62),
      Q => data1(54)
    );
\sendreg_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(63),
      Q => data1(55)
    );
\sendreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(6),
      Q => \sendreg_reg_n_0_[6]\
    );
\sendreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(7),
      Q => \sendreg_reg_n_0_[7]\
    );
\sendreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(8),
      Q => data1(0)
    );
\sendreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => p_0_in(9),
      Q => data1(1)
    );
\tx_len[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => tx_len1,
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      O => \p_0_in__0\(1)
    );
\tx_len[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => tx_len1,
      I1 => \^q\(0),
      I2 => tx_len_reg(1),
      I3 => tx_len_reg(2),
      O => \p_0_in__0\(2)
    );
\tx_len[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => tx_len1,
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      I3 => tx_len_reg(2),
      I4 => tx_len_reg(3),
      O => \p_0_in__0\(3)
    );
\tx_len[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => tx_len_reg(4),
      I1 => tx_len_reg(3),
      I2 => tx_len_reg(1),
      I3 => \^q\(0),
      I4 => tx_len_reg(2),
      I5 => tx_len1,
      O => \p_0_in__0\(4)
    );
\tx_len[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => tx_len1,
      I1 => \tx_len[5]_i_2__0_n_0\,
      I2 => tx_len_reg(5),
      O => \p_0_in__0\(5)
    );
\tx_len[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => tx_len_reg(3),
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      I3 => tx_len_reg(2),
      I4 => tx_len_reg(4),
      O => \tx_len[5]_i_2__0_n_0\
    );
\tx_len[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => tx_len1,
      I1 => \tx_len[7]_i_3__0_n_0\,
      I2 => tx_len_reg(6),
      O => \p_0_in__0\(6)
    );
\tx_len[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => tx_len1,
      I1 => \tx_len[7]_i_3__0_n_0\,
      I2 => tx_len_reg(6),
      I3 => tx_len_reg(7),
      O => \p_0_in__0\(7)
    );
\tx_len[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_len_reg(4),
      I1 => tx_len_reg(2),
      I2 => \^q\(0),
      I3 => tx_len_reg(1),
      I4 => tx_len_reg(3),
      I5 => tx_len_reg(5),
      O => \tx_len[7]_i_3__0_n_0\
    );
\tx_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => D(0),
      Q => \^q\(0)
    );
\tx_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => \p_0_in__0\(1),
      Q => tx_len_reg(1)
    );
\tx_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => \p_0_in__0\(2),
      Q => tx_len_reg(2)
    );
\tx_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => \p_0_in__0\(3),
      Q => tx_len_reg(3)
    );
\tx_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => \p_0_in__0\(4),
      Q => tx_len_reg(4)
    );
\tx_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => \p_0_in__0\(5),
      Q => tx_len_reg(5)
    );
\tx_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => \p_0_in__0\(6),
      Q => tx_len_reg(6)
    );
\tx_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \sendreg[63]_i_3__3_n_0\,
      D => \p_0_in__0\(7),
      Q => tx_len_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \senddata_reg[7]_0\ : out STD_LOGIC;
    \sendreg_reg[15]_0\ : out STD_LOGIC;
    \addr_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[3]\ : in STD_LOGIC;
    rreg_system_batteryvalue_valid : in STD_LOGIC;
    rreg_system_batteryvalue : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    reset_0 : in STD_LOGIC;
    \addr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized6\ : entity is "isa_send_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \check[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \check[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \check[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \check[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \check[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \check[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \check[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[3]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal getdata_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \senddata[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \senddata[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \senddata[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \senddata[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \senddata[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \senddata[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \senddata[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \^senddata_reg[7]_0\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[7]\ : STD_LOGIC;
  signal \tx_len[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \tx_len[7]_i_3__1_n_0\ : STD_LOGIC;
  signal tx_len_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__1\ : label is "soft_lutpair1466";
  attribute SOFT_HLUTNM of \check[1]_i_1__1\ : label is "soft_lutpair1467";
  attribute SOFT_HLUTNM of \check[2]_i_1__1\ : label is "soft_lutpair1468";
  attribute SOFT_HLUTNM of \check[3]_i_1__1\ : label is "soft_lutpair1469";
  attribute SOFT_HLUTNM of \check[4]_i_1__1\ : label is "soft_lutpair1470";
  attribute SOFT_HLUTNM of \check[5]_i_1__1\ : label is "soft_lutpair1467";
  attribute SOFT_HLUTNM of \check[6]_i_1__1\ : label is "soft_lutpair1466";
  attribute SOFT_HLUTNM of \check[7]_i_1__1\ : label is "soft_lutpair1468";
  attribute SOFT_HLUTNM of \senddata[0]_i_1__1\ : label is "soft_lutpair1475";
  attribute SOFT_HLUTNM of \senddata[1]_i_1__1\ : label is "soft_lutpair1476";
  attribute SOFT_HLUTNM of \senddata[2]_i_1__1\ : label is "soft_lutpair1476";
  attribute SOFT_HLUTNM of \senddata[3]_i_1__1\ : label is "soft_lutpair1477";
  attribute SOFT_HLUTNM of \senddata[4]_i_1__1\ : label is "soft_lutpair1475";
  attribute SOFT_HLUTNM of \senddata[5]_i_1__1\ : label is "soft_lutpair1477";
  attribute SOFT_HLUTNM of \senddata[6]_i_1__1\ : label is "soft_lutpair1478";
  attribute SOFT_HLUTNM of \senddata[7]_i_2__2\ : label is "soft_lutpair1478";
  attribute SOFT_HLUTNM of \senddata[7]_i_5__0\ : label is "soft_lutpair1463";
  attribute SOFT_HLUTNM of \sendreg[0]_i_1__1\ : label is "soft_lutpair1469";
  attribute SOFT_HLUTNM of \sendreg[10]_i_1__1\ : label is "soft_lutpair1481";
  attribute SOFT_HLUTNM of \sendreg[11]_i_1__1\ : label is "soft_lutpair1482";
  attribute SOFT_HLUTNM of \sendreg[12]_i_1__1\ : label is "soft_lutpair1482";
  attribute SOFT_HLUTNM of \sendreg[13]_i_1__1\ : label is "soft_lutpair1479";
  attribute SOFT_HLUTNM of \sendreg[14]_i_1__1\ : label is "soft_lutpair1480";
  attribute SOFT_HLUTNM of \sendreg[15]_i_2\ : label is "soft_lutpair1481";
  attribute SOFT_HLUTNM of \sendreg[15]_i_8\ : label is "soft_lutpair1462";
  attribute SOFT_HLUTNM of \sendreg[15]_i_9\ : label is "soft_lutpair1463";
  attribute SOFT_HLUTNM of \sendreg[1]_i_1__1\ : label is "soft_lutpair1470";
  attribute SOFT_HLUTNM of \sendreg[2]_i_1__1\ : label is "soft_lutpair1471";
  attribute SOFT_HLUTNM of \sendreg[3]_i_1__1\ : label is "soft_lutpair1472";
  attribute SOFT_HLUTNM of \sendreg[4]_i_1__1\ : label is "soft_lutpair1473";
  attribute SOFT_HLUTNM of \sendreg[5]_i_1__1\ : label is "soft_lutpair1471";
  attribute SOFT_HLUTNM of \sendreg[6]_i_1__1\ : label is "soft_lutpair1473";
  attribute SOFT_HLUTNM of \sendreg[7]_i_1__1\ : label is "soft_lutpair1472";
  attribute SOFT_HLUTNM of \sendreg[8]_i_1__1\ : label is "soft_lutpair1479";
  attribute SOFT_HLUTNM of \sendreg[9]_i_1__1\ : label is "soft_lutpair1480";
  attribute SOFT_HLUTNM of \tx_len[1]_i_1__1\ : label is "soft_lutpair1474";
  attribute SOFT_HLUTNM of \tx_len[2]_i_1__1\ : label is "soft_lutpair1464";
  attribute SOFT_HLUTNM of \tx_len[3]_i_1__1\ : label is "soft_lutpair1464";
  attribute SOFT_HLUTNM of \tx_len[5]_i_1__1\ : label is "soft_lutpair1474";
  attribute SOFT_HLUTNM of \tx_len[5]_i_2__1\ : label is "soft_lutpair1462";
  attribute SOFT_HLUTNM of \tx_len[6]_i_1__1\ : label is "soft_lutpair1465";
  attribute SOFT_HLUTNM of \tx_len[7]_i_2__1\ : label is "soft_lutpair1465";
begin
  Q(0) <= \^q\(0);
  \senddata_reg[7]_0\ <= \^senddata_reg[7]_0\;
\check[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[0]\,
      I2 => \sendreg_reg_n_0_[0]\,
      O => \check[0]_i_1__1_n_0\
    );
\check[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[1]\,
      I2 => \sendreg_reg_n_0_[1]\,
      O => \check[1]_i_1__1_n_0\
    );
\check[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[2]\,
      I2 => \sendreg_reg_n_0_[2]\,
      O => \check[2]_i_1__1_n_0\
    );
\check[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[3]\,
      I2 => \sendreg_reg_n_0_[3]\,
      O => \check[3]_i_1__1_n_0\
    );
\check[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[4]\,
      I2 => \sendreg_reg_n_0_[4]\,
      O => \check[4]_i_1__1_n_0\
    );
\check[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[5]\,
      I2 => \sendreg_reg_n_0_[5]\,
      O => \check[5]_i_1__1_n_0\
    );
\check[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[6]\,
      I2 => \sendreg_reg_n_0_[6]\,
      O => \check[6]_i_1__1_n_0\
    );
\check[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \sendreg_reg_n_0_[7]\,
      O => \check[7]_i_1__1_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => \check[0]_i_1__1_n_0\,
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => \check[1]_i_1__1_n_0\,
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => \check[2]_i_1__1_n_0\,
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => \check[3]_i_1__1_n_0\,
      Q => \check_reg_n_0_[3]\
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => \check[4]_i_1__1_n_0\,
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => \check[5]_i_1__1_n_0\,
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => \check[6]_i_1__1_n_0\,
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => \check[7]_i_1__1_n_0\,
      Q => \check_reg_n_0_[7]\
    );
\getdata_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_batteryvalue_valid,
      D => rreg_system_batteryvalue(0),
      Q => getdata_in(0),
      R => '0'
    );
\getdata_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_batteryvalue_valid,
      D => rreg_system_batteryvalue(10),
      Q => getdata_in(10),
      R => '0'
    );
\getdata_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_batteryvalue_valid,
      D => rreg_system_batteryvalue(11),
      Q => getdata_in(11),
      R => '0'
    );
\getdata_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_batteryvalue_valid,
      D => rreg_system_batteryvalue(12),
      Q => getdata_in(12),
      R => '0'
    );
\getdata_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_batteryvalue_valid,
      D => rreg_system_batteryvalue(13),
      Q => getdata_in(13),
      R => '0'
    );
\getdata_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_batteryvalue_valid,
      D => rreg_system_batteryvalue(14),
      Q => getdata_in(14),
      R => '0'
    );
\getdata_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_batteryvalue_valid,
      D => rreg_system_batteryvalue(15),
      Q => getdata_in(15),
      R => '0'
    );
\getdata_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_batteryvalue_valid,
      D => rreg_system_batteryvalue(1),
      Q => getdata_in(1),
      R => '0'
    );
\getdata_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_batteryvalue_valid,
      D => rreg_system_batteryvalue(2),
      Q => getdata_in(2),
      R => '0'
    );
\getdata_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_batteryvalue_valid,
      D => rreg_system_batteryvalue(3),
      Q => getdata_in(3),
      R => '0'
    );
\getdata_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_batteryvalue_valid,
      D => rreg_system_batteryvalue(4),
      Q => getdata_in(4),
      R => '0'
    );
\getdata_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_batteryvalue_valid,
      D => rreg_system_batteryvalue(5),
      Q => getdata_in(5),
      R => '0'
    );
\getdata_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_batteryvalue_valid,
      D => rreg_system_batteryvalue(6),
      Q => getdata_in(6),
      R => '0'
    );
\getdata_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_batteryvalue_valid,
      D => rreg_system_batteryvalue(7),
      Q => getdata_in(7),
      R => '0'
    );
\getdata_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_batteryvalue_valid,
      D => rreg_system_batteryvalue(8),
      Q => getdata_in(8),
      R => '0'
    );
\getdata_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_batteryvalue_valid,
      D => rreg_system_batteryvalue(9),
      Q => getdata_in(9),
      R => '0'
    );
\senddata[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => \senddata[7]_i_5__0_n_0\,
      I2 => \sendreg_reg_n_0_[0]\,
      O => \senddata[0]_i_1__1_n_0\
    );
\senddata[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[1]\,
      I1 => \senddata[7]_i_5__0_n_0\,
      I2 => \sendreg_reg_n_0_[1]\,
      O => \senddata[1]_i_1__1_n_0\
    );
\senddata[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => \senddata[7]_i_5__0_n_0\,
      I2 => \sendreg_reg_n_0_[2]\,
      O => \senddata[2]_i_1__1_n_0\
    );
\senddata[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[3]\,
      I1 => \senddata[7]_i_5__0_n_0\,
      I2 => \sendreg_reg_n_0_[3]\,
      O => \senddata[3]_i_1__1_n_0\
    );
\senddata[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[4]\,
      I1 => \senddata[7]_i_5__0_n_0\,
      I2 => \sendreg_reg_n_0_[4]\,
      O => \senddata[4]_i_1__1_n_0\
    );
\senddata[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \senddata[7]_i_5__0_n_0\,
      I2 => \sendreg_reg_n_0_[5]\,
      O => \senddata[5]_i_1__1_n_0\
    );
\senddata[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[6]\,
      I1 => \senddata[7]_i_5__0_n_0\,
      I2 => \sendreg_reg_n_0_[6]\,
      O => \senddata[6]_i_1__1_n_0\
    );
\senddata[7]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[7]\,
      I1 => \senddata[7]_i_5__0_n_0\,
      I2 => \sendreg_reg_n_0_[7]\,
      O => \senddata[7]_i_2__2_n_0\
    );
\senddata[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tx_len_reg(6),
      I1 => tx_len_reg(7),
      I2 => tx_len_reg(4),
      I3 => tx_len_reg(5),
      I4 => \^senddata_reg[7]_0\,
      O => \senddata[7]_i_5__0_n_0\
    );
\senddata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[0]_i_1__1_n_0\,
      Q => \addr_reg[7]\(0)
    );
\senddata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[1]_i_1__1_n_0\,
      Q => \addr_reg[7]\(1)
    );
\senddata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[2]_i_1__1_n_0\,
      Q => \addr_reg[7]\(2)
    );
\senddata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[3]_i_1__1_n_0\,
      Q => \addr_reg[7]\(3)
    );
\senddata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[4]_i_1__1_n_0\,
      Q => \addr_reg[7]\(4)
    );
\senddata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[5]_i_1__1_n_0\,
      Q => \addr_reg[7]\(5)
    );
\senddata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[6]_i_1__1_n_0\,
      Q => \addr_reg[7]\(6)
    );
\senddata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => \senddata[7]_i_2__2_n_0\,
      Q => \addr_reg[7]\(7)
    );
\sendreg[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(0),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(0),
      O => p_0_in(0)
    );
\sendreg[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(10),
      I1 => \addr_reg[3]\,
      O => p_0_in(10)
    );
\sendreg[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(11),
      I1 => \addr_reg[3]\,
      O => p_0_in(11)
    );
\sendreg[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(12),
      I1 => \addr_reg[3]\,
      O => p_0_in(12)
    );
\sendreg[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(13),
      I1 => \addr_reg[3]\,
      O => p_0_in(13)
    );
\sendreg[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(14),
      I1 => \addr_reg[3]\,
      O => p_0_in(14)
    );
\sendreg[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(15),
      I1 => \addr_reg[3]\,
      O => p_0_in(15)
    );
\sendreg[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => tx_len_reg(3),
      I1 => tx_len_reg(2),
      I2 => tx_len_reg(1),
      I3 => \^q\(0),
      O => \^senddata_reg[7]_0\
    );
\sendreg[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tx_len_reg(5),
      I1 => tx_len_reg(4),
      I2 => tx_len_reg(7),
      I3 => tx_len_reg(6),
      O => \sendreg_reg[15]_0\
    );
\sendreg[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(1),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(1),
      O => p_0_in(1)
    );
\sendreg[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(2),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(2),
      O => p_0_in(2)
    );
\sendreg[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(3),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(3),
      O => p_0_in(3)
    );
\sendreg[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(4),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(4),
      O => p_0_in(4)
    );
\sendreg[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(5),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(5),
      O => p_0_in(5)
    );
\sendreg[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(6),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(6),
      O => p_0_in(6)
    );
\sendreg[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(7),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(7),
      O => p_0_in(7)
    );
\sendreg[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(8),
      I1 => \addr_reg[3]\,
      O => p_0_in(8)
    );
\sendreg[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(9),
      I1 => \addr_reg[3]\,
      O => p_0_in(9)
    );
\sendreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => p_0_in(0),
      Q => \sendreg_reg_n_0_[0]\
    );
\sendreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => p_0_in(10),
      Q => data1(2)
    );
\sendreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => p_0_in(11),
      Q => data1(3)
    );
\sendreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => p_0_in(12),
      Q => data1(4)
    );
\sendreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => p_0_in(13),
      Q => data1(5)
    );
\sendreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => p_0_in(14),
      Q => data1(6)
    );
\sendreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => p_0_in(15),
      Q => data1(7)
    );
\sendreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => p_0_in(1),
      Q => \sendreg_reg_n_0_[1]\
    );
\sendreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => p_0_in(2),
      Q => \sendreg_reg_n_0_[2]\
    );
\sendreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => p_0_in(3),
      Q => \sendreg_reg_n_0_[3]\
    );
\sendreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => p_0_in(4),
      Q => \sendreg_reg_n_0_[4]\
    );
\sendreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => p_0_in(5),
      Q => \sendreg_reg_n_0_[5]\
    );
\sendreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => p_0_in(6),
      Q => \sendreg_reg_n_0_[6]\
    );
\sendreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => p_0_in(7),
      Q => \sendreg_reg_n_0_[7]\
    );
\sendreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => p_0_in(8),
      Q => data1(0)
    );
\sendreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\(0),
      CLR => reset,
      D => p_0_in(9),
      Q => data1(1)
    );
\tx_len[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => E(0),
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      O => \p_0_in__1\(1)
    );
\tx_len[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => E(0),
      I1 => \^q\(0),
      I2 => tx_len_reg(1),
      I3 => tx_len_reg(2),
      O => \p_0_in__1\(2)
    );
\tx_len[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => E(0),
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      I3 => tx_len_reg(2),
      I4 => tx_len_reg(3),
      O => \p_0_in__1\(3)
    );
\tx_len[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => tx_len_reg(4),
      I1 => tx_len_reg(3),
      I2 => tx_len_reg(1),
      I3 => \^q\(0),
      I4 => tx_len_reg(2),
      I5 => E(0),
      O => \p_0_in__1\(4)
    );
\tx_len[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => E(0),
      I1 => \tx_len[5]_i_2__1_n_0\,
      I2 => tx_len_reg(5),
      O => \p_0_in__1\(5)
    );
\tx_len[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => tx_len_reg(3),
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      I3 => tx_len_reg(2),
      I4 => tx_len_reg(4),
      O => \tx_len[5]_i_2__1_n_0\
    );
\tx_len[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => E(0),
      I1 => \tx_len[7]_i_3__1_n_0\,
      I2 => tx_len_reg(6),
      O => \p_0_in__1\(6)
    );
\tx_len[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => E(0),
      I1 => \tx_len[7]_i_3__1_n_0\,
      I2 => tx_len_reg(6),
      I3 => tx_len_reg(7),
      O => \p_0_in__1\(7)
    );
\tx_len[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_len_reg(4),
      I1 => tx_len_reg(2),
      I2 => \^q\(0),
      I3 => tx_len_reg(1),
      I4 => tx_len_reg(3),
      I5 => tx_len_reg(5),
      O => \tx_len[7]_i_3__1_n_0\
    );
\tx_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]_0\(0),
      CLR => reset,
      D => D(0),
      Q => \^q\(0)
    );
\tx_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]_0\(0),
      CLR => reset,
      D => \p_0_in__1\(1),
      Q => tx_len_reg(1)
    );
\tx_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]_0\(0),
      CLR => reset,
      D => \p_0_in__1\(2),
      Q => tx_len_reg(2)
    );
\tx_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]_0\(0),
      CLR => reset,
      D => \p_0_in__1\(3),
      Q => tx_len_reg(3)
    );
\tx_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]_0\(0),
      CLR => reset,
      D => \p_0_in__1\(4),
      Q => tx_len_reg(4)
    );
\tx_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]_0\(0),
      CLR => reset,
      D => \p_0_in__1\(5),
      Q => tx_len_reg(5)
    );
\tx_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]_0\(0),
      CLR => reset,
      D => \p_0_in__1\(6),
      Q => tx_len_reg(6)
    );
\tx_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]_0\(0),
      CLR => reset,
      D => \p_0_in__1\(7),
      Q => tx_len_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized7\ is
  port (
    senddata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_syncstatus_valid : in STD_LOGIC;
    rreg_system_syncstatus : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    reset_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized7\ : entity is "isa_send_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized7\ is
  signal getdata_in : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\getdata_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncstatus_valid,
      D => rreg_system_syncstatus(0),
      Q => getdata_in(0),
      R => '0'
    );
\getdata_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncstatus_valid,
      D => rreg_system_syncstatus(1),
      Q => getdata_in(1),
      R => '0'
    );
\getdata_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncstatus_valid,
      D => rreg_system_syncstatus(2),
      Q => getdata_in(2),
      R => '0'
    );
\getdata_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncstatus_valid,
      D => rreg_system_syncstatus(3),
      Q => getdata_in(3),
      R => '0'
    );
\getdata_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncstatus_valid,
      D => rreg_system_syncstatus(4),
      Q => getdata_in(4),
      R => '0'
    );
\getdata_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncstatus_valid,
      D => rreg_system_syncstatus(5),
      Q => getdata_in(5),
      R => '0'
    );
\getdata_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncstatus_valid,
      D => rreg_system_syncstatus(6),
      Q => getdata_in(6),
      R => '0'
    );
\getdata_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncstatus_valid,
      D => rreg_system_syncstatus(7),
      Q => getdata_in(7),
      R => '0'
    );
\senddata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => getdata_in(0),
      Q => senddata(0)
    );
\senddata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => getdata_in(1),
      Q => senddata(1)
    );
\senddata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => getdata_in(2),
      Q => senddata(2)
    );
\senddata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => getdata_in(3),
      Q => senddata(3)
    );
\senddata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => getdata_in(4),
      Q => senddata(4)
    );
\senddata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => getdata_in(5),
      Q => senddata(5)
    );
\senddata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset_0,
      D => getdata_in(6),
      Q => senddata(6)
    );
\senddata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => getdata_in(7),
      Q => senddata(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized8\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \senddata_reg[7]_0\ : out STD_LOGIC;
    \sendreg_reg[0]_0\ : out STD_LOGIC;
    \sendreg_reg[31]_0\ : out STD_LOGIC;
    \addr_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_len1 : in STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    rreg_system_syncfrq_valid : in STD_LOGIC;
    rreg_system_syncfrq : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_0 : in STD_LOGIC;
    \addr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized8\ : entity is "isa_send_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized8\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \check[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \check[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \check[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \check[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \check[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \check[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \check[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \check[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \check_reg_n_0_[0]\ : STD_LOGIC;
  signal \check_reg_n_0_[1]\ : STD_LOGIC;
  signal \check_reg_n_0_[2]\ : STD_LOGIC;
  signal \check_reg_n_0_[3]\ : STD_LOGIC;
  signal \check_reg_n_0_[4]\ : STD_LOGIC;
  signal \check_reg_n_0_[5]\ : STD_LOGIC;
  signal \check_reg_n_0_[6]\ : STD_LOGIC;
  signal \check_reg_n_0_[7]\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal getdata_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \senddata[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \senddata[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \senddata[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \senddata[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \senddata[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \senddata[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \senddata[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \senddata[7]_i_3__4_n_0\ : STD_LOGIC;
  signal \^senddata_reg[7]_0\ : STD_LOGIC;
  signal \^sendreg_reg[31]_0\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sendreg_reg_n_0_[7]\ : STD_LOGIC;
  signal \tx_len[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \tx_len[7]_i_3__2_n_0\ : STD_LOGIC;
  signal tx_len_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \check[0]_i_1__3\ : label is "soft_lutpair1550";
  attribute SOFT_HLUTNM of \check[1]_i_1__3\ : label is "soft_lutpair1551";
  attribute SOFT_HLUTNM of \check[2]_i_1__3\ : label is "soft_lutpair1552";
  attribute SOFT_HLUTNM of \check[3]_i_1__3\ : label is "soft_lutpair1553";
  attribute SOFT_HLUTNM of \check[4]_i_1__3\ : label is "soft_lutpair1554";
  attribute SOFT_HLUTNM of \check[5]_i_1__3\ : label is "soft_lutpair1555";
  attribute SOFT_HLUTNM of \check[6]_i_1__3\ : label is "soft_lutpair1556";
  attribute SOFT_HLUTNM of \check[7]_i_1__3\ : label is "soft_lutpair1550";
  attribute SOFT_HLUTNM of \senddata[0]_i_1__2\ : label is "soft_lutpair1566";
  attribute SOFT_HLUTNM of \senddata[1]_i_1__2\ : label is "soft_lutpair1567";
  attribute SOFT_HLUTNM of \senddata[2]_i_1__2\ : label is "soft_lutpair1567";
  attribute SOFT_HLUTNM of \senddata[3]_i_1__2\ : label is "soft_lutpair1568";
  attribute SOFT_HLUTNM of \senddata[4]_i_1__2\ : label is "soft_lutpair1566";
  attribute SOFT_HLUTNM of \senddata[5]_i_1__2\ : label is "soft_lutpair1568";
  attribute SOFT_HLUTNM of \senddata[6]_i_1__2\ : label is "soft_lutpair1569";
  attribute SOFT_HLUTNM of \senddata[7]_i_2__3\ : label is "soft_lutpair1569";
  attribute SOFT_HLUTNM of \senddata[7]_i_3__4\ : label is "soft_lutpair1547";
  attribute SOFT_HLUTNM of \sendreg[0]_i_1__3\ : label is "soft_lutpair1551";
  attribute SOFT_HLUTNM of \sendreg[10]_i_1__3\ : label is "soft_lutpair1559";
  attribute SOFT_HLUTNM of \sendreg[11]_i_1__3\ : label is "soft_lutpair1560";
  attribute SOFT_HLUTNM of \sendreg[12]_i_1__3\ : label is "soft_lutpair1561";
  attribute SOFT_HLUTNM of \sendreg[13]_i_1__3\ : label is "soft_lutpair1559";
  attribute SOFT_HLUTNM of \sendreg[14]_i_1__3\ : label is "soft_lutpair1560";
  attribute SOFT_HLUTNM of \sendreg[15]_i_1__3\ : label is "soft_lutpair1561";
  attribute SOFT_HLUTNM of \sendreg[16]_i_1__2\ : label is "soft_lutpair1562";
  attribute SOFT_HLUTNM of \sendreg[17]_i_1__2\ : label is "soft_lutpair1562";
  attribute SOFT_HLUTNM of \sendreg[18]_i_1__2\ : label is "soft_lutpair1563";
  attribute SOFT_HLUTNM of \sendreg[19]_i_1__2\ : label is "soft_lutpair1563";
  attribute SOFT_HLUTNM of \sendreg[1]_i_1__3\ : label is "soft_lutpair1552";
  attribute SOFT_HLUTNM of \sendreg[20]_i_1__2\ : label is "soft_lutpair1564";
  attribute SOFT_HLUTNM of \sendreg[21]_i_1__2\ : label is "soft_lutpair1564";
  attribute SOFT_HLUTNM of \sendreg[22]_i_1__2\ : label is "soft_lutpair1565";
  attribute SOFT_HLUTNM of \sendreg[23]_i_1__2\ : label is "soft_lutpair1565";
  attribute SOFT_HLUTNM of \sendreg[24]_i_1__2\ : label is "soft_lutpair1570";
  attribute SOFT_HLUTNM of \sendreg[25]_i_1__2\ : label is "soft_lutpair1571";
  attribute SOFT_HLUTNM of \sendreg[26]_i_1__2\ : label is "soft_lutpair1572";
  attribute SOFT_HLUTNM of \sendreg[27]_i_1__2\ : label is "soft_lutpair1573";
  attribute SOFT_HLUTNM of \sendreg[28]_i_1__2\ : label is "soft_lutpair1573";
  attribute SOFT_HLUTNM of \sendreg[29]_i_1__2\ : label is "soft_lutpair1570";
  attribute SOFT_HLUTNM of \sendreg[2]_i_1__3\ : label is "soft_lutpair1553";
  attribute SOFT_HLUTNM of \sendreg[30]_i_1__2\ : label is "soft_lutpair1571";
  attribute SOFT_HLUTNM of \sendreg[31]_i_2\ : label is "soft_lutpair1572";
  attribute SOFT_HLUTNM of \sendreg[31]_i_5\ : label is "soft_lutpair1549";
  attribute SOFT_HLUTNM of \sendreg[31]_i_6\ : label is "soft_lutpair1547";
  attribute SOFT_HLUTNM of \sendreg[3]_i_1__3\ : label is "soft_lutpair1554";
  attribute SOFT_HLUTNM of \sendreg[4]_i_1__3\ : label is "soft_lutpair1556";
  attribute SOFT_HLUTNM of \sendreg[5]_i_1__3\ : label is "soft_lutpair1555";
  attribute SOFT_HLUTNM of \sendreg[6]_i_1__3\ : label is "soft_lutpair1557";
  attribute SOFT_HLUTNM of \sendreg[7]_i_1__3\ : label is "soft_lutpair1557";
  attribute SOFT_HLUTNM of \sendreg[8]_i_1__3\ : label is "soft_lutpair1558";
  attribute SOFT_HLUTNM of \sendreg[9]_i_1__3\ : label is "soft_lutpair1558";
  attribute SOFT_HLUTNM of \tx_len[1]_i_1__3\ : label is "soft_lutpair1549";
  attribute SOFT_HLUTNM of \tx_len[2]_i_1__3\ : label is "soft_lutpair1546";
  attribute SOFT_HLUTNM of \tx_len[3]_i_1__3\ : label is "soft_lutpair1546";
  attribute SOFT_HLUTNM of \tx_len[6]_i_1__3\ : label is "soft_lutpair1548";
  attribute SOFT_HLUTNM of \tx_len[7]_i_2__3\ : label is "soft_lutpair1548";
begin
  Q(0) <= \^q\(0);
  \senddata_reg[7]_0\ <= \^senddata_reg[7]_0\;
  \sendreg_reg[31]_0\ <= \^sendreg_reg[31]_0\;
\check[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[0]\,
      I2 => \sendreg_reg_n_0_[0]\,
      O => \check[0]_i_1__3_n_0\
    );
\check[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[1]\,
      I2 => \sendreg_reg_n_0_[1]\,
      O => \check[1]_i_1__3_n_0\
    );
\check[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[2]\,
      I2 => \sendreg_reg_n_0_[2]\,
      O => \check[2]_i_1__3_n_0\
    );
\check[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[3]\,
      I2 => \sendreg_reg_n_0_[3]\,
      O => \check[3]_i_1__3_n_0\
    );
\check[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[4]\,
      I2 => \sendreg_reg_n_0_[4]\,
      O => \check[4]_i_1__3_n_0\
    );
\check[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[5]\,
      I2 => \sendreg_reg_n_0_[5]\,
      O => \check[5]_i_1__3_n_0\
    );
\check[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[6]\,
      I2 => \sendreg_reg_n_0_[6]\,
      O => \check[6]_i_1__3_n_0\
    );
\check[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => \check_reg_n_0_[7]\,
      I2 => \sendreg_reg_n_0_[7]\,
      O => \check[7]_i_1__3_n_0\
    );
\check_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => \check[0]_i_1__3_n_0\,
      Q => \check_reg_n_0_[0]\
    );
\check_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => \check[1]_i_1__3_n_0\,
      Q => \check_reg_n_0_[1]\
    );
\check_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => \check[2]_i_1__3_n_0\,
      Q => \check_reg_n_0_[2]\
    );
\check_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => \check[3]_i_1__3_n_0\,
      Q => \check_reg_n_0_[3]\
    );
\check_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => \check[4]_i_1__3_n_0\,
      Q => \check_reg_n_0_[4]\
    );
\check_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => \check[5]_i_1__3_n_0\,
      Q => \check_reg_n_0_[5]\
    );
\check_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => \check[6]_i_1__3_n_0\,
      Q => \check_reg_n_0_[6]\
    );
\check_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => \check[7]_i_1__3_n_0\,
      Q => \check_reg_n_0_[7]\
    );
\getdata_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(0),
      Q => getdata_in(0),
      R => '0'
    );
\getdata_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(10),
      Q => getdata_in(10),
      R => '0'
    );
\getdata_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(11),
      Q => getdata_in(11),
      R => '0'
    );
\getdata_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(12),
      Q => getdata_in(12),
      R => '0'
    );
\getdata_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(13),
      Q => getdata_in(13),
      R => '0'
    );
\getdata_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(14),
      Q => getdata_in(14),
      R => '0'
    );
\getdata_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(15),
      Q => getdata_in(15),
      R => '0'
    );
\getdata_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(16),
      Q => getdata_in(16),
      R => '0'
    );
\getdata_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(17),
      Q => getdata_in(17),
      R => '0'
    );
\getdata_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(18),
      Q => getdata_in(18),
      R => '0'
    );
\getdata_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(19),
      Q => getdata_in(19),
      R => '0'
    );
\getdata_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(1),
      Q => getdata_in(1),
      R => '0'
    );
\getdata_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(20),
      Q => getdata_in(20),
      R => '0'
    );
\getdata_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(21),
      Q => getdata_in(21),
      R => '0'
    );
\getdata_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(22),
      Q => getdata_in(22),
      R => '0'
    );
\getdata_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(23),
      Q => getdata_in(23),
      R => '0'
    );
\getdata_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(24),
      Q => getdata_in(24),
      R => '0'
    );
\getdata_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(25),
      Q => getdata_in(25),
      R => '0'
    );
\getdata_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(26),
      Q => getdata_in(26),
      R => '0'
    );
\getdata_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(27),
      Q => getdata_in(27),
      R => '0'
    );
\getdata_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(28),
      Q => getdata_in(28),
      R => '0'
    );
\getdata_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(29),
      Q => getdata_in(29),
      R => '0'
    );
\getdata_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(2),
      Q => getdata_in(2),
      R => '0'
    );
\getdata_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(30),
      Q => getdata_in(30),
      R => '0'
    );
\getdata_in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(31),
      Q => getdata_in(31),
      R => '0'
    );
\getdata_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(3),
      Q => getdata_in(3),
      R => '0'
    );
\getdata_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(4),
      Q => getdata_in(4),
      R => '0'
    );
\getdata_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(5),
      Q => getdata_in(5),
      R => '0'
    );
\getdata_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(6),
      Q => getdata_in(6),
      R => '0'
    );
\getdata_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(7),
      Q => getdata_in(7),
      R => '0'
    );
\getdata_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(8),
      Q => getdata_in(8),
      R => '0'
    );
\getdata_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_system_syncfrq_valid,
      D => rreg_system_syncfrq(9),
      Q => getdata_in(9),
      R => '0'
    );
\senddata[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[0]\,
      I1 => \senddata[7]_i_3__4_n_0\,
      I2 => \sendreg_reg_n_0_[0]\,
      O => \senddata[0]_i_1__2_n_0\
    );
\senddata[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[1]\,
      I1 => \senddata[7]_i_3__4_n_0\,
      I2 => \sendreg_reg_n_0_[1]\,
      O => \senddata[1]_i_1__2_n_0\
    );
\senddata[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[2]\,
      I1 => \senddata[7]_i_3__4_n_0\,
      I2 => \sendreg_reg_n_0_[2]\,
      O => \senddata[2]_i_1__2_n_0\
    );
\senddata[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[3]\,
      I1 => \senddata[7]_i_3__4_n_0\,
      I2 => \sendreg_reg_n_0_[3]\,
      O => \senddata[3]_i_1__2_n_0\
    );
\senddata[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[4]\,
      I1 => \senddata[7]_i_3__4_n_0\,
      I2 => \sendreg_reg_n_0_[4]\,
      O => \senddata[4]_i_1__2_n_0\
    );
\senddata[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[5]\,
      I1 => \senddata[7]_i_3__4_n_0\,
      I2 => \sendreg_reg_n_0_[5]\,
      O => \senddata[5]_i_1__2_n_0\
    );
\senddata[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[6]\,
      I1 => \senddata[7]_i_3__4_n_0\,
      I2 => \sendreg_reg_n_0_[6]\,
      O => \senddata[6]_i_1__2_n_0\
    );
\senddata[7]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \check_reg_n_0_[7]\,
      I1 => \senddata[7]_i_3__4_n_0\,
      I2 => \sendreg_reg_n_0_[7]\,
      O => \senddata[7]_i_2__3_n_0\
    );
\senddata[7]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => tx_len_reg(3),
      I1 => tx_len_reg(4),
      I2 => tx_len_reg(2),
      I3 => tx_len_reg(5),
      I4 => \^senddata_reg[7]_0\,
      O => \senddata[7]_i_3__4_n_0\
    );
\senddata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => reset_0,
      D => \senddata[0]_i_1__2_n_0\,
      Q => \addr_reg[7]\(0)
    );
\senddata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => reset_0,
      D => \senddata[1]_i_1__2_n_0\,
      Q => \addr_reg[7]\(1)
    );
\senddata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => reset_0,
      D => \senddata[2]_i_1__2_n_0\,
      Q => \addr_reg[7]\(2)
    );
\senddata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => reset_0,
      D => \senddata[3]_i_1__2_n_0\,
      Q => \addr_reg[7]\(3)
    );
\senddata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => reset_0,
      D => \senddata[4]_i_1__2_n_0\,
      Q => \addr_reg[7]\(4)
    );
\senddata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => reset_0,
      D => \senddata[5]_i_1__2_n_0\,
      Q => \addr_reg[7]\(5)
    );
\senddata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => reset_0,
      D => \senddata[6]_i_1__2_n_0\,
      Q => \addr_reg[7]\(6)
    );
\senddata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tx_len1,
      CLR => reset_0,
      D => \senddata[7]_i_2__3_n_0\,
      Q => \addr_reg[7]\(7)
    );
\sendreg[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(0),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(0),
      O => p_0_in(0)
    );
\sendreg[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(10),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(10),
      O => p_0_in(10)
    );
\sendreg[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(11),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(11),
      O => p_0_in(11)
    );
\sendreg[12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(12),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(12),
      O => p_0_in(12)
    );
\sendreg[13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(13),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(13),
      O => p_0_in(13)
    );
\sendreg[14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(14),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(14),
      O => p_0_in(14)
    );
\sendreg[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(15),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(15),
      O => p_0_in(15)
    );
\sendreg[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \^sendreg_reg[31]_0\
    );
\sendreg[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(16),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(16),
      O => p_0_in(16)
    );
\sendreg[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(17),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(17),
      O => p_0_in(17)
    );
\sendreg[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(18),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(18),
      O => p_0_in(18)
    );
\sendreg[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(19),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(19),
      O => p_0_in(19)
    );
\sendreg[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(1),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(1),
      O => p_0_in(1)
    );
\sendreg[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(20),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(20),
      O => p_0_in(20)
    );
\sendreg[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(21),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(21),
      O => p_0_in(21)
    );
\sendreg[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(22),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(22),
      O => p_0_in(22)
    );
\sendreg[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(23),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(23),
      O => p_0_in(23)
    );
\sendreg[24]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(24),
      I1 => \addr_reg[3]\,
      O => p_0_in(24)
    );
\sendreg[25]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(25),
      I1 => \addr_reg[3]\,
      O => p_0_in(25)
    );
\sendreg[26]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(26),
      I1 => \addr_reg[3]\,
      O => p_0_in(26)
    );
\sendreg[27]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(27),
      I1 => \addr_reg[3]\,
      O => p_0_in(27)
    );
\sendreg[28]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(28),
      I1 => \addr_reg[3]\,
      O => p_0_in(28)
    );
\sendreg[29]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(29),
      I1 => \addr_reg[3]\,
      O => p_0_in(29)
    );
\sendreg[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(2),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(2),
      O => p_0_in(2)
    );
\sendreg[30]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(30),
      I1 => \addr_reg[3]\,
      O => p_0_in(30)
    );
\sendreg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => getdata_in(31),
      I1 => \addr_reg[3]\,
      O => p_0_in(31)
    );
\sendreg[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tx_len_reg(1),
      I1 => \^q\(0),
      I2 => tx_len_reg(7),
      I3 => tx_len_reg(6),
      O => \^senddata_reg[7]_0\
    );
\sendreg[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => tx_len_reg(5),
      I1 => tx_len_reg(2),
      I2 => tx_len_reg(4),
      I3 => tx_len_reg(3),
      O => \sendreg_reg[0]_0\
    );
\sendreg[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(3),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(3),
      O => p_0_in(3)
    );
\sendreg[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(4),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(4),
      O => p_0_in(4)
    );
\sendreg[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(5),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(5),
      O => p_0_in(5)
    );
\sendreg[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(6),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(6),
      O => p_0_in(6)
    );
\sendreg[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(7),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(7),
      O => p_0_in(7)
    );
\sendreg[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(8),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(8),
      O => p_0_in(8)
    );
\sendreg[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(9),
      I1 => \addr_reg[3]\,
      I2 => getdata_in(9),
      O => p_0_in(9)
    );
\sendreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(0),
      Q => \sendreg_reg_n_0_[0]\
    );
\sendreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(10),
      Q => data1(2)
    );
\sendreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(11),
      Q => data1(3)
    );
\sendreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(12),
      Q => data1(4)
    );
\sendreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(13),
      Q => data1(5)
    );
\sendreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(14),
      Q => data1(6)
    );
\sendreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(15),
      Q => data1(7)
    );
\sendreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(16),
      Q => data1(8)
    );
\sendreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(17),
      Q => data1(9)
    );
\sendreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(18),
      Q => data1(10)
    );
\sendreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(19),
      Q => data1(11)
    );
\sendreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(1),
      Q => \sendreg_reg_n_0_[1]\
    );
\sendreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(20),
      Q => data1(12)
    );
\sendreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(21),
      Q => data1(13)
    );
\sendreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(22),
      Q => data1(14)
    );
\sendreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(23),
      Q => data1(15)
    );
\sendreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(24),
      Q => data1(16)
    );
\sendreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(25),
      Q => data1(17)
    );
\sendreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(26),
      Q => data1(18)
    );
\sendreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(27),
      Q => data1(19)
    );
\sendreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(28),
      Q => data1(20)
    );
\sendreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(29),
      Q => data1(21)
    );
\sendreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(2),
      Q => \sendreg_reg_n_0_[2]\
    );
\sendreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(30),
      Q => data1(22)
    );
\sendreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(31),
      Q => data1(23)
    );
\sendreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(3),
      Q => \sendreg_reg_n_0_[3]\
    );
\sendreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(4),
      Q => \sendreg_reg_n_0_[4]\
    );
\sendreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(5),
      Q => \sendreg_reg_n_0_[5]\
    );
\sendreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(6),
      Q => \sendreg_reg_n_0_[6]\
    );
\sendreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(7),
      Q => \sendreg_reg_n_0_[7]\
    );
\sendreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(8),
      Q => data1(0)
    );
\sendreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \^sendreg_reg[31]_0\,
      D => p_0_in(9),
      Q => data1(1)
    );
\tx_len[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => tx_len1,
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      O => \p_0_in__2\(1)
    );
\tx_len[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => tx_len1,
      I1 => \^q\(0),
      I2 => tx_len_reg(1),
      I3 => tx_len_reg(2),
      O => \p_0_in__2\(2)
    );
\tx_len[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => tx_len1,
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      I3 => tx_len_reg(2),
      I4 => tx_len_reg(3),
      O => \p_0_in__2\(3)
    );
\tx_len[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => tx_len_reg(4),
      I1 => tx_len_reg(3),
      I2 => tx_len_reg(1),
      I3 => \^q\(0),
      I4 => tx_len_reg(2),
      I5 => tx_len1,
      O => \p_0_in__2\(4)
    );
\tx_len[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => tx_len1,
      I1 => \tx_len[5]_i_2__2_n_0\,
      I2 => tx_len_reg(5),
      O => \p_0_in__2\(5)
    );
\tx_len[5]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => tx_len_reg(3),
      I1 => tx_len_reg(1),
      I2 => \^q\(0),
      I3 => tx_len_reg(2),
      I4 => tx_len_reg(4),
      O => \tx_len[5]_i_2__2_n_0\
    );
\tx_len[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => tx_len1,
      I1 => \tx_len[7]_i_3__2_n_0\,
      I2 => tx_len_reg(6),
      O => \p_0_in__2\(6)
    );
\tx_len[7]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => tx_len1,
      I1 => \tx_len[7]_i_3__2_n_0\,
      I2 => tx_len_reg(6),
      I3 => tx_len_reg(7),
      O => \p_0_in__2\(7)
    );
\tx_len[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_len_reg(4),
      I1 => tx_len_reg(2),
      I2 => \^q\(0),
      I3 => tx_len_reg(1),
      I4 => tx_len_reg(3),
      I5 => tx_len_reg(5),
      O => \tx_len[7]_i_3__2_n_0\
    );
\tx_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \^sendreg_reg[31]_0\,
      D => D(0),
      Q => \^q\(0)
    );
\tx_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \^sendreg_reg[31]_0\,
      D => \p_0_in__2\(1),
      Q => tx_len_reg(1)
    );
\tx_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \^sendreg_reg[31]_0\,
      D => \p_0_in__2\(2),
      Q => tx_len_reg(2)
    );
\tx_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \^sendreg_reg[31]_0\,
      D => \p_0_in__2\(3),
      Q => tx_len_reg(3)
    );
\tx_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \^sendreg_reg[31]_0\,
      D => \p_0_in__2\(4),
      Q => tx_len_reg(4)
    );
\tx_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \^sendreg_reg[31]_0\,
      D => \p_0_in__2\(5),
      Q => tx_len_reg(5)
    );
\tx_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \^sendreg_reg[31]_0\,
      D => \p_0_in__2\(6),
      Q => tx_len_reg(6)
    );
\tx_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[0]\(0),
      CLR => \^sendreg_reg[31]_0\,
      D => \p_0_in__2\(7),
      Q => tx_len_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_mem_status_valid : in STD_LOGIC;
    rreg_mem_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized9\ : entity is "isa_send_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized9\ is
  signal \getdata_in_reg_n_0_[0]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[1]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[2]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[3]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[4]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[5]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[6]\ : STD_LOGIC;
  signal \getdata_in_reg_n_0_[7]\ : STD_LOGIC;
begin
\getdata_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_mem_status_valid,
      D => rreg_mem_status(0),
      Q => \getdata_in_reg_n_0_[0]\,
      R => '0'
    );
\getdata_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_mem_status_valid,
      D => rreg_mem_status(1),
      Q => \getdata_in_reg_n_0_[1]\,
      R => '0'
    );
\getdata_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_mem_status_valid,
      D => rreg_mem_status(2),
      Q => \getdata_in_reg_n_0_[2]\,
      R => '0'
    );
\getdata_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_mem_status_valid,
      D => rreg_mem_status(3),
      Q => \getdata_in_reg_n_0_[3]\,
      R => '0'
    );
\getdata_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_mem_status_valid,
      D => rreg_mem_status(4),
      Q => \getdata_in_reg_n_0_[4]\,
      R => '0'
    );
\getdata_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_mem_status_valid,
      D => rreg_mem_status(5),
      Q => \getdata_in_reg_n_0_[5]\,
      R => '0'
    );
\getdata_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_mem_status_valid,
      D => rreg_mem_status(6),
      Q => \getdata_in_reg_n_0_[6]\,
      R => '0'
    );
\getdata_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rreg_mem_status_valid,
      D => rreg_mem_status(7),
      Q => \getdata_in_reg_n_0_[7]\,
      R => '0'
    );
\senddata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[0]\,
      Q => Q(0)
    );
\senddata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[1]\,
      Q => Q(1)
    );
\senddata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[2]\,
      Q => Q(2)
    );
\senddata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[3]\,
      Q => Q(3)
    );
\senddata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[4]\,
      Q => Q(4)
    );
\senddata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[5]\,
      Q => Q(5)
    );
\senddata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[6]\,
      Q => Q(6)
    );
\senddata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \getdata_in_reg_n_0_[7]\,
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_select is
  port (
    isa_senddata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    isa_rd : in STD_LOGIC;
    isa_adv : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    reset_0 : in STD_LOGIC;
    isa_getdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_1 : in STD_LOGIC;
    \senddata_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \senddata_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \senddata_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \senddata_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    senddata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \senddata_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \senddata_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qspo : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \senddata_reg[7]_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \senddata_reg[7]_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \senddata_reg[7]_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \senddata_reg[7]_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \senddata_reg[7]_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \senddata_reg[7]_10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \senddata_reg[7]_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \senddata_reg[7]_12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \senddata_reg[7]_13\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \senddata_reg[7]_14\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_select;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_select is
  signal IOBUF_inst0_i_10_n_0 : STD_LOGIC;
  signal IOBUF_inst0_i_11_n_0 : STD_LOGIC;
  signal IOBUF_inst0_i_2_n_0 : STD_LOGIC;
  signal IOBUF_inst0_i_3_n_0 : STD_LOGIC;
  signal IOBUF_inst0_i_4_n_0 : STD_LOGIC;
  signal IOBUF_inst0_i_5_n_0 : STD_LOGIC;
  signal IOBUF_inst0_i_6_n_0 : STD_LOGIC;
  signal IOBUF_inst0_i_7_n_0 : STD_LOGIC;
  signal IOBUF_inst0_i_8_n_0 : STD_LOGIC;
  signal IOBUF_inst0_i_9_n_0 : STD_LOGIC;
  signal IOBUF_inst1_i_10_n_0 : STD_LOGIC;
  signal IOBUF_inst1_i_11_n_0 : STD_LOGIC;
  signal IOBUF_inst1_i_2_n_0 : STD_LOGIC;
  signal IOBUF_inst1_i_3_n_0 : STD_LOGIC;
  signal IOBUF_inst1_i_4_n_0 : STD_LOGIC;
  signal IOBUF_inst1_i_5_n_0 : STD_LOGIC;
  signal IOBUF_inst1_i_6_n_0 : STD_LOGIC;
  signal IOBUF_inst1_i_7_n_0 : STD_LOGIC;
  signal IOBUF_inst1_i_8_n_0 : STD_LOGIC;
  signal IOBUF_inst1_i_9_n_0 : STD_LOGIC;
  signal IOBUF_inst2_i_10_n_0 : STD_LOGIC;
  signal IOBUF_inst2_i_11_n_0 : STD_LOGIC;
  signal IOBUF_inst2_i_2_n_0 : STD_LOGIC;
  signal IOBUF_inst2_i_3_n_0 : STD_LOGIC;
  signal IOBUF_inst2_i_4_n_0 : STD_LOGIC;
  signal IOBUF_inst2_i_5_n_0 : STD_LOGIC;
  signal IOBUF_inst2_i_6_n_0 : STD_LOGIC;
  signal IOBUF_inst2_i_7_n_0 : STD_LOGIC;
  signal IOBUF_inst2_i_8_n_0 : STD_LOGIC;
  signal IOBUF_inst2_i_9_n_0 : STD_LOGIC;
  signal IOBUF_inst3_i_10_n_0 : STD_LOGIC;
  signal IOBUF_inst3_i_11_n_0 : STD_LOGIC;
  signal IOBUF_inst3_i_2_n_0 : STD_LOGIC;
  signal IOBUF_inst3_i_3_n_0 : STD_LOGIC;
  signal IOBUF_inst3_i_4_n_0 : STD_LOGIC;
  signal IOBUF_inst3_i_5_n_0 : STD_LOGIC;
  signal IOBUF_inst3_i_6_n_0 : STD_LOGIC;
  signal IOBUF_inst3_i_7_n_0 : STD_LOGIC;
  signal IOBUF_inst3_i_8_n_0 : STD_LOGIC;
  signal IOBUF_inst3_i_9_n_0 : STD_LOGIC;
  signal IOBUF_inst4_i_10_n_0 : STD_LOGIC;
  signal IOBUF_inst4_i_11_n_0 : STD_LOGIC;
  signal IOBUF_inst4_i_2_n_0 : STD_LOGIC;
  signal IOBUF_inst4_i_3_n_0 : STD_LOGIC;
  signal IOBUF_inst4_i_4_n_0 : STD_LOGIC;
  signal IOBUF_inst4_i_5_n_0 : STD_LOGIC;
  signal IOBUF_inst4_i_6_n_0 : STD_LOGIC;
  signal IOBUF_inst4_i_7_n_0 : STD_LOGIC;
  signal IOBUF_inst4_i_8_n_0 : STD_LOGIC;
  signal IOBUF_inst4_i_9_n_0 : STD_LOGIC;
  signal IOBUF_inst5_i_10_n_0 : STD_LOGIC;
  signal IOBUF_inst5_i_11_n_0 : STD_LOGIC;
  signal IOBUF_inst5_i_2_n_0 : STD_LOGIC;
  signal IOBUF_inst5_i_3_n_0 : STD_LOGIC;
  signal IOBUF_inst5_i_4_n_0 : STD_LOGIC;
  signal IOBUF_inst5_i_5_n_0 : STD_LOGIC;
  signal IOBUF_inst5_i_6_n_0 : STD_LOGIC;
  signal IOBUF_inst5_i_7_n_0 : STD_LOGIC;
  signal IOBUF_inst5_i_8_n_0 : STD_LOGIC;
  signal IOBUF_inst5_i_9_n_0 : STD_LOGIC;
  signal IOBUF_inst6_i_10_n_0 : STD_LOGIC;
  signal IOBUF_inst6_i_11_n_0 : STD_LOGIC;
  signal IOBUF_inst6_i_2_n_0 : STD_LOGIC;
  signal IOBUF_inst6_i_3_n_0 : STD_LOGIC;
  signal IOBUF_inst6_i_4_n_0 : STD_LOGIC;
  signal IOBUF_inst6_i_5_n_0 : STD_LOGIC;
  signal IOBUF_inst6_i_6_n_0 : STD_LOGIC;
  signal IOBUF_inst6_i_7_n_0 : STD_LOGIC;
  signal IOBUF_inst6_i_8_n_0 : STD_LOGIC;
  signal IOBUF_inst6_i_9_n_0 : STD_LOGIC;
  signal IOBUF_inst7_i_10_n_0 : STD_LOGIC;
  signal IOBUF_inst7_i_11_n_0 : STD_LOGIC;
  signal IOBUF_inst7_i_12_n_0 : STD_LOGIC;
  signal IOBUF_inst7_i_13_n_0 : STD_LOGIC;
  signal IOBUF_inst7_i_14_n_0 : STD_LOGIC;
  signal IOBUF_inst7_i_15_n_0 : STD_LOGIC;
  signal IOBUF_inst7_i_16_n_0 : STD_LOGIC;
  signal IOBUF_inst7_i_17_n_0 : STD_LOGIC;
  signal IOBUF_inst7_i_3_n_0 : STD_LOGIC;
  signal IOBUF_inst7_i_4_n_0 : STD_LOGIC;
  signal IOBUF_inst7_i_5_n_0 : STD_LOGIC;
  signal IOBUF_inst7_i_6_n_0 : STD_LOGIC;
  signal IOBUF_inst7_i_7_n_0 : STD_LOGIC;
  signal IOBUF_inst7_i_8_n_0 : STD_LOGIC;
  signal IOBUF_inst7_i_9_n_0 : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal adv_down : STD_LOGIC;
  signal \adv_down_i_1__0_n_0\ : STD_LOGIC;
  signal adv_t : STD_LOGIC;
  signal rd_down : STD_LOGIC;
  signal \rd_down_i_1__0_n_0\ : STD_LOGIC;
  signal rd_t : STD_LOGIC;
  signal sendaddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of IOBUF_inst4_i_9 : label is "soft_lutpair1611";
  attribute SOFT_HLUTNM of IOBUF_inst6_i_10 : label is "soft_lutpair1610";
  attribute SOFT_HLUTNM of IOBUF_inst7_i_10 : label is "soft_lutpair1610";
  attribute SOFT_HLUTNM of IOBUF_inst7_i_12 : label is "soft_lutpair1611";
  attribute SOFT_HLUTNM of IOBUF_inst7_i_7 : label is "soft_lutpair1612";
  attribute SOFT_HLUTNM of IOBUF_inst7_i_8 : label is "soft_lutpair1612";
begin
IOBUF_inst0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => IOBUF_inst0_i_2_n_0,
      I1 => IOBUF_inst0_i_3_n_0,
      I2 => IOBUF_inst7_i_5_n_0,
      I3 => IOBUF_inst0_i_4_n_0,
      I4 => IOBUF_inst7_i_7_n_0,
      I5 => sendaddr(7),
      O => isa_senddata(0)
    );
IOBUF_inst0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => \senddata_reg[7]_7\(0),
      I1 => \senddata_reg[7]_8\(0),
      I2 => \senddata_reg[7]_9\(0),
      I3 => sendaddr(1),
      I4 => sendaddr(0),
      O => IOBUF_inst0_i_10_n_0
    );
IOBUF_inst0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => qspo(0),
      I1 => \senddata_reg[7]_5\(0),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => Q(0),
      I5 => \senddata_reg[7]_6\(0),
      O => IOBUF_inst0_i_11_n_0
    );
IOBUF_inst0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A88888AA888888"
    )
        port map (
      I0 => IOBUF_inst7_i_8_n_0,
      I1 => IOBUF_inst0_i_5_n_0,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      I4 => IOBUF_inst7_i_10_n_0,
      I5 => sendaddr(2),
      O => IOBUF_inst0_i_2_n_0
    );
IOBUF_inst0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF62404040"
    )
        port map (
      I0 => sendaddr(3),
      I1 => sendaddr(2),
      I2 => IOBUF_inst0_i_6_n_0,
      I3 => IOBUF_inst7_i_12_n_0,
      I4 => \senddata_reg[7]\(0),
      I5 => IOBUF_inst0_i_7_n_0,
      O => IOBUF_inst0_i_3_n_0
    );
IOBUF_inst0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAFEFAAEAAFEAAA"
    )
        port map (
      I0 => IOBUF_inst0_i_8_n_0,
      I1 => IOBUF_inst0_i_9_n_0,
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => IOBUF_inst0_i_10_n_0,
      I5 => IOBUF_inst0_i_11_n_0,
      O => IOBUF_inst0_i_4_n_0
    );
IOBUF_inst0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \senddata_reg[7]_10\(0),
      I1 => \senddata_reg[7]_11\(0),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => sendaddr(2),
      O => IOBUF_inst0_i_5_n_0
    );
IOBUF_inst0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \senddata_reg[7]_0\(0),
      I1 => doutb(0),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => \senddata_reg[7]_1\(0),
      I5 => \senddata_reg[7]_2\(0),
      O => IOBUF_inst0_i_6_n_0
    );
IOBUF_inst0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000000000A00"
    )
        port map (
      I0 => \senddata_reg[7]_12\(0),
      I1 => \senddata_reg[7]_13\(0),
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => sendaddr(0),
      I5 => sendaddr(1),
      O => IOBUF_inst0_i_7_n_0
    );
IOBUF_inst0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => sendaddr(1),
      I1 => sendaddr(0),
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => \senddata_reg[7]_14\(0),
      O => IOBUF_inst0_i_8_n_0
    );
IOBUF_inst0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => senddata(0),
      I1 => \senddata_reg[7]_3\(0),
      I2 => \senddata_reg[7]_4\(0),
      I3 => sendaddr(1),
      I4 => sendaddr(0),
      O => IOBUF_inst0_i_9_n_0
    );
IOBUF_inst1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => IOBUF_inst1_i_2_n_0,
      I1 => IOBUF_inst1_i_3_n_0,
      I2 => IOBUF_inst7_i_5_n_0,
      I3 => IOBUF_inst1_i_4_n_0,
      I4 => IOBUF_inst7_i_7_n_0,
      I5 => sendaddr(7),
      O => isa_senddata(1)
    );
IOBUF_inst1_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => \senddata_reg[7]_7\(1),
      I1 => \senddata_reg[7]_8\(1),
      I2 => \senddata_reg[7]_9\(1),
      I3 => sendaddr(1),
      I4 => sendaddr(0),
      O => IOBUF_inst1_i_10_n_0
    );
IOBUF_inst1_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => qspo(1),
      I1 => \senddata_reg[7]_5\(1),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => Q(1),
      I5 => \senddata_reg[7]_6\(1),
      O => IOBUF_inst1_i_11_n_0
    );
IOBUF_inst1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A88888AA888888"
    )
        port map (
      I0 => IOBUF_inst7_i_8_n_0,
      I1 => IOBUF_inst1_i_5_n_0,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(1),
      I4 => IOBUF_inst7_i_10_n_0,
      I5 => sendaddr(2),
      O => IOBUF_inst1_i_2_n_0
    );
IOBUF_inst1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF62404040"
    )
        port map (
      I0 => sendaddr(3),
      I1 => sendaddr(2),
      I2 => IOBUF_inst1_i_6_n_0,
      I3 => IOBUF_inst7_i_12_n_0,
      I4 => \senddata_reg[7]\(1),
      I5 => IOBUF_inst1_i_7_n_0,
      O => IOBUF_inst1_i_3_n_0
    );
IOBUF_inst1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAFEFAAEAAFEAAA"
    )
        port map (
      I0 => IOBUF_inst1_i_8_n_0,
      I1 => IOBUF_inst1_i_9_n_0,
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => IOBUF_inst1_i_10_n_0,
      I5 => IOBUF_inst1_i_11_n_0,
      O => IOBUF_inst1_i_4_n_0
    );
IOBUF_inst1_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \senddata_reg[7]_10\(1),
      I1 => \senddata_reg[7]_11\(1),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => sendaddr(2),
      O => IOBUF_inst1_i_5_n_0
    );
IOBUF_inst1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \senddata_reg[7]_0\(1),
      I1 => doutb(1),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => \senddata_reg[7]_1\(1),
      I5 => \senddata_reg[7]_2\(1),
      O => IOBUF_inst1_i_6_n_0
    );
IOBUF_inst1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000000000A00"
    )
        port map (
      I0 => \senddata_reg[7]_12\(1),
      I1 => \senddata_reg[7]_13\(1),
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => sendaddr(0),
      I5 => sendaddr(1),
      O => IOBUF_inst1_i_7_n_0
    );
IOBUF_inst1_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => sendaddr(1),
      I1 => sendaddr(0),
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => \senddata_reg[7]_14\(1),
      O => IOBUF_inst1_i_8_n_0
    );
IOBUF_inst1_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => senddata(1),
      I1 => \senddata_reg[7]_3\(1),
      I2 => \senddata_reg[7]_4\(1),
      I3 => sendaddr(1),
      I4 => sendaddr(0),
      O => IOBUF_inst1_i_9_n_0
    );
IOBUF_inst2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => IOBUF_inst2_i_2_n_0,
      I1 => IOBUF_inst2_i_3_n_0,
      I2 => IOBUF_inst7_i_5_n_0,
      I3 => IOBUF_inst2_i_4_n_0,
      I4 => IOBUF_inst7_i_7_n_0,
      I5 => sendaddr(7),
      O => isa_senddata(2)
    );
IOBUF_inst2_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => \senddata_reg[7]_7\(2),
      I1 => \senddata_reg[7]_8\(2),
      I2 => \senddata_reg[7]_9\(2),
      I3 => sendaddr(1),
      I4 => sendaddr(0),
      O => IOBUF_inst2_i_10_n_0
    );
IOBUF_inst2_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => qspo(2),
      I1 => \senddata_reg[7]_5\(2),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => Q(2),
      I5 => \senddata_reg[7]_6\(2),
      O => IOBUF_inst2_i_11_n_0
    );
IOBUF_inst2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A88888AA888888"
    )
        port map (
      I0 => IOBUF_inst7_i_8_n_0,
      I1 => IOBUF_inst2_i_5_n_0,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(2),
      I4 => IOBUF_inst7_i_10_n_0,
      I5 => sendaddr(2),
      O => IOBUF_inst2_i_2_n_0
    );
IOBUF_inst2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF62404040"
    )
        port map (
      I0 => sendaddr(3),
      I1 => sendaddr(2),
      I2 => IOBUF_inst2_i_6_n_0,
      I3 => IOBUF_inst7_i_12_n_0,
      I4 => \senddata_reg[7]\(2),
      I5 => IOBUF_inst2_i_7_n_0,
      O => IOBUF_inst2_i_3_n_0
    );
IOBUF_inst2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAFEFAAEAAFEAAA"
    )
        port map (
      I0 => IOBUF_inst2_i_8_n_0,
      I1 => IOBUF_inst2_i_9_n_0,
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => IOBUF_inst2_i_10_n_0,
      I5 => IOBUF_inst2_i_11_n_0,
      O => IOBUF_inst2_i_4_n_0
    );
IOBUF_inst2_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \senddata_reg[7]_10\(2),
      I1 => \senddata_reg[7]_11\(2),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => sendaddr(2),
      O => IOBUF_inst2_i_5_n_0
    );
IOBUF_inst2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \senddata_reg[7]_0\(2),
      I1 => doutb(2),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => \senddata_reg[7]_1\(2),
      I5 => \senddata_reg[7]_2\(2),
      O => IOBUF_inst2_i_6_n_0
    );
IOBUF_inst2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000000000A00"
    )
        port map (
      I0 => \senddata_reg[7]_12\(2),
      I1 => \senddata_reg[7]_13\(2),
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => sendaddr(0),
      I5 => sendaddr(1),
      O => IOBUF_inst2_i_7_n_0
    );
IOBUF_inst2_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => sendaddr(1),
      I1 => sendaddr(0),
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => \senddata_reg[7]_14\(2),
      O => IOBUF_inst2_i_8_n_0
    );
IOBUF_inst2_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => senddata(2),
      I1 => \senddata_reg[7]_3\(2),
      I2 => \senddata_reg[7]_4\(2),
      I3 => sendaddr(1),
      I4 => sendaddr(0),
      O => IOBUF_inst2_i_9_n_0
    );
IOBUF_inst3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => IOBUF_inst3_i_2_n_0,
      I1 => IOBUF_inst3_i_3_n_0,
      I2 => IOBUF_inst7_i_5_n_0,
      I3 => IOBUF_inst3_i_4_n_0,
      I4 => IOBUF_inst7_i_7_n_0,
      I5 => sendaddr(7),
      O => isa_senddata(3)
    );
IOBUF_inst3_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => \senddata_reg[7]_7\(3),
      I1 => \senddata_reg[7]_8\(3),
      I2 => \senddata_reg[7]_9\(3),
      I3 => sendaddr(1),
      I4 => sendaddr(0),
      O => IOBUF_inst3_i_10_n_0
    );
IOBUF_inst3_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => qspo(3),
      I1 => \senddata_reg[7]_5\(3),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => Q(3),
      I5 => \senddata_reg[7]_6\(3),
      O => IOBUF_inst3_i_11_n_0
    );
IOBUF_inst3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A88888AA888888"
    )
        port map (
      I0 => IOBUF_inst7_i_8_n_0,
      I1 => IOBUF_inst3_i_5_n_0,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3),
      I4 => IOBUF_inst7_i_10_n_0,
      I5 => sendaddr(2),
      O => IOBUF_inst3_i_2_n_0
    );
IOBUF_inst3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF62404040"
    )
        port map (
      I0 => sendaddr(3),
      I1 => sendaddr(2),
      I2 => IOBUF_inst3_i_6_n_0,
      I3 => IOBUF_inst7_i_12_n_0,
      I4 => \senddata_reg[7]\(3),
      I5 => IOBUF_inst3_i_7_n_0,
      O => IOBUF_inst3_i_3_n_0
    );
IOBUF_inst3_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAFEFAAEAAFEAAA"
    )
        port map (
      I0 => IOBUF_inst3_i_8_n_0,
      I1 => IOBUF_inst3_i_9_n_0,
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => IOBUF_inst3_i_10_n_0,
      I5 => IOBUF_inst3_i_11_n_0,
      O => IOBUF_inst3_i_4_n_0
    );
IOBUF_inst3_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \senddata_reg[7]_10\(3),
      I1 => \senddata_reg[7]_11\(3),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => sendaddr(2),
      O => IOBUF_inst3_i_5_n_0
    );
IOBUF_inst3_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \senddata_reg[7]_0\(3),
      I1 => doutb(3),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => \senddata_reg[7]_1\(3),
      I5 => \senddata_reg[7]_2\(3),
      O => IOBUF_inst3_i_6_n_0
    );
IOBUF_inst3_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000000000A00"
    )
        port map (
      I0 => \senddata_reg[7]_12\(3),
      I1 => \senddata_reg[7]_13\(3),
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => sendaddr(0),
      I5 => sendaddr(1),
      O => IOBUF_inst3_i_7_n_0
    );
IOBUF_inst3_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => sendaddr(1),
      I1 => sendaddr(0),
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => \senddata_reg[7]_14\(3),
      O => IOBUF_inst3_i_8_n_0
    );
IOBUF_inst3_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => senddata(3),
      I1 => \senddata_reg[7]_3\(3),
      I2 => \senddata_reg[7]_4\(3),
      I3 => sendaddr(1),
      I4 => sendaddr(0),
      O => IOBUF_inst3_i_9_n_0
    );
IOBUF_inst4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => IOBUF_inst4_i_2_n_0,
      I1 => IOBUF_inst4_i_3_n_0,
      I2 => IOBUF_inst7_i_5_n_0,
      I3 => IOBUF_inst4_i_4_n_0,
      I4 => IOBUF_inst7_i_7_n_0,
      I5 => sendaddr(7),
      O => isa_senddata(4)
    );
IOBUF_inst4_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => \senddata_reg[7]_7\(4),
      I1 => \senddata_reg[7]_8\(4),
      I2 => \senddata_reg[7]_9\(4),
      I3 => sendaddr(1),
      I4 => sendaddr(0),
      O => IOBUF_inst4_i_10_n_0
    );
IOBUF_inst4_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => qspo(4),
      I1 => \senddata_reg[7]_5\(4),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => Q(4),
      I5 => \senddata_reg[7]_6\(4),
      O => IOBUF_inst4_i_11_n_0
    );
IOBUF_inst4_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A88888AA888888"
    )
        port map (
      I0 => IOBUF_inst7_i_8_n_0,
      I1 => IOBUF_inst4_i_5_n_0,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4),
      I4 => IOBUF_inst7_i_10_n_0,
      I5 => sendaddr(2),
      O => IOBUF_inst4_i_2_n_0
    );
IOBUF_inst4_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF62404040"
    )
        port map (
      I0 => sendaddr(3),
      I1 => sendaddr(2),
      I2 => IOBUF_inst4_i_6_n_0,
      I3 => IOBUF_inst7_i_12_n_0,
      I4 => \senddata_reg[7]\(4),
      I5 => IOBUF_inst4_i_7_n_0,
      O => IOBUF_inst4_i_3_n_0
    );
IOBUF_inst4_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAFEFAAEAAFEAAA"
    )
        port map (
      I0 => IOBUF_inst4_i_8_n_0,
      I1 => IOBUF_inst4_i_9_n_0,
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => IOBUF_inst4_i_10_n_0,
      I5 => IOBUF_inst4_i_11_n_0,
      O => IOBUF_inst4_i_4_n_0
    );
IOBUF_inst4_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \senddata_reg[7]_10\(4),
      I1 => \senddata_reg[7]_11\(4),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => sendaddr(2),
      O => IOBUF_inst4_i_5_n_0
    );
IOBUF_inst4_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \senddata_reg[7]_0\(4),
      I1 => doutb(4),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => \senddata_reg[7]_1\(4),
      I5 => \senddata_reg[7]_2\(4),
      O => IOBUF_inst4_i_6_n_0
    );
IOBUF_inst4_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000000000A00"
    )
        port map (
      I0 => \senddata_reg[7]_12\(4),
      I1 => \senddata_reg[7]_13\(4),
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => sendaddr(0),
      I5 => sendaddr(1),
      O => IOBUF_inst4_i_7_n_0
    );
IOBUF_inst4_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => sendaddr(1),
      I1 => sendaddr(0),
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => \senddata_reg[7]_14\(4),
      O => IOBUF_inst4_i_8_n_0
    );
IOBUF_inst4_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => senddata(4),
      I1 => \senddata_reg[7]_3\(4),
      I2 => \senddata_reg[7]_4\(4),
      I3 => sendaddr(1),
      I4 => sendaddr(0),
      O => IOBUF_inst4_i_9_n_0
    );
IOBUF_inst5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => IOBUF_inst5_i_2_n_0,
      I1 => IOBUF_inst5_i_3_n_0,
      I2 => IOBUF_inst7_i_5_n_0,
      I3 => IOBUF_inst5_i_4_n_0,
      I4 => IOBUF_inst7_i_7_n_0,
      I5 => sendaddr(7),
      O => isa_senddata(5)
    );
IOBUF_inst5_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => \senddata_reg[7]_7\(5),
      I1 => \senddata_reg[7]_8\(5),
      I2 => \senddata_reg[7]_9\(5),
      I3 => sendaddr(1),
      I4 => sendaddr(0),
      O => IOBUF_inst5_i_10_n_0
    );
IOBUF_inst5_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => qspo(5),
      I1 => \senddata_reg[7]_5\(5),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => Q(5),
      I5 => \senddata_reg[7]_6\(5),
      O => IOBUF_inst5_i_11_n_0
    );
IOBUF_inst5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A88888AA888888"
    )
        port map (
      I0 => IOBUF_inst7_i_8_n_0,
      I1 => IOBUF_inst5_i_5_n_0,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5),
      I4 => IOBUF_inst7_i_10_n_0,
      I5 => sendaddr(2),
      O => IOBUF_inst5_i_2_n_0
    );
IOBUF_inst5_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF62404040"
    )
        port map (
      I0 => sendaddr(3),
      I1 => sendaddr(2),
      I2 => IOBUF_inst5_i_6_n_0,
      I3 => IOBUF_inst7_i_12_n_0,
      I4 => \senddata_reg[7]\(5),
      I5 => IOBUF_inst5_i_7_n_0,
      O => IOBUF_inst5_i_3_n_0
    );
IOBUF_inst5_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAFEFAAEAAFEAAA"
    )
        port map (
      I0 => IOBUF_inst5_i_8_n_0,
      I1 => IOBUF_inst5_i_9_n_0,
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => IOBUF_inst5_i_10_n_0,
      I5 => IOBUF_inst5_i_11_n_0,
      O => IOBUF_inst5_i_4_n_0
    );
IOBUF_inst5_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \senddata_reg[7]_10\(5),
      I1 => \senddata_reg[7]_11\(5),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => sendaddr(2),
      O => IOBUF_inst5_i_5_n_0
    );
IOBUF_inst5_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \senddata_reg[7]_0\(5),
      I1 => doutb(5),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => \senddata_reg[7]_1\(5),
      I5 => \senddata_reg[7]_2\(5),
      O => IOBUF_inst5_i_6_n_0
    );
IOBUF_inst5_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000000000A00"
    )
        port map (
      I0 => \senddata_reg[7]_12\(5),
      I1 => \senddata_reg[7]_13\(5),
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => sendaddr(0),
      I5 => sendaddr(1),
      O => IOBUF_inst5_i_7_n_0
    );
IOBUF_inst5_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => sendaddr(1),
      I1 => sendaddr(0),
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => \senddata_reg[7]_14\(5),
      O => IOBUF_inst5_i_8_n_0
    );
IOBUF_inst5_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => senddata(5),
      I1 => \senddata_reg[7]_3\(5),
      I2 => \senddata_reg[7]_4\(5),
      I3 => sendaddr(1),
      I4 => sendaddr(0),
      O => IOBUF_inst5_i_9_n_0
    );
IOBUF_inst6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => IOBUF_inst6_i_2_n_0,
      I1 => IOBUF_inst6_i_3_n_0,
      I2 => IOBUF_inst7_i_5_n_0,
      I3 => IOBUF_inst6_i_4_n_0,
      I4 => IOBUF_inst7_i_7_n_0,
      I5 => sendaddr(7),
      O => isa_senddata(6)
    );
IOBUF_inst6_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => \senddata_reg[7]_7\(6),
      I1 => \senddata_reg[7]_8\(6),
      I2 => \senddata_reg[7]_9\(6),
      I3 => sendaddr(1),
      I4 => sendaddr(0),
      O => IOBUF_inst6_i_10_n_0
    );
IOBUF_inst6_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => qspo(6),
      I1 => \senddata_reg[7]_5\(6),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => Q(6),
      I5 => \senddata_reg[7]_6\(6),
      O => IOBUF_inst6_i_11_n_0
    );
IOBUF_inst6_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A88888AA888888"
    )
        port map (
      I0 => IOBUF_inst7_i_8_n_0,
      I1 => IOBUF_inst6_i_5_n_0,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(6),
      I4 => IOBUF_inst7_i_10_n_0,
      I5 => sendaddr(2),
      O => IOBUF_inst6_i_2_n_0
    );
IOBUF_inst6_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF62404040"
    )
        port map (
      I0 => sendaddr(3),
      I1 => sendaddr(2),
      I2 => IOBUF_inst6_i_6_n_0,
      I3 => IOBUF_inst7_i_12_n_0,
      I4 => \senddata_reg[7]\(6),
      I5 => IOBUF_inst6_i_7_n_0,
      O => IOBUF_inst6_i_3_n_0
    );
IOBUF_inst6_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAFEFAAEAAFEAAA"
    )
        port map (
      I0 => IOBUF_inst6_i_8_n_0,
      I1 => IOBUF_inst6_i_9_n_0,
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => IOBUF_inst6_i_10_n_0,
      I5 => IOBUF_inst6_i_11_n_0,
      O => IOBUF_inst6_i_4_n_0
    );
IOBUF_inst6_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \senddata_reg[7]_10\(6),
      I1 => \senddata_reg[7]_11\(6),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => sendaddr(2),
      O => IOBUF_inst6_i_5_n_0
    );
IOBUF_inst6_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \senddata_reg[7]_0\(6),
      I1 => doutb(6),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => \senddata_reg[7]_1\(6),
      I5 => \senddata_reg[7]_2\(6),
      O => IOBUF_inst6_i_6_n_0
    );
IOBUF_inst6_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000000000A00"
    )
        port map (
      I0 => \senddata_reg[7]_12\(6),
      I1 => \senddata_reg[7]_13\(6),
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => sendaddr(0),
      I5 => sendaddr(1),
      O => IOBUF_inst6_i_7_n_0
    );
IOBUF_inst6_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => sendaddr(1),
      I1 => sendaddr(0),
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => \senddata_reg[7]_14\(6),
      O => IOBUF_inst6_i_8_n_0
    );
IOBUF_inst6_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => senddata(6),
      I1 => \senddata_reg[7]_3\(6),
      I2 => \senddata_reg[7]_4\(6),
      I3 => sendaddr(1),
      I4 => sendaddr(0),
      O => IOBUF_inst6_i_9_n_0
    );
IOBUF_inst7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => IOBUF_inst7_i_3_n_0,
      I1 => IOBUF_inst7_i_4_n_0,
      I2 => IOBUF_inst7_i_5_n_0,
      I3 => IOBUF_inst7_i_6_n_0,
      I4 => IOBUF_inst7_i_7_n_0,
      I5 => sendaddr(7),
      O => isa_senddata(7)
    );
IOBUF_inst7_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sendaddr(1),
      I1 => sendaddr(0),
      O => IOBUF_inst7_i_10_n_0
    );
IOBUF_inst7_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \senddata_reg[7]_0\(7),
      I1 => doutb(7),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => \senddata_reg[7]_1\(7),
      I5 => \senddata_reg[7]_2\(7),
      O => IOBUF_inst7_i_11_n_0
    );
IOBUF_inst7_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sendaddr(0),
      I1 => sendaddr(1),
      O => IOBUF_inst7_i_12_n_0
    );
IOBUF_inst7_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000000000A00"
    )
        port map (
      I0 => \senddata_reg[7]_12\(7),
      I1 => \senddata_reg[7]_13\(7),
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => sendaddr(0),
      I5 => sendaddr(1),
      O => IOBUF_inst7_i_13_n_0
    );
IOBUF_inst7_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => sendaddr(1),
      I1 => sendaddr(0),
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => \senddata_reg[7]_14\(7),
      O => IOBUF_inst7_i_14_n_0
    );
IOBUF_inst7_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => senddata(7),
      I1 => \senddata_reg[7]_3\(7),
      I2 => \senddata_reg[7]_4\(7),
      I3 => sendaddr(1),
      I4 => sendaddr(0),
      O => IOBUF_inst7_i_15_n_0
    );
IOBUF_inst7_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => \senddata_reg[7]_7\(7),
      I1 => \senddata_reg[7]_8\(7),
      I2 => \senddata_reg[7]_9\(7),
      I3 => sendaddr(1),
      I4 => sendaddr(0),
      O => IOBUF_inst7_i_16_n_0
    );
IOBUF_inst7_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => qspo(7),
      I1 => \senddata_reg[7]_5\(7),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => Q(7),
      I5 => \senddata_reg[7]_6\(7),
      O => IOBUF_inst7_i_17_n_0
    );
IOBUF_inst7_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A88888AA888888"
    )
        port map (
      I0 => IOBUF_inst7_i_8_n_0,
      I1 => IOBUF_inst7_i_9_n_0,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(7),
      I4 => IOBUF_inst7_i_10_n_0,
      I5 => sendaddr(2),
      O => IOBUF_inst7_i_3_n_0
    );
IOBUF_inst7_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF62404040"
    )
        port map (
      I0 => sendaddr(3),
      I1 => sendaddr(2),
      I2 => IOBUF_inst7_i_11_n_0,
      I3 => IOBUF_inst7_i_12_n_0,
      I4 => \senddata_reg[7]\(7),
      I5 => IOBUF_inst7_i_13_n_0,
      O => IOBUF_inst7_i_4_n_0
    );
IOBUF_inst7_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sendaddr(5),
      I1 => sendaddr(6),
      I2 => sendaddr(4),
      O => IOBUF_inst7_i_5_n_0
    );
IOBUF_inst7_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAFEFAAEAAFEAAA"
    )
        port map (
      I0 => IOBUF_inst7_i_14_n_0,
      I1 => IOBUF_inst7_i_15_n_0,
      I2 => sendaddr(2),
      I3 => sendaddr(3),
      I4 => IOBUF_inst7_i_16_n_0,
      I5 => IOBUF_inst7_i_17_n_0,
      O => IOBUF_inst7_i_6_n_0
    );
IOBUF_inst7_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sendaddr(5),
      I1 => sendaddr(6),
      I2 => sendaddr(4),
      O => IOBUF_inst7_i_7_n_0
    );
IOBUF_inst7_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sendaddr(3),
      I1 => sendaddr(4),
      I2 => sendaddr(5),
      I3 => sendaddr(6),
      O => IOBUF_inst7_i_8_n_0
    );
IOBUF_inst7_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \senddata_reg[7]_10\(7),
      I1 => \senddata_reg[7]_11\(7),
      I2 => sendaddr(0),
      I3 => sendaddr(1),
      I4 => sendaddr(2),
      O => IOBUF_inst7_i_9_n_0
    );
\addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => adv_down,
      CLR => reset,
      D => isa_getdata(0),
      Q => addr(0)
    );
\addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => adv_down,
      CLR => reset,
      D => isa_getdata(1),
      Q => addr(1)
    );
\addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => adv_down,
      CLR => reset,
      D => isa_getdata(2),
      Q => addr(2)
    );
\addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => adv_down,
      CLR => reset,
      D => isa_getdata(3),
      Q => addr(3)
    );
\addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => adv_down,
      CLR => reset,
      D => isa_getdata(4),
      Q => addr(4)
    );
\addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => adv_down,
      CLR => reset,
      D => isa_getdata(5),
      Q => addr(5)
    );
\addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => adv_down,
      CLR => reset,
      D => isa_getdata(6),
      Q => addr(6)
    );
\addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => adv_down,
      CLR => reset,
      D => isa_getdata(7),
      Q => addr(7)
    );
\adv_down_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => adv_t,
      I1 => isa_adv,
      O => \adv_down_i_1__0_n_0\
    );
adv_down_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \adv_down_i_1__0_n_0\,
      Q => adv_down
    );
adv_t_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => isa_adv,
      Q => adv_t
    );
\rd_down_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_t,
      I1 => isa_rd,
      O => \rd_down_i_1__0_n_0\
    );
rd_down_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => \rd_down_i_1__0_n_0\,
      Q => rd_down
    );
rd_t_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => isa_rd,
      Q => rd_t
    );
\sendaddr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rd_down,
      CLR => reset_0,
      D => addr(0),
      Q => sendaddr(0)
    );
\sendaddr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rd_down,
      CLR => reset_0,
      D => addr(1),
      Q => sendaddr(1)
    );
\sendaddr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rd_down,
      CLR => reset_0,
      D => addr(2),
      Q => sendaddr(2)
    );
\sendaddr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rd_down,
      CLR => reset_0,
      D => addr(3),
      Q => sendaddr(3)
    );
\sendaddr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rd_down,
      CLR => reset_0,
      D => addr(4),
      Q => sendaddr(4)
    );
\sendaddr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rd_down,
      CLR => reset_0,
      D => addr(5),
      Q => sendaddr(5)
    );
\sendaddr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rd_down,
      CLR => reset_0,
      D => addr(6),
      Q => sendaddr(6)
    );
\sendaddr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rd_down,
      CLR => reset_1,
      D => addr(7),
      Q => sendaddr(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_12\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_13\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_4\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_5\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 5) => addrb(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 5) => addra(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 10) => B"000000",
      DIADI(9 downto 8) => dina(3 downto 2),
      DIADI(7 downto 2) => B"000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(15 downto 10) => B"000000",
      DIBDI(9 downto 8) => dina(7 downto 6),
      DIBDI(7 downto 2) => B"000000",
      DIBDI(1 downto 0) => dina(5 downto 4),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\,
      DOADO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_4\,
      DOADO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_5\,
      DOADO(9 downto 8) => doutb(3 downto 2),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\,
      DOADO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_12\,
      DOADO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_13\,
      DOADO(1 downto 0) => doutb(1 downto 0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20\,
      DOBDO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_21\,
      DOBDO(9 downto 8) => doutb(7 downto 6),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\,
      DOBDO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_28\,
      DOBDO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_29\,
      DOBDO(1 downto 0) => doutb(5 downto 4),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => enb,
      ENBWREN => wea(0),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"1111"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => wea(0),
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0_4\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0_4\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0_4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => wea(0),
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem is
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_7 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
RAM_reg_0_15_6_7: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1 downto 0) => din(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(7 downto 6),
      DOB(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(0),
      Q => Q(0),
      R => srst
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(1),
      Q => Q(1),
      R => srst
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(2),
      Q => Q(2),
      R => srst
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(3),
      Q => Q(3),
      R => srst
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(4),
      Q => Q(4),
      R => srst
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(5),
      Q => Q(5),
      R => srst
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(6),
      Q => Q(6),
      R => srst
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(7),
      Q => Q(7),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_11 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_11 : entity is "dmem";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_11 is
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_7 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
RAM_reg_0_15_6_7: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1 downto 0) => din(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(7 downto 6),
      DOB(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(0),
      Q => Q(0),
      R => srst
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(1),
      Q => Q(1),
      R => srst
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(2),
      Q => Q(2),
      R => srst
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(3),
      Q => Q(3),
      R => srst
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(4),
      Q => Q(4),
      R => srst
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(5),
      Q => Q(5),
      R => srst
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(6),
      Q => Q(6),
      R => srst
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(7),
      Q => Q(7),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_25 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_25 : entity is "dmem";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_25 is
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_7 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
RAM_reg_0_15_6_7: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1 downto 0) => din(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(7 downto 6),
      DOB(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(0),
      Q => Q(0),
      R => srst
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(1),
      Q => Q(1),
      R => srst
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(2),
      Q => Q(2),
      R => srst
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(3),
      Q => Q(3),
      R => srst
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(4),
      Q => Q(4),
      R => srst
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(5),
      Q => Q(5),
      R => srst
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(6),
      Q => Q(6),
      R => srst
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(7),
      Q => Q(7),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair746";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[1]\(0),
      R => srst
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[1]\(1),
      R => srst
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[1]\(2),
      R => srst
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[1]\(3),
      R => srst
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      S => srst
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => \^q\(1),
      R => srst
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => srst
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => \^q\(3),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_17 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_17 : entity is "rd_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_17 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair573";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[1]\(0),
      R => srst
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[1]\(1),
      R => srst
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[1]\(2),
      R => srst
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[1]\(3),
      R => srst
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      S => srst
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => \^q\(1),
      R => srst
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => srst
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => \^q\(3),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_31 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_31 : entity is "rd_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_31 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair1";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[1]\(0),
      R => srst
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[1]\(1),
      R => srst
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[1]\(2),
      R => srst
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[1]\(3),
      R => srst
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      S => srst
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => \^q\(1),
      R => srst
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => srst
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => \^q\(3),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_rd_en_temp__0\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__2\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\ <= user_valid;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => ram_empty_fb_i_reg,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__2\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__2\,
      Q => aempty_fwft_fb_i,
      S => srst
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__2\,
      Q => aempty_fwft_i,
      S => srst
    );
\count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => ram_full_fb_i_reg,
      I3 => wr_en,
      O => \count_reg[0]\(0)
    );
\count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rd_en,
      I1 => user_valid,
      O => \ram_rd_en_temp__0\
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => srst
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => srst
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => srst
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \gc0.count_reg[3]\(0)
    );
\goreg_dm.dout_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => \goreg_dm.dout_i_reg[7]\(0)
    );
\gpr1.dout_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => ram_empty_fb_i_reg,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => srst
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => srst
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_15 is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_rd_en_temp__0\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_15 : entity is "rd_fwft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_15 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__2\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\ <= user_valid;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => ram_empty_fb_i_reg,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__2\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__2\,
      Q => aempty_fwft_fb_i,
      S => srst
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__2\,
      Q => aempty_fwft_i,
      S => srst
    );
\count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => ram_full_fb_i_reg,
      I3 => wr_en,
      O => \count_reg[0]\(0)
    );
\count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rd_en,
      I1 => user_valid,
      O => \ram_rd_en_temp__0\
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => srst
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => srst
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => srst
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \gc0.count_reg[3]\(0)
    );
\goreg_dm.dout_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => \goreg_dm.dout_i_reg[7]\(0)
    );
\gpr1.dout_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => ram_empty_fb_i_reg,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => srst
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => srst
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_29 is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_rd_en_temp__0\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_29 : entity is "rd_fwft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_29 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__2\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\ <= user_valid;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => ram_empty_fb_i_reg,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__2\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__2\,
      Q => aempty_fwft_fb_i,
      S => srst
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__2\,
      Q => aempty_fwft_i,
      S => srst
    );
\count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => ram_full_fb_i_reg,
      I3 => wr_en,
      O => \count_reg[0]\(0)
    );
\count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rd_en,
      I1 => user_valid,
      O => \ram_rd_en_temp__0\
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => srst
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => srst
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => srst
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \gc0.count_reg[3]\(0)
    );
\goreg_dm.dout_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => \goreg_dm.dout_i_reg[7]\(0)
    );
\gpr1.dout_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => ram_empty_fb_i_reg,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => srst
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => srst
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    srst : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      S => srst
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      S => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_16 is
  port (
    \out\ : out STD_LOGIC;
    srst : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_16 : entity is "rd_status_flags_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_16 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      S => srst
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      S => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_30 is
  port (
    \out\ : out STD_LOGIC;
    srst : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_30 : entity is "rd_status_flags_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_30 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      S => srst
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      S => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom is
  port (
    qspo : out STD_LOGIC_VECTOR ( 6 downto 0 );
    a : in STD_LOGIC_VECTOR ( 9 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom is
  signal a_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \qspo_int[0]_i_11_n_0\ : STD_LOGIC;
  signal \qspo_int[0]_i_12_n_0\ : STD_LOGIC;
  signal \qspo_int[0]_i_13_n_0\ : STD_LOGIC;
  signal \qspo_int[0]_i_14_n_0\ : STD_LOGIC;
  signal \qspo_int[0]_i_15_n_0\ : STD_LOGIC;
  signal \qspo_int[0]_i_16_n_0\ : STD_LOGIC;
  signal \qspo_int[0]_i_17_n_0\ : STD_LOGIC;
  signal \qspo_int[0]_i_18_n_0\ : STD_LOGIC;
  signal \qspo_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \qspo_int[0]_i_7_n_0\ : STD_LOGIC;
  signal \qspo_int[0]_i_8_n_0\ : STD_LOGIC;
  signal \qspo_int[1]_i_10_n_0\ : STD_LOGIC;
  signal \qspo_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \qspo_int[1]_i_2_n_0\ : STD_LOGIC;
  signal \qspo_int[1]_i_3_n_0\ : STD_LOGIC;
  signal \qspo_int[1]_i_4_n_0\ : STD_LOGIC;
  signal \qspo_int[1]_i_5_n_0\ : STD_LOGIC;
  signal \qspo_int[1]_i_6_n_0\ : STD_LOGIC;
  signal \qspo_int[1]_i_7_n_0\ : STD_LOGIC;
  signal \qspo_int[1]_i_8_n_0\ : STD_LOGIC;
  signal \qspo_int[1]_i_9_n_0\ : STD_LOGIC;
  signal \qspo_int[2]_i_10_n_0\ : STD_LOGIC;
  signal \qspo_int[2]_i_11_n_0\ : STD_LOGIC;
  signal \qspo_int[2]_i_12_n_0\ : STD_LOGIC;
  signal \qspo_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \qspo_int[2]_i_2_n_0\ : STD_LOGIC;
  signal \qspo_int[2]_i_3_n_0\ : STD_LOGIC;
  signal \qspo_int[2]_i_4_n_0\ : STD_LOGIC;
  signal \qspo_int[2]_i_5_n_0\ : STD_LOGIC;
  signal \qspo_int[2]_i_6_n_0\ : STD_LOGIC;
  signal \qspo_int[2]_i_7_n_0\ : STD_LOGIC;
  signal \qspo_int[2]_i_8_n_0\ : STD_LOGIC;
  signal \qspo_int[2]_i_9_n_0\ : STD_LOGIC;
  signal \qspo_int[3]_i_10_n_0\ : STD_LOGIC;
  signal \qspo_int[3]_i_11_n_0\ : STD_LOGIC;
  signal \qspo_int[3]_i_12_n_0\ : STD_LOGIC;
  signal \qspo_int[3]_i_1_n_0\ : STD_LOGIC;
  signal \qspo_int[3]_i_2_n_0\ : STD_LOGIC;
  signal \qspo_int[3]_i_3_n_0\ : STD_LOGIC;
  signal \qspo_int[3]_i_4_n_0\ : STD_LOGIC;
  signal \qspo_int[3]_i_5_n_0\ : STD_LOGIC;
  signal \qspo_int[3]_i_6_n_0\ : STD_LOGIC;
  signal \qspo_int[3]_i_7_n_0\ : STD_LOGIC;
  signal \qspo_int[3]_i_8_n_0\ : STD_LOGIC;
  signal \qspo_int[3]_i_9_n_0\ : STD_LOGIC;
  signal \qspo_int[4]_i_10_n_0\ : STD_LOGIC;
  signal \qspo_int[4]_i_11_n_0\ : STD_LOGIC;
  signal \qspo_int[4]_i_12_n_0\ : STD_LOGIC;
  signal \qspo_int[4]_i_13_n_0\ : STD_LOGIC;
  signal \qspo_int[4]_i_14_n_0\ : STD_LOGIC;
  signal \qspo_int[4]_i_15_n_0\ : STD_LOGIC;
  signal \qspo_int[4]_i_16_n_0\ : STD_LOGIC;
  signal \qspo_int[4]_i_17_n_0\ : STD_LOGIC;
  signal \qspo_int[4]_i_1_n_0\ : STD_LOGIC;
  signal \qspo_int[4]_i_3_n_0\ : STD_LOGIC;
  signal \qspo_int[4]_i_7_n_0\ : STD_LOGIC;
  signal \qspo_int[5]_i_11_n_0\ : STD_LOGIC;
  signal \qspo_int[5]_i_12_n_0\ : STD_LOGIC;
  signal \qspo_int[5]_i_13_n_0\ : STD_LOGIC;
  signal \qspo_int[5]_i_14_n_0\ : STD_LOGIC;
  signal \qspo_int[5]_i_15_n_0\ : STD_LOGIC;
  signal \qspo_int[5]_i_16_n_0\ : STD_LOGIC;
  signal \qspo_int[5]_i_17_n_0\ : STD_LOGIC;
  signal \qspo_int[5]_i_18_n_0\ : STD_LOGIC;
  signal \qspo_int[5]_i_1_n_0\ : STD_LOGIC;
  signal \qspo_int[5]_i_7_n_0\ : STD_LOGIC;
  signal \qspo_int[5]_i_8_n_0\ : STD_LOGIC;
  signal \qspo_int[6]_i_10_n_0\ : STD_LOGIC;
  signal \qspo_int[6]_i_11_n_0\ : STD_LOGIC;
  signal \qspo_int[6]_i_12_n_0\ : STD_LOGIC;
  signal \qspo_int[6]_i_13_n_0\ : STD_LOGIC;
  signal \qspo_int[6]_i_2_n_0\ : STD_LOGIC;
  signal \qspo_int[6]_i_3_n_0\ : STD_LOGIC;
  signal \qspo_int[6]_i_4_n_0\ : STD_LOGIC;
  signal \qspo_int[6]_i_7_n_0\ : STD_LOGIC;
  signal \qspo_int[6]_i_8_n_0\ : STD_LOGIC;
  signal \qspo_int[6]_i_9_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \qspo_int_reg[6]_i_6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \qspo_int[1]_i_5\ : label is "soft_lutpair1484";
  attribute SOFT_HLUTNM of \qspo_int[2]_i_12\ : label is "soft_lutpair1484";
  attribute SOFT_HLUTNM of \qspo_int[2]_i_3\ : label is "soft_lutpair1483";
  attribute SOFT_HLUTNM of \qspo_int[2]_i_8\ : label is "soft_lutpair1483";
  attribute SOFT_HLUTNM of \qspo_int[3]_i_12\ : label is "soft_lutpair1485";
  attribute SOFT_HLUTNM of \qspo_int[3]_i_8\ : label is "soft_lutpair1485";
begin
\a_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => a(0),
      Q => a_reg(0),
      R => '0'
    );
\a_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => a(1),
      Q => a_reg(1),
      R => '0'
    );
\a_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => a(2),
      Q => a_reg(2),
      R => '0'
    );
\a_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => a(3),
      Q => a_reg(3),
      R => '0'
    );
\a_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => a(4),
      Q => a_reg(4),
      R => '0'
    );
\a_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => a(5),
      Q => a_reg(5),
      R => '0'
    );
\a_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => a(6),
      Q => a_reg(6),
      R => '0'
    );
\a_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => a(7),
      Q => a_reg(7),
      R => '0'
    );
\a_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => a(8),
      Q => a_reg(8),
      R => '0'
    );
\a_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => a(9),
      Q => a_reg(9),
      R => '0'
    );
\qspo_int[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030BBBB00308888"
    )
        port map (
      I0 => \qspo_int_reg[0]_i_2_n_0\,
      I1 => a_reg(7),
      I2 => \qspo_int_reg[0]_i_3_n_0\,
      I3 => a_reg(8),
      I4 => a_reg(9),
      I5 => \qspo_int_reg[0]_i_4_n_0\,
      O => \qspo_int[0]_i_1_n_0\
    );
\qspo_int[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(5),
      I2 => a_reg(2),
      I3 => a_reg(1),
      I4 => a_reg(3),
      I5 => a_reg(0),
      O => \qspo_int[0]_i_11_n_0\
    );
\qspo_int[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00014101FFFEFEFE"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(5),
      I2 => a_reg(3),
      I3 => a_reg(1),
      I4 => a_reg(2),
      I5 => a_reg(0),
      O => \qspo_int[0]_i_12_n_0\
    );
\qspo_int[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00030343FFFCFCFC"
    )
        port map (
      I0 => a_reg(1),
      I1 => a_reg(4),
      I2 => a_reg(5),
      I3 => a_reg(2),
      I4 => a_reg(3),
      I5 => a_reg(0),
      O => \qspo_int[0]_i_13_n_0\
    );
\qspo_int[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA00005555FFFF"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(1),
      I2 => a_reg(2),
      I3 => a_reg(3),
      I4 => a_reg(5),
      I5 => a_reg(0),
      O => \qspo_int[0]_i_14_n_0\
    );
\qspo_int[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(3),
      I2 => a_reg(1),
      I3 => a_reg(2),
      I4 => a_reg(5),
      I5 => a_reg(0),
      O => \qspo_int[0]_i_15_n_0\
    );
\qspo_int[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00000101FFFF"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(3),
      I2 => a_reg(2),
      I3 => a_reg(1),
      I4 => a_reg(5),
      I5 => a_reg(0),
      O => \qspo_int[0]_i_16_n_0\
    );
\qspo_int[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAA00000155FFFF"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(2),
      I2 => a_reg(1),
      I3 => a_reg(3),
      I4 => a_reg(5),
      I5 => a_reg(0),
      O => \qspo_int[0]_i_17_n_0\
    );
\qspo_int[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(5),
      I2 => a_reg(1),
      I3 => a_reg(2),
      I4 => a_reg(3),
      I5 => a_reg(0),
      O => \qspo_int[0]_i_18_n_0\
    );
\qspo_int[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => a_reg(5),
      I1 => a_reg(3),
      I2 => a_reg(1),
      I3 => a_reg(2),
      I4 => a_reg(4),
      I5 => a_reg(0),
      O => \qspo_int[0]_i_7_n_0\
    );
\qspo_int[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400001FFFFFFFE00"
    )
        port map (
      I0 => a_reg(3),
      I1 => a_reg(2),
      I2 => a_reg(1),
      I3 => a_reg(4),
      I4 => a_reg(5),
      I5 => a_reg(0),
      O => \qspo_int[0]_i_8_n_0\
    );
\qspo_int[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \qspo_int[1]_i_2_n_0\,
      I1 => a_reg(7),
      I2 => \qspo_int[1]_i_3_n_0\,
      I3 => a_reg(9),
      I4 => \qspo_int[1]_i_4_n_0\,
      O => \qspo_int[1]_i_1_n_0\
    );
\qspo_int[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF01FFFE00"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(3),
      I2 => a_reg(2),
      I3 => a_reg(5),
      I4 => a_reg(1),
      I5 => a_reg(0),
      O => \qspo_int[1]_i_10_n_0\
    );
\qspo_int[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => \qspo_int[1]_i_5_n_0\,
      I1 => \qspo_int[1]_i_6_n_0\,
      I2 => a_reg(8),
      I3 => \qspo_int[1]_i_7_n_0\,
      I4 => a_reg(6),
      I5 => a_reg(1),
      O => \qspo_int[1]_i_2_n_0\
    );
\qspo_int[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D1"
    )
        port map (
      I0 => a_reg(1),
      I1 => a_reg(6),
      I2 => \qspo_int[1]_i_8_n_0\,
      I3 => a_reg(8),
      O => \qspo_int[1]_i_3_n_0\
    );
\qspo_int[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC8830BBFCBB3088"
    )
        port map (
      I0 => \qspo_int[1]_i_9_n_0\,
      I1 => a_reg(8),
      I2 => \qspo_int[1]_i_10_n_0\,
      I3 => a_reg(6),
      I4 => a_reg(1),
      I5 => a_reg(0),
      O => \qspo_int[1]_i_4_n_0\
    );
\qspo_int[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F78"
    )
        port map (
      I0 => a_reg(5),
      I1 => a_reg(4),
      I2 => a_reg(1),
      I3 => a_reg(0),
      O => \qspo_int[1]_i_5_n_0\
    );
\qspo_int[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F1F1F1FF0E0E0E0"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(5),
      I2 => a_reg(0),
      I3 => a_reg(2),
      I4 => a_reg(3),
      I5 => a_reg(1),
      O => \qspo_int[1]_i_6_n_0\
    );
\qspo_int[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FE0001FF01FF"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(5),
      I2 => a_reg(3),
      I3 => a_reg(0),
      I4 => a_reg(2),
      I5 => a_reg(1),
      O => \qspo_int[1]_i_7_n_0\
    );
\qspo_int[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F00000FF1FFF"
    )
        port map (
      I0 => a_reg(3),
      I1 => a_reg(2),
      I2 => a_reg(4),
      I3 => a_reg(0),
      I4 => a_reg(5),
      I5 => a_reg(1),
      O => \qspo_int[1]_i_8_n_0\
    );
\qspo_int[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FA0015FF"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(2),
      I2 => a_reg(3),
      I3 => a_reg(5),
      I4 => a_reg(1),
      I5 => a_reg(0),
      O => \qspo_int[1]_i_9_n_0\
    );
\qspo_int[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \qspo_int[2]_i_2_n_0\,
      I1 => a_reg(7),
      I2 => \qspo_int[2]_i_3_n_0\,
      I3 => a_reg(9),
      I4 => \qspo_int[2]_i_4_n_0\,
      O => \qspo_int[2]_i_1_n_0\
    );
\qspo_int[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E01FE01FE01FFF00"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(3),
      I2 => a_reg(5),
      I3 => a_reg(2),
      I4 => a_reg(1),
      I5 => a_reg(0),
      O => \qspo_int[2]_i_10_n_0\
    );
\qspo_int[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F0FE0FF000FE0"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(3),
      I2 => a_reg(5),
      I3 => a_reg(2),
      I4 => a_reg(1),
      I5 => a_reg(0),
      O => \qspo_int[2]_i_11_n_0\
    );
\qspo_int[2]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => a_reg(2),
      I1 => a_reg(1),
      I2 => a_reg(0),
      O => \qspo_int[2]_i_12_n_0\
    );
\qspo_int[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \qspo_int[2]_i_5_n_0\,
      I1 => \qspo_int[2]_i_6_n_0\,
      I2 => a_reg(8),
      I3 => \qspo_int[2]_i_7_n_0\,
      I4 => a_reg(6),
      I5 => \qspo_int[2]_i_8_n_0\,
      O => \qspo_int[2]_i_2_n_0\
    );
\qspo_int[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F606"
    )
        port map (
      I0 => a_reg(1),
      I1 => a_reg(2),
      I2 => a_reg(6),
      I3 => \qspo_int[2]_i_9_n_0\,
      I4 => a_reg(8),
      O => \qspo_int[2]_i_3_n_0\
    );
\qspo_int[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => a_reg(2),
      I1 => \qspo_int[2]_i_10_n_0\,
      I2 => a_reg(8),
      I3 => \qspo_int[2]_i_11_n_0\,
      I4 => a_reg(6),
      I5 => \qspo_int[2]_i_12_n_0\,
      O => \qspo_int[2]_i_4_n_0\
    );
\qspo_int[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FA000FFA05FA05F"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(3),
      I2 => a_reg(5),
      I3 => a_reg(2),
      I4 => a_reg(0),
      I5 => a_reg(1),
      O => \qspo_int[2]_i_5_n_0\
    );
\qspo_int[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F1110EEE0EEE"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(5),
      I2 => a_reg(1),
      I3 => a_reg(0),
      I4 => a_reg(3),
      I5 => a_reg(2),
      O => \qspo_int[2]_i_6_n_0\
    );
\qspo_int[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0EFFEEF0F1"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(5),
      I2 => a_reg(0),
      I3 => a_reg(3),
      I4 => a_reg(1),
      I5 => a_reg(2),
      O => \qspo_int[2]_i_7_n_0\
    );
\qspo_int[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a_reg(2),
      I1 => a_reg(1),
      O => \qspo_int[2]_i_8_n_0\
    );
\qspo_int[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC0033F0F30F08"
    )
        port map (
      I0 => a_reg(3),
      I1 => a_reg(4),
      I2 => a_reg(0),
      I3 => a_reg(5),
      I4 => a_reg(2),
      I5 => a_reg(1),
      O => \qspo_int[2]_i_9_n_0\
    );
\qspo_int[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \qspo_int[3]_i_2_n_0\,
      I1 => a_reg(7),
      I2 => \qspo_int[3]_i_3_n_0\,
      I3 => a_reg(9),
      I4 => \qspo_int[3]_i_4_n_0\,
      O => \qspo_int[3]_i_1_n_0\
    );
\qspo_int[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3838380F0F0F0F0F"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(5),
      I2 => a_reg(3),
      I3 => a_reg(0),
      I4 => a_reg(1),
      I5 => a_reg(2),
      O => \qspo_int[3]_i_10_n_0\
    );
\qspo_int[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3F0F0F0F038F038"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(5),
      I2 => a_reg(3),
      I3 => a_reg(1),
      I4 => a_reg(0),
      I5 => a_reg(2),
      O => \qspo_int[3]_i_11_n_0\
    );
\qspo_int[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => a_reg(3),
      I1 => a_reg(1),
      I2 => a_reg(0),
      I3 => a_reg(2),
      O => \qspo_int[3]_i_12_n_0\
    );
\qspo_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \qspo_int[3]_i_5_n_0\,
      I1 => \qspo_int[3]_i_6_n_0\,
      I2 => a_reg(8),
      I3 => \qspo_int[3]_i_7_n_0\,
      I4 => a_reg(6),
      I5 => \qspo_int[3]_i_8_n_0\,
      O => \qspo_int[3]_i_2_n_0\
    );
\qspo_int[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF780078"
    )
        port map (
      I0 => a_reg(1),
      I1 => a_reg(2),
      I2 => a_reg(3),
      I3 => a_reg(6),
      I4 => \qspo_int[3]_i_9_n_0\,
      I5 => a_reg(8),
      O => \qspo_int[3]_i_3_n_0\
    );
\qspo_int[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => a_reg(3),
      I1 => \qspo_int[3]_i_10_n_0\,
      I2 => a_reg(8),
      I3 => \qspo_int[3]_i_11_n_0\,
      I4 => a_reg(6),
      I5 => \qspo_int[3]_i_12_n_0\,
      O => \qspo_int[3]_i_4_n_0\
    );
\qspo_int[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F870F8787F0F0F0"
    )
        port map (
      I0 => a_reg(5),
      I1 => a_reg(4),
      I2 => a_reg(3),
      I3 => a_reg(1),
      I4 => a_reg(0),
      I5 => a_reg(2),
      O => \qspo_int[3]_i_5_n_0\
    );
\qspo_int[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003F002AFFC0FFD5"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(1),
      I2 => a_reg(0),
      I3 => a_reg(2),
      I4 => a_reg(5),
      I5 => a_reg(3),
      O => \qspo_int[3]_i_6_n_0\
    );
\qspo_int[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F00E00EE00FF"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(5),
      I2 => a_reg(0),
      I3 => a_reg(3),
      I4 => a_reg(1),
      I5 => a_reg(2),
      O => \qspo_int[3]_i_7_n_0\
    );
\qspo_int[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => a_reg(3),
      I1 => a_reg(2),
      I2 => a_reg(1),
      O => \qspo_int[3]_i_8_n_0\
    );
\qspo_int[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA05FF00FF00CD30"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(0),
      I2 => a_reg(5),
      I3 => a_reg(3),
      I4 => a_reg(2),
      I5 => a_reg(1),
      O => \qspo_int[3]_i_9_n_0\
    );
\qspo_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030BBBB00308888"
    )
        port map (
      I0 => \qspo_int_reg[4]_i_2_n_0\,
      I1 => a_reg(7),
      I2 => \qspo_int[4]_i_3_n_0\,
      I3 => a_reg(8),
      I4 => a_reg(9),
      I5 => \qspo_int_reg[4]_i_4_n_0\,
      O => \qspo_int[4]_i_1_n_0\
    );
\qspo_int[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(2),
      I2 => a_reg(1),
      I3 => a_reg(3),
      O => \qspo_int[4]_i_10_n_0\
    );
\qspo_int[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA509855"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(0),
      I2 => a_reg(5),
      I3 => a_reg(2),
      I4 => a_reg(1),
      I5 => a_reg(3),
      O => \qspo_int[4]_i_11_n_0\
    );
\qspo_int[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A88855555555"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(2),
      I2 => a_reg(1),
      I3 => a_reg(0),
      I4 => a_reg(5),
      I5 => a_reg(3),
      O => \qspo_int[4]_i_12_n_0\
    );
\qspo_int[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C443C34333333333"
    )
        port map (
      I0 => a_reg(5),
      I1 => a_reg(4),
      I2 => a_reg(2),
      I3 => a_reg(1),
      I4 => a_reg(0),
      I5 => a_reg(3),
      O => \qspo_int[4]_i_13_n_0\
    );
\qspo_int[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(2),
      I2 => a_reg(0),
      I3 => a_reg(1),
      I4 => a_reg(3),
      O => \qspo_int[4]_i_14_n_0\
    );
\qspo_int[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8A86AAAAAAA"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(3),
      I2 => a_reg(1),
      I3 => a_reg(0),
      I4 => a_reg(2),
      I5 => a_reg(5),
      O => \qspo_int[4]_i_15_n_0\
    );
\qspo_int[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC43434333"
    )
        port map (
      I0 => a_reg(5),
      I1 => a_reg(4),
      I2 => a_reg(2),
      I3 => a_reg(1),
      I4 => a_reg(0),
      I5 => a_reg(3),
      O => \qspo_int[4]_i_16_n_0\
    );
\qspo_int[4]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(3),
      O => \qspo_int[4]_i_17_n_0\
    );
\qspo_int[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88B8B8B8B8B8B8B"
    )
        port map (
      I0 => \qspo_int[4]_i_7_n_0\,
      I1 => a_reg(6),
      I2 => a_reg(4),
      I3 => a_reg(1),
      I4 => a_reg(2),
      I5 => a_reg(3),
      O => \qspo_int[4]_i_3_n_0\
    );
\qspo_int[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5055555555555565"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(0),
      I2 => a_reg(5),
      I3 => a_reg(1),
      I4 => a_reg(2),
      I5 => a_reg(3),
      O => \qspo_int[4]_i_7_n_0\
    );
\qspo_int[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030BBBB00308888"
    )
        port map (
      I0 => \qspo_int_reg[5]_i_2_n_0\,
      I1 => a_reg(7),
      I2 => \qspo_int_reg[5]_i_3_n_0\,
      I3 => a_reg(8),
      I4 => a_reg(9),
      I5 => \qspo_int_reg[5]_i_4_n_0\,
      O => \qspo_int[5]_i_1_n_0\
    );
\qspo_int[5]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33333336"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(5),
      I2 => a_reg(1),
      I3 => a_reg(2),
      I4 => a_reg(3),
      O => \qspo_int[5]_i_11_n_0\
    );
\qspo_int[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0E5A5A0"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(0),
      I2 => a_reg(5),
      I3 => a_reg(1),
      I4 => a_reg(2),
      I5 => a_reg(3),
      O => \qspo_int[5]_i_12_n_0\
    );
\qspo_int[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AA00EA55AA00"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(0),
      I2 => a_reg(1),
      I3 => a_reg(5),
      I4 => a_reg(3),
      I5 => a_reg(2),
      O => \qspo_int[5]_i_13_n_0\
    );
\qspo_int[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A80557F"
    )
        port map (
      I0 => a_reg(3),
      I1 => a_reg(0),
      I2 => a_reg(1),
      I3 => a_reg(2),
      I4 => a_reg(5),
      I5 => a_reg(4),
      O => \qspo_int[5]_i_14_n_0\
    );
\qspo_int[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => a_reg(2),
      I1 => a_reg(0),
      I2 => a_reg(1),
      I3 => a_reg(3),
      I4 => a_reg(4),
      I5 => a_reg(5),
      O => \qspo_int[5]_i_15_n_0\
    );
\qspo_int[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011180000000"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(3),
      I2 => a_reg(0),
      I3 => a_reg(1),
      I4 => a_reg(2),
      I5 => a_reg(5),
      O => \qspo_int[5]_i_16_n_0\
    );
\qspo_int[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054020155"
    )
        port map (
      I0 => a_reg(3),
      I1 => a_reg(0),
      I2 => a_reg(1),
      I3 => a_reg(2),
      I4 => a_reg(5),
      I5 => a_reg(4),
      O => \qspo_int[5]_i_17_n_0\
    );
\qspo_int[5]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"36"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(5),
      I2 => a_reg(3),
      O => \qspo_int[5]_i_18_n_0\
    );
\qspo_int[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36666666"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(5),
      I2 => a_reg(2),
      I3 => a_reg(1),
      I4 => a_reg(3),
      O => \qspo_int[5]_i_7_n_0\
    );
\qspo_int[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC83000000C"
    )
        port map (
      I0 => a_reg(0),
      I1 => a_reg(4),
      I2 => a_reg(3),
      I3 => a_reg(1),
      I4 => a_reg(2),
      I5 => a_reg(5),
      O => \qspo_int[5]_i_8_n_0\
    );
\qspo_int[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333776767666"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(5),
      I2 => a_reg(2),
      I3 => a_reg(0),
      I4 => a_reg(1),
      I5 => a_reg(3),
      O => \qspo_int[6]_i_10_n_0\
    );
\qspo_int[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(3),
      I2 => a_reg(5),
      O => \qspo_int[6]_i_11_n_0\
    );
\qspo_int[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => a_reg(5),
      I1 => a_reg(2),
      I2 => a_reg(0),
      I3 => a_reg(1),
      I4 => a_reg(3),
      I5 => a_reg(4),
      O => \qspo_int[6]_i_12_n_0\
    );
\qspo_int[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000111FFFFFFFF"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(3),
      I2 => a_reg(0),
      I3 => a_reg(1),
      I4 => a_reg(2),
      I5 => a_reg(5),
      O => \qspo_int[6]_i_13_n_0\
    );
\qspo_int[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \qspo_int[6]_i_4_n_0\,
      I1 => a_reg(9),
      I2 => \qspo_int_reg[6]_i_5_n_0\,
      I3 => a_reg(8),
      I4 => \qspo_int_reg[6]_i_6_n_0\,
      O => \qspo_int[6]_i_2_n_0\
    );
\qspo_int[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \qspo_int[6]_i_7_n_0\,
      I1 => a_reg(8),
      I2 => \qspo_int[6]_i_8_n_0\,
      I3 => a_reg(6),
      I4 => \qspo_int[6]_i_9_n_0\,
      I5 => a_reg(9),
      O => \qspo_int[6]_i_3_n_0\
    );
\qspo_int[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"544444442222222A"
    )
        port map (
      I0 => a_reg(6),
      I1 => a_reg(4),
      I2 => a_reg(3),
      I3 => a_reg(1),
      I4 => a_reg(2),
      I5 => a_reg(5),
      O => \qspo_int[6]_i_4_n_0\
    );
\qspo_int[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400020202"
    )
        port map (
      I0 => a_reg(6),
      I1 => a_reg(4),
      I2 => a_reg(3),
      I3 => a_reg(2),
      I4 => a_reg(1),
      I5 => a_reg(5),
      O => \qspo_int[6]_i_7_n_0\
    );
\qspo_int[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => a_reg(5),
      I1 => a_reg(2),
      I2 => a_reg(3),
      I3 => a_reg(4),
      O => \qspo_int[6]_i_8_n_0\
    );
\qspo_int[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3776767666666666"
    )
        port map (
      I0 => a_reg(4),
      I1 => a_reg(5),
      I2 => a_reg(2),
      I3 => a_reg(0),
      I4 => a_reg(1),
      I5 => a_reg(3),
      O => \qspo_int[6]_i_9_n_0\
    );
\qspo_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qspo_int[0]_i_1_n_0\,
      Q => qspo(0),
      R => '0'
    );
\qspo_int_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \qspo_int[0]_i_17_n_0\,
      I1 => \qspo_int[0]_i_18_n_0\,
      O => \qspo_int_reg[0]_i_10_n_0\,
      S => a_reg(6)
    );
\qspo_int_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \qspo_int_reg[0]_i_5_n_0\,
      I1 => \qspo_int_reg[0]_i_6_n_0\,
      O => \qspo_int_reg[0]_i_2_n_0\,
      S => a_reg(8)
    );
\qspo_int_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \qspo_int[0]_i_7_n_0\,
      I1 => \qspo_int[0]_i_8_n_0\,
      O => \qspo_int_reg[0]_i_3_n_0\,
      S => a_reg(6)
    );
\qspo_int_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \qspo_int_reg[0]_i_9_n_0\,
      I1 => \qspo_int_reg[0]_i_10_n_0\,
      O => \qspo_int_reg[0]_i_4_n_0\,
      S => a_reg(8)
    );
\qspo_int_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \qspo_int[0]_i_11_n_0\,
      I1 => \qspo_int[0]_i_12_n_0\,
      O => \qspo_int_reg[0]_i_5_n_0\,
      S => a_reg(6)
    );
\qspo_int_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \qspo_int[0]_i_13_n_0\,
      I1 => \qspo_int[0]_i_14_n_0\,
      O => \qspo_int_reg[0]_i_6_n_0\,
      S => a_reg(6)
    );
\qspo_int_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \qspo_int[0]_i_15_n_0\,
      I1 => \qspo_int[0]_i_16_n_0\,
      O => \qspo_int_reg[0]_i_9_n_0\,
      S => a_reg(6)
    );
\qspo_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qspo_int[1]_i_1_n_0\,
      Q => qspo(1),
      R => '0'
    );
\qspo_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qspo_int[2]_i_1_n_0\,
      Q => qspo(2),
      R => '0'
    );
\qspo_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qspo_int[3]_i_1_n_0\,
      Q => qspo(3),
      R => '0'
    );
\qspo_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qspo_int[4]_i_1_n_0\,
      Q => qspo(4),
      R => '0'
    );
\qspo_int_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \qspo_int_reg[4]_i_5_n_0\,
      I1 => \qspo_int_reg[4]_i_6_n_0\,
      O => \qspo_int_reg[4]_i_2_n_0\,
      S => a_reg(8)
    );
\qspo_int_reg[4]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \qspo_int_reg[4]_i_8_n_0\,
      I1 => \qspo_int_reg[4]_i_9_n_0\,
      O => \qspo_int_reg[4]_i_4_n_0\,
      S => a_reg(8)
    );
\qspo_int_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \qspo_int[4]_i_10_n_0\,
      I1 => \qspo_int[4]_i_11_n_0\,
      O => \qspo_int_reg[4]_i_5_n_0\,
      S => a_reg(6)
    );
\qspo_int_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \qspo_int[4]_i_12_n_0\,
      I1 => \qspo_int[4]_i_13_n_0\,
      O => \qspo_int_reg[4]_i_6_n_0\,
      S => a_reg(6)
    );
\qspo_int_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \qspo_int[4]_i_14_n_0\,
      I1 => \qspo_int[4]_i_15_n_0\,
      O => \qspo_int_reg[4]_i_8_n_0\,
      S => a_reg(6)
    );
\qspo_int_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \qspo_int[4]_i_16_n_0\,
      I1 => \qspo_int[4]_i_17_n_0\,
      O => \qspo_int_reg[4]_i_9_n_0\,
      S => a_reg(6)
    );
\qspo_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qspo_int[5]_i_1_n_0\,
      Q => qspo(5),
      R => '0'
    );
\qspo_int_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \qspo_int[5]_i_17_n_0\,
      I1 => \qspo_int[5]_i_18_n_0\,
      O => \qspo_int_reg[5]_i_10_n_0\,
      S => a_reg(6)
    );
\qspo_int_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \qspo_int_reg[5]_i_5_n_0\,
      I1 => \qspo_int_reg[5]_i_6_n_0\,
      O => \qspo_int_reg[5]_i_2_n_0\,
      S => a_reg(8)
    );
\qspo_int_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \qspo_int[5]_i_7_n_0\,
      I1 => \qspo_int[5]_i_8_n_0\,
      O => \qspo_int_reg[5]_i_3_n_0\,
      S => a_reg(6)
    );
\qspo_int_reg[5]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \qspo_int_reg[5]_i_9_n_0\,
      I1 => \qspo_int_reg[5]_i_10_n_0\,
      O => \qspo_int_reg[5]_i_4_n_0\,
      S => a_reg(8)
    );
\qspo_int_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \qspo_int[5]_i_11_n_0\,
      I1 => \qspo_int[5]_i_12_n_0\,
      O => \qspo_int_reg[5]_i_5_n_0\,
      S => a_reg(6)
    );
\qspo_int_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \qspo_int[5]_i_13_n_0\,
      I1 => \qspo_int[5]_i_14_n_0\,
      O => \qspo_int_reg[5]_i_6_n_0\,
      S => a_reg(6)
    );
\qspo_int_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \qspo_int[5]_i_15_n_0\,
      I1 => \qspo_int[5]_i_16_n_0\,
      O => \qspo_int_reg[5]_i_9_n_0\,
      S => a_reg(6)
    );
\qspo_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qspo_int_reg[6]_i_1_n_0\,
      Q => qspo(6),
      R => '0'
    );
\qspo_int_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \qspo_int[6]_i_2_n_0\,
      I1 => \qspo_int[6]_i_3_n_0\,
      O => \qspo_int_reg[6]_i_1_n_0\,
      S => a_reg(7)
    );
\qspo_int_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \qspo_int[6]_i_10_n_0\,
      I1 => \qspo_int[6]_i_11_n_0\,
      O => \qspo_int_reg[6]_i_5_n_0\,
      S => a_reg(6)
    );
\qspo_int_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \qspo_int[6]_i_12_n_0\,
      I1 => \qspo_int[6]_i_13_n_0\,
      O => \qspo_int_reg[6]_i_6_n_0\,
      S => a_reg(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \ram_rd_en_temp__0\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_1_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair745";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair745";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_en,
      I2 => \out\,
      I3 => \^q\(1),
      O => \count[1]_i_1_n_0\
    );
\count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D52ABF40"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_en,
      I2 => \out\,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \count[2]_i_1_n_0\
    );
\count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF7000FFF70008"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \count[3]_i_1_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \ram_rd_en_temp__0\,
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => \count[4]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[0]_i_1_n_0\,
      Q => \^q\(0),
      R => srst
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[1]_i_1_n_0\,
      Q => \^q\(1),
      R => srst
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[2]_i_1_n_0\,
      Q => \^q\(2),
      R => srst
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[3]_i_1_n_0\,
      Q => \^q\(3),
      R => srst
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[4]_i_2_n_0\,
      Q => \^q\(4),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_18 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \ram_rd_en_temp__0\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_18 : entity is "updn_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_18 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_1_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair572";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_en,
      I2 => \out\,
      I3 => \^q\(1),
      O => \count[1]_i_1_n_0\
    );
\count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D52ABF40"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_en,
      I2 => \out\,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \count[2]_i_1_n_0\
    );
\count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF7000FFF70008"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \count[3]_i_1_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \ram_rd_en_temp__0\,
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => \count[4]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[0]_i_1_n_0\,
      Q => \^q\(0),
      R => srst
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[1]_i_1_n_0\,
      Q => \^q\(1),
      R => srst
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[2]_i_1_n_0\,
      Q => \^q\(2),
      R => srst
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[3]_i_1_n_0\,
      Q => \^q\(3),
      R => srst
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[4]_i_2_n_0\,
      Q => \^q\(4),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_32 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \ram_rd_en_temp__0\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_32 : entity is "updn_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_32 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_1_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair0";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_en,
      I2 => \out\,
      I3 => \^q\(1),
      O => \count[1]_i_1_n_0\
    );
\count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D52ABF40"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_en,
      I2 => \out\,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \count[2]_i_1_n_0\
    );
\count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF7000FFF70008"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \count[3]_i_1_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \ram_rd_en_temp__0\,
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => \count[4]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[0]_i_1_n_0\,
      Q => \^q\(0),
      R => srst
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[1]_i_1_n_0\,
      Q => \^q\(1),
      R => srst
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[2]_i_1_n_0\,
      Q => \^q\(2),
      R => srst
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[3]_i_1_n_0\,
      Q => \^q\(3),
      R => srst
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[4]_i_2_n_0\,
      Q => \^q\(4),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
  port (
    ram_full_i_reg : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_5_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair748";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_5 : label is "soft_lutpair748";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      I2 => p_12_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_12_out(1),
      I1 => p_12_out(0),
      I2 => p_12_out(2),
      I3 => p_12_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(0),
      Q => \^q\(0),
      R => srst
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(1),
      Q => \^q\(1),
      R => srst
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(2),
      Q => \^q\(2),
      R => srst
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(3),
      Q => \^q\(3),
      R => srst
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => p_12_out(0),
      S => srst
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => p_12_out(1),
      R => srst
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => p_12_out(2),
      R => srst
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => p_12_out(3),
      R => srst
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFC44FC"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => ram_empty_fb_i_reg_0,
      I2 => ram_empty_fb_i_i_2_n_0,
      I3 => wr_en,
      I4 => \out\,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100004100000000"
    )
        port map (
      I0 => ram_empty_fb_i_i_3_n_0,
      I1 => \^q\(2),
      I2 => \gc0.count_reg[3]\(2),
      I3 => \^q\(3),
      I4 => \gc0.count_reg[3]\(3),
      I5 => ram_empty_fb_i_reg(0),
      O => ram_empty_fb_i_i_2_n_0
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_reg[3]\(0),
      O => ram_empty_fb_i_i_3_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500FFC0"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => wr_en,
      I2 => \gwss.wsts/comp1\,
      I3 => \out\,
      I4 => ram_empty_fb_i_reg(0),
      O => ram_full_i_reg
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => \^q\(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => \^q\(2),
      I4 => ram_full_fb_i_i_4_n_0,
      O => \gwss.wsts/comp0\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => p_12_out(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => p_12_out(2),
      I4 => ram_full_fb_i_i_5_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_full_fb_i_i_4_n_0
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_12_out(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => p_12_out(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_full_fb_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_13 is
  port (
    ram_full_i_reg : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_13 : entity is "wr_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_5_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_5 : label is "soft_lutpair575";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      I2 => p_12_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_12_out(1),
      I1 => p_12_out(0),
      I2 => p_12_out(2),
      I3 => p_12_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(0),
      Q => \^q\(0),
      R => srst
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(1),
      Q => \^q\(1),
      R => srst
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(2),
      Q => \^q\(2),
      R => srst
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(3),
      Q => \^q\(3),
      R => srst
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => p_12_out(0),
      S => srst
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => p_12_out(1),
      R => srst
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => p_12_out(2),
      R => srst
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => p_12_out(3),
      R => srst
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFC44FC"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => ram_empty_fb_i_reg_0,
      I2 => ram_empty_fb_i_i_2_n_0,
      I3 => wr_en,
      I4 => \out\,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100004100000000"
    )
        port map (
      I0 => ram_empty_fb_i_i_3_n_0,
      I1 => \^q\(2),
      I2 => \gc0.count_reg[3]\(2),
      I3 => \^q\(3),
      I4 => \gc0.count_reg[3]\(3),
      I5 => ram_empty_fb_i_reg(0),
      O => ram_empty_fb_i_i_2_n_0
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_reg[3]\(0),
      O => ram_empty_fb_i_i_3_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500FFC0"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => wr_en,
      I2 => \gwss.wsts/comp1\,
      I3 => \out\,
      I4 => ram_empty_fb_i_reg(0),
      O => ram_full_i_reg
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => \^q\(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => \^q\(2),
      I4 => ram_full_fb_i_i_4_n_0,
      O => \gwss.wsts/comp0\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => p_12_out(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => p_12_out(2),
      I4 => ram_full_fb_i_i_5_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_full_fb_i_i_4_n_0
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_12_out(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => p_12_out(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_full_fb_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_27 is
  port (
    ram_full_i_reg : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_27 : entity is "wr_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_27 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_5_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_5 : label is "soft_lutpair3";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      I2 => p_12_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_12_out(1),
      I1 => p_12_out(0),
      I2 => p_12_out(2),
      I3 => p_12_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(0),
      Q => \^q\(0),
      R => srst
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(1),
      Q => \^q\(1),
      R => srst
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(2),
      Q => \^q\(2),
      R => srst
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(3),
      Q => \^q\(3),
      R => srst
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => p_12_out(0),
      S => srst
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => p_12_out(1),
      R => srst
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => p_12_out(2),
      R => srst
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => p_12_out(3),
      R => srst
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFC44FC"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => ram_empty_fb_i_reg_0,
      I2 => ram_empty_fb_i_i_2_n_0,
      I3 => wr_en,
      I4 => \out\,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100004100000000"
    )
        port map (
      I0 => ram_empty_fb_i_i_3_n_0,
      I1 => \^q\(2),
      I2 => \gc0.count_reg[3]\(2),
      I3 => \^q\(3),
      I4 => \gc0.count_reg[3]\(3),
      I5 => ram_empty_fb_i_reg(0),
      O => ram_empty_fb_i_i_2_n_0
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_reg[3]\(0),
      O => ram_empty_fb_i_i_3_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500FFC0"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => wr_en,
      I2 => \gwss.wsts/comp1\,
      I3 => \out\,
      I4 => ram_empty_fb_i_reg(0),
      O => ram_full_i_reg
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => \^q\(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => \^q\(2),
      I4 => ram_full_fb_i_i_4_n_0,
      O => \gwss.wsts/comp0\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => p_12_out(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => p_12_out(2),
      I4 => ram_full_fb_i_i_5_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_full_fb_i_i_4_n_0
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_12_out(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => p_12_out(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_full_fb_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    wr_en_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_en_reg,
      Q => ram_full_fb_i,
      R => srst
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_en_reg,
      Q => ram_full_i,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_12 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    wr_en_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_12 : entity is "wr_status_flags_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_12 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_en_reg,
      Q => ram_full_fb_i,
      R => srst
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_en_reg,
      Q => ram_full_i,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_26 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    wr_en_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_26 : entity is "wr_status_flags_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_26 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_en_reg,
      Q => ram_full_fb_i,
      R => srst
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_en_reg,
      Q => ram_full_i,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_ddr is
  port (
    wreg_ddr_ctrl_valid : out STD_LOGIC;
    wreg_ddr_addr_valid : out STD_LOGIC;
    wreg_ddr_len_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]\ : out STD_LOGIC;
    \rv_len_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    check : out STD_LOGIC;
    \rv_len_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_ddr_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ddr_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_ddr_len : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset_0 : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    \getdata_reg[1]_rep\ : in STD_LOGIC;
    \getdata_reg[0]_rep\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \addr_reg[0]\ : in STD_LOGIC;
    \addr_reg[2]\ : in STD_LOGIC;
    \addr_reg[5]\ : in STD_LOGIC;
    \rv_len_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    result_data1 : in STD_LOGIC;
    \addr_reg[5]_0\ : in STD_LOGIC;
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]\ : in STD_LOGIC;
    \getdata_reg[7]_0\ : in STD_LOGIC;
    \getdata_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[0]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[0]_rep_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_ddr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_ddr is
begin
wreg_ddr_addr_d48_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized7\
     port map (
      D(6 downto 5) => p_0_in(4 downto 3),
      D(4 downto 3) => D(1 downto 0),
      D(2) => \getdata_reg[3]_rep\,
      D(1) => p_0_in(2),
      D(0) => \getdata_reg[0]_rep\,
      E(0) => check,
      Q(0) => Q(0),
      \addr_reg[2]\ => \addr_reg[2]\,
      \addr_reg[5]\ => \addr_reg[5]_0\,
      clk => clk,
      \getdata_reg[0]\(0) => \getdata_reg[0]\(0),
      \getdata_reg[0]_rep\(0) => \getdata_reg[0]_rep_0\(0),
      \getdata_reg[1]_rep\ => \getdata_reg[1]_rep\,
      \getdata_reg[7]\ => \getdata_reg[7]\,
      p_0_in(0) => p_0_in(0),
      reset => reset,
      reset_0 => reset_0,
      result_data1 => result_data1,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_0\(0),
      \rv_len_reg[4]_0\(0) => \rv_len_reg[4]_0\(0),
      wreg_ddr_addr(31 downto 0) => wreg_ddr_addr(31 downto 0),
      wreg_ddr_addr_valid => wreg_ddr_addr_valid
    );
wreg_ddr_ctrl_d47_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized6\
     port map (
      D(7 downto 6) => p_0_in(4 downto 3),
      D(5 downto 4) => D(1 downto 0),
      D(3) => \getdata_reg[3]_rep\,
      D(2 downto 1) => p_0_in(2 downto 1),
      D(0) => \getdata_reg[0]_rep\,
      E(0) => E(0),
      clk => clk,
      reset => reset_0,
      wreg_ddr_ctrl(7 downto 0) => wreg_ddr_ctrl(7 downto 0),
      wreg_ddr_ctrl_valid => wreg_ddr_ctrl_valid
    );
wreg_ddr_len_d49_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized8\
     port map (
      D(6 downto 5) => p_0_in(4 downto 3),
      D(4 downto 3) => D(1 downto 0),
      D(2) => \getdata_reg[3]_rep\,
      D(1) => p_0_in(2),
      D(0) => \getdata_reg[0]_rep\,
      E(0) => \check_reg[0]\,
      Q(0) => \rv_len_reg[4]\(0),
      \addr_reg[0]\ => \addr_reg[0]\,
      \addr_reg[2]\ => \addr_reg[2]\,
      \addr_reg[5]\ => \addr_reg[5]\,
      \check_reg[7]_0\(0) => \check_reg[7]\(0),
      clk => clk,
      \getdata_reg[0]\(0) => \getdata_reg[0]_0\(0),
      \getdata_reg[0]_rep\(0) => \getdata_reg[0]_rep_1\(0),
      \getdata_reg[1]_rep\ => \getdata_reg[1]_rep\,
      \getdata_reg[7]\ => \getdata_reg[7]_0\,
      p_0_in(0) => p_0_in(0),
      reset => reset,
      reset_0 => reset_0,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]\(0),
      wreg_ddr_len(31 downto 0) => wreg_ddr_len(31 downto 0),
      wreg_ddr_len_valid => wreg_ddr_len_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_series is
  port (
    wreg_series_ctrl_valid : out STD_LOGIC;
    wreg_series_data_type_valid : out STD_LOGIC;
    wreg_series_sample_cycle_valid : out STD_LOGIC;
    wreg_series_startmode_valid : out STD_LOGIC;
    wreg_series_stopmode_valid : out STD_LOGIC;
    \check_reg[0]\ : out STD_LOGIC;
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    \check_reg[0]_2\ : out STD_LOGIC;
    \check_reg[0]_3\ : out STD_LOGIC;
    \check_reg[0]_4\ : out STD_LOGIC;
    \check_reg[0]_5\ : out STD_LOGIC;
    check : out STD_LOGIC;
    \check_reg[0]_6\ : out STD_LOGIC;
    \check_reg[0]_7\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \check_reg[0]_8\ : out STD_LOGIC;
    \check_reg[0]_9\ : out STD_LOGIC;
    \rv_len_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_10\ : out STD_LOGIC;
    \rv_len_reg[4]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_11\ : out STD_LOGIC;
    \check_reg[0]_12\ : out STD_LOGIC;
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_13\ : out STD_LOGIC;
    \check_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_14\ : out STD_LOGIC;
    \check_reg[3]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_15\ : out STD_LOGIC;
    \check_reg[0]_16\ : out STD_LOGIC;
    \check_reg[3]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_series_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_series_data_type : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_series_sample_cycle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_series_comp_ratio : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_comp_ratio_valid : out STD_LOGIC;
    wreg_series_comp_num : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_series_comp_num_valid : out STD_LOGIC;
    wreg_series_validmode_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_validmode_data_valid : out STD_LOGIC;
    wreg_series_start_ddraddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_start_ddraddr_valid : out STD_LOGIC;
    wreg_series_stop_ddraddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_stop_ddraddr_valid : out STD_LOGIC;
    wreg_series_startmode : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_series_star_trigmode1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_star_trigmode1_valid : out STD_LOGIC;
    wreg_series_star_trigmode2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_star_trigmode2_valid : out STD_LOGIC;
    wreg_series_star_trigmode3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_star_trigmode3_valid : out STD_LOGIC;
    wreg_series_star_trigmode4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_star_trigmode4_valid : out STD_LOGIC;
    wreg_series_stopmode : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_series_stop_trigmode1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_stop_trigmode1_valid : out STD_LOGIC;
    wreg_series_stop_trigmode2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_stop_trigmode2_valid : out STD_LOGIC;
    wreg_series_stop_trigmode3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_stop_trigmode3_valid : out STD_LOGIC;
    wreg_series_stop_trigmode4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_stop_trigmode4_valid : out STD_LOGIC;
    wreg_series_seek_startime : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wreg_series_seek_startime_valid : out STD_LOGIC;
    wreg_series_seek_zoom : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_seek_zoom_valid : out STD_LOGIC;
    wreg_series_seek_datalen : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_seek_datalen_valid : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset_0 : in STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    isa_cs_reg : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    isa_cs_reg_0 : in STD_LOGIC;
    \getdata_reg[0]_rep__0\ : in STD_LOGIC;
    \addr_reg[7]\ : in STD_LOGIC;
    \addr_reg[3]_1\ : in STD_LOGIC;
    \addr_reg[2]_0\ : in STD_LOGIC;
    \addr_reg[3]_2\ : in STD_LOGIC;
    \addr_reg[2]_1\ : in STD_LOGIC;
    \addr_reg[7]_0\ : in STD_LOGIC;
    \addr_reg[3]_3\ : in STD_LOGIC;
    \addr_reg[2]_2\ : in STD_LOGIC;
    \addr_reg[2]_3\ : in STD_LOGIC;
    \addr_reg[2]_4\ : in STD_LOGIC;
    \addr_reg[6]_0\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \rv_len_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[3]_4\ : in STD_LOGIC;
    \addr_reg[0]\ : in STD_LOGIC;
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[5]\ : in STD_LOGIC;
    \rv_len_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[2]\ : in STD_LOGIC;
    \rv_len_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[4]\ : in STD_LOGIC;
    \addr_reg[1]\ : in STD_LOGIC;
    \rv_len_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[4]_0\ : in STD_LOGIC;
    \rv_len_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[0]_0\ : in STD_LOGIC;
    \rv_len_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    isa_cs_reg_1 : in STD_LOGIC;
    \addr_reg[3]_5\ : in STD_LOGIC;
    \rv_len_reg[0]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[4]_1\ : in STD_LOGIC;
    wr_up_reg : in STD_LOGIC;
    \addr_reg[1]_0\ : in STD_LOGIC;
    \addr_reg[0]_1\ : in STD_LOGIC;
    \rv_len_reg[0]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[5]_0\ : in STD_LOGIC;
    \addr_reg[4]_2\ : in STD_LOGIC;
    \addr_reg[0]_2\ : in STD_LOGIC;
    \rv_len_reg[0]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[2]_0\ : in STD_LOGIC;
    \rv_len_reg[0]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[0]_3\ : in STD_LOGIC;
    \addr_reg[3]_6\ : in STD_LOGIC;
    \addr_reg[2]_5\ : in STD_LOGIC;
    \rv_len_reg[0]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[2]_6\ : in STD_LOGIC;
    \getdata_reg[1]_rep__0\ : in STD_LOGIC;
    \getdata_reg[2]_rep\ : in STD_LOGIC;
    \getdata_reg[0]_rep\ : in STD_LOGIC;
    \getdata_reg[1]_rep\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_0\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_1\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_2\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_3\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_4\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_5\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_6\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_7\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_8\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_9\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_10\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_11\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_12\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_13\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_14\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    reset_1 : in STD_LOGIC;
    \getdata_reg[0]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[3]_rep__0_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[2]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[2]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[2]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_7\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_8\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[3]_rep__0_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_9\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[7]_rep_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[0]_rep__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[2]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[2]_rep_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[2]_rep_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[2]_rep_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[1]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[3]_rep__0_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[0]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[2]_rep_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[2]_rep_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[1]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[2]_rep_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[1]_rep__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[1]_rep__0_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[3]_rep__0_18\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_series;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_series is
begin
wreg_series_comp_num_d104_w16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized61\
     port map (
      D(4) => p_0_in(7),
      D(3) => D(3),
      D(2) => p_0_in(4),
      D(1) => \getdata_reg[2]_rep\,
      D(0) => \getdata_reg[1]_rep__0\,
      Q(0) => \rv_len_reg[4]_8\(0),
      \addr_reg[0]\ => \addr_reg[0]_1\,
      \addr_reg[1]\ => \addr_reg[1]_0\,
      \check_reg[0]_0\ => \check_reg[0]_11\,
      \check_reg[0]_1\ => \check_reg[0]_12\,
      \check_reg[3]_0\(0) => \check_reg[3]\(0),
      clk => clk,
      \getdata_reg[0]_rep__0\ => \getdata_reg[0]_rep__0\,
      \getdata_reg[0]_rep__0_0\(0) => \getdata_reg[0]_rep__0_0\(0),
      \getdata_reg[0]_rep__0_1\(0) => \getdata_reg[0]_rep__0_1\(0),
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_0\,
      \getdata_reg[5]_rep\(1) => D(2),
      \getdata_reg[5]_rep\(0) => D(0),
      \getdata_reg[7]\(7 downto 0) => \getdata_reg[7]\(7 downto 0),
      reset => reset_1,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_8\(0),
      wreg_series_comp_num(15 downto 0) => wreg_series_comp_num(15 downto 0),
      wreg_series_comp_num_valid => wreg_series_comp_num_valid
    );
wreg_series_comp_ratio_d103_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized60\
     port map (
      D(7 downto 3) => D(4 downto 0),
      D(2 downto 0) => p_0_in(2 downto 0),
      E(0) => check,
      Q(0) => \rv_len_reg[4]_7\(0),
      \addr_reg[3]\ => \addr_reg[3]_3\,
      \addr_reg[4]\ => \addr_reg[4]_1\,
      \check_reg[3]_0\(0) => \check_reg[3]_3\(0),
      clk => clk,
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0\,
      \getdata_reg[7]_rep\(0) => \getdata_reg[7]_rep\(0),
      \getdata_reg[7]_rep_0\(5 downto 0) => \getdata_reg[7]_rep_0\(5 downto 0),
      \getdata_reg[7]_rep_1\(0) => \getdata_reg[7]_rep_10\(0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_7\(0),
      wr_up_reg => wr_up_reg,
      wreg_series_comp_ratio(31 downto 0) => wreg_series_comp_ratio(31 downto 0),
      wreg_series_comp_ratio_valid => wreg_series_comp_ratio_valid
    );
wreg_series_ctrl_d100_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized57\
     port map (
      D(7 downto 3) => D(4 downto 0),
      D(2 downto 0) => p_0_in(2 downto 0),
      E(0) => E(0),
      clk => clk,
      reset => reset_0,
      wreg_series_ctrl(7 downto 0) => wreg_series_ctrl(7 downto 0),
      wreg_series_ctrl_valid => wreg_series_ctrl_valid
    );
wreg_series_data_type_d101_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized58\
     port map (
      D(4) => D(4),
      D(3 downto 2) => D(1 downto 0),
      D(1 downto 0) => p_0_in(1 downto 0),
      \addr_reg[3]\(0) => \addr_reg[3]\(0),
      clk => clk,
      \getdata_reg[6]\(2 downto 1) => p_0_in(6 downto 5),
      \getdata_reg[6]\(0) => \getdata_reg[2]_rep\,
      reset => reset_0,
      wreg_series_data_type(7 downto 0) => wreg_series_data_type(7 downto 0),
      wreg_series_data_type_valid => wreg_series_data_type_valid
    );
wreg_series_sample_cycle_d102_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized59\
     port map (
      D(4) => D(4),
      D(3 downto 2) => D(1 downto 0),
      D(1 downto 0) => p_0_in(1 downto 0),
      \addr_reg[3]\(0) => \addr_reg[3]_0\(0),
      clk => clk,
      \getdata_reg[6]\(2 downto 1) => p_0_in(6 downto 5),
      \getdata_reg[6]\(0) => \getdata_reg[2]_rep\,
      reset => reset_0,
      wreg_series_sample_cycle(7 downto 0) => wreg_series_sample_cycle(7 downto 0),
      wreg_series_sample_cycle_valid => wreg_series_sample_cycle_valid
    );
wreg_series_seek_datalen_d120_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized77\
     port map (
      D(6 downto 2) => D(4 downto 0),
      D(1 downto 0) => p_0_in(2 downto 1),
      E(0) => \check_reg[0]_8\,
      Q(0) => \rv_len_reg[4]_12\(0),
      \addr_reg[0]\ => \addr_reg[0]_3\,
      \addr_reg[2]\ => \addr_reg[2]_5\,
      \addr_reg[3]\ => \addr_reg[3]_6\,
      \check_reg[3]_0\(0) => \check_reg[3]_2\(0),
      clk => clk,
      \getdata_reg[0]_rep__0\ => \getdata_reg[0]_rep__0\,
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_14\,
      \getdata_reg[3]_rep__0_0\(0) => \getdata_reg[3]_rep__0_16\(0),
      \getdata_reg[3]_rep__0_1\(0) => \getdata_reg[3]_rep__0_18\(0),
      \getdata_reg[7]_rep\(5 downto 0) => \getdata_reg[7]_rep_9\(5 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_13\(0),
      wreg_series_seek_datalen(31 downto 0) => wreg_series_seek_datalen(31 downto 0),
      wreg_series_seek_datalen_valid => wreg_series_seek_datalen_valid
    );
wreg_series_seek_startime_d118_w64: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized75\
     port map (
      D(6 downto 2) => D(4 downto 0),
      D(1 downto 0) => p_0_in(1 downto 0),
      E(0) => \check_reg[0]_1\,
      Q(0) => \rv_len_reg[4]_2\(0),
      \addr_reg[1]\ => \addr_reg[1]\,
      \addr_reg[3]\ => \addr_reg[3]_1\,
      \addr_reg[4]\ => \addr_reg[4]\,
      \check_reg[3]_0\(0) => \check_reg[3]_13\(0),
      clk => clk,
      \getdata_reg[1]\(0) => \getdata_reg[1]_1\(0),
      \getdata_reg[1]_rep__0\(0) => \getdata_reg[1]_rep__0_1\(0),
      \getdata_reg[2]_rep\ => \getdata_reg[2]_rep\,
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_12\,
      \getdata_reg[7]_rep\(5 downto 0) => \getdata_reg[7]_rep_8\(5 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_2\(0),
      wreg_series_seek_startime(63 downto 0) => wreg_series_seek_startime(63 downto 0),
      wreg_series_seek_startime_valid => wreg_series_seek_startime_valid
    );
wreg_series_seek_zoom_d119_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized76\
     port map (
      D(3 downto 2) => D(3 downto 2),
      D(1) => D(0),
      D(0) => p_0_in(0),
      E(0) => \check_reg[0]_7\,
      Q(0) => \rv_len_reg[4]_11\(0),
      \addr_reg[2]\ => \addr_reg[2]_3\,
      \addr_reg[3]\ => \addr_reg[3]_4\,
      \check_reg[3]_0\(0) => \check_reg[3]_14\(0),
      clk => clk,
      \getdata_reg[0]_rep__0\ => \getdata_reg[0]_rep__0\,
      \getdata_reg[1]\(0) => \getdata_reg[1]_2\(0),
      \getdata_reg[1]_rep__0\(0) => \getdata_reg[1]_rep__0_2\(0),
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_13\,
      \getdata_reg[7]\(3) => p_0_in(7),
      \getdata_reg[7]\(2) => p_0_in(4),
      \getdata_reg[7]\(1) => \getdata_reg[2]_rep\,
      \getdata_reg[7]\(0) => \getdata_reg[1]_rep__0\,
      \getdata_reg[7]_0\(5 downto 0) => \getdata_reg[7]_4\(5 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_11\(0),
      wr_up_reg => wr_up_reg,
      wreg_series_seek_zoom(31 downto 0) => wreg_series_seek_zoom(31 downto 0),
      wreg_series_seek_zoom_valid => wreg_series_seek_zoom_valid
    );
wreg_series_star_trigmode1_d109_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized66\
     port map (
      D(5 downto 1) => D(4 downto 0),
      D(0) => p_0_in(1),
      E(0) => \check_reg[0]_4\,
      Q(0) => \rv_len_reg[4]_5\(0),
      \addr_reg[0]\ => \addr_reg[0]_0\,
      \addr_reg[2]\ => \addr_reg[2]_1\,
      \addr_reg[4]\ => \addr_reg[4]_0\,
      \check_reg[3]_0\(0) => \check_reg[3]_6\(0),
      clk => clk,
      \getdata_reg[0]_rep\ => \getdata_reg[0]_rep\,
      \getdata_reg[0]_rep__0\ => \getdata_reg[0]_rep__0\,
      \getdata_reg[2]\(0) => \getdata_reg[2]_2\(0),
      \getdata_reg[2]_rep\ => \getdata_reg[2]_rep\,
      \getdata_reg[2]_rep_0\(0) => \getdata_reg[2]_rep_3\(0),
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_4\,
      \getdata_reg[7]_rep\(5 downto 0) => \getdata_reg[7]_rep_3\(5 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_5\(0),
      wreg_series_star_trigmode1(31 downto 0) => wreg_series_star_trigmode1(31 downto 0),
      wreg_series_star_trigmode1_valid => wreg_series_star_trigmode1_valid
    );
wreg_series_star_trigmode1_d111_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized68\
     port map (
      D(4 downto 1) => D(3 downto 0),
      D(0) => p_0_in(0),
      E(0) => \check_reg[0]_6\,
      Q(0) => \rv_len_reg[4]_9\(0),
      \addr_reg[2]\ => \addr_reg[2]_2\,
      \addr_reg[5]\ => \addr_reg[5]\,
      \check_reg[3]_0\(0) => \check_reg[3]_8\(0),
      clk => clk,
      \getdata_reg[0]_rep__0\ => \getdata_reg[0]_rep__0\,
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_6\,
      \getdata_reg[3]_rep__0_0\(0) => \getdata_reg[3]_rep__0_15\(0),
      \getdata_reg[3]_rep__0_1\(0) => \getdata_reg[3]_rep__0_17\(0),
      \getdata_reg[7]\(2) => p_0_in(7),
      \getdata_reg[7]\(1) => \getdata_reg[2]_rep\,
      \getdata_reg[7]\(0) => \getdata_reg[1]_rep__0\,
      \getdata_reg[7]_0\(5 downto 0) => \getdata_reg[7]_1\(5 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_9\(0),
      wr_up_reg => wr_up_reg,
      wreg_series_star_trigmode3(31 downto 0) => wreg_series_star_trigmode3(31 downto 0),
      wreg_series_star_trigmode3_valid => wreg_series_star_trigmode3_valid
    );
wreg_series_star_trigmode1_d112_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized69\
     port map (
      D(2 downto 1) => D(3 downto 2),
      D(0) => D(0),
      Q(1 downto 0) => Q(1 downto 0),
      \addr_reg[2]\ => \addr_reg[2]_4\,
      \check_reg[0]_0\ => \check_reg[0]_13\,
      \check_reg[0]_1\ => \check_reg[0]_14\,
      \check_reg[3]_0\(0) => \check_reg[3]_1\(0),
      clk => clk,
      \getdata_reg[0]\(0) => \getdata_reg[0]\(0),
      \getdata_reg[0]_rep\ => \getdata_reg[0]_rep\,
      \getdata_reg[0]_rep_0\(0) => \getdata_reg[0]_rep_0\(0),
      \getdata_reg[1]_rep\ => \getdata_reg[1]_rep\,
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_7\,
      \getdata_reg[7]\(2) => p_0_in(7),
      \getdata_reg[7]\(1) => p_0_in(4),
      \getdata_reg[7]\(0) => \getdata_reg[2]_rep\,
      \getdata_reg[7]_0\(7 downto 0) => \getdata_reg[7]_2\(7 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_12\(0),
      \rv_len_reg[2]_0\ => \rv_len_reg[2]_0\,
      wreg_series_star_trigmode4(31 downto 0) => wreg_series_star_trigmode4(31 downto 0),
      wreg_series_star_trigmode4_valid => wreg_series_star_trigmode4_valid
    );
wreg_series_star_trigmode2_d110_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized67\
     port map (
      D(5 downto 1) => D(4 downto 0),
      D(0) => p_0_in(1),
      E(0) => \check_reg[0]_2\,
      Q(0) => \rv_len_reg[4]_3\(0),
      \addr_reg[1]\ => \addr_reg[1]\,
      \addr_reg[2]\ => \addr_reg[2]_0\,
      \addr_reg[4]\ => \addr_reg[4]_0\,
      \check_reg[3]_0\(0) => \check_reg[3]_7\(0),
      clk => clk,
      \getdata_reg[0]_rep\ => \getdata_reg[0]_rep\,
      \getdata_reg[0]_rep__0\ => \getdata_reg[0]_rep__0\,
      \getdata_reg[1]\(0) => \getdata_reg[1]\(0),
      \getdata_reg[1]_rep__0\(0) => \getdata_reg[1]_rep__0_0\(0),
      \getdata_reg[2]_rep\ => \getdata_reg[2]_rep\,
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_5\,
      \getdata_reg[7]_rep\(5 downto 0) => \getdata_reg[7]_rep_4\(5 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_3\(0),
      wreg_series_star_trigmode2(31 downto 0) => wreg_series_star_trigmode2(31 downto 0),
      wreg_series_star_trigmode2_valid => wreg_series_star_trigmode2_valid
    );
wreg_series_start_ddraddr_d106_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized63\
     port map (
      D(0) => D(0),
      E(0) => \check_reg[0]_0\,
      Q(0) => \rv_len_reg[4]_0\(0),
      \addr_reg[0]\ => \addr_reg[0]\,
      \addr_reg[5]\ => \addr_reg[5]\,
      \check_reg[3]_0\(0) => \check_reg[3]_4\(0),
      clk => clk,
      \getdata_reg[0]_rep__0\ => \getdata_reg[0]_rep__0\,
      \getdata_reg[2]\(0) => \getdata_reg[2]_0\(0),
      \getdata_reg[2]_rep\(0) => \getdata_reg[2]_rep_1\(0),
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_2\,
      \getdata_reg[7]\(3) => p_0_in(7),
      \getdata_reg[7]\(2) => p_0_in(4),
      \getdata_reg[7]\(1) => \getdata_reg[2]_rep\,
      \getdata_reg[7]\(0) => \getdata_reg[1]_rep__0\,
      \getdata_reg[7]_0\(5 downto 0) => \getdata_reg[7]_0\(5 downto 0),
      isa_cs_reg => isa_cs_reg_0,
      p_0_in(1 downto 0) => p_0_in(6 downto 5),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_0\(0),
      wreg_series_start_ddraddr(31 downto 0) => wreg_series_start_ddraddr(31 downto 0),
      wreg_series_start_ddraddr_valid => wreg_series_start_ddraddr_valid
    );
wreg_series_startmode_d108_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized65\
     port map (
      D(6 downto 2) => D(4 downto 0),
      D(1 downto 0) => p_0_in(1 downto 0),
      \addr_reg[6]\(0) => \addr_reg[6]\(0),
      clk => clk,
      p_0_in(0) => p_0_in(2),
      reset => reset_0,
      wreg_series_startmode(7 downto 0) => wreg_series_startmode(7 downto 0),
      wreg_series_startmode_valid => wreg_series_startmode_valid
    );
wreg_series_stop_ddraddr_d107_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized64\
     port map (
      D(4 downto 0) => D(4 downto 0),
      E(0) => \check_reg[0]_5\,
      Q(0) => \rv_len_reg[4]_6\(0),
      \addr_reg[3]\ => \addr_reg[3]_5\,
      \addr_reg[7]\ => \addr_reg[7]_0\,
      \check_reg[3]_0\(0) => \check_reg[3]_5\(0),
      clk => clk,
      \getdata_reg[0]_rep\ => \getdata_reg[0]_rep\,
      \getdata_reg[0]_rep__0\ => \getdata_reg[0]_rep__0\,
      \getdata_reg[1]_rep__0\ => \getdata_reg[1]_rep__0\,
      \getdata_reg[2]\(0) => \getdata_reg[2]_1\(0),
      \getdata_reg[2]_rep\(0) => \getdata_reg[2]_rep_2\(0),
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_3\,
      \getdata_reg[7]_rep\(5 downto 0) => \getdata_reg[7]_rep_2\(5 downto 0),
      isa_cs_reg => isa_cs_reg_1,
      p_0_in(0) => p_0_in(2),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_6\(0),
      wreg_series_stop_ddraddr(31 downto 0) => wreg_series_stop_ddraddr(31 downto 0),
      wreg_series_stop_ddraddr_valid => wreg_series_stop_ddraddr_valid
    );
wreg_series_stop_trigmode1_d114_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized71\
     port map (
      D(0) => D(0),
      E(0) => \check_reg[0]\,
      Q(0) => \rv_len_reg[4]\(0),
      \addr_reg[0]\ => \addr_reg[0]\,
      \addr_reg[3]\ => \addr_reg[3]_4\,
      \check_reg[3]_0\(0) => \check_reg[3]_9\(0),
      clk => clk,
      \getdata_reg[0]_rep__0\ => \getdata_reg[0]_rep__0\,
      \getdata_reg[2]\(0) => \getdata_reg[2]_3\(0),
      \getdata_reg[2]_rep\(1) => \getdata_reg[2]_rep\,
      \getdata_reg[2]_rep\(0) => \getdata_reg[1]_rep__0\,
      \getdata_reg[2]_rep_0\(0) => \getdata_reg[2]_rep_4\(0),
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_8\,
      \getdata_reg[7]\(5 downto 0) => \getdata_reg[7]_3\(5 downto 0),
      isa_cs_reg => isa_cs_reg,
      p_0_in(5 downto 2) => p_0_in(7 downto 4),
      p_0_in(1 downto 0) => p_0_in(1 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]\(0),
      wreg_series_stop_trigmode1(31 downto 0) => wreg_series_stop_trigmode1(31 downto 0),
      wreg_series_stop_trigmode1_valid => wreg_series_stop_trigmode1_valid
    );
wreg_series_stop_trigmode2_d115_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized72\
     port map (
      D(2) => D(4),
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => \rv_len_reg[4]_1\(1 downto 0),
      \addr_reg[7]\ => \addr_reg[7]\,
      \check_reg[0]_0\ => \check_reg[0]_15\,
      \check_reg[0]_1\ => \check_reg[0]_16\,
      \check_reg[3]_0\(0) => \check_reg[3]_10\(0),
      clk => clk,
      \getdata_reg[1]_rep__0\ => \getdata_reg[1]_rep__0\,
      \getdata_reg[2]\(0) => \getdata_reg[2]_4\(0),
      \getdata_reg[2]_rep\(0) => \getdata_reg[2]_rep_5\(0),
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_9\,
      \getdata_reg[7]_rep\(7 downto 0) => \getdata_reg[7]_rep_5\(7 downto 0),
      p_0_in(3 downto 2) => p_0_in(6 downto 5),
      p_0_in(1) => p_0_in(2),
      p_0_in(0) => p_0_in(0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_1\(0),
      \rv_len_reg[2]_0\ => \rv_len_reg[2]\,
      wreg_series_stop_trigmode2(31 downto 0) => wreg_series_stop_trigmode2(31 downto 0),
      wreg_series_stop_trigmode2_valid => wreg_series_stop_trigmode2_valid
    );
wreg_series_stop_trigmode3_d116_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized73\
     port map (
      D(6 downto 2) => D(4 downto 0),
      D(1 downto 0) => p_0_in(1 downto 0),
      E(0) => \check_reg[0]_9\,
      Q(0) => \rv_len_reg[4]_13\(0),
      \addr_reg[2]\ => \addr_reg[2]_6\,
      \addr_reg[3]\ => \addr_reg[3]_4\,
      \addr_reg[6]\ => \addr_reg[6]_0\,
      \check_reg[3]_0\(0) => \check_reg[3]_11\(0),
      clk => clk,
      \getdata_reg[1]\(0) => \getdata_reg[1]_0\(0),
      \getdata_reg[1]_rep\(0) => \getdata_reg[1]_rep_0\(0),
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_10\,
      \getdata_reg[7]_rep\(5 downto 0) => \getdata_reg[7]_rep_6\(5 downto 0),
      p_0_in(0) => p_0_in(2),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_14\(0),
      wreg_series_stop_trigmode3(31 downto 0) => wreg_series_stop_trigmode3(31 downto 0),
      wreg_series_stop_trigmode3_valid => wreg_series_stop_trigmode3_valid
    );
wreg_series_stop_trigmode4_d117_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized74\
     port map (
      D(6 downto 2) => D(4 downto 0),
      D(1 downto 0) => p_0_in(1 downto 0),
      E(0) => \check_reg[0]_3\,
      Q(0) => \rv_len_reg[4]_4\(0),
      \addr_reg[0]\ => \addr_reg[0]_0\,
      \addr_reg[3]\ => \addr_reg[3]_2\,
      \addr_reg[4]\ => \addr_reg[4]\,
      \check_reg[3]_0\(0) => \check_reg[3]_12\(0),
      clk => clk,
      \getdata_reg[2]\(0) => \getdata_reg[2]_5\(0),
      \getdata_reg[2]_rep\ => \getdata_reg[2]_rep\,
      \getdata_reg[2]_rep_0\(0) => \getdata_reg[2]_rep_6\(0),
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_11\,
      \getdata_reg[7]_rep\(5 downto 0) => \getdata_reg[7]_rep_7\(5 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_4\(0),
      wreg_series_stop_trigmode4(31 downto 0) => wreg_series_stop_trigmode4(31 downto 0),
      wreg_series_stop_trigmode4_valid => wreg_series_stop_trigmode4_valid
    );
wreg_series_stopmode_d113_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized70\
     port map (
      D(0) => D(3),
      \addr_reg[2]\(0) => \addr_reg[2]\(0),
      clk => clk,
      \getdata_reg[0]_rep__0\ => \getdata_reg[0]_rep__0\,
      \getdata_reg[2]_rep\(1) => \getdata_reg[2]_rep\,
      \getdata_reg[2]_rep\(0) => \getdata_reg[1]_rep__0\,
      p_0_in(3) => p_0_in(7),
      p_0_in(2 downto 0) => p_0_in(5 downto 3),
      reset => reset_0,
      wreg_series_stopmode(7 downto 0) => wreg_series_stopmode(7 downto 0),
      wreg_series_stopmode_valid => wreg_series_stopmode_valid
    );
wreg_series_validmode_data_d105_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized62\
     port map (
      D(4 downto 0) => D(4 downto 0),
      Q(0) => \rv_len_reg[4]_10\(0),
      \addr_reg[0]\ => \addr_reg[0]_2\,
      \addr_reg[4]\ => \addr_reg[4]_2\,
      \addr_reg[5]\ => \addr_reg[5]_0\,
      \check_reg[0]_0\ => \check_reg[0]_10\,
      \check_reg[3]_0\(0) => \check_reg[3]_0\(0),
      clk => clk,
      \getdata_reg[0]_rep__0\ => \getdata_reg[0]_rep__0\,
      \getdata_reg[2]\(0) => \getdata_reg[2]\(0),
      \getdata_reg[2]_rep\(1) => \getdata_reg[2]_rep\,
      \getdata_reg[2]_rep\(0) => \getdata_reg[1]_rep__0\,
      \getdata_reg[2]_rep_0\(0) => \getdata_reg[2]_rep_0\(0),
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_1\,
      \getdata_reg[7]_rep\(7 downto 0) => \getdata_reg[7]_rep_1\(7 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_10\(0),
      wreg_series_validmode_data(31 downto 0) => wreg_series_validmode_data(31 downto 0),
      wreg_series_validmode_data_valid => wreg_series_validmode_data_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_sysytem is
  port (
    wreg_system_ctrl_valid : out STD_LOGIC;
    wreg_system_sel_rtc_valid : out STD_LOGIC;
    wreg_system_sync_sel_valid : out STD_LOGIC;
    wreg_system_ch_sel_valid : out STD_LOGIC;
    wreg_system_set_rtctime_valid : out STD_LOGIC;
    wreg_system_sync_minfrq_valid : out STD_LOGIC;
    \outreg_reg[7]\ : out STD_LOGIC;
    wreg_system_sync_max_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]\ : out STD_LOGIC;
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    \check_reg[0]_2\ : out STD_LOGIC;
    wreg_system_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_system_sel_rtc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outreg_reg[63]\ : out STD_LOGIC_VECTOR ( 55 downto 0 );
    wreg_system_set_rtctime : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wreg_system_sync_minfrq : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_system_sync_max : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_system_sync_sel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_system_ch_sel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset_0 : in STD_LOGIC;
    \addr_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[3]\ : in STD_LOGIC;
    \addr_reg[3]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    \getdata_reg[2]_rep\ : in STD_LOGIC;
    \getdata_reg[1]_rep\ : in STD_LOGIC;
    \getdata_reg[0]_rep\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset : in STD_LOGIC;
    \addr_reg[3]_1\ : in STD_LOGIC;
    isa_cs_reg : in STD_LOGIC;
    \addr_reg[2]_0\ : in STD_LOGIC;
    \rv_len_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[2]_1\ : in STD_LOGIC;
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    result_data1 : in STD_LOGIC;
    \rv_len_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC;
    \getdata_reg[7]_rep_0\ : in STD_LOGIC;
    \addr_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[0]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \getdata_reg[0]_rep_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[0]_rep_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[0]_rep_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[0]_rep_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[0]_rep_5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_sysytem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_sysytem is
  signal \^outreg_reg[7]\ : STD_LOGIC;
begin
  \outreg_reg[7]\ <= \^outreg_reg[7]\;
wreg_system_ch_sel_d09_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized5\
     port map (
      D(7 downto 6) => p_0_in(5 downto 4),
      D(5 downto 4) => D(1 downto 0),
      D(3) => \getdata_reg[3]_rep\,
      D(2) => p_0_in(0),
      D(1) => \getdata_reg[1]_rep\,
      D(0) => \getdata_reg[0]_rep\,
      \addr_reg[0]\(0) => \addr_reg[0]\(0),
      clk => clk,
      reset => reset_0,
      wreg_system_ch_sel(7 downto 0) => wreg_system_ch_sel(7 downto 0),
      wreg_system_ch_sel_valid => wreg_system_ch_sel_valid
    );
wreg_system_ctrl_d01_w8: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg
     port map (
      D(7 downto 3) => p_0_in(5 downto 1),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep\,
      D(0) => \getdata_reg[0]_rep\,
      E(0) => E(0),
      clk => clk,
      reset => reset_0,
      wreg_system_ctrl(7 downto 0) => wreg_system_ctrl(7 downto 0),
      wreg_system_ctrl_valid => wreg_system_ctrl_valid
    );
wreg_system_sel_rtc_d04_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized0\
     port map (
      D(7 downto 3) => p_0_in(5 downto 1),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep\,
      D(0) => \getdata_reg[0]_rep\,
      \addr_reg[2]\(0) => \addr_reg[2]\(0),
      clk => clk,
      reset => reset_0,
      wreg_system_sel_rtc(7 downto 0) => wreg_system_sel_rtc(7 downto 0),
      wreg_system_sel_rtc_valid => wreg_system_sel_rtc_valid
    );
wreg_system_set_rtctime_d05_w64: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized1\
     port map (
      D(6 downto 3) => p_0_in(5 downto 2),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep\,
      D(0) => \getdata_reg[0]_rep\,
      Q(0) => \rv_len_reg[4]\(0),
      \addr_reg[2]\(0) => \addr_reg[2]_2\(0),
      \check_reg[0]_0\ => \check_reg[0]_1\,
      \check_reg[0]_1\ => \check_reg[0]_2\,
      \check_reg[7]_0\(0) => \check_reg[7]\(0),
      clk => clk,
      \getdata_reg[0]_rep\(0) => \getdata_reg[0]_rep_0\(0),
      \getdata_reg[0]_rep_0\(0) => \getdata_reg[0]_rep_3\(0),
      \getdata_reg[3]_rep\ => \getdata_reg[3]_rep\,
      \getdata_reg[7]\ => \getdata_reg[7]\,
      \getdata_reg[7]_0\(63 downto 0) => \getdata_reg[7]_0\(63 downto 0),
      \outreg_reg[63]_0\(55 downto 0) => \outreg_reg[63]\(55 downto 0),
      reset => reset,
      result_data1 => result_data1,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_1\(0),
      wreg_system_set_rtctime(63 downto 0) => wreg_system_set_rtctime(63 downto 0),
      wreg_system_set_rtctime_valid => wreg_system_set_rtctime_valid
    );
wreg_system_sync_max_d07_w16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized3\
     port map (
      D(1 downto 0) => D(3 downto 2),
      E(0) => \check_reg[0]\,
      Q(0) => valid_reg(0),
      \addr_reg[2]\ => \addr_reg[2]_0\,
      \addr_reg[3]\ => \addr_reg[3]_0\,
      \addr_reg[3]_0\ => \addr_reg[3]_1\,
      \check_reg[7]_0\(0) => \check_reg[7]_1\(0),
      clk => clk,
      \getdata_reg[0]_rep\(0) => \getdata_reg[0]_rep_2\(0),
      \getdata_reg[0]_rep_0\(0) => \getdata_reg[0]_rep_5\(0),
      \getdata_reg[3]_rep\(1) => \getdata_reg[3]_rep\,
      \getdata_reg[3]_rep\(0) => p_0_in(0),
      \getdata_reg[7]\(6 downto 3) => p_0_in(5 downto 2),
      \getdata_reg[7]\(2) => \getdata_reg[2]_rep\,
      \getdata_reg[7]\(1) => \getdata_reg[1]_rep\,
      \getdata_reg[7]\(0) => \getdata_reg[0]_rep\,
      \getdata_reg[7]_rep\ => \getdata_reg[7]_rep_0\,
      isa_cs_reg => isa_cs_reg,
      \outreg_reg[7]_0\ => \^outreg_reg[7]\,
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]\(0),
      wreg_system_sync_max(15 downto 0) => wreg_system_sync_max(15 downto 0),
      wreg_system_sync_max_valid => wreg_system_sync_max_valid
    );
wreg_system_sync_minfrq_d06_w16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized2\
     port map (
      D(1 downto 0) => D(3 downto 2),
      E(0) => \check_reg[0]_0\,
      Q(0) => Q(0),
      \addr_reg[2]\ => \addr_reg[2]_1\,
      \addr_reg[3]\ => \addr_reg[3]\,
      \addr_reg[3]_0\ => \addr_reg[3]_1\,
      \check_reg[7]_0\(0) => \check_reg[7]_0\(0),
      clk => clk,
      \getdata_reg[0]_rep\(0) => \getdata_reg[0]_rep_1\(0),
      \getdata_reg[0]_rep_0\(0) => \getdata_reg[0]_rep_4\(0),
      \getdata_reg[3]_rep\(1) => \getdata_reg[3]_rep\,
      \getdata_reg[3]_rep\(0) => p_0_in(0),
      \getdata_reg[7]\(6 downto 3) => p_0_in(5 downto 2),
      \getdata_reg[7]\(2) => \getdata_reg[2]_rep\,
      \getdata_reg[7]\(1) => \getdata_reg[1]_rep\,
      \getdata_reg[7]\(0) => \getdata_reg[0]_rep\,
      \getdata_reg[7]_rep\ => \getdata_reg[7]_rep\,
      isa_cs_reg => isa_cs_reg,
      reset => \^outreg_reg[7]\,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_0\(0),
      wreg_system_sync_minfrq(15 downto 0) => wreg_system_sync_minfrq(15 downto 0),
      wreg_system_sync_minfrq_valid => wreg_system_sync_minfrq_valid
    );
wreg_system_sync_sel_d08_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized4\
     port map (
      D(3 downto 2) => D(1 downto 0),
      D(1) => \getdata_reg[3]_rep\,
      D(0) => p_0_in(0),
      \addr_reg[1]\(0) => \addr_reg[1]\(0),
      clk => clk,
      \getdata_reg[7]\(3 downto 2) => p_0_in(5 downto 4),
      \getdata_reg[7]\(1) => \getdata_reg[1]_rep\,
      \getdata_reg[7]\(0) => \getdata_reg[0]_rep\,
      reset => reset_0,
      wreg_system_sync_sel(7 downto 0) => wreg_system_sync_sel(7 downto 0),
      wreg_system_sync_sel_valid => wreg_system_sync_sel_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_3\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_3\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0_4\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_fwft is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \ram_rd_en_temp__0\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_fwft;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_fwft is
begin
dc: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr
     port map (
      E(0) => E(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \out\ => \out\,
      \ram_rd_en_temp__0\ => \ram_rd_en_temp__0\,
      rd_en => rd_en,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_fwft_14 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \ram_rd_en_temp__0\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_fwft_14 : entity is "dc_ss_fwft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_fwft_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_fwft_14 is
begin
dc: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_18
     port map (
      E(0) => E(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \out\ => \out\,
      \ram_rd_en_temp__0\ => \ram_rd_en_temp__0\,
      rd_en => rd_en,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_fwft_28 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \ram_rd_en_temp__0\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_fwft_28 : entity is "dc_ss_fwft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_fwft_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_fwft_28 is
begin
dc: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_32
     port map (
      E(0) => E(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \out\ => \out\,
      \ram_rd_en_temp__0\ => \ram_rd_en_temp__0\,
      rd_en => rd_en,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11_synth is
  port (
    qspo : out STD_LOGIC_VECTOR ( 6 downto 0 );
    a : in STD_LOGIC_VECTOR ( 9 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11_synth is
begin
\gen_rom.rom_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom
     port map (
      a(9 downto 0) => a(9 downto 0),
      clk => clk,
      qspo(6 downto 0) => qspo(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
  signal dout_i : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem
     port map (
      E(0) => E(0),
      EN => EN,
      Q(7 downto 0) => dout_i(7 downto 0),
      clk => clk,
      count_d10_in(3 downto 0) => count_d10_in(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      srst => srst
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(0),
      Q => dout(0),
      R => srst
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(1),
      Q => dout(1),
      R => srst
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(2),
      Q => dout(2),
      R => srst
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(3),
      Q => dout(3),
      R => srst
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(4),
      Q => dout(4),
      R => srst
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(5),
      Q => dout(5),
      R => srst
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(6),
      Q => dout(6),
      R => srst
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(7),
      Q => dout(7),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_10 is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_10 : entity is "memory";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_10 is
  signal dout_i : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_11
     port map (
      E(0) => E(0),
      EN => EN,
      Q(7 downto 0) => dout_i(7 downto 0),
      clk => clk,
      count_d10_in(3 downto 0) => count_d10_in(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      srst => srst
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(0),
      Q => dout(0),
      R => srst
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(1),
      Q => dout(1),
      R => srst
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(2),
      Q => dout(2),
      R => srst
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(3),
      Q => dout(3),
      R => srst
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(4),
      Q => dout(4),
      R => srst
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(5),
      Q => dout(5),
      R => srst
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(6),
      Q => dout(6),
      R => srst
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(7),
      Q => dout(7),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_24 is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_24 : entity is "memory";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_24 is
  signal dout_i : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_25
     port map (
      E(0) => E(0),
      EN => EN,
      Q(7 downto 0) => dout_i(7 downto 0),
      clk => clk,
      count_d10_in(3 downto 0) => count_d10_in(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      srst => srst
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(0),
      Q => dout(0),
      R => srst
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(1),
      Q => dout(1),
      R => srst
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(2),
      Q => dout(2),
      R => srst
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(3),
      Q => dout(3),
      R => srst
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(4),
      Q => dout(4),
      R => srst
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(5),
      Q => dout(5),
      R => srst
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(6),
      Q => dout(6),
      R => srst
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(7),
      Q => dout(7),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  \out\ <= \^out\;
\gwss.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss
     port map (
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \^out\,
      srst => srst,
      wr_en => wr_en,
      wr_en_reg => wpntr_n_0
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr
     port map (
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \out\ => \^out\,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_0,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_i_reg => wpntr_n_0,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_23 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_23 : entity is "wr_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_23 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  \out\ <= \^out\;
\gwss.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_26
     port map (
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \^out\,
      srst => srst,
      wr_en => wr_en,
      wr_en_reg => wpntr_n_0
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_27
     port map (
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \out\ => \^out\,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_0,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_i_reg => wpntr_n_0,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_9 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_9 : entity is "wr_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_9 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  \out\ <= \^out\;
\gwss.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_12
     port map (
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \^out\,
      srst => srst,
      wr_en => wr_en,
      wr_en_reg => wpntr_n_0
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_13
     port map (
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \out\ => \^out\,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_0,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_i_reg => wpntr_n_0,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0_2\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0_2\ : entity is "blk_mem_gen_generic_cstr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0_2\ is
begin
\ramloop[0].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_3\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 is
  port (
    a : in STD_LOGIC_VECTOR ( 9 downto 0 );
    d : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dpra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    clk : in STD_LOGIC;
    we : in STD_LOGIC;
    i_ce : in STD_LOGIC;
    qspo_ce : in STD_LOGIC;
    qdpo_ce : in STD_LOGIC;
    qdpo_clk : in STD_LOGIC;
    qspo_rst : in STD_LOGIC;
    qdpo_rst : in STD_LOGIC;
    qspo_srst : in STD_LOGIC;
    qdpo_srst : in STD_LOGIC;
    spo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dpo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qspo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qdpo : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute C_ADDR_WIDTH : integer;
  attribute C_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 10;
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is "0";
  attribute C_DEPTH : integer;
  attribute C_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 640;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is "./";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is "artix7";
  attribute C_HAS_CLK : integer;
  attribute C_HAS_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 1;
  attribute C_HAS_D : integer;
  attribute C_HAS_D of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 0;
  attribute C_HAS_DPO : integer;
  attribute C_HAS_DPO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 0;
  attribute C_HAS_DPRA : integer;
  attribute C_HAS_DPRA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 0;
  attribute C_HAS_I_CE : integer;
  attribute C_HAS_I_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 0;
  attribute C_HAS_QDPO : integer;
  attribute C_HAS_QDPO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 0;
  attribute C_HAS_QDPO_CE : integer;
  attribute C_HAS_QDPO_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 0;
  attribute C_HAS_QDPO_CLK : integer;
  attribute C_HAS_QDPO_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 0;
  attribute C_HAS_QDPO_RST : integer;
  attribute C_HAS_QDPO_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 0;
  attribute C_HAS_QDPO_SRST : integer;
  attribute C_HAS_QDPO_SRST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 0;
  attribute C_HAS_QSPO : integer;
  attribute C_HAS_QSPO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 1;
  attribute C_HAS_QSPO_CE : integer;
  attribute C_HAS_QSPO_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 0;
  attribute C_HAS_QSPO_RST : integer;
  attribute C_HAS_QSPO_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 0;
  attribute C_HAS_QSPO_SRST : integer;
  attribute C_HAS_QSPO_SRST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 0;
  attribute C_HAS_SPO : integer;
  attribute C_HAS_SPO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 0;
  attribute C_HAS_WE : integer;
  attribute C_HAS_WE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 0;
  attribute C_MEM_INIT_FILE : string;
  attribute C_MEM_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is "isa_send_rom_generator.mif";
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 0;
  attribute C_PARSER_TYPE : integer;
  attribute C_PARSER_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 1;
  attribute C_PIPELINE_STAGES : integer;
  attribute C_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 0;
  attribute C_QCE_JOINED : integer;
  attribute C_QCE_JOINED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 0;
  attribute C_QUALIFY_WE : integer;
  attribute C_QUALIFY_WE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 0;
  attribute C_READ_MIF : integer;
  attribute C_READ_MIF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 1;
  attribute C_REG_A_D_INPUTS : integer;
  attribute C_REG_A_D_INPUTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 1;
  attribute C_REG_DPRA_INPUT : integer;
  attribute C_REG_DPRA_INPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 0;
  attribute C_SYNC_ENABLE : integer;
  attribute C_SYNC_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 1;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 : entity is 8;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 is
  signal \<const0>\ : STD_LOGIC;
  signal \^qspo\ : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
  dpo(7) <= \<const0>\;
  dpo(6) <= \<const0>\;
  dpo(5) <= \<const0>\;
  dpo(4) <= \<const0>\;
  dpo(3) <= \<const0>\;
  dpo(2) <= \<const0>\;
  dpo(1) <= \<const0>\;
  dpo(0) <= \<const0>\;
  qdpo(7) <= \<const0>\;
  qdpo(6) <= \<const0>\;
  qdpo(5) <= \<const0>\;
  qdpo(4) <= \<const0>\;
  qdpo(3) <= \<const0>\;
  qdpo(2) <= \<const0>\;
  qdpo(1) <= \<const0>\;
  qdpo(0) <= \<const0>\;
  qspo(7) <= \<const0>\;
  qspo(6 downto 0) <= \^qspo\(6 downto 0);
  spo(7) <= \<const0>\;
  spo(6) <= \<const0>\;
  spo(5) <= \<const0>\;
  spo(4) <= \<const0>\;
  spo(3) <= \<const0>\;
  spo(2) <= \<const0>\;
  spo(1) <= \<const0>\;
  spo(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\synth_options.dist_mem_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11_synth
     port map (
      a(9 downto 0) => a(9 downto 0),
      clk => clk,
      qspo(6 downto 0) => \^qspo\(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
  signal \cntr_en__0\ : STD_LOGIC;
  signal \^gc0.count_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal \ram_rd_en_temp__0\ : STD_LOGIC;
begin
  \gc0.count_reg[3]\(0) <= \^gc0.count_reg[3]\(0);
  \out\ <= \^out\;
\gr1.gdcf.dc\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_fwft
     port map (
      E(0) => \cntr_en__0\,
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \out\ => p_3_out,
      \ram_rd_en_temp__0\ => \ram_rd_en_temp__0\,
      rd_en => rd_en,
      srst => srst
    );
\gr1.gr1_int.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft
     port map (
      E(0) => E(0),
      clk => clk,
      \count_reg[0]\(0) => \cntr_en__0\,
      empty => empty,
      \gc0.count_reg[3]\(0) => \^gc0.count_reg[3]\(0),
      \goreg_dm.dout_i_reg[7]\(0) => \goreg_dm.dout_i_reg[7]\(0),
      \out\ => p_3_out,
      ram_empty_fb_i_reg => \^out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      \ram_rd_en_temp__0\ => \ram_rd_en_temp__0\,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\grss.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss
     port map (
      clk => clk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      srst => srst
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr
     port map (
      E(0) => \^gc0.count_reg[3]\(0),
      Q(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      clk => clk,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_22 is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_22 : entity is "rd_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_22 is
  signal \cntr_en__0\ : STD_LOGIC;
  signal \^gc0.count_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal \ram_rd_en_temp__0\ : STD_LOGIC;
begin
  \gc0.count_reg[3]\(0) <= \^gc0.count_reg[3]\(0);
  \out\ <= \^out\;
\gr1.gdcf.dc\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_fwft_28
     port map (
      E(0) => \cntr_en__0\,
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \out\ => p_3_out,
      \ram_rd_en_temp__0\ => \ram_rd_en_temp__0\,
      rd_en => rd_en,
      srst => srst
    );
\gr1.gr1_int.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_29
     port map (
      E(0) => E(0),
      clk => clk,
      \count_reg[0]\(0) => \cntr_en__0\,
      empty => empty,
      \gc0.count_reg[3]\(0) => \^gc0.count_reg[3]\(0),
      \goreg_dm.dout_i_reg[7]\(0) => \goreg_dm.dout_i_reg[7]\(0),
      \out\ => p_3_out,
      ram_empty_fb_i_reg => \^out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      \ram_rd_en_temp__0\ => \ram_rd_en_temp__0\,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\grss.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_30
     port map (
      clk => clk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      srst => srst
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_31
     port map (
      E(0) => \^gc0.count_reg[3]\(0),
      Q(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      clk => clk,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_8 is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_8 : entity is "rd_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_8 is
  signal \cntr_en__0\ : STD_LOGIC;
  signal \^gc0.count_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal \ram_rd_en_temp__0\ : STD_LOGIC;
begin
  \gc0.count_reg[3]\(0) <= \^gc0.count_reg[3]\(0);
  \out\ <= \^out\;
\gr1.gdcf.dc\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_fwft_14
     port map (
      E(0) => \cntr_en__0\,
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \out\ => p_3_out,
      \ram_rd_en_temp__0\ => \ram_rd_en_temp__0\,
      rd_en => rd_en,
      srst => srst
    );
\gr1.gr1_int.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_15
     port map (
      E(0) => E(0),
      clk => clk,
      \count_reg[0]\(0) => \cntr_en__0\,
      empty => empty,
      \gc0.count_reg[3]\(0) => \^gc0.count_reg[3]\(0),
      \goreg_dm.dout_i_reg[7]\(0) => \goreg_dm.dout_i_reg[7]\(0),
      \out\ => p_3_out,
      ram_empty_fb_i_reg => \^out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      \ram_rd_en_temp__0\ => \ram_rd_en_temp__0\,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\grss.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_16
     port map (
      clk => clk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      srst => srst
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_17
     port map (
      E(0) => \^gc0.count_reg[3]\(0),
      Q(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      clk => clk,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_rom_generator is
  port (
    a : in STD_LOGIC_VECTOR ( 9 downto 0 );
    clk : in STD_LOGIC;
    qspo : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_rom_generator : entity is "isa_send_rom_generator,dist_mem_gen_v8_0_11,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_rom_generator : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_rom_generator : entity is "dist_mem_gen_v8_0_11,Vivado 2017.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_rom_generator;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_rom_generator is
  signal \<const0>\ : STD_LOGIC;
  signal \^qspo\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_dpo_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_qdpo_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_qspo_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_U0_spo_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_D : integer;
  attribute C_HAS_D of U0 : label is 0;
  attribute C_HAS_DPO : integer;
  attribute C_HAS_DPO of U0 : label is 0;
  attribute C_HAS_DPRA : integer;
  attribute C_HAS_DPRA of U0 : label is 0;
  attribute C_HAS_I_CE : integer;
  attribute C_HAS_I_CE of U0 : label is 0;
  attribute C_HAS_QDPO : integer;
  attribute C_HAS_QDPO of U0 : label is 0;
  attribute C_HAS_QDPO_CE : integer;
  attribute C_HAS_QDPO_CE of U0 : label is 0;
  attribute C_HAS_QDPO_CLK : integer;
  attribute C_HAS_QDPO_CLK of U0 : label is 0;
  attribute C_HAS_QDPO_RST : integer;
  attribute C_HAS_QDPO_RST of U0 : label is 0;
  attribute C_HAS_QDPO_SRST : integer;
  attribute C_HAS_QDPO_SRST of U0 : label is 0;
  attribute C_HAS_WE : integer;
  attribute C_HAS_WE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_PIPELINE_STAGES : integer;
  attribute C_PIPELINE_STAGES of U0 : label is 0;
  attribute C_QCE_JOINED : integer;
  attribute C_QCE_JOINED of U0 : label is 0;
  attribute C_QUALIFY_WE : integer;
  attribute C_QUALIFY_WE of U0 : label is 0;
  attribute C_REG_DPRA_INPUT : integer;
  attribute C_REG_DPRA_INPUT of U0 : label is 0;
  attribute c_addr_width : integer;
  attribute c_addr_width of U0 : label is 10;
  attribute c_default_data : string;
  attribute c_default_data of U0 : label is "0";
  attribute c_depth : integer;
  attribute c_depth of U0 : label is 640;
  attribute c_elaboration_dir : string;
  attribute c_elaboration_dir of U0 : label is "./";
  attribute c_has_clk : integer;
  attribute c_has_clk of U0 : label is 1;
  attribute c_has_qspo : integer;
  attribute c_has_qspo of U0 : label is 1;
  attribute c_has_qspo_ce : integer;
  attribute c_has_qspo_ce of U0 : label is 0;
  attribute c_has_qspo_rst : integer;
  attribute c_has_qspo_rst of U0 : label is 0;
  attribute c_has_qspo_srst : integer;
  attribute c_has_qspo_srst of U0 : label is 0;
  attribute c_has_spo : integer;
  attribute c_has_spo of U0 : label is 0;
  attribute c_mem_init_file : string;
  attribute c_mem_init_file of U0 : label is "isa_send_rom_generator.mif";
  attribute c_parser_type : integer;
  attribute c_parser_type of U0 : label is 1;
  attribute c_read_mif : integer;
  attribute c_read_mif of U0 : label is 1;
  attribute c_reg_a_d_inputs : integer;
  attribute c_reg_a_d_inputs of U0 : label is 1;
  attribute c_sync_enable : integer;
  attribute c_sync_enable of U0 : label is 1;
  attribute c_width : integer;
  attribute c_width of U0 : label is 8;
begin
  qspo(7) <= \<const0>\;
  qspo(6 downto 0) <= \^qspo\(6 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11
     port map (
      a(9 downto 0) => a(9 downto 0),
      clk => clk,
      d(7 downto 0) => B"00000000",
      dpo(7 downto 0) => NLW_U0_dpo_UNCONNECTED(7 downto 0),
      dpra(9 downto 0) => B"0000000000",
      i_ce => '1',
      qdpo(7 downto 0) => NLW_U0_qdpo_UNCONNECTED(7 downto 0),
      qdpo_ce => '1',
      qdpo_clk => '0',
      qdpo_rst => '0',
      qdpo_srst => '0',
      qspo(7) => NLW_U0_qspo_UNCONNECTED(7),
      qspo(6 downto 0) => \^qspo\(6 downto 0),
      qspo_ce => '1',
      qspo_rst => '0',
      qspo_srst => '0',
      spo(7 downto 0) => NLW_U0_spo_UNCONNECTED(7 downto 0),
      we => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0_1\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0_1\ : entity is "blk_mem_gen_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0_1\ is
begin
\valid.cstr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0_2\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
  port (
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gl0.rd_n_7\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_3\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      Q(4 downto 0) => data_count(4 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gc0.count_reg[3]\(0) => p_7_out,
      \goreg_dm.dout_i_reg[7]\(0) => p_5_out,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_out_0(3 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_0\,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_2\,
      Q(3 downto 0) => p_11_out(3 downto 0),
      clk => clk,
      full => full,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_empty_fb_i_reg(0) => p_7_out,
      ram_empty_fb_i_reg_0 => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\,
      srst => srst,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      EN => \gntv_or_sync_fifo.gl0.wr_n_2\,
      clk => clk,
      count_d10_in(3 downto 0) => p_11_out(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_5_out,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_21 is
  port (
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_21 : entity is "fifo_generator_ramfifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_21 is
  signal \gntv_or_sync_fifo.gl0.rd_n_7\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_3\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_22
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      Q(4 downto 0) => data_count(4 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gc0.count_reg[3]\(0) => p_7_out,
      \goreg_dm.dout_i_reg[7]\(0) => p_5_out,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_out_0(3 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_0\,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_23
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_2\,
      Q(3 downto 0) => p_11_out(3 downto 0),
      clk => clk,
      full => full,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_empty_fb_i_reg(0) => p_7_out,
      ram_empty_fb_i_reg_0 => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\,
      srst => srst,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_24
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      EN => \gntv_or_sync_fifo.gl0.wr_n_2\,
      clk => clk,
      count_d10_in(3 downto 0) => p_11_out(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_5_out,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_7 is
  port (
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_7 : entity is "fifo_generator_ramfifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_7 is
  signal \gntv_or_sync_fifo.gl0.rd_n_7\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_3\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_8
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      Q(4 downto 0) => data_count(4 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gc0.count_reg[3]\(0) => p_7_out,
      \goreg_dm.dout_i_reg[7]\(0) => p_5_out,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_out_0(3 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_0\,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_9
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_2\,
      Q(3 downto 0) => p_11_out(3 downto 0),
      clk => clk,
      full => full,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_empty_fb_i_reg(0) => p_7_out,
      ram_empty_fb_i_reg_0 => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\,
      srst => srst,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_10
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      EN => \gntv_or_sync_fifo.gl0.wr_n_2\,
      clk => clk,
      count_d10_in(3 downto 0) => p_11_out(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_5_out,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_rom is
  port (
    qspo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cs_up : out STD_LOGIC;
    is_rd_reg_0 : out STD_LOGIC;
    rom_addr1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    cs_up_reg_0 : in STD_LOGIC;
    reset : in STD_LOGIC;
    isa_cs_reg : in STD_LOGIC;
    is_rd_reg_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_rom is
  signal \^cs_up\ : STD_LOGIC;
  signal cs_up_i_2_n_0 : STD_LOGIC;
  signal \^is_rd_reg_0\ : STD_LOGIC;
  signal \rom_addr[0]_i_10_n_0\ : STD_LOGIC;
  signal \rom_addr[0]_i_11_n_0\ : STD_LOGIC;
  signal \rom_addr[0]_i_7_n_0\ : STD_LOGIC;
  signal \rom_addr[0]_i_8_n_0\ : STD_LOGIC;
  signal \rom_addr[0]_i_9_n_0\ : STD_LOGIC;
  signal \rom_addr[4]_i_2_n_0\ : STD_LOGIC;
  signal \rom_addr[4]_i_3_n_0\ : STD_LOGIC;
  signal \rom_addr[4]_i_4_n_0\ : STD_LOGIC;
  signal \rom_addr[4]_i_5_n_0\ : STD_LOGIC;
  signal \rom_addr[8]_i_2_n_0\ : STD_LOGIC;
  signal \rom_addr[8]_i_3_n_0\ : STD_LOGIC;
  signal rom_addr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rom_addr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rom_addr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \rom_addr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \rom_addr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \rom_addr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \rom_addr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \rom_addr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \rom_addr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \rom_addr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rom_addr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \rom_addr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \rom_addr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \rom_addr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \rom_addr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \rom_addr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \rom_addr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \rom_addr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \rom_addr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \rom_addr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_rom_addr_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rom_addr_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cs_up_i_2 : label is "soft_lutpair1486";
  attribute SOFT_HLUTNM of \rom_addr[0]_i_3\ : label is "soft_lutpair1486";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of send_rom_data : label is "isa_send_rom_generator,dist_mem_gen_v8_0_11,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of send_rom_data : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of send_rom_data : label is "dist_mem_gen_v8_0_11,Vivado 2017.2";
begin
  cs_up <= \^cs_up\;
  is_rd_reg_0 <= \^is_rd_reg_0\;
cs_up_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cs_up\,
      O => cs_up_i_2_n_0
    );
cs_up_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cs_up_i_2_n_0,
      Q => \^cs_up\,
      R => isa_cs_reg
    );
is_rd_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => is_rd_reg_1,
      Q => \^is_rd_reg_0\
    );
\rom_addr[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rom_addr_reg(1),
      I1 => \^is_rd_reg_0\,
      I2 => \^cs_up\,
      O => \rom_addr[0]_i_10_n_0\
    );
\rom_addr[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rom_addr_reg(0),
      I1 => \^is_rd_reg_0\,
      I2 => \^cs_up\,
      O => \rom_addr[0]_i_11_n_0\
    );
\rom_addr[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cs_up\,
      I1 => \^is_rd_reg_0\,
      O => rom_addr1
    );
\rom_addr[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cs_up\,
      I1 => \^is_rd_reg_0\,
      O => \rom_addr[0]_i_7_n_0\
    );
\rom_addr[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rom_addr_reg(3),
      I1 => \^is_rd_reg_0\,
      I2 => \^cs_up\,
      O => \rom_addr[0]_i_8_n_0\
    );
\rom_addr[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rom_addr_reg(2),
      I1 => \^is_rd_reg_0\,
      I2 => \^cs_up\,
      O => \rom_addr[0]_i_9_n_0\
    );
\rom_addr[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rom_addr_reg(7),
      I1 => \^is_rd_reg_0\,
      I2 => \^cs_up\,
      O => \rom_addr[4]_i_2_n_0\
    );
\rom_addr[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rom_addr_reg(6),
      I1 => \^is_rd_reg_0\,
      I2 => \^cs_up\,
      O => \rom_addr[4]_i_3_n_0\
    );
\rom_addr[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rom_addr_reg(5),
      I1 => \^is_rd_reg_0\,
      I2 => \^cs_up\,
      O => \rom_addr[4]_i_4_n_0\
    );
\rom_addr[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rom_addr_reg(4),
      I1 => \^is_rd_reg_0\,
      I2 => \^cs_up\,
      O => \rom_addr[4]_i_5_n_0\
    );
\rom_addr[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rom_addr_reg(9),
      I1 => \^is_rd_reg_0\,
      I2 => \^cs_up\,
      O => \rom_addr[8]_i_2_n_0\
    );
\rom_addr[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rom_addr_reg(8),
      I1 => \^is_rd_reg_0\,
      I2 => \^cs_up\,
      O => \rom_addr[8]_i_3_n_0\
    );
\rom_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => cs_up_reg_0,
      CLR => reset,
      D => \rom_addr_reg[0]_i_2_n_7\,
      Q => rom_addr_reg(0)
    );
\rom_addr_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rom_addr_reg[0]_i_2_n_0\,
      CO(2) => \rom_addr_reg[0]_i_2_n_1\,
      CO(1) => \rom_addr_reg[0]_i_2_n_2\,
      CO(0) => \rom_addr_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rom_addr[0]_i_7_n_0\,
      O(3) => \rom_addr_reg[0]_i_2_n_4\,
      O(2) => \rom_addr_reg[0]_i_2_n_5\,
      O(1) => \rom_addr_reg[0]_i_2_n_6\,
      O(0) => \rom_addr_reg[0]_i_2_n_7\,
      S(3) => \rom_addr[0]_i_8_n_0\,
      S(2) => \rom_addr[0]_i_9_n_0\,
      S(1) => \rom_addr[0]_i_10_n_0\,
      S(0) => \rom_addr[0]_i_11_n_0\
    );
\rom_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => cs_up_reg_0,
      CLR => reset,
      D => \rom_addr_reg[0]_i_2_n_6\,
      Q => rom_addr_reg(1)
    );
\rom_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => cs_up_reg_0,
      CLR => reset,
      D => \rom_addr_reg[0]_i_2_n_5\,
      Q => rom_addr_reg(2)
    );
\rom_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => cs_up_reg_0,
      CLR => reset,
      D => \rom_addr_reg[0]_i_2_n_4\,
      Q => rom_addr_reg(3)
    );
\rom_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => cs_up_reg_0,
      CLR => reset,
      D => \rom_addr_reg[4]_i_1_n_7\,
      Q => rom_addr_reg(4)
    );
\rom_addr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rom_addr_reg[0]_i_2_n_0\,
      CO(3) => \rom_addr_reg[4]_i_1_n_0\,
      CO(2) => \rom_addr_reg[4]_i_1_n_1\,
      CO(1) => \rom_addr_reg[4]_i_1_n_2\,
      CO(0) => \rom_addr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rom_addr_reg[4]_i_1_n_4\,
      O(2) => \rom_addr_reg[4]_i_1_n_5\,
      O(1) => \rom_addr_reg[4]_i_1_n_6\,
      O(0) => \rom_addr_reg[4]_i_1_n_7\,
      S(3) => \rom_addr[4]_i_2_n_0\,
      S(2) => \rom_addr[4]_i_3_n_0\,
      S(1) => \rom_addr[4]_i_4_n_0\,
      S(0) => \rom_addr[4]_i_5_n_0\
    );
\rom_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => cs_up_reg_0,
      CLR => reset,
      D => \rom_addr_reg[4]_i_1_n_6\,
      Q => rom_addr_reg(5)
    );
\rom_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => cs_up_reg_0,
      CLR => reset,
      D => \rom_addr_reg[4]_i_1_n_5\,
      Q => rom_addr_reg(6)
    );
\rom_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => cs_up_reg_0,
      CLR => reset,
      D => \rom_addr_reg[4]_i_1_n_4\,
      Q => rom_addr_reg(7)
    );
\rom_addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => cs_up_reg_0,
      CLR => reset,
      D => \rom_addr_reg[8]_i_1_n_7\,
      Q => rom_addr_reg(8)
    );
\rom_addr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rom_addr_reg[4]_i_1_n_0\,
      CO(3 downto 1) => \NLW_rom_addr_reg[8]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \rom_addr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_rom_addr_reg[8]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \rom_addr_reg[8]_i_1_n_6\,
      O(0) => \rom_addr_reg[8]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \rom_addr[8]_i_2_n_0\,
      S(0) => \rom_addr[8]_i_3_n_0\
    );
\rom_addr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => cs_up_reg_0,
      CLR => reset,
      D => \rom_addr_reg[8]_i_1_n_6\,
      Q => rom_addr_reg(9)
    );
send_rom_data: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_rom_generator
     port map (
      a(9 downto 0) => rom_addr_reg(9 downto 0),
      clk => clk,
      qspo(7 downto 0) => qspo(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth__parameterized0\ : entity is "blk_mem_gen_v8_3_6_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth__parameterized0_0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth__parameterized0_0\ : entity is "blk_mem_gen_v8_3_6_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth__parameterized0_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth__parameterized0_0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0_1\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
  port (
    DATA_COUNT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
begin
\grf.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo
     port map (
      clk => clk,
      data_count(4 downto 0) => DATA_COUNT(4 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_20 is
  port (
    DATA_COUNT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_20 : entity is "fifo_generator_top";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_20 is
begin
\grf.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_21
     port map (
      clk => clk,
      data_count(4 downto 0) => DATA_COUNT(4 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_6 is
  port (
    DATA_COUNT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_6 : entity is "fifo_generator_top";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_6 is
begin
\grf.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_7
     port map (
      clk => clk,
      data_count(4 downto 0) => DATA_COUNT(4 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "Estimated Power for IP     :     2.68455 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "isa_send_smallram_generator.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 256;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "READ_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "artix7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 1;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is "Estimated Power for IP     :     4.64785 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is "isa_send_bigram_generator.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 4096;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is "READ_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is "artix7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ : entity is "blk_mem_gen_v8_3_6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth__parameterized0_0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 1;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is "Estimated Power for IP     :     4.64785 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is "isa_send_bigram_generator.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 4096;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is "READ_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is "artix7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ : entity is "blk_mem_gen_v8_3_6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth is
  port (
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
     port map (
      DATA_COUNT(4 downto 0) => data_count(4 downto 0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth_19 is
  port (
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth_19 : entity is "fifo_generator_v13_1_4_synth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth_19 is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_20
     port map (
      DATA_COUNT(4 downto 0) => data_count(4 downto 0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth_5 is
  port (
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth_5 : entity is "fifo_generator_v13_1_4_synth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth_5 is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_6
     port map (
      DATA_COUNT(4 downto 0) => data_count(4 downto 0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram_generator is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram_generator : entity is "isa_send_bigram_generator,blk_mem_gen_v8_3_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram_generator : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram_generator : entity is "blk_mem_gen_v8_3_6,Vivado 2017.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram_generator;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram_generator is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 1;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.64785 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "isa_send_bigram_generator.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "READ_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute c_default_data : string;
  attribute c_default_data of U0 : label is "0";
  attribute c_elaboration_dir : string;
  attribute c_elaboration_dir of U0 : label is "./";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(31 downto 0) => NLW_U0_douta_UNCONNECTED(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram_generator__1\ is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram_generator__1\ : entity is "isa_send_bigram_generator,blk_mem_gen_v8_3_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram_generator__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram_generator__1\ : entity is "isa_send_bigram_generator";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram_generator__1\ : entity is "blk_mem_gen_v8_3_6,Vivado 2017.2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram_generator__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram_generator__1\ is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 1;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.64785 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "isa_send_bigram_generator.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "READ_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute c_default_data : string;
  attribute c_default_data of U0 : label is "0";
  attribute c_elaboration_dir : string;
  attribute c_elaboration_dir of U0 : label is "./";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(31 downto 0) => NLW_U0_douta_UNCONNECTED(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_smallram_generator is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_smallram_generator : entity is "isa_send_smallram_generator,blk_mem_gen_v8_3_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_smallram_generator : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_smallram_generator : entity is "blk_mem_gen_v8_3_6,Vivado 2017.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_smallram_generator;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_smallram_generator is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 1;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.68455 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "isa_send_smallram_generator.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 256;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "READ_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute c_default_data : string;
  attribute c_default_data of U0 : label is "0";
  attribute c_elaboration_dir : string;
  attribute c_elaboration_dir of U0 : label is "./";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => NLW_U0_douta_UNCONNECTED(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(7 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(7 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(7 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(7 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth
     port map (
      clk => clk,
      data_count(4 downto 0) => data_count(4 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ : entity is "fifo_generator_v13_1_4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth_19
     port map (
      clk => clk,
      data_count(4 downto 0) => data_count(4 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ : entity is "fifo_generator_v13_1_4";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth_5
     port map (
      clk => clk,
      data_count(4 downto 0) => data_count(4 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator : entity is "isa_get_fifo_generator,fifo_generator_v13_1_4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator : entity is "fifo_generator_v13_1_4,Vivado 2017.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(4 downto 0) => data_count(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => '0',
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator__xdcDup__1\ is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator__xdcDup__1\ : entity is "isa_get_fifo_generator,fifo_generator_v13_1_4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator__xdcDup__1\ : entity is "isa_get_fifo_generator";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator__xdcDup__1\ : entity is "fifo_generator_v13_1_4,Vivado 2017.2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator__xdcDup__1\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(4 downto 0) => data_count(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => '0',
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator__xdcDup__2\ is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator__xdcDup__2\ : entity is "isa_get_fifo_generator,fifo_generator_v13_1_4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator__xdcDup__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator__xdcDup__2\ : entity is "isa_get_fifo_generator";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator__xdcDup__2\ : entity is "fifo_generator_v13_1_4,Vivado 2017.2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator__xdcDup__2\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(4 downto 0) => data_count(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => '0',
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cs_up : out STD_LOGIC;
    \ram_addr_reg[0]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    rreg_ddr_data_wr_en : in STD_LOGIC;
    rreg_ddr_data_wr_addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rreg_ddr_data_wr_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    reset : in STD_LOGIC;
    reset_0 : in STD_LOGIC;
    isa_cs_reg : in STD_LOGIC;
    is_rd_reg_0 : in STD_LOGIC;
    isa_cs_reg_0 : in STD_LOGIC;
    \addr_reg[1]\ : in STD_LOGIC;
    \addr_reg[5]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram is
  signal \^cs_up\ : STD_LOGIC;
  signal \cs_up_i_1__0_n_0\ : STD_LOGIC;
  signal ram_addr1 : STD_LOGIC;
  signal \ram_addr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_addr[0]_i_6_n_0\ : STD_LOGIC;
  signal \ram_addr[0]_i_7_n_0\ : STD_LOGIC;
  signal \ram_addr[0]_i_8_n_0\ : STD_LOGIC;
  signal \ram_addr[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \ram_addr[4]_i_2_n_0\ : STD_LOGIC;
  signal \ram_addr[4]_i_3_n_0\ : STD_LOGIC;
  signal \ram_addr[4]_i_4_n_0\ : STD_LOGIC;
  signal \ram_addr[4]_i_5_n_0\ : STD_LOGIC;
  signal \ram_addr[8]_i_2_n_0\ : STD_LOGIC;
  signal \ram_addr[8]_i_3_n_0\ : STD_LOGIC;
  signal \ram_addr[8]_i_4_n_0\ : STD_LOGIC;
  signal \ram_addr[8]_i_5_n_0\ : STD_LOGIC;
  signal ram_addr_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^ram_addr_reg[0]_0\ : STD_LOGIC;
  signal \ram_addr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ram_addr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \ram_addr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \ram_addr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \ram_addr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \ram_addr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \ram_addr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \ram_addr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \ram_addr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ram_addr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \ram_addr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \ram_addr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \ram_addr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \ram_addr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \ram_addr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \ram_addr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \ram_addr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \ram_addr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \ram_addr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \ram_addr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ram_addr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \ram_addr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \ram_addr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_ram_addr_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of send_bigram : label is "isa_send_bigram_generator,blk_mem_gen_v8_3_6,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of send_bigram : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of send_bigram : label is "blk_mem_gen_v8_3_6,Vivado 2017.2";
begin
  cs_up <= \^cs_up\;
  \ram_addr_reg[0]_0\ <= \^ram_addr_reg[0]_0\;
\cs_up_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cs_up\,
      O => \cs_up_i_1__0_n_0\
    );
cs_up_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cs_up_i_1__0_n_0\,
      Q => \^cs_up\,
      R => isa_cs_reg
    );
is_rd_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => is_rd_reg_0,
      Q => \^ram_addr_reg[0]_0\
    );
\ram_addr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8888"
    )
        port map (
      I0 => \^ram_addr_reg[0]_0\,
      I1 => \^cs_up\,
      I2 => isa_cs_reg_0,
      I3 => \addr_reg[1]\,
      I4 => \addr_reg[5]\,
      O => \ram_addr[0]_i_1__0_n_0\
    );
\ram_addr[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cs_up\,
      I1 => \^ram_addr_reg[0]_0\,
      O => ram_addr1
    );
\ram_addr[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(3),
      I1 => \^ram_addr_reg[0]_0\,
      I2 => \^cs_up\,
      O => \ram_addr[0]_i_6_n_0\
    );
\ram_addr[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(2),
      I1 => \^ram_addr_reg[0]_0\,
      I2 => \^cs_up\,
      O => \ram_addr[0]_i_7_n_0\
    );
\ram_addr[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(1),
      I1 => \^ram_addr_reg[0]_0\,
      I2 => \^cs_up\,
      O => \ram_addr[0]_i_8_n_0\
    );
\ram_addr[0]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ram_addr_reg(0),
      I1 => \^ram_addr_reg[0]_0\,
      I2 => \^cs_up\,
      O => \ram_addr[0]_i_9__0_n_0\
    );
\ram_addr[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(7),
      I1 => \^ram_addr_reg[0]_0\,
      I2 => \^cs_up\,
      O => \ram_addr[4]_i_2_n_0\
    );
\ram_addr[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(6),
      I1 => \^ram_addr_reg[0]_0\,
      I2 => \^cs_up\,
      O => \ram_addr[4]_i_3_n_0\
    );
\ram_addr[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(5),
      I1 => \^ram_addr_reg[0]_0\,
      I2 => \^cs_up\,
      O => \ram_addr[4]_i_4_n_0\
    );
\ram_addr[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(4),
      I1 => \^ram_addr_reg[0]_0\,
      I2 => \^cs_up\,
      O => \ram_addr[4]_i_5_n_0\
    );
\ram_addr[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(11),
      I1 => \^ram_addr_reg[0]_0\,
      I2 => \^cs_up\,
      O => \ram_addr[8]_i_2_n_0\
    );
\ram_addr[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(10),
      I1 => \^ram_addr_reg[0]_0\,
      I2 => \^cs_up\,
      O => \ram_addr[8]_i_3_n_0\
    );
\ram_addr[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(9),
      I1 => \^ram_addr_reg[0]_0\,
      I2 => \^cs_up\,
      O => \ram_addr[8]_i_4_n_0\
    );
\ram_addr[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(8),
      I1 => \^ram_addr_reg[0]_0\,
      I2 => \^cs_up\,
      O => \ram_addr[8]_i_5_n_0\
    );
\ram_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ram_addr[0]_i_1__0_n_0\,
      CLR => reset,
      D => \ram_addr_reg[0]_i_2_n_7\,
      Q => ram_addr_reg(0)
    );
\ram_addr_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_addr_reg[0]_i_2_n_0\,
      CO(2) => \ram_addr_reg[0]_i_2_n_1\,
      CO(1) => \ram_addr_reg[0]_i_2_n_2\,
      CO(0) => \ram_addr_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ram_addr1,
      O(3) => \ram_addr_reg[0]_i_2_n_4\,
      O(2) => \ram_addr_reg[0]_i_2_n_5\,
      O(1) => \ram_addr_reg[0]_i_2_n_6\,
      O(0) => \ram_addr_reg[0]_i_2_n_7\,
      S(3) => \ram_addr[0]_i_6_n_0\,
      S(2) => \ram_addr[0]_i_7_n_0\,
      S(1) => \ram_addr[0]_i_8_n_0\,
      S(0) => \ram_addr[0]_i_9__0_n_0\
    );
\ram_addr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ram_addr[0]_i_1__0_n_0\,
      CLR => reset_0,
      D => \ram_addr_reg[8]_i_1_n_5\,
      Q => ram_addr_reg(10)
    );
\ram_addr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ram_addr[0]_i_1__0_n_0\,
      CLR => reset_0,
      D => \ram_addr_reg[8]_i_1_n_4\,
      Q => ram_addr_reg(11)
    );
\ram_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ram_addr[0]_i_1__0_n_0\,
      CLR => reset,
      D => \ram_addr_reg[0]_i_2_n_6\,
      Q => ram_addr_reg(1)
    );
\ram_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ram_addr[0]_i_1__0_n_0\,
      CLR => reset,
      D => \ram_addr_reg[0]_i_2_n_5\,
      Q => ram_addr_reg(2)
    );
\ram_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ram_addr[0]_i_1__0_n_0\,
      CLR => reset,
      D => \ram_addr_reg[0]_i_2_n_4\,
      Q => ram_addr_reg(3)
    );
\ram_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ram_addr[0]_i_1__0_n_0\,
      CLR => reset,
      D => \ram_addr_reg[4]_i_1_n_7\,
      Q => ram_addr_reg(4)
    );
\ram_addr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_addr_reg[0]_i_2_n_0\,
      CO(3) => \ram_addr_reg[4]_i_1_n_0\,
      CO(2) => \ram_addr_reg[4]_i_1_n_1\,
      CO(1) => \ram_addr_reg[4]_i_1_n_2\,
      CO(0) => \ram_addr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ram_addr_reg[4]_i_1_n_4\,
      O(2) => \ram_addr_reg[4]_i_1_n_5\,
      O(1) => \ram_addr_reg[4]_i_1_n_6\,
      O(0) => \ram_addr_reg[4]_i_1_n_7\,
      S(3) => \ram_addr[4]_i_2_n_0\,
      S(2) => \ram_addr[4]_i_3_n_0\,
      S(1) => \ram_addr[4]_i_4_n_0\,
      S(0) => \ram_addr[4]_i_5_n_0\
    );
\ram_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ram_addr[0]_i_1__0_n_0\,
      CLR => reset,
      D => \ram_addr_reg[4]_i_1_n_6\,
      Q => ram_addr_reg(5)
    );
\ram_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ram_addr[0]_i_1__0_n_0\,
      CLR => reset,
      D => \ram_addr_reg[4]_i_1_n_5\,
      Q => ram_addr_reg(6)
    );
\ram_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ram_addr[0]_i_1__0_n_0\,
      CLR => reset,
      D => \ram_addr_reg[4]_i_1_n_4\,
      Q => ram_addr_reg(7)
    );
\ram_addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ram_addr[0]_i_1__0_n_0\,
      CLR => reset_0,
      D => \ram_addr_reg[8]_i_1_n_7\,
      Q => ram_addr_reg(8)
    );
\ram_addr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_addr_reg[4]_i_1_n_0\,
      CO(3) => \NLW_ram_addr_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ram_addr_reg[8]_i_1_n_1\,
      CO(1) => \ram_addr_reg[8]_i_1_n_2\,
      CO(0) => \ram_addr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ram_addr_reg[8]_i_1_n_4\,
      O(2) => \ram_addr_reg[8]_i_1_n_5\,
      O(1) => \ram_addr_reg[8]_i_1_n_6\,
      O(0) => \ram_addr_reg[8]_i_1_n_7\,
      S(3) => \ram_addr[8]_i_2_n_0\,
      S(2) => \ram_addr[8]_i_3_n_0\,
      S(1) => \ram_addr[8]_i_4_n_0\,
      S(0) => \ram_addr[8]_i_5_n_0\
    );
\ram_addr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ram_addr[0]_i_1__0_n_0\,
      CLR => reset_0,
      D => \ram_addr_reg[8]_i_1_n_6\,
      Q => ram_addr_reg(9)
    );
send_bigram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram_generator
     port map (
      addra(9 downto 0) => rreg_ddr_data_wr_addr(9 downto 0),
      addrb(11 downto 0) => ram_addr_reg(11 downto 0),
      clka => clk,
      clkb => clk,
      dina(31 downto 0) => rreg_ddr_data_wr_data(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      wea(0) => rreg_ddr_data_wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    is_rd_reg_0 : out STD_LOGIC;
    cs_up : out STD_LOGIC;
    is_rd_reg_1 : out STD_LOGIC;
    ram_addr1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rreg_series_data_wr_en : in STD_LOGIC;
    rreg_series_data_wr_addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rreg_series_data_wr_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr_reg[1]\ : in STD_LOGIC;
    isa_cs_reg : in STD_LOGIC;
    is_rd_reg_2 : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram__parameterized0\ : entity is "isa_send_bigram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram__parameterized0\ is
  signal \^cs_up\ : STD_LOGIC;
  signal \cs_up_i_1__1_n_0\ : STD_LOGIC;
  signal \^is_rd_reg_0\ : STD_LOGIC;
  signal \^is_rd_reg_1\ : STD_LOGIC;
  signal \ram_addr[0]_i_10_n_0\ : STD_LOGIC;
  signal \ram_addr[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \ram_addr[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_addr[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \ram_addr[0]_i_9_n_0\ : STD_LOGIC;
  signal \ram_addr[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_addr[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_addr[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \ram_addr[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \ram_addr[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_addr[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_addr[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \ram_addr[8]_i_5__0_n_0\ : STD_LOGIC;
  signal ram_addr_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ram_addr_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_addr_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \ram_addr_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \ram_addr_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \ram_addr_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \ram_addr_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \ram_addr_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \ram_addr_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \ram_addr_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_addr_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \ram_addr_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \ram_addr_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \ram_addr_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \ram_addr_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \ram_addr_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \ram_addr_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \ram_addr_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \ram_addr_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \ram_addr_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \ram_addr_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \ram_addr_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \ram_addr_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \ram_addr_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_ram_addr_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cs_up_i_1__1\ : label is "soft_lutpair1233";
  attribute SOFT_HLUTNM of \ram_addr[0]_i_3__0\ : label is "soft_lutpair1233";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of send_bigram : label is "isa_send_bigram_generator,blk_mem_gen_v8_3_6,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of send_bigram : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of send_bigram : label is "blk_mem_gen_v8_3_6,Vivado 2017.2";
begin
  cs_up <= \^cs_up\;
  is_rd_reg_0 <= \^is_rd_reg_0\;
  is_rd_reg_1 <= \^is_rd_reg_1\;
\cs_up_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cs_up\,
      O => \cs_up_i_1__1_n_0\
    );
cs_up_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cs_up_i_1__1_n_0\,
      Q => \^cs_up\,
      R => isa_cs_reg
    );
is_rd_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^is_rd_reg_0\,
      D => is_rd_reg_2,
      Q => \^is_rd_reg_1\
    );
\ram_addr[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ram_addr_reg(0),
      I1 => \^is_rd_reg_1\,
      I2 => \^cs_up\,
      O => \ram_addr[0]_i_10_n_0\
    );
\ram_addr[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cs_up\,
      I1 => \^is_rd_reg_1\,
      O => ram_addr1
    );
\ram_addr[0]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cs_up\,
      I1 => \^is_rd_reg_1\,
      O => \ram_addr[0]_i_6__0_n_0\
    );
\ram_addr[0]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(3),
      I1 => \^is_rd_reg_1\,
      I2 => \^cs_up\,
      O => \ram_addr[0]_i_7__0_n_0\
    );
\ram_addr[0]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(2),
      I1 => \^is_rd_reg_1\,
      I2 => \^cs_up\,
      O => \ram_addr[0]_i_8__0_n_0\
    );
\ram_addr[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(1),
      I1 => \^is_rd_reg_1\,
      I2 => \^cs_up\,
      O => \ram_addr[0]_i_9_n_0\
    );
\ram_addr[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(7),
      I1 => \^is_rd_reg_1\,
      I2 => \^cs_up\,
      O => \ram_addr[4]_i_2__0_n_0\
    );
\ram_addr[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(6),
      I1 => \^is_rd_reg_1\,
      I2 => \^cs_up\,
      O => \ram_addr[4]_i_3__0_n_0\
    );
\ram_addr[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(5),
      I1 => \^is_rd_reg_1\,
      I2 => \^cs_up\,
      O => \ram_addr[4]_i_4__0_n_0\
    );
\ram_addr[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(4),
      I1 => \^is_rd_reg_1\,
      I2 => \^cs_up\,
      O => \ram_addr[4]_i_5__0_n_0\
    );
\ram_addr[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(11),
      I1 => \^is_rd_reg_1\,
      I2 => \^cs_up\,
      O => \ram_addr[8]_i_2__0_n_0\
    );
\ram_addr[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(10),
      I1 => \^is_rd_reg_1\,
      I2 => \^cs_up\,
      O => \ram_addr[8]_i_3__0_n_0\
    );
\ram_addr[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(9),
      I1 => \^is_rd_reg_1\,
      I2 => \^cs_up\,
      O => \ram_addr[8]_i_4__0_n_0\
    );
\ram_addr[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_addr_reg(8),
      I1 => \^is_rd_reg_1\,
      I2 => \^cs_up\,
      O => \ram_addr[8]_i_5__0_n_0\
    );
\ram_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\,
      CLR => \^is_rd_reg_0\,
      D => \ram_addr_reg[0]_i_2__0_n_7\,
      Q => ram_addr_reg(0)
    );
\ram_addr_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_addr_reg[0]_i_2__0_n_0\,
      CO(2) => \ram_addr_reg[0]_i_2__0_n_1\,
      CO(1) => \ram_addr_reg[0]_i_2__0_n_2\,
      CO(0) => \ram_addr_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ram_addr[0]_i_6__0_n_0\,
      O(3) => \ram_addr_reg[0]_i_2__0_n_4\,
      O(2) => \ram_addr_reg[0]_i_2__0_n_5\,
      O(1) => \ram_addr_reg[0]_i_2__0_n_6\,
      O(0) => \ram_addr_reg[0]_i_2__0_n_7\,
      S(3) => \ram_addr[0]_i_7__0_n_0\,
      S(2) => \ram_addr[0]_i_8__0_n_0\,
      S(1) => \ram_addr[0]_i_9_n_0\,
      S(0) => \ram_addr[0]_i_10_n_0\
    );
\ram_addr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\,
      CLR => \^is_rd_reg_0\,
      D => \ram_addr_reg[8]_i_1__0_n_5\,
      Q => ram_addr_reg(10)
    );
\ram_addr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\,
      CLR => \^is_rd_reg_0\,
      D => \ram_addr_reg[8]_i_1__0_n_4\,
      Q => ram_addr_reg(11)
    );
\ram_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\,
      CLR => \^is_rd_reg_0\,
      D => \ram_addr_reg[0]_i_2__0_n_6\,
      Q => ram_addr_reg(1)
    );
\ram_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\,
      CLR => \^is_rd_reg_0\,
      D => \ram_addr_reg[0]_i_2__0_n_5\,
      Q => ram_addr_reg(2)
    );
\ram_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\,
      CLR => \^is_rd_reg_0\,
      D => \ram_addr_reg[0]_i_2__0_n_4\,
      Q => ram_addr_reg(3)
    );
\ram_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\,
      CLR => \^is_rd_reg_0\,
      D => \ram_addr_reg[4]_i_1__0_n_7\,
      Q => ram_addr_reg(4)
    );
\ram_addr_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_addr_reg[0]_i_2__0_n_0\,
      CO(3) => \ram_addr_reg[4]_i_1__0_n_0\,
      CO(2) => \ram_addr_reg[4]_i_1__0_n_1\,
      CO(1) => \ram_addr_reg[4]_i_1__0_n_2\,
      CO(0) => \ram_addr_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ram_addr_reg[4]_i_1__0_n_4\,
      O(2) => \ram_addr_reg[4]_i_1__0_n_5\,
      O(1) => \ram_addr_reg[4]_i_1__0_n_6\,
      O(0) => \ram_addr_reg[4]_i_1__0_n_7\,
      S(3) => \ram_addr[4]_i_2__0_n_0\,
      S(2) => \ram_addr[4]_i_3__0_n_0\,
      S(1) => \ram_addr[4]_i_4__0_n_0\,
      S(0) => \ram_addr[4]_i_5__0_n_0\
    );
\ram_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\,
      CLR => \^is_rd_reg_0\,
      D => \ram_addr_reg[4]_i_1__0_n_6\,
      Q => ram_addr_reg(5)
    );
\ram_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\,
      CLR => \^is_rd_reg_0\,
      D => \ram_addr_reg[4]_i_1__0_n_5\,
      Q => ram_addr_reg(6)
    );
\ram_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\,
      CLR => \^is_rd_reg_0\,
      D => \ram_addr_reg[4]_i_1__0_n_4\,
      Q => ram_addr_reg(7)
    );
\ram_addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\,
      CLR => \^is_rd_reg_0\,
      D => \ram_addr_reg[8]_i_1__0_n_7\,
      Q => ram_addr_reg(8)
    );
\ram_addr_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_addr_reg[4]_i_1__0_n_0\,
      CO(3) => \NLW_ram_addr_reg[8]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \ram_addr_reg[8]_i_1__0_n_1\,
      CO(1) => \ram_addr_reg[8]_i_1__0_n_2\,
      CO(0) => \ram_addr_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ram_addr_reg[8]_i_1__0_n_4\,
      O(2) => \ram_addr_reg[8]_i_1__0_n_5\,
      O(1) => \ram_addr_reg[8]_i_1__0_n_6\,
      O(0) => \ram_addr_reg[8]_i_1__0_n_7\,
      S(3) => \ram_addr[8]_i_2__0_n_0\,
      S(2) => \ram_addr[8]_i_3__0_n_0\,
      S(1) => \ram_addr[8]_i_4__0_n_0\,
      S(0) => \ram_addr[8]_i_5__0_n_0\
    );
\ram_addr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \addr_reg[1]\,
      CLR => \^is_rd_reg_0\,
      D => \ram_addr_reg[8]_i_1__0_n_6\,
      Q => ram_addr_reg(9)
    );
rd_t_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \^is_rd_reg_0\
    );
send_bigram: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram_generator__1\
     port map (
      addra(9 downto 0) => rreg_series_data_wr_addr(9 downto 0),
      addrb(11 downto 0) => ram_addr_reg(11 downto 0),
      clka => clk,
      clkb => clk,
      dina(31 downto 0) => rreg_series_data_wr_data(31 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      wea(0) => rreg_series_data_wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_smallram is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cs_up : out STD_LOGIC;
    \ram_addr_reg[7]_0\ : out STD_LOGIC;
    \ram_addr_reg[4]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    rreg_mem_data_wr_en : in STD_LOGIC;
    rreg_mem_data_wr_addr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_mem_data_wr_data : in STD_LOGIC_VECTOR ( 7 downto 0 );
    isa_cs_reg : in STD_LOGIC;
    is_rd_reg_0 : in STD_LOGIC;
    reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_smallram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_smallram is
  signal \^cs_up\ : STD_LOGIC;
  signal cs_up_i_1_n_0 : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ram_addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \ram_addr[7]_i_2_n_0\ : STD_LOGIC;
  signal \ram_addr[7]_i_7_n_0\ : STD_LOGIC;
  signal ram_addr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_addr_reg[4]_0\ : STD_LOGIC;
  signal \^ram_addr_reg[7]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cs_up_i_1 : label is "soft_lutpair1232";
  attribute SOFT_HLUTNM of \ram_addr[0]_i_1__1\ : label is "soft_lutpair1231";
  attribute SOFT_HLUTNM of \ram_addr[1]_i_1\ : label is "soft_lutpair1229";
  attribute SOFT_HLUTNM of \ram_addr[2]_i_1\ : label is "soft_lutpair1229";
  attribute SOFT_HLUTNM of \ram_addr[5]_i_1\ : label is "soft_lutpair1231";
  attribute SOFT_HLUTNM of \ram_addr[6]_i_1\ : label is "soft_lutpair1230";
  attribute SOFT_HLUTNM of \ram_addr[7]_i_2\ : label is "soft_lutpair1230";
  attribute SOFT_HLUTNM of \ram_addr[7]_i_3\ : label is "soft_lutpair1232";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of send_samllram : label is "isa_send_smallram_generator,blk_mem_gen_v8_3_6,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of send_samllram : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of send_samllram : label is "blk_mem_gen_v8_3_6,Vivado 2017.2";
begin
  cs_up <= \^cs_up\;
  \ram_addr_reg[4]_0\ <= \^ram_addr_reg[4]_0\;
  \ram_addr_reg[7]_0\ <= \^ram_addr_reg[7]_0\;
cs_up_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cs_up\,
      O => cs_up_i_1_n_0
    );
cs_up_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cs_up_i_1_n_0,
      Q => \^cs_up\,
      R => isa_cs_reg
    );
is_rd_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => is_rd_reg_0,
      Q => \^ram_addr_reg[7]_0\
    );
\ram_addr[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ram_addr_reg[7]_0\,
      I1 => \^cs_up\,
      I2 => ram_addr_reg(0),
      O => \p_0_in__3\(0)
    );
\ram_addr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => \^ram_addr_reg[7]_0\,
      I1 => \^cs_up\,
      I2 => ram_addr_reg(1),
      I3 => ram_addr_reg(0),
      O => \p_0_in__3\(1)
    );
\ram_addr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888000"
    )
        port map (
      I0 => \^ram_addr_reg[7]_0\,
      I1 => \^cs_up\,
      I2 => ram_addr_reg(0),
      I3 => ram_addr_reg(1),
      I4 => ram_addr_reg(2),
      O => \p_0_in__3\(2)
    );
\ram_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888880000000"
    )
        port map (
      I0 => \^ram_addr_reg[7]_0\,
      I1 => \^cs_up\,
      I2 => ram_addr_reg(1),
      I3 => ram_addr_reg(0),
      I4 => ram_addr_reg(2),
      I5 => ram_addr_reg(3),
      O => \p_0_in__3\(3)
    );
\ram_addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \^ram_addr_reg[4]_0\,
      I1 => ram_addr_reg(2),
      I2 => ram_addr_reg(0),
      I3 => ram_addr_reg(1),
      I4 => ram_addr_reg(3),
      I5 => ram_addr_reg(4),
      O => \p_0_in__3\(4)
    );
\ram_addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => \^ram_addr_reg[7]_0\,
      I1 => \^cs_up\,
      I2 => \ram_addr[5]_i_2_n_0\,
      I3 => ram_addr_reg(5),
      O => \p_0_in__3\(5)
    );
\ram_addr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ram_addr_reg(3),
      I1 => ram_addr_reg(1),
      I2 => ram_addr_reg(0),
      I3 => ram_addr_reg(2),
      I4 => ram_addr_reg(4),
      O => \ram_addr[5]_i_2_n_0\
    );
\ram_addr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => \^ram_addr_reg[7]_0\,
      I1 => \^cs_up\,
      I2 => \ram_addr[7]_i_7_n_0\,
      I3 => ram_addr_reg(6),
      O => \p_0_in__3\(6)
    );
\ram_addr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => \ram_addr[7]_i_7_n_0\,
      I1 => ram_addr_reg(6),
      I2 => ram_addr_reg(7),
      I3 => \^ram_addr_reg[7]_0\,
      I4 => \^cs_up\,
      O => \ram_addr[7]_i_2_n_0\
    );
\ram_addr[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cs_up\,
      I1 => \^ram_addr_reg[7]_0\,
      O => \^ram_addr_reg[4]_0\
    );
\ram_addr[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => ram_addr_reg(5),
      I1 => ram_addr_reg(4),
      I2 => ram_addr_reg(2),
      I3 => ram_addr_reg(0),
      I4 => ram_addr_reg(1),
      I5 => ram_addr_reg(3),
      O => \ram_addr[7]_i_7_n_0\
    );
\ram_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \p_0_in__3\(0),
      Q => ram_addr_reg(0)
    );
\ram_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \p_0_in__3\(1),
      Q => ram_addr_reg(1)
    );
\ram_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \p_0_in__3\(2),
      Q => ram_addr_reg(2)
    );
\ram_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \p_0_in__3\(3),
      Q => ram_addr_reg(3)
    );
\ram_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \p_0_in__3\(4),
      Q => ram_addr_reg(4)
    );
\ram_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \p_0_in__3\(5),
      Q => ram_addr_reg(5)
    );
\ram_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \p_0_in__3\(6),
      Q => ram_addr_reg(6)
    );
\ram_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => reset,
      D => \ram_addr[7]_i_2_n_0\,
      Q => ram_addr_reg(7)
    );
send_samllram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_smallram_generator
     port map (
      addra(7 downto 0) => rreg_mem_data_wr_addr(7 downto 0),
      addrb(7 downto 0) => ram_addr_reg(7 downto 0),
      clka => clk,
      clkb => clk,
      dina(7 downto 0) => rreg_mem_data_wr_data(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      enb => '1',
      wea(0) => rreg_mem_data_wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo is
  port (
    wreg_out_time_rd_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_time_rd_len : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    isa_getdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_time_rd_en : in STD_LOGIC;
    reset_0 : in STD_LOGIC;
    wr_en0 : in STD_LOGIC;
    \addr_reg[3]\ : in STD_LOGIC;
    isa_cs_reg : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo is
  signal fifo_clr : STD_LOGIC;
  signal \fifo_clr_i_1__0_n_0\ : STD_LOGIC;
  signal fifo_clr_len : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \fifo_clr_len[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \fifo_clr_len[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \generator_isa_get_fifo_i_1__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal wr_en : STD_LOGIC;
  signal NLW_generator_isa_get_fifo_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_generator_isa_get_fifo_full_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_clr_i_1__0\ : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of \fifo_clr_len[0]_i_1__1\ : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of \fifo_clr_len[1]_i_1__0\ : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of \fifo_clr_len[2]_i_1__1\ : label is "soft_lutpair749";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of generator_isa_get_fifo : label is "isa_get_fifo_generator,fifo_generator_v13_1_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of generator_isa_get_fifo : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of generator_isa_get_fifo : label is "fifo_generator_v13_1_4,Vivado 2017.2";
begin
\fifo_clr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => fifo_clr_len(1),
      I1 => fifo_clr_len(0),
      I2 => fifo_clr_len(2),
      O => \fifo_clr_i_1__0_n_0\
    );
\fifo_clr_len[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"323232FF"
    )
        port map (
      I0 => fifo_clr_len(2),
      I1 => fifo_clr_len(0),
      I2 => fifo_clr_len(1),
      I3 => \addr_reg[3]\,
      I4 => isa_cs_reg,
      O => \fifo_clr_len[0]_i_1__1_n_0\
    );
\fifo_clr_len[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E00EE000"
    )
        port map (
      I0 => \addr_reg[3]\,
      I1 => isa_cs_reg,
      I2 => fifo_clr_len(0),
      I3 => fifo_clr_len(1),
      I4 => fifo_clr_len(2),
      O => p_0_in(1)
    );
\fifo_clr_len[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A8FF"
    )
        port map (
      I0 => fifo_clr_len(2),
      I1 => fifo_clr_len(0),
      I2 => fifo_clr_len(1),
      I3 => \addr_reg[3]\,
      I4 => isa_cs_reg,
      O => \fifo_clr_len[2]_i_1__1_n_0\
    );
\fifo_clr_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => \fifo_clr_len[0]_i_1__1_n_0\,
      Q => fifo_clr_len(0)
    );
\fifo_clr_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => p_0_in(1),
      Q => fifo_clr_len(1)
    );
\fifo_clr_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => \fifo_clr_len[2]_i_1__1_n_0\,
      Q => fifo_clr_len(2)
    );
fifo_clr_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => \fifo_clr_i_1__0_n_0\,
      Q => fifo_clr
    );
generator_isa_get_fifo: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator
     port map (
      clk => clk,
      data_count(4 downto 0) => wreg_out_time_rd_len(4 downto 0),
      din(7 downto 0) => isa_getdata(7 downto 0),
      dout(7 downto 0) => wreg_out_time_rd_data(7 downto 0),
      empty => NLW_generator_isa_get_fifo_empty_UNCONNECTED,
      full => NLW_generator_isa_get_fifo_full_UNCONNECTED,
      rd_en => wreg_out_time_rd_en,
      srst => \generator_isa_get_fifo_i_1__0_n_0\,
      wr_en => wr_en
    );
\generator_isa_get_fifo_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => fifo_clr,
      I1 => reset,
      O => \generator_isa_get_fifo_i_1__0_n_0\
    );
wr_en_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => wr_en0,
      Q => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo__parameterized0\ is
  port (
    wreg_mem_rd_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_mem_rd_len : out STD_LOGIC_VECTOR ( 4 downto 0 );
    adv_down_reg : out STD_LOGIC;
    adv_up_reg : out STD_LOGIC;
    wr_up_reg : out STD_LOGIC;
    clk : in STD_LOGIC;
    isa_getdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_mem_rd_en : in STD_LOGIC;
    reset_0 : in STD_LOGIC;
    wr_en0 : in STD_LOGIC;
    isa_adv : in STD_LOGIC;
    isa_wr : in STD_LOGIC;
    \fifo_clr_len1__19\ : in STD_LOGIC;
    \addr_reg[5]\ : in STD_LOGIC;
    \addr_reg[2]\ : in STD_LOGIC;
    \sendaddr_reg[7]\ : in STD_LOGIC;
    \sendaddr_reg[7]_0\ : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo__parameterized0\ : entity is "isa_get_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo__parameterized0\ is
  signal adv_t : STD_LOGIC;
  signal fifo_clr : STD_LOGIC;
  signal \fifo_clr_i_1__1_n_0\ : STD_LOGIC;
  signal fifo_clr_i_2_n_0 : STD_LOGIC;
  signal fifo_clr_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \fifo_clr_len[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_clr_len[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \fifo_clr_len[2]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_clr_len[3]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_clr_len[4]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_clr_len[5]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_clr_len[6]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_clr_len[7]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_clr_len[7]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_clr_len[7]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_clr_len[7]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_clr_len[7]_i_5_n_0\ : STD_LOGIC;
  signal fifo_srst : STD_LOGIC;
  signal wr_en : STD_LOGIC;
  signal wr_t : STD_LOGIC;
  signal NLW_generator_isa_get_fifo_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_generator_isa_get_fifo_full_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of adv_down_i_1 : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of adv_up_i_2 : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of fifo_clr_i_2 : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \fifo_clr_len[0]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \fifo_clr_len[2]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \fifo_clr_len[3]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \fifo_clr_len[5]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \fifo_clr_len[6]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \fifo_clr_len[7]_i_2\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \fifo_clr_len[7]_i_4\ : label is "soft_lutpair579";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of generator_isa_get_fifo : label is "isa_get_fifo_generator,fifo_generator_v13_1_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of generator_isa_get_fifo : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of generator_isa_get_fifo : label is "fifo_generator_v13_1_4,Vivado 2017.2";
begin
adv_down_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => adv_t,
      I1 => isa_adv,
      O => adv_down_reg
    );
adv_t_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_adv,
      Q => adv_t,
      R => '0'
    );
adv_up_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adv_t,
      O => adv_up_reg
    );
\fifo_clr_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => fifo_clr_len(6),
      I1 => fifo_clr_len(3),
      I2 => fifo_clr_len(4),
      I3 => fifo_clr_len(5),
      I4 => fifo_clr_i_2_n_0,
      I5 => fifo_clr_len(7),
      O => \fifo_clr_i_1__1_n_0\
    );
fifo_clr_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => fifo_clr_len(1),
      I1 => fifo_clr_len(0),
      I2 => fifo_clr_len(2),
      O => fifo_clr_i_2_n_0
    );
\fifo_clr_len[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => fifo_clr_len(0),
      I1 => \fifo_clr_i_1__1_n_0\,
      I2 => \fifo_clr_len1__19\,
      O => \fifo_clr_len[0]_i_1_n_0\
    );
\fifo_clr_len[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => fifo_clr_len(0),
      I1 => fifo_clr_len(1),
      I2 => \fifo_clr_len[7]_i_3_n_0\,
      O => \fifo_clr_len[1]_i_1__1_n_0\
    );
\fifo_clr_len[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAE"
    )
        port map (
      I0 => \fifo_clr_len1__19\,
      I1 => \fifo_clr_i_1__1_n_0\,
      I2 => fifo_clr_len(1),
      I3 => fifo_clr_len(0),
      I4 => fifo_clr_len(2),
      O => \fifo_clr_len[2]_i_1_n_0\
    );
\fifo_clr_len[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE010000"
    )
        port map (
      I0 => fifo_clr_len(2),
      I1 => fifo_clr_len(0),
      I2 => fifo_clr_len(1),
      I3 => fifo_clr_len(3),
      I4 => \fifo_clr_len[7]_i_3_n_0\,
      O => \fifo_clr_len[3]_i_1_n_0\
    );
\fifo_clr_len[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000010000"
    )
        port map (
      I0 => fifo_clr_len(2),
      I1 => fifo_clr_len(0),
      I2 => fifo_clr_len(1),
      I3 => fifo_clr_len(3),
      I4 => \fifo_clr_len[7]_i_3_n_0\,
      I5 => fifo_clr_len(4),
      O => \fifo_clr_len[4]_i_1_n_0\
    );
\fifo_clr_len[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E100"
    )
        port map (
      I0 => fifo_clr_len(4),
      I1 => \fifo_clr_len[7]_i_2_n_0\,
      I2 => fifo_clr_len(5),
      I3 => \fifo_clr_len[7]_i_3_n_0\,
      O => \fifo_clr_len[5]_i_1_n_0\
    );
\fifo_clr_len[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE010000"
    )
        port map (
      I0 => fifo_clr_len(5),
      I1 => \fifo_clr_len[7]_i_2_n_0\,
      I2 => fifo_clr_len(4),
      I3 => fifo_clr_len(6),
      I4 => \fifo_clr_len[7]_i_3_n_0\,
      O => \fifo_clr_len[6]_i_1_n_0\
    );
\fifo_clr_len[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000010000"
    )
        port map (
      I0 => fifo_clr_len(5),
      I1 => \fifo_clr_len[7]_i_2_n_0\,
      I2 => fifo_clr_len(4),
      I3 => fifo_clr_len(6),
      I4 => \fifo_clr_len[7]_i_3_n_0\,
      I5 => fifo_clr_len(7),
      O => \fifo_clr_len[7]_i_1_n_0\
    );
\fifo_clr_len[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => fifo_clr_len(2),
      I1 => fifo_clr_len(0),
      I2 => fifo_clr_len(1),
      I3 => fifo_clr_len(3),
      O => \fifo_clr_len[7]_i_2_n_0\
    );
\fifo_clr_len[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \fifo_clr_len[7]_i_4_n_0\,
      I1 => \fifo_clr_len[7]_i_5_n_0\,
      I2 => \addr_reg[5]\,
      I3 => \addr_reg[2]\,
      I4 => \sendaddr_reg[7]\,
      I5 => \sendaddr_reg[7]_0\,
      O => \fifo_clr_len[7]_i_3_n_0\
    );
\fifo_clr_len[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => fifo_clr_len(7),
      I1 => fifo_clr_len(2),
      I2 => fifo_clr_len(0),
      I3 => fifo_clr_len(1),
      O => \fifo_clr_len[7]_i_4_n_0\
    );
\fifo_clr_len[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => fifo_clr_len(5),
      I1 => fifo_clr_len(4),
      I2 => fifo_clr_len(3),
      I3 => fifo_clr_len(6),
      O => \fifo_clr_len[7]_i_5_n_0\
    );
\fifo_clr_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => \fifo_clr_len[0]_i_1_n_0\,
      Q => fifo_clr_len(0)
    );
\fifo_clr_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => \fifo_clr_len[1]_i_1__1_n_0\,
      Q => fifo_clr_len(1)
    );
\fifo_clr_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => \fifo_clr_len[2]_i_1_n_0\,
      Q => fifo_clr_len(2)
    );
\fifo_clr_len_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => \fifo_clr_len[3]_i_1_n_0\,
      Q => fifo_clr_len(3)
    );
\fifo_clr_len_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => \fifo_clr_len[4]_i_1_n_0\,
      Q => fifo_clr_len(4)
    );
\fifo_clr_len_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => \fifo_clr_len[5]_i_1_n_0\,
      Q => fifo_clr_len(5)
    );
\fifo_clr_len_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => \fifo_clr_len[6]_i_1_n_0\,
      Q => fifo_clr_len(6)
    );
\fifo_clr_len_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => \fifo_clr_len[7]_i_1_n_0\,
      Q => fifo_clr_len(7)
    );
fifo_clr_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => \fifo_clr_i_1__1_n_0\,
      Q => fifo_clr
    );
generator_isa_get_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator__xdcDup__2\
     port map (
      clk => clk,
      data_count(4 downto 0) => wreg_mem_rd_len(4 downto 0),
      din(7 downto 0) => isa_getdata(7 downto 0),
      dout(7 downto 0) => wreg_mem_rd_data(7 downto 0),
      empty => NLW_generator_isa_get_fifo_empty_UNCONNECTED,
      full => NLW_generator_isa_get_fifo_full_UNCONNECTED,
      rd_en => wreg_mem_rd_en,
      srst => fifo_srst,
      wr_en => wr_en
    );
generator_isa_get_fifo_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => fifo_clr,
      I1 => reset,
      O => fifo_srst
    );
wr_en_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => wr_en0,
      Q => wr_en
    );
wr_t_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => isa_wr,
      Q => wr_t,
      R => '0'
    );
wr_up_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_t,
      O => wr_up_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo__parameterized1\ is
  port (
    wreg_ch_filter_rd_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_filter_rd_len : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    isa_getdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_filter_rd_en : in STD_LOGIC;
    reset_0 : in STD_LOGIC;
    wr_en0 : in STD_LOGIC;
    \addr_reg[5]\ : in STD_LOGIC;
    isa_cs_reg : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo__parameterized1\ : entity is "isa_get_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo__parameterized1\ is
  signal fifo_clr : STD_LOGIC;
  signal fifo_clr_i_1_n_0 : STD_LOGIC;
  signal fifo_clr_len : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \fifo_clr_len[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_clr_len[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \generator_isa_get_fifo_i_1__1_n_0\ : STD_LOGIC;
  signal generator_isa_get_fifo_n_10 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal wr_en : STD_LOGIC;
  signal NLW_generator_isa_get_fifo_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_generator_isa_get_fifo_full_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of fifo_clr_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \fifo_clr_len[0]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \fifo_clr_len[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \fifo_clr_len[2]_i_1__0\ : label is "soft_lutpair4";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of generator_isa_get_fifo : label is "isa_get_fifo_generator,fifo_generator_v13_1_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of generator_isa_get_fifo : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of generator_isa_get_fifo : label is "fifo_generator_v13_1_4,Vivado 2017.2";
begin
fifo_clr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => fifo_clr_len(1),
      I1 => fifo_clr_len(0),
      I2 => fifo_clr_len(2),
      O => fifo_clr_i_1_n_0
    );
\fifo_clr_len[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"323232FF"
    )
        port map (
      I0 => fifo_clr_len(2),
      I1 => fifo_clr_len(0),
      I2 => fifo_clr_len(1),
      I3 => \addr_reg[5]\,
      I4 => isa_cs_reg,
      O => \fifo_clr_len[0]_i_1__0_n_0\
    );
\fifo_clr_len[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E00EE000"
    )
        port map (
      I0 => \addr_reg[5]\,
      I1 => isa_cs_reg,
      I2 => fifo_clr_len(0),
      I3 => fifo_clr_len(1),
      I4 => fifo_clr_len(2),
      O => p_0_in(1)
    );
\fifo_clr_len[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A8FF"
    )
        port map (
      I0 => fifo_clr_len(2),
      I1 => fifo_clr_len(0),
      I2 => fifo_clr_len(1),
      I3 => \addr_reg[5]\,
      I4 => isa_cs_reg,
      O => \fifo_clr_len[2]_i_1__0_n_0\
    );
\fifo_clr_len_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => \fifo_clr_len[0]_i_1__0_n_0\,
      Q => fifo_clr_len(0)
    );
\fifo_clr_len_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => p_0_in(1),
      Q => fifo_clr_len(1)
    );
\fifo_clr_len_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => \fifo_clr_len[2]_i_1__0_n_0\,
      Q => fifo_clr_len(2)
    );
fifo_clr_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => fifo_clr_i_1_n_0,
      Q => fifo_clr
    );
generator_isa_get_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator__xdcDup__1\
     port map (
      clk => clk,
      data_count(4) => generator_isa_get_fifo_n_10,
      data_count(3 downto 0) => wreg_ch_filter_rd_len(3 downto 0),
      din(7 downto 0) => isa_getdata(7 downto 0),
      dout(7 downto 0) => wreg_ch_filter_rd_data(7 downto 0),
      empty => NLW_generator_isa_get_fifo_empty_UNCONNECTED,
      full => NLW_generator_isa_get_fifo_full_UNCONNECTED,
      rd_en => wreg_ch_filter_rd_en,
      srst => \generator_isa_get_fifo_i_1__1_n_0\,
      wr_en => wr_en
    );
\generator_isa_get_fifo_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => fifo_clr,
      I1 => reset,
      O => \generator_isa_get_fifo_i_1__1_n_0\
    );
wr_en_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset_0,
      D => wr_en0,
      Q => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_param is
  port (
    \senddata_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \senddata_reg[7]\ : out STD_LOGIC;
    \senddata_reg[0]_0\ : out STD_LOGIC;
    tx_len1 : out STD_LOGIC;
    \sendreg_reg[63]\ : out STD_LOGIC;
    tx_len1_0 : out STD_LOGIC;
    \sendreg_reg[15]\ : out STD_LOGIC;
    \sendreg_reg[63]_0\ : out STD_LOGIC;
    tx_len1_1 : out STD_LOGIC;
    tx_len1_2 : out STD_LOGIC;
    \sendreg_reg[47]\ : out STD_LOGIC;
    \ram_addr_reg[11]\ : out STD_LOGIC;
    \tx_len_reg[0]\ : out STD_LOGIC;
    \sendreg_reg[79]\ : out STD_LOGIC;
    tx_len1_3 : out STD_LOGIC;
    \sendreg_reg[63]_1\ : out STD_LOGIC;
    tx_len1_4 : out STD_LOGIC;
    wr_en0 : out STD_LOGIC;
    wr_en_reg : out STD_LOGIC;
    wr_en0_5 : out STD_LOGIC;
    wr_en_reg_0 : out STD_LOGIC;
    wr_en0_6 : out STD_LOGIC;
    \fifo_clr_len_reg[2]\ : out STD_LOGIC;
    \fifo_clr_len_reg[2]_0\ : out STD_LOGIC;
    \fifo_clr_len_reg[1]\ : out STD_LOGIC;
    isa_senddata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    rreg_mem_data_wr_en : in STD_LOGIC;
    rreg_mem_data_wr_addr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_mem_data_wr_data : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_ddr_data_wr_en : in STD_LOGIC;
    rreg_ddr_data_wr_addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rreg_ddr_data_wr_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rreg_series_data_wr_en : in STD_LOGIC;
    rreg_series_data_wr_addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rreg_series_data_wr_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    isa_rd : in STD_LOGIC;
    isa_cs_reg : in STD_LOGIC;
    adv_t_reg : in STD_LOGIC;
    isa_getdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    isa_cs : in STD_LOGIC;
    isa_adv : in STD_LOGIC;
    \addr_reg[1]\ : in STD_LOGIC;
    \sendaddr_reg[7]\ : in STD_LOGIC;
    isa_cs_reg_0 : in STD_LOGIC;
    \addr_reg[1]_0\ : in STD_LOGIC;
    \sendaddr_reg[7]_0\ : in STD_LOGIC;
    \addr_reg[1]_1\ : in STD_LOGIC;
    wr_up : in STD_LOGIC;
    isa_cs_reg_1 : in STD_LOGIC;
    isa_cs_reg_2 : in STD_LOGIC;
    \sendaddr_reg[7]_1\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    rreg_system_version_valid : in STD_LOGIC;
    rreg_system_version : in STD_LOGIC_VECTOR ( 47 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreg_system_rtctime_valid : in STD_LOGIC;
    rreg_system_rtctime : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rreg_system_batteryvalue_valid : in STD_LOGIC;
    rreg_system_batteryvalue : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \addr_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreg_system_syncfrq_valid : in STD_LOGIC;
    rreg_system_syncfrq : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rreg_series_starttime_valid : in STD_LOGIC;
    rreg_series_starttime : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \tx_len_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreg_series_stoptime_valid : in STD_LOGIC;
    rreg_series_stoptime : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rreg_series_maxdata_valid : in STD_LOGIC;
    rreg_series_maxdata : in STD_LOGIC_VECTOR ( 79 downto 0 );
    \addr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreg_series_trigger_starttime_valid : in STD_LOGIC;
    rreg_series_trigger_starttime : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \tx_len_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreg_series_trigger_stoptime_valid : in STD_LOGIC;
    rreg_series_trigger_stoptime : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \addr_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_0 : in STD_LOGIC;
    \addr_reg[1]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[1]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[1]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_down_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreg_system_syncstatus_valid : in STD_LOGIC;
    rreg_system_syncstatus : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_ddr_status_valid : in STD_LOGIC;
    rreg_ddr_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_series_status_valid : in STD_LOGIC;
    rreg_series_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_debug1_valid : in STD_LOGIC;
    rreg_system_debug1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_debug2_valid : in STD_LOGIC;
    rreg_system_debug2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_debug3_valid : in STD_LOGIC;
    rreg_system_debug3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_debug4_valid : in STD_LOGIC;
    rreg_system_debug4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_status_valid : in STD_LOGIC;
    rreg_system_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_mem_status_valid : in STD_LOGIC;
    rreg_mem_status : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_param;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_param is
  signal cs_up : STD_LOGIC;
  signal cs_up_0 : STD_LOGIC;
  signal cs_up_1 : STD_LOGIC;
  signal cs_up_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_addr1 : STD_LOGIC;
  signal rom_addr1 : STD_LOGIC;
  signal rreg_ddr_data_d23_n_9 : STD_LOGIC;
  signal rreg_ddr_data_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rreg_ddr_status_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rreg_mem_data_d19_n_10 : STD_LOGIC;
  signal rreg_mem_data_d19_n_9 : STD_LOGIC;
  signal rreg_mem_data_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rreg_mem_status_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rreg_series_data_d71_n_10 : STD_LOGIC;
  signal rreg_series_data_d71_n_8 : STD_LOGIC;
  signal rreg_series_data_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rreg_series_maxdata_d70_w79_n_1 : STD_LOGIC;
  signal rreg_series_maxdata_d70_w79_n_2 : STD_LOGIC;
  signal rreg_series_maxdata_d70_w79_n_3 : STD_LOGIC;
  signal rreg_series_maxdata_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rreg_series_starttime_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rreg_series_status_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rreg_series_stoptime_d69_w64_n_1 : STD_LOGIC;
  signal rreg_series_stoptime_d69_w64_n_2 : STD_LOGIC;
  signal rreg_series_stoptime_d69_w64_n_3 : STD_LOGIC;
  signal rreg_series_stoptime_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rreg_series_trigger_starttime_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rreg_series_trigger_stoptime_d73_w64_n_1 : STD_LOGIC;
  signal rreg_series_trigger_stoptime_d73_w64_n_2 : STD_LOGIC;
  signal rreg_series_trigger_stoptime_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rreg_system_batteryvalue_d13_w16_n_1 : STD_LOGIC;
  signal rreg_system_batteryvalue_d13_w16_n_2 : STD_LOGIC;
  signal rreg_system_batteryvalue_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rreg_system_coe_d09_n_9 : STD_LOGIC;
  signal rreg_system_coe_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rreg_system_debug1_d01_w08_n_13 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_15 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_16 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_21 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_23 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_24 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_25 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_27 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_29 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_30 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_34 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_41 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_45 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_47 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_54 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_55 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_56 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_57 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_58 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_59 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_6 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_60 : STD_LOGIC;
  signal rreg_system_debug1_d01_w08_n_9 : STD_LOGIC;
  signal rreg_system_debug1_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rreg_system_debug2_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rreg_system_debug3_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rreg_system_debug4_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rreg_system_rtctime_d11_w64_n_1 : STD_LOGIC;
  signal rreg_system_rtctime_d11_w64_n_2 : STD_LOGIC;
  signal rreg_system_rtctime_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rreg_system_status_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rreg_system_syncfrq_d15_w32_n_1 : STD_LOGIC;
  signal rreg_system_syncfrq_d15_w32_n_2 : STD_LOGIC;
  signal rreg_system_syncfrq_d15_w32_n_3 : STD_LOGIC;
  signal rreg_system_syncfrq_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rreg_system_syncstatus_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rreg_system_version_send : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal senddata0 : STD_LOGIC;
  signal senddata0_10 : STD_LOGIC;
  signal senddata0_11 : STD_LOGIC;
  signal senddata0_12 : STD_LOGIC;
  signal senddata0_13 : STD_LOGIC;
  signal senddata0_8 : STD_LOGIC;
  signal senddata0_9 : STD_LOGIC;
  signal \^senddata_reg[0]_0\ : STD_LOGIC;
  signal \^sendreg_reg[15]\ : STD_LOGIC;
  signal \^sendreg_reg[63]\ : STD_LOGIC;
  signal \^sendreg_reg[79]\ : STD_LOGIC;
  signal \^tx_len1\ : STD_LOGIC;
  signal \^tx_len1_0\ : STD_LOGIC;
  signal \^tx_len1_1\ : STD_LOGIC;
  signal tx_len1_14 : STD_LOGIC;
  signal tx_len1_15 : STD_LOGIC;
  signal tx_len1_16 : STD_LOGIC;
  signal \^tx_len1_2\ : STD_LOGIC;
  signal \^tx_len1_3\ : STD_LOGIC;
  signal \^tx_len1_4\ : STD_LOGIC;
  signal tx_len_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tx_len_reg_0__s_net_1\ : STD_LOGIC;
  signal tx_len_reg_17 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tx_len_reg_18 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tx_len_reg_19 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tx_len_reg_2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tx_len_reg_3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tx_len_reg_4 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tx_len_reg_5 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tx_len_reg_6 : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \senddata_reg[0]_0\ <= \^senddata_reg[0]_0\;
  \sendreg_reg[15]\ <= \^sendreg_reg[15]\;
  \sendreg_reg[63]\ <= \^sendreg_reg[63]\;
  \sendreg_reg[79]\ <= \^sendreg_reg[79]\;
  tx_len1 <= \^tx_len1\;
  tx_len1_0 <= \^tx_len1_0\;
  tx_len1_1 <= \^tx_len1_1\;
  tx_len1_2 <= \^tx_len1_2\;
  tx_len1_3 <= \^tx_len1_3\;
  tx_len1_4 <= \^tx_len1_4\;
  \tx_len_reg[0]\ <= \tx_len_reg_0__s_net_1\;
rreg_ddr_data_d23: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram
     port map (
      \addr_reg[1]\ => rreg_system_debug1_d01_w08_n_47,
      \addr_reg[5]\ => \^senddata_reg[0]_0\,
      clk => clk,
      cs_up => cs_up,
      doutb(7 downto 0) => rreg_ddr_data_send(7 downto 0),
      is_rd_reg_0 => rreg_system_debug1_d01_w08_n_59,
      isa_cs_reg => isa_cs_reg,
      isa_cs_reg_0 => isa_cs_reg_1,
      \ram_addr_reg[0]_0\ => rreg_ddr_data_d23_n_9,
      reset => rreg_series_data_d71_n_8,
      reset_0 => rreg_system_syncfrq_d15_w32_n_3,
      rreg_ddr_data_wr_addr(9 downto 0) => rreg_ddr_data_wr_addr(9 downto 0),
      rreg_ddr_data_wr_data(31 downto 0) => rreg_ddr_data_wr_data(31 downto 0),
      rreg_ddr_data_wr_en => rreg_ddr_data_wr_en
    );
rreg_ddr_status_d22_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized10\
     port map (
      E(0) => senddata0_9,
      clk => clk,
      reset => rreg_series_stoptime_d69_w64_n_3,
      rreg_ddr_status(7 downto 0) => rreg_ddr_status(7 downto 0),
      rreg_ddr_status_valid => rreg_ddr_status_valid,
      senddata(7 downto 0) => rreg_ddr_status_send(7 downto 0)
    );
rreg_mem_data_d19: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_smallram
     port map (
      E(0) => rreg_system_debug1_d01_w08_n_45,
      clk => clk,
      cs_up => cs_up_0,
      doutb(7 downto 0) => rreg_mem_data_send(7 downto 0),
      is_rd_reg_0 => rreg_system_debug1_d01_w08_n_58,
      isa_cs_reg => isa_cs_reg,
      \ram_addr_reg[4]_0\ => rreg_mem_data_d19_n_10,
      \ram_addr_reg[7]_0\ => rreg_mem_data_d19_n_9,
      reset => rreg_series_data_d71_n_8,
      rreg_mem_data_wr_addr(7 downto 0) => rreg_mem_data_wr_addr(7 downto 0),
      rreg_mem_data_wr_data(7 downto 0) => rreg_mem_data_wr_data(7 downto 0),
      rreg_mem_data_wr_en => rreg_mem_data_wr_en
    );
rreg_mem_status_d18_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized9\
     port map (
      E(0) => senddata0_8,
      Q(7 downto 0) => rreg_mem_status_send(7 downto 0),
      clk => clk,
      reset => rreg_series_stoptime_d69_w64_n_3,
      rreg_mem_status(7 downto 0) => rreg_mem_status(7 downto 0),
      rreg_mem_status_valid => rreg_mem_status_valid
    );
rreg_series_data_d71: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram__parameterized0\
     port map (
      \addr_reg[1]\ => rreg_system_debug1_d01_w08_n_41,
      clk => clk,
      cs_up => cs_up_1,
      doutb(7 downto 0) => rreg_series_data_send(7 downto 0),
      is_rd_reg_0 => rreg_series_data_d71_n_8,
      is_rd_reg_1 => rreg_series_data_d71_n_10,
      is_rd_reg_2 => rreg_system_debug1_d01_w08_n_60,
      isa_cs_reg => isa_cs_reg,
      ram_addr1 => ram_addr1,
      reset => reset,
      rreg_series_data_wr_addr(9 downto 0) => rreg_series_data_wr_addr(9 downto 0),
      rreg_series_data_wr_data(31 downto 0) => rreg_series_data_wr_data(31 downto 0),
      rreg_series_data_wr_en => rreg_series_data_wr_en
    );
rreg_series_maxdata_d70_w79: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized14\
     port map (
      D(0) => \p_0_in__6\(0),
      E(0) => \^tx_len1_3\,
      Q(0) => tx_len_reg(0),
      \addr_reg[0]\ => \^sendreg_reg[79]\,
      \addr_reg[0]_0\(0) => \addr_reg[0]\(0),
      \addr_reg[3]\(0) => \addr_reg[3]\(0),
      \addr_reg[7]\(7 downto 0) => rreg_series_maxdata_send(7 downto 0),
      clk => clk,
      reset => reset,
      reset_0 => rreg_system_syncfrq_d15_w32_n_3,
      reset_1 => rreg_series_data_d71_n_8,
      rreg_series_maxdata(79 downto 0) => rreg_series_maxdata(79 downto 0),
      rreg_series_maxdata_valid => rreg_series_maxdata_valid,
      \senddata_reg[7]_0\ => rreg_series_maxdata_d70_w79_n_1,
      \sendreg_reg[79]_0\ => rreg_series_maxdata_d70_w79_n_2,
      \sendreg_reg[8]_0\ => rreg_series_maxdata_d70_w79_n_3
    );
rreg_series_starttime_d68_w64: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized12\
     port map (
      D(0) => \p_0_in__4\(0),
      E(0) => \^tx_len1_4\,
      Q(0) => tx_len_reg_2(0),
      \addr_reg[0]\(0) => \addr_reg[0]_0\(0),
      \addr_reg[1]\ => rreg_system_debug1_d01_w08_n_56,
      \addr_reg[2]\ => rreg_system_debug1_d01_w08_n_54,
      \addr_reg[7]\(7 downto 0) => rreg_series_starttime_send(7 downto 0),
      clk => clk,
      reset => reset,
      reset_0 => rreg_series_data_d71_n_8,
      rreg_series_starttime(63 downto 0) => rreg_series_starttime(63 downto 0),
      rreg_series_starttime_valid => rreg_series_starttime_valid,
      \sendreg_reg[63]_0\ => \sendreg_reg[63]_1\,
      \tx_len_reg[7]_0\(0) => \tx_len_reg[7]\(0)
    );
rreg_series_status_d67_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized11\
     port map (
      E(0) => senddata0_13,
      clk => clk,
      reset => rreg_series_stoptime_d69_w64_n_3,
      rreg_series_status(7 downto 0) => rreg_series_status(7 downto 0),
      rreg_series_status_valid => rreg_series_status_valid,
      senddata(7 downto 0) => rreg_series_status_send(7 downto 0)
    );
rreg_series_stoptime_d69_w64: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized13\
     port map (
      D(0) => \p_0_in__5\(0),
      E(0) => rreg_system_debug1_d01_w08_n_15,
      Q(0) => tx_len_reg_3(0),
      \addr_reg[3]\ => rreg_system_debug1_d01_w08_n_16,
      \addr_reg[7]\(7 downto 0) => rreg_series_stoptime_send(7 downto 0),
      \addr_reg[7]_0\(0) => rreg_system_debug1_d01_w08_n_13,
      clk => clk,
      reset => reset,
      rreg_series_stoptime(63 downto 0) => rreg_series_stoptime(63 downto 0),
      rreg_series_stoptime_valid => rreg_series_stoptime_valid,
      \senddata_reg[7]_0\ => rreg_series_stoptime_d69_w64_n_3,
      \sendreg_reg[0]_0\ => rreg_series_stoptime_d69_w64_n_1,
      \sendreg_reg[0]_1\ => rreg_series_stoptime_d69_w64_n_2,
      tx_len1 => tx_len1_16
    );
rreg_series_trigger_starttime_d72_w64: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized15\
     port map (
      D(0) => \p_0_in__7\(0),
      E(0) => \^tx_len1_1\,
      Q(0) => tx_len_reg_4(0),
      \addr_reg[1]\(0) => \addr_reg[1]_5\(0),
      \addr_reg[5]\ => rreg_system_debug1_d01_w08_n_25,
      \addr_reg[7]\(7 downto 0) => rreg_series_trigger_starttime_send(7 downto 0),
      clk => clk,
      isa_cs_reg => rreg_system_debug1_d01_w08_n_55,
      reset => reset,
      reset_0 => rreg_series_data_d71_n_8,
      rreg_series_trigger_starttime(63 downto 0) => rreg_series_trigger_starttime(63 downto 0),
      rreg_series_trigger_starttime_valid => rreg_series_trigger_starttime_valid,
      \sendreg_reg[63]_0\ => \sendreg_reg[63]_0\,
      \tx_len_reg[7]_0\(0) => \tx_len_reg[7]_0\(0)
    );
rreg_series_trigger_stoptime_d73_w64: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized16\
     port map (
      D(0) => \p_0_in__8\(0),
      E(0) => \^tx_len1\,
      Q(0) => tx_len_reg_5(0),
      \addr_reg[6]\ => \^sendreg_reg[63]\,
      \addr_reg[6]_0\(0) => \addr_reg[6]\(0),
      \addr_reg[7]\(7 downto 0) => rreg_series_trigger_stoptime_send(7 downto 0),
      clk => clk,
      rd_down_reg(0) => rd_down_reg(0),
      reset => reset,
      reset_0 => rreg_series_stoptime_d69_w64_n_3,
      reset_1 => reset_0,
      rreg_series_trigger_stoptime(63 downto 0) => rreg_series_trigger_stoptime(63 downto 0),
      rreg_series_trigger_stoptime_valid => rreg_series_trigger_stoptime_valid,
      \senddata_reg[7]_0\ => rreg_series_trigger_stoptime_d73_w64_n_1,
      \sendreg_reg[63]_0\ => rreg_series_trigger_stoptime_d73_w64_n_2
    );
rreg_system_batteryvalue_d13_w16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized6\
     port map (
      D(0) => \p_0_in__1\(0),
      E(0) => \^tx_len1_0\,
      Q(0) => tx_len_reg_6(0),
      \addr_reg[1]\(0) => \addr_reg[1]_2\(0),
      \addr_reg[1]_0\(0) => \addr_reg[1]_4\(0),
      \addr_reg[3]\ => \^sendreg_reg[15]\,
      \addr_reg[7]\(7 downto 0) => rreg_system_batteryvalue_send(7 downto 0),
      clk => clk,
      reset => rreg_system_syncfrq_d15_w32_n_3,
      reset_0 => rreg_series_stoptime_d69_w64_n_3,
      rreg_system_batteryvalue(15 downto 0) => rreg_system_batteryvalue(15 downto 0),
      rreg_system_batteryvalue_valid => rreg_system_batteryvalue_valid,
      \senddata_reg[7]_0\ => rreg_system_batteryvalue_d13_w16_n_1,
      \sendreg_reg[15]_0\ => rreg_system_batteryvalue_d13_w16_n_2
    );
rreg_system_coe_d09: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_rom
     port map (
      clk => clk,
      cs_up => cs_up_7,
      cs_up_reg_0 => rreg_system_debug1_d01_w08_n_34,
      is_rd_reg_0 => rreg_system_coe_d09_n_9,
      is_rd_reg_1 => rreg_system_debug1_d01_w08_n_57,
      isa_cs_reg => isa_cs_reg,
      qspo(7 downto 0) => rreg_system_coe_send(7 downto 0),
      reset => rreg_series_maxdata_d70_w79_n_3,
      rom_addr1 => rom_addr1
    );
rreg_system_debug1_d01_w08: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg
     port map (
      D(0) => \p_0_in__8\(0),
      E(0) => rreg_system_debug1_d01_w08_n_6,
      Q(0) => tx_len_reg_5(0),
      \addr_reg[1]_0\ => \addr_reg[1]\,
      \addr_reg[1]_1\ => \addr_reg[1]_0\,
      \addr_reg[1]_2\ => \addr_reg[1]_1\,
      \addr_reg[7]_0\(7 downto 0) => rreg_system_debug1_send(7 downto 0),
      adv_t_reg => adv_t_reg,
      clk => clk,
      cs_up => cs_up_7,
      cs_up_7 => cs_up_0,
      cs_up_8 => cs_up,
      cs_up_9 => cs_up_1,
      cs_up_reg => rreg_mem_data_d19_n_10,
      \fifo_clr_len_reg[1]\ => \fifo_clr_len_reg[1]\,
      \fifo_clr_len_reg[2]\ => \fifo_clr_len_reg[2]\,
      \fifo_clr_len_reg[2]_0\ => \fifo_clr_len_reg[2]_0\,
      is_rd_reg => rreg_system_debug1_d01_w08_n_57,
      is_rd_reg_0 => rreg_system_debug1_d01_w08_n_58,
      is_rd_reg_1 => rreg_system_debug1_d01_w08_n_59,
      is_rd_reg_2 => rreg_system_debug1_d01_w08_n_60,
      is_rd_reg_3 => rreg_system_coe_d09_n_9,
      is_rd_reg_4 => rreg_mem_data_d19_n_9,
      is_rd_reg_5 => rreg_ddr_data_d23_n_9,
      is_rd_reg_6 => rreg_series_data_d71_n_10,
      isa_cs => isa_cs,
      isa_cs_reg => isa_cs_reg_0,
      isa_cs_reg_0 => isa_cs_reg_1,
      isa_cs_reg_1 => isa_cs_reg_2,
      isa_getdata(7 downto 0) => isa_getdata(7 downto 0),
      isa_rd => isa_rd,
      ram_addr1 => ram_addr1,
      \ram_addr_reg[0]\ => rreg_system_debug1_d01_w08_n_47,
      \ram_addr_reg[11]\ => rreg_system_debug1_d01_w08_n_41,
      \ram_addr_reg[11]_0\ => \ram_addr_reg[11]\,
      \ram_addr_reg[7]\(0) => rreg_system_debug1_d01_w08_n_45,
      reset => rreg_series_data_d71_n_8,
      rom_addr1 => rom_addr1,
      \rom_addr_reg[9]\ => rreg_system_debug1_d01_w08_n_34,
      rreg_system_debug1(7 downto 0) => rreg_system_debug1(7 downto 0),
      rreg_system_debug1_valid => rreg_system_debug1_valid,
      \sendaddr_reg[7]\ => \sendaddr_reg[7]\,
      \sendaddr_reg[7]_0\ => \sendaddr_reg[7]_0\,
      \sendaddr_reg[7]_1\ => \sendaddr_reg[7]_1\,
      \senddata_reg[0]_0\ => \senddata_reg[0]\(4),
      \senddata_reg[0]_1\ => \senddata_reg[0]\(5),
      \senddata_reg[0]_2\ => \^senddata_reg[0]_0\,
      \senddata_reg[0]_3\ => rreg_system_debug1_d01_w08_n_9,
      \senddata_reg[0]_4\ => rreg_system_debug1_d01_w08_n_25,
      \senddata_reg[0]_5\(0) => \^tx_len1_2\,
      \senddata_reg[0]_6\ => rreg_system_debug1_d01_w08_n_54,
      \senddata_reg[7]_0\ => \senddata_reg[0]\(3),
      \senddata_reg[7]_1\ => \senddata_reg[7]\,
      \senddata_reg[7]_2\(0) => senddata0_13,
      \senddata_reg[7]_3\(0) => senddata0_12,
      \senddata_reg[7]_4\(0) => senddata0_11,
      \senddata_reg[7]_5\(0) => senddata0_10,
      \senddata_reg[7]_6\(0) => senddata0_9,
      \senddata_reg[7]_7\(0) => senddata0_8,
      \senddata_reg[7]_8\(0) => senddata0,
      \sendreg_reg[0]\(0) => rreg_system_debug1_d01_w08_n_15,
      \sendreg_reg[0]_0\ => rreg_system_debug1_d01_w08_n_16,
      \sendreg_reg[0]_1\(0) => rreg_system_debug1_d01_w08_n_23,
      \sendreg_reg[0]_2\ => rreg_system_debug1_d01_w08_n_24,
      \sendreg_reg[0]_3\(0) => rreg_system_debug1_d01_w08_n_29,
      \sendreg_reg[0]_4\ => rreg_system_debug1_d01_w08_n_30,
      \sendreg_reg[15]\ => \^sendreg_reg[15]\,
      \sendreg_reg[63]\ => \^sendreg_reg[63]\,
      \sendreg_reg[63]_0\ => rreg_system_debug1_d01_w08_n_55,
      \sendreg_reg[63]_1\ => rreg_system_debug1_d01_w08_n_56,
      \sendreg_reg[79]\ => \^sendreg_reg[79]\,
      tx_len1 => \^tx_len1\,
      tx_len1_0 => \^tx_len1_0\,
      tx_len1_1 => \^tx_len1_1\,
      tx_len1_2 => tx_len1_16,
      tx_len1_3 => \^tx_len1_3\,
      tx_len1_4 => \^tx_len1_4\,
      tx_len1_5 => tx_len1_15,
      tx_len1_6 => tx_len1_14,
      \tx_len_reg[0]\(0) => \p_0_in__5\(0),
      \tx_len_reg[0]_0\(0) => \p_0_in__1\(0),
      \tx_len_reg[0]_1\(0) => \p_0_in__0\(0),
      \tx_len_reg[0]_10\(0) => tx_len_reg_17(0),
      \tx_len_reg[0]_11\(0) => tx_len_reg_18(0),
      \tx_len_reg[0]_12\(0) => tx_len_reg_4(0),
      \tx_len_reg[0]_13\(0) => tx_len_reg_19(0),
      \tx_len_reg[0]_14\(0) => tx_len_reg(0),
      \tx_len_reg[0]_15\(0) => tx_len_reg_2(0),
      \tx_len_reg[0]_2\(0) => \p_0_in__2\(0),
      \tx_len_reg[0]_3\(0) => \p_0_in__7\(0),
      \tx_len_reg[0]_4\(0) => p_0_in(0),
      \tx_len_reg[0]_5\ => \tx_len_reg_0__s_net_1\,
      \tx_len_reg[0]_6\(0) => \p_0_in__6\(0),
      \tx_len_reg[0]_7\(0) => \p_0_in__4\(0),
      \tx_len_reg[0]_8\(0) => tx_len_reg_3(0),
      \tx_len_reg[0]_9\(0) => tx_len_reg_6(0),
      \tx_len_reg[1]\ => rreg_series_trigger_stoptime_d73_w64_n_1,
      \tx_len_reg[1]_0\ => rreg_series_stoptime_d69_w64_n_1,
      \tx_len_reg[1]_1\ => rreg_system_rtctime_d11_w64_n_1,
      \tx_len_reg[1]_2\ => rreg_system_syncfrq_d15_w32_n_1,
      \tx_len_reg[1]_3\ => rreg_series_maxdata_d70_w79_n_1,
      \tx_len_reg[3]\ => rreg_system_batteryvalue_d13_w16_n_1,
      \tx_len_reg[5]\ => rreg_series_trigger_stoptime_d73_w64_n_2,
      \tx_len_reg[5]_0\ => rreg_series_stoptime_d69_w64_n_2,
      \tx_len_reg[5]_1\ => rreg_system_batteryvalue_d13_w16_n_2,
      \tx_len_reg[5]_2\ => rreg_system_rtctime_d11_w64_n_2,
      \tx_len_reg[5]_3\ => rreg_system_syncfrq_d15_w32_n_2,
      \tx_len_reg[5]_4\ => rreg_series_maxdata_d70_w79_n_2,
      \tx_len_reg[7]\(0) => rreg_system_debug1_d01_w08_n_13,
      \tx_len_reg[7]_0\(0) => rreg_system_debug1_d01_w08_n_21,
      \tx_len_reg[7]_1\(0) => rreg_system_debug1_d01_w08_n_27,
      wr_en0 => wr_en0,
      wr_en0_5 => wr_en0_5,
      wr_en0_6 => wr_en0_6,
      wr_en_reg => \senddata_reg[0]\(0),
      wr_en_reg_0 => \senddata_reg[0]\(1),
      wr_en_reg_1 => \senddata_reg[0]\(2),
      wr_en_reg_2 => wr_en_reg,
      wr_en_reg_3 => wr_en_reg_0,
      wr_up => wr_up
    );
rreg_system_debug2_d02_w08: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized0\
     port map (
      E(0) => rreg_system_debug1_d01_w08_n_6,
      Q(7 downto 0) => rreg_system_debug2_send(7 downto 0),
      clk => clk,
      reset => rreg_series_stoptime_d69_w64_n_3,
      rreg_system_debug2(7 downto 0) => rreg_system_debug2(7 downto 0),
      rreg_system_debug2_valid => rreg_system_debug2_valid
    );
rreg_system_debug3_d03_w08: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized1\
     port map (
      E(0) => senddata0_12,
      Q(7 downto 0) => rreg_system_debug3_send(7 downto 0),
      clk => clk,
      reset => rreg_series_data_d71_n_8,
      rreg_system_debug3(7 downto 0) => rreg_system_debug3(7 downto 0),
      rreg_system_debug3_valid => rreg_system_debug3_valid
    );
rreg_system_debug4_d04_w08: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized2\
     port map (
      E(0) => senddata0,
      Q(7 downto 0) => rreg_system_debug4_send(7 downto 0),
      clk => clk,
      reset => rreg_series_stoptime_d69_w64_n_3,
      rreg_system_debug4(7 downto 0) => rreg_system_debug4(7 downto 0),
      rreg_system_debug4_valid => rreg_system_debug4_valid
    );
rreg_system_rtctime_d11_w64: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized5\
     port map (
      D(0) => \p_0_in__0\(0),
      E(0) => rreg_system_debug1_d01_w08_n_23,
      Q(0) => tx_len_reg_17(0),
      \addr_reg[0]\(0) => rreg_system_debug1_d01_w08_n_21,
      \addr_reg[6]\ => rreg_system_debug1_d01_w08_n_24,
      \addr_reg[7]\(7 downto 0) => rreg_system_rtctime_send(7 downto 0),
      clk => clk,
      reset => reset,
      reset_0 => rreg_series_stoptime_d69_w64_n_3,
      rreg_system_rtctime(63 downto 0) => rreg_system_rtctime(63 downto 0),
      rreg_system_rtctime_valid => rreg_system_rtctime_valid,
      \senddata_reg[7]_0\ => rreg_system_rtctime_d11_w64_n_1,
      \sendreg_reg[0]_0\ => rreg_system_rtctime_d11_w64_n_2,
      tx_len1 => tx_len1_15
    );
rreg_system_status_d08_w08: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized3\
     port map (
      E(0) => senddata0_11,
      Q(7 downto 0) => rreg_system_status_send(7 downto 0),
      clk => clk,
      reset => rreg_series_data_d71_n_8,
      rreg_system_status(7 downto 0) => rreg_system_status(7 downto 0),
      rreg_system_status_valid => rreg_system_status_valid
    );
rreg_system_syncfrq_d15_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized8\
     port map (
      D(0) => \p_0_in__2\(0),
      E(0) => rreg_system_debug1_d01_w08_n_29,
      Q(0) => tx_len_reg_18(0),
      \addr_reg[0]\(0) => rreg_system_debug1_d01_w08_n_27,
      \addr_reg[3]\ => rreg_system_debug1_d01_w08_n_30,
      \addr_reg[7]\(7 downto 0) => rreg_system_syncfrq_send(7 downto 0),
      clk => clk,
      reset => reset,
      reset_0 => rreg_series_stoptime_d69_w64_n_3,
      rreg_system_syncfrq(31 downto 0) => rreg_system_syncfrq(31 downto 0),
      rreg_system_syncfrq_valid => rreg_system_syncfrq_valid,
      \senddata_reg[7]_0\ => rreg_system_syncfrq_d15_w32_n_1,
      \sendreg_reg[0]_0\ => rreg_system_syncfrq_d15_w32_n_2,
      \sendreg_reg[31]_0\ => rreg_system_syncfrq_d15_w32_n_3,
      tx_len1 => tx_len1_14
    );
rreg_system_syncstatus_d14_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized7\
     port map (
      E(0) => senddata0_10,
      clk => clk,
      reset => rreg_series_stoptime_d69_w64_n_3,
      reset_0 => rreg_series_data_d71_n_8,
      rreg_system_syncstatus(7 downto 0) => rreg_system_syncstatus(7 downto 0),
      rreg_system_syncstatus_valid => rreg_system_syncstatus_valid,
      senddata(7 downto 0) => rreg_system_syncstatus_send(7 downto 0)
    );
rreg_system_version_d10_w48: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized4\
     port map (
      D(0) => p_0_in(0),
      E(0) => \^tx_len1_2\,
      Q(0) => tx_len_reg_19(0),
      \addr_reg[1]\(0) => E(0),
      \addr_reg[1]_0\(0) => \addr_reg[1]_3\(0),
      \addr_reg[5]\ => rreg_system_debug1_d01_w08_n_25,
      \addr_reg[6]\ => rreg_system_debug1_d01_w08_n_9,
      \addr_reg[7]\(7 downto 0) => rreg_system_version_send(7 downto 0),
      clk => clk,
      reset => reset,
      reset_0 => rreg_series_stoptime_d69_w64_n_3,
      rreg_system_version(47 downto 0) => rreg_system_version(47 downto 0),
      rreg_system_version_valid => rreg_system_version_valid,
      \sendreg_reg[47]_0\ => \sendreg_reg[47]\
    );
select_send: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_select
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0) => rreg_ddr_data_send(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(7 downto 0) => rreg_mem_data_send(7 downto 0),
      Q(7 downto 0) => rreg_system_status_send(7 downto 0),
      clk => clk,
      doutb(7 downto 0) => rreg_series_data_send(7 downto 0),
      isa_adv => isa_adv,
      isa_getdata(7 downto 0) => isa_getdata(7 downto 0),
      isa_rd => isa_rd,
      isa_senddata(7 downto 0) => isa_senddata(7 downto 0),
      qspo(7 downto 0) => rreg_system_coe_send(7 downto 0),
      reset => rreg_series_data_d71_n_8,
      reset_0 => rreg_series_stoptime_d69_w64_n_3,
      reset_1 => reset_0,
      senddata(7 downto 0) => rreg_system_syncstatus_send(7 downto 0),
      \senddata_reg[7]\(7 downto 0) => rreg_series_trigger_stoptime_send(7 downto 0),
      \senddata_reg[7]_0\(7 downto 0) => rreg_series_stoptime_send(7 downto 0),
      \senddata_reg[7]_1\(7 downto 0) => rreg_series_starttime_send(7 downto 0),
      \senddata_reg[7]_10\(7 downto 0) => rreg_ddr_status_send(7 downto 0),
      \senddata_reg[7]_11\(7 downto 0) => rreg_mem_status_send(7 downto 0),
      \senddata_reg[7]_12\(7 downto 0) => rreg_series_trigger_starttime_send(7 downto 0),
      \senddata_reg[7]_13\(7 downto 0) => rreg_series_status_send(7 downto 0),
      \senddata_reg[7]_14\(7 downto 0) => rreg_system_debug4_send(7 downto 0),
      \senddata_reg[7]_2\(7 downto 0) => rreg_series_maxdata_send(7 downto 0),
      \senddata_reg[7]_3\(7 downto 0) => rreg_system_batteryvalue_send(7 downto 0),
      \senddata_reg[7]_4\(7 downto 0) => rreg_system_syncfrq_send(7 downto 0),
      \senddata_reg[7]_5\(7 downto 0) => rreg_system_rtctime_send(7 downto 0),
      \senddata_reg[7]_6\(7 downto 0) => rreg_system_version_send(7 downto 0),
      \senddata_reg[7]_7\(7 downto 0) => rreg_system_debug2_send(7 downto 0),
      \senddata_reg[7]_8\(7 downto 0) => rreg_system_debug1_send(7 downto 0),
      \senddata_reg[7]_9\(7 downto 0) => rreg_system_debug3_send(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_ch is
  port (
    wreg_ch_filter_rd_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_filter_rd_len : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wreg_ch_sign_handle_valid : out STD_LOGIC;
    valid_reg : out STD_LOGIC;
    wreg_ch_main_amp_valid : out STD_LOGIC;
    wreg_ch_pre_amp_valid : out STD_LOGIC;
    wreg_ch_v_amp_valid : out STD_LOGIC;
    wreg_ch_i_amp_valid : out STD_LOGIC;
    wreg_ch_noise_comp_valid : out STD_LOGIC;
    wreg_ch_noise_delay_valid : out STD_LOGIC;
    wreg_ch_start_suscycle_valid : out STD_LOGIC;
    wreg_ch_stop_suscycle_valid : out STD_LOGIC;
    wreg_ch_trig_riseratio_valid : out STD_LOGIC;
    wreg_ch_trig_dropratio_valid : out STD_LOGIC;
    \result_data_reg[0]\ : out STD_LOGIC;
    \check_reg[0]\ : out STD_LOGIC;
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \check_reg[0]_2\ : out STD_LOGIC;
    \outreg_reg[7]\ : out STD_LOGIC;
    \rv_len_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \check_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_3\ : out STD_LOGIC;
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_4\ : out STD_LOGIC;
    \check_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_5\ : out STD_LOGIC;
    \check_reg[0]_6\ : out STD_LOGIC;
    \outreg_reg[0]\ : out STD_LOGIC;
    \check_reg[0]_7\ : out STD_LOGIC;
    \check_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_8\ : out STD_LOGIC;
    \check_reg[0]_9\ : out STD_LOGIC;
    \check_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_10\ : out STD_LOGIC;
    \check_reg[0]_11\ : out STD_LOGIC;
    \check_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_12\ : out STD_LOGIC;
    \check_reg[3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_13\ : out STD_LOGIC;
    \check_reg[0]_14\ : out STD_LOGIC;
    \check_reg[0]_15\ : out STD_LOGIC;
    \check_reg[3]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_16\ : out STD_LOGIC;
    \check_reg[0]_17\ : out STD_LOGIC;
    \check_reg[3]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_18\ : out STD_LOGIC;
    \check_reg[0]_19\ : out STD_LOGIC;
    \check_reg[3]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_20\ : out STD_LOGIC;
    \check_reg[0]_21\ : out STD_LOGIC;
    \check_reg[3]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_ch_zero_cal : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_zero_cal_valid : out STD_LOGIC;
    wreg_ch_sample_rate : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_sample_rate_valid : out STD_LOGIC;
    wreg_ch_sign_handle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_main_amp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_pre_amp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_v_amp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_i_amp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_noise_comp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_noise_amp_cof : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_noise_amp_cof_valid : out STD_LOGIC;
    wreg_ch_noise_delay : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_start_targettime : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wreg_ch_start_targettime_valid : out STD_LOGIC;
    wreg_ch_start_sustime : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_ch_start_sustime_valid : out STD_LOGIC;
    wreg_ch_start_susnum : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_ch_start_susnum_valid : out STD_LOGIC;
    wreg_ch_start_suscycle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_stop_sustime : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_ch_stop_sustime_valid : out STD_LOGIC;
    wreg_ch_stop_susnum : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_ch_stop_susnum_valid : out STD_LOGIC;
    wreg_ch_stop_suscycle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_trig_threshold_p : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_threshold_p_valid : out STD_LOGIC;
    wreg_ch_trig_threshold_n : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_threshold_n_valid : out STD_LOGIC;
    wreg_ch_trig_risetime : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_risetime_valid : out STD_LOGIC;
    wreg_ch_trig_droptime : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_droptime_valid : out STD_LOGIC;
    wreg_ch_trig_pulsewidth : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_pulsewidth_valid : out STD_LOGIC;
    wreg_ch_trig_riseratio : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_trig_dropratio : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_trig_rmsvalue : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_rmsvalue_valid : out STD_LOGIC;
    clk : in STD_LOGIC;
    isa_getdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_filter_rd_en : in STD_LOGIC;
    reset_0 : in STD_LOGIC;
    wr_en0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    isa_cs_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    isa_cs_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[5]\ : in STD_LOGIC;
    isa_cs_reg_1 : in STD_LOGIC;
    \addr_reg[7]_0\ : in STD_LOGIC;
    \addr_reg[1]_2\ : in STD_LOGIC;
    \addr_reg[1]_3\ : in STD_LOGIC;
    \addr_reg[5]_0\ : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[1]_4\ : in STD_LOGIC;
    \addr_reg[1]_5\ : in STD_LOGIC;
    \getdata_reg[6]_rep\ : in STD_LOGIC;
    \addr_reg[1]_6\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \addr_reg[1]_7\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[3]\ : in STD_LOGIC;
    \addr_reg[3]_0\ : in STD_LOGIC;
    \rv_len_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[6]_1\ : in STD_LOGIC;
    isa_cs_reg_2 : in STD_LOGIC;
    \addr_reg[2]_1\ : in STD_LOGIC;
    \addr_reg[6]_2\ : in STD_LOGIC;
    \rv_len_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[3]_1\ : in STD_LOGIC;
    \addr_reg[2]_2\ : in STD_LOGIC;
    \rv_len_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[3]_2\ : in STD_LOGIC;
    \addr_reg[6]_3\ : in STD_LOGIC;
    \rv_len_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[6]_4\ : in STD_LOGIC;
    \addr_reg[4]\ : in STD_LOGIC;
    \rv_len_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[6]_5\ : in STD_LOGIC;
    \rv_len_reg[2]_0\ : in STD_LOGIC;
    \rv_len_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[6]_6\ : in STD_LOGIC;
    \rv_len_reg[3]\ : in STD_LOGIC;
    \addr_reg[6]_7\ : in STD_LOGIC;
    \rv_len_reg[2]_1\ : in STD_LOGIC;
    \rv_len_reg[0]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[6]_8\ : in STD_LOGIC;
    \addr_reg[6]_9\ : in STD_LOGIC;
    \rv_len_reg[0]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[3]_3\ : in STD_LOGIC;
    \rv_len_reg[0]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[2]_3\ : in STD_LOGIC;
    \getdata_reg[0]_rep__0\ : in STD_LOGIC;
    \getdata_reg[1]_rep\ : in STD_LOGIC;
    \getdata_reg[2]_rep\ : in STD_LOGIC;
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \getdata_reg[5]_rep\ : in STD_LOGIC;
    \getdata_reg[1]_rep__0\ : in STD_LOGIC;
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \getdata_reg[3]_rep_0\ : in STD_LOGIC;
    \getdata_reg[3]_rep_1\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_0\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_1\ : in STD_LOGIC;
    \getdata_reg[3]_rep_2\ : in STD_LOGIC;
    \getdata_reg[3]_rep_3\ : in STD_LOGIC;
    \getdata_reg[3]_rep_4\ : in STD_LOGIC;
    \getdata_reg[3]_rep_5\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_2\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_3\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_4\ : in STD_LOGIC;
    \getdata_reg[3]_rep_6\ : in STD_LOGIC;
    \getdata_reg[0]_rep\ : in STD_LOGIC;
    \getdata_reg[3]_rep_7\ : in STD_LOGIC;
    \addr_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_1 : in STD_LOGIC;
    \getdata_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[2]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[6]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[1]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[6]_rep_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[0]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[0]_rep__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_9\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \getdata_reg[3]_rep__0_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[2]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_11\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \getdata_reg[6]_rep_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[0]_rep__0_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_13\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[2]_rep_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[2]_rep_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[6]_rep_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[1]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[6]_rep_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[2]_rep_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[0]_rep__0_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[2]_rep_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[0]_rep__0_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[2]_rep_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[3]_rep__0_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[2]_rep_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[6]_rep_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[0]_rep__0_5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_ch;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_ch is
  signal \^outreg_reg[7]\ : STD_LOGIC;
  signal \^valid_reg\ : STD_LOGIC;
  signal wreg_ch_noise_amp_cof_d64_w16_n_0 : STD_LOGIC;
  signal wreg_ch_trig_pulsewidth_d77_w16_n_0 : STD_LOGIC;
begin
  \outreg_reg[7]\ <= \^outreg_reg[7]\;
  valid_reg <= \^valid_reg\;
wreg_ch_filter_data_d62: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo__parameterized1\
     port map (
      \addr_reg[5]\ => \addr_reg[5]\,
      clk => clk,
      isa_cs_reg => isa_cs_reg_1,
      isa_getdata(7 downto 0) => isa_getdata(7 downto 0),
      reset => reset,
      reset_0 => reset_0,
      wr_en0 => wr_en0,
      wreg_ch_filter_rd_data(7 downto 0) => wreg_ch_filter_rd_data(7 downto 0),
      wreg_ch_filter_rd_en => wreg_ch_filter_rd_en,
      wreg_ch_filter_rd_len(3 downto 0) => wreg_ch_filter_rd_len(3 downto 0)
    );
wreg_ch_i_amp_d61_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized38\
     port map (
      D(6) => p_0_in(3),
      D(5 downto 4) => \getdata_reg[7]_rep\(5 downto 4),
      D(3) => p_0_in(2),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep__0\,
      D(0) => \getdata_reg[0]_rep__0\,
      \addr_reg[1]\(0) => \addr_reg[1]_0\(0),
      clk => clk,
      \getdata_reg[3]_rep__0\(0) => \getdata_reg[7]_rep\(2),
      reset => \^valid_reg\,
      wreg_ch_i_amp(7 downto 0) => wreg_ch_i_amp(7 downto 0),
      wreg_ch_i_amp_valid => wreg_ch_i_amp_valid
    );
wreg_ch_main_amp_d58_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized35\
     port map (
      D(7) => p_0_in(3),
      D(6 downto 5) => \getdata_reg[7]_rep\(5 downto 4),
      D(4 downto 3) => p_0_in(2 downto 1),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep__0\,
      D(0) => \getdata_reg[0]_rep__0\,
      clk => clk,
      isa_cs_reg(0) => isa_cs_reg(0),
      reset => \^valid_reg\,
      wreg_ch_main_amp(7 downto 0) => wreg_ch_main_amp(7 downto 0),
      wreg_ch_main_amp_valid => wreg_ch_main_amp_valid
    );
wreg_ch_noise_amp_cof_d64_w16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized40\
     port map (
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep__0\,
      D(0) => \getdata_reg[0]_rep__0\,
      Q(0) => \rv_len_reg[4]_5\(0),
      \addr_reg[6]\ => \addr_reg[6]_8\,
      \addr_reg[6]_0\ => \addr_reg[6]_9\,
      \check_reg[0]_0\ => \check_reg[0]_10\,
      \check_reg[0]_1\ => \check_reg[0]_11\,
      \check_reg[3]_0\(0) => \check_reg[3]_6\(0),
      clk => clk,
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0\,
      \getdata_reg[6]_rep\(0) => \getdata_reg[6]_rep_0\(0),
      \getdata_reg[6]_rep_0\(0) => \getdata_reg[6]_rep_3\(0),
      \getdata_reg[7]_rep\(4) => \getdata_reg[7]_rep\(6),
      \getdata_reg[7]_rep\(3) => \getdata_reg[6]_rep\,
      \getdata_reg[7]_rep\(2) => \getdata_reg[5]_rep\,
      \getdata_reg[7]_rep\(1 downto 0) => \getdata_reg[7]_rep\(3 downto 2),
      \getdata_reg[7]_rep_0\(7 downto 0) => \getdata_reg[7]_rep_2\(7 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\ => wreg_ch_noise_amp_cof_d64_w16_n_0,
      \rv_len_reg[0]_1\(0) => \rv_len_reg[0]_8\(0),
      wreg_ch_noise_amp_cof(15 downto 0) => wreg_ch_noise_amp_cof(15 downto 0),
      wreg_ch_noise_amp_cof_valid => wreg_ch_noise_amp_cof_valid
    );
wreg_ch_noise_comp_d63_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized39\
     port map (
      D(7) => p_0_in(3),
      D(6 downto 5) => \getdata_reg[7]_rep\(5 downto 4),
      D(4 downto 3) => p_0_in(2 downto 1),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep__0\,
      D(0) => \getdata_reg[0]_rep__0\,
      \addr_reg[2]\(0) => \addr_reg[2]\(0),
      clk => clk,
      reset => \^valid_reg\,
      wreg_ch_noise_comp(7 downto 0) => wreg_ch_noise_comp(7 downto 0),
      wreg_ch_noise_comp_valid => wreg_ch_noise_comp_valid
    );
wreg_ch_noise_delay_d65_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized41\
     port map (
      D(5) => p_0_in(3),
      D(4) => \getdata_reg[7]_rep\(4),
      D(3 downto 2) => p_0_in(2 downto 1),
      D(1) => \getdata_reg[1]_rep__0\,
      D(0) => \getdata_reg[0]_rep__0\,
      \addr_reg[1]\(0) => \addr_reg[1]_1\(0),
      clk => clk,
      \getdata_reg[6]_rep\ => \getdata_reg[6]_rep\,
      p_0_in(0) => p_0_in(0),
      reset => \^valid_reg\,
      wreg_ch_noise_delay(7 downto 0) => wreg_ch_noise_delay(7 downto 0),
      wreg_ch_noise_delay_valid => wreg_ch_noise_delay_valid
    );
wreg_ch_pre_amp_d59_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized36\
     port map (
      D(6) => p_0_in(3),
      D(5 downto 4) => \getdata_reg[7]_rep\(5 downto 4),
      D(3) => p_0_in(2),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep__0\,
      D(0) => \getdata_reg[0]_rep__0\,
      \addr_reg[1]\(0) => \addr_reg[1]\(0),
      clk => clk,
      \getdata_reg[3]_rep__0\(0) => \getdata_reg[7]_rep\(2),
      reset => \^valid_reg\,
      wreg_ch_pre_amp(7 downto 0) => wreg_ch_pre_amp(7 downto 0),
      wreg_ch_pre_amp_valid => wreg_ch_pre_amp_valid
    );
wreg_ch_sample_rate_d56_w16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized33\
     port map (
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep__0\,
      D(0) => \getdata_reg[0]_rep__0\,
      Q(0) => \rv_len_reg[4]_7\(0),
      \addr_reg[1]\ => \addr_reg[1]_6\,
      \addr_reg[2]\ => \addr_reg[2]_3\,
      \check_reg[0]_0\ => \check_reg[0]_8\,
      \check_reg[0]_1\ => \check_reg[0]_9\,
      \check_reg[3]_0\(0) => \check_reg[3]_5\(0),
      clk => clk,
      \getdata_reg[2]_rep\(0) => \getdata_reg[2]_rep_0\(0),
      \getdata_reg[2]_rep_0\(0) => \getdata_reg[2]_rep_2\(0),
      \getdata_reg[3]_rep\ => \getdata_reg[3]_rep\,
      \getdata_reg[3]_rep_0\ => \getdata_reg[3]_rep_1\,
      \getdata_reg[7]_rep\(3) => \getdata_reg[7]_rep\(6),
      \getdata_reg[7]_rep\(2) => \getdata_reg[6]_rep\,
      \getdata_reg[7]_rep\(1) => \getdata_reg[5]_rep\,
      \getdata_reg[7]_rep\(0) => \getdata_reg[7]_rep\(3),
      \getdata_reg[7]_rep_0\(7 downto 0) => \getdata_reg[7]_rep_1\(7 downto 0),
      reset => wreg_ch_noise_amp_cof_d64_w16_n_0,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_9\(0),
      wreg_ch_sample_rate(15 downto 0) => wreg_ch_sample_rate(15 downto 0),
      wreg_ch_sample_rate_valid => wreg_ch_sample_rate_valid
    );
wreg_ch_sign_handle_d57_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized34\
     port map (
      D(7) => p_0_in(3),
      D(6 downto 5) => \getdata_reg[7]_rep\(5 downto 4),
      D(4 downto 3) => p_0_in(2 downto 1),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep__0\,
      D(0) => \getdata_reg[0]_rep__0\,
      E(0) => E(0),
      clk => clk,
      reset => \^valid_reg\,
      wreg_ch_sign_handle(7 downto 0) => wreg_ch_sign_handle(7 downto 0),
      wreg_ch_sign_handle_valid => wreg_ch_sign_handle_valid
    );
wreg_ch_start_suscycle_d69_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized45\
     port map (
      D(4) => p_0_in(3),
      D(3) => \getdata_reg[7]_rep\(4),
      D(2) => p_0_in(2),
      D(1) => \getdata_reg[1]_rep__0\,
      D(0) => \getdata_reg[0]_rep__0\,
      \addr_reg[6]\(0) => \addr_reg[6]\(0),
      clk => clk,
      \getdata_reg[6]_rep\(1) => \getdata_reg[6]_rep\,
      \getdata_reg[6]_rep\(0) => \getdata_reg[7]_rep\(2),
      p_0_in(0) => p_0_in(0),
      reset => \^valid_reg\,
      wreg_ch_start_suscycle(7 downto 0) => wreg_ch_start_suscycle(7 downto 0),
      wreg_ch_start_suscycle_valid => wreg_ch_start_suscycle_valid
    );
wreg_ch_start_susnum_d68_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized44\
     port map (
      D(4) => p_0_in(3),
      D(3) => \getdata_reg[7]_rep\(4),
      D(2) => p_0_in(2),
      D(1) => \getdata_reg[1]_rep__0\,
      D(0) => \getdata_reg[0]_rep__0\,
      Q(1 downto 0) => \rv_len_reg[2]\(1 downto 0),
      \addr_reg[6]\ => \addr_reg[6]_5\,
      \check_reg[0]_0\ => \check_reg[0]_13\,
      \check_reg[0]_1\ => \check_reg[0]_14\,
      \check_reg[3]_0\(0) => \check_reg[3]_8\(0),
      clk => clk,
      \getdata_reg[2]\(0) => \getdata_reg[2]_0\(0),
      \getdata_reg[2]_rep\(0) => \getdata_reg[2]_rep_3\(0),
      \getdata_reg[3]_rep\ => \getdata_reg[3]_rep\,
      \getdata_reg[3]_rep_0\ => \getdata_reg[3]_rep_2\,
      \getdata_reg[6]_rep\(1) => \getdata_reg[6]_rep\,
      \getdata_reg[6]_rep\(0) => p_0_in(0),
      \getdata_reg[7]_rep\(7 downto 0) => \getdata_reg[7]_rep_5\(7 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_5\(0),
      \rv_len_reg[2]_0\ => \rv_len_reg[2]_0\,
      wreg_ch_start_susnum(31 downto 0) => wreg_ch_start_susnum(31 downto 0),
      wreg_ch_start_susnum_valid => wreg_ch_start_susnum_valid
    );
wreg_ch_start_sustime_d67_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized43\
     port map (
      D(1) => \getdata_reg[2]_rep\,
      D(0) => \getdata_reg[0]_rep__0\,
      Q(1 downto 0) => \check_reg[7]_0\(1 downto 0),
      \addr_reg[6]\ => \addr_reg[6]_7\,
      \check_reg[0]_0\ => \check_reg[0]_3\,
      \check_reg[0]_1\ => \check_reg[0]_12\,
      \check_reg[3]_0\(0) => \check_reg[3]\(0),
      clk => clk,
      \getdata_reg[1]_rep\ => \getdata_reg[1]_rep\,
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_1\,
      \getdata_reg[6]_rep\(0) => \getdata_reg[6]_rep_1\(0),
      \getdata_reg[6]_rep_0\(0) => \getdata_reg[6]_rep_4\(0),
      \getdata_reg[7]_rep\(4) => \getdata_reg[7]_rep\(6),
      \getdata_reg[7]_rep\(3) => \getdata_reg[6]_rep\,
      \getdata_reg[7]_rep\(2) => \getdata_reg[5]_rep\,
      \getdata_reg[7]_rep\(1 downto 0) => \getdata_reg[7]_rep\(3 downto 2),
      \getdata_reg[7]_rep_0\(7 downto 0) => \getdata_reg[7]_rep_4\(7 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_7\(0),
      \rv_len_reg[2]_0\ => \rv_len_reg[2]_1\,
      wreg_ch_start_sustime(31 downto 0) => wreg_ch_start_sustime(31 downto 0),
      wreg_ch_start_sustime_valid => wreg_ch_start_sustime_valid
    );
wreg_ch_start_targettime_d66_w64: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized42\
     port map (
      D(1) => \getdata_reg[2]_rep\,
      D(0) => \getdata_reg[0]_rep__0\,
      Q(1 downto 0) => Q(1 downto 0),
      \addr_reg[6]\ => \addr_reg[6]_6\,
      \check_reg[0]_0\ => \check_reg[0]_1\,
      \check_reg[0]_1\ => \check_reg[0]_2\,
      \check_reg[3]_0\(0) => \check_reg[3]_7\(0),
      clk => clk,
      \getdata_reg[1]_rep\(0) => \getdata_reg[1]_rep_0\(0),
      \getdata_reg[1]_rep__0\ => \getdata_reg[1]_rep__0\,
      \getdata_reg[1]_rep__0_0\(0) => \getdata_reg[1]_rep__0_0\(0),
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_0\,
      \getdata_reg[7]_rep\(4) => \getdata_reg[7]_rep\(6),
      \getdata_reg[7]_rep\(3) => \getdata_reg[6]_rep\,
      \getdata_reg[7]_rep\(2) => \getdata_reg[5]_rep\,
      \getdata_reg[7]_rep\(1 downto 0) => \getdata_reg[7]_rep\(3 downto 2),
      \getdata_reg[7]_rep_0\(7 downto 0) => \getdata_reg[7]_rep_3\(7 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_6\(0),
      \rv_len_reg[3]_0\ => \rv_len_reg[3]\,
      wreg_ch_start_targettime(63 downto 0) => wreg_ch_start_targettime(63 downto 0),
      wreg_ch_start_targettime_valid => wreg_ch_start_targettime_valid
    );
wreg_ch_stop_suscycle_d72_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized48\
     port map (
      D(6) => p_0_in(3),
      D(5) => \getdata_reg[7]_rep\(4),
      D(4 downto 3) => p_0_in(2 downto 1),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep__0\,
      D(0) => \getdata_reg[0]_rep__0\,
      \addr_reg[6]\(0) => \addr_reg[6]_0\(0),
      clk => clk,
      \getdata_reg[6]_rep\ => \getdata_reg[6]_rep\,
      reset => \^valid_reg\,
      wreg_ch_stop_suscycle(7 downto 0) => wreg_ch_stop_suscycle(7 downto 0),
      wreg_ch_stop_suscycle_valid => wreg_ch_stop_suscycle_valid
    );
wreg_ch_stop_susnum_d71_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized47\
     port map (
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep__0\,
      D(0) => \getdata_reg[0]_rep__0\,
      addr(0) => addr(0),
      \addr_reg[1]\ => \addr_reg[1]_4\,
      \addr_reg[1]_0\ => \addr_reg[1]_5\,
      \addr_reg[5]\ => \addr_reg[5]_0\,
      \check_reg[3]_0\(0) => \check_reg[3]_9\(0),
      clk => clk,
      \getdata_reg[2]\(0) => \getdata_reg[2]_1\(0),
      \getdata_reg[2]_rep\(0) => \getdata_reg[2]_rep_4\(0),
      \getdata_reg[3]_rep\ => \getdata_reg[3]_rep\,
      \getdata_reg[3]_rep_0\ => \getdata_reg[3]_rep_4\,
      \getdata_reg[5]_rep\ => \getdata_reg[5]_rep\,
      \getdata_reg[7]_rep\(2 downto 1) => \getdata_reg[7]_rep\(6 downto 5),
      \getdata_reg[7]_rep\(0) => \getdata_reg[7]_rep\(3),
      \getdata_reg[7]_rep_0\(7 downto 0) => \getdata_reg[7]_rep_7\(7 downto 0),
      reset => reset,
      \result_data_reg[0]_0\ => \result_data_reg[0]\,
      wreg_ch_stop_susnum(31 downto 0) => wreg_ch_stop_susnum(31 downto 0),
      wreg_ch_stop_susnum_valid => wreg_ch_stop_susnum_valid
    );
wreg_ch_stop_sustime_d70_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized46\
     port map (
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep__0\,
      D(0) => \getdata_reg[0]_rep__0\,
      Q(1 downto 0) => \check_reg[7]\(1 downto 0),
      \addr_reg[1]\ => \addr_reg[1]_2\,
      \addr_reg[3]\ => \addr_reg[3]_0\,
      \check_reg[0]_0\ => \check_reg[0]_4\,
      \check_reg[0]_1\ => \check_reg[0]_15\,
      \check_reg[3]_0\(0) => \check_reg[3]_0\(0),
      clk => clk,
      \getdata_reg[0]_rep__0\(0) => \getdata_reg[0]_rep__0_0\(0),
      \getdata_reg[0]_rep__0_0\(0) => \getdata_reg[0]_rep__0_3\(0),
      \getdata_reg[3]_rep\ => \getdata_reg[3]_rep\,
      \getdata_reg[3]_rep_0\ => \getdata_reg[3]_rep_3\,
      \getdata_reg[5]_rep\ => \getdata_reg[5]_rep\,
      \getdata_reg[7]_rep\(2 downto 1) => \getdata_reg[7]_rep\(6 downto 5),
      \getdata_reg[7]_rep\(0) => \getdata_reg[7]_rep\(3),
      \getdata_reg[7]_rep_0\(7 downto 0) => \getdata_reg[7]_rep_6\(7 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]\(0),
      wreg_ch_stop_sustime(31 downto 0) => wreg_ch_stop_sustime(31 downto 0),
      wreg_ch_stop_sustime_valid => wreg_ch_stop_sustime_valid
    );
wreg_ch_trig_dropratio_d79_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized55\
     port map (
      D(6) => p_0_in(3),
      D(5) => \getdata_reg[7]_rep\(4),
      D(4 downto 3) => p_0_in(2 downto 1),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep__0\,
      D(0) => \getdata_reg[0]_rep__0\,
      \addr_reg[2]\(0) => \addr_reg[2]_0\(0),
      clk => clk,
      \getdata_reg[6]\(0) => \getdata_reg[7]_rep\(5),
      reset => reset,
      valid_reg_0 => \^valid_reg\,
      wreg_ch_trig_dropratio(7 downto 0) => wreg_ch_trig_dropratio(7 downto 0),
      wreg_ch_trig_dropratio_valid => wreg_ch_trig_dropratio_valid
    );
wreg_ch_trig_droptime_d76_w16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized52\
     port map (
      D(1) => p_0_in(0),
      D(0) => \getdata_reg[7]_rep\(0),
      E(0) => \check_reg[0]_0\,
      Q(0) => \rv_len_reg[4]_2\(0),
      \addr_reg[2]\ => \addr_reg[2]_2\,
      \addr_reg[3]\ => \addr_reg[3]_1\,
      \addr_reg[6]\ => \addr_reg[6]_2\,
      \check_reg[3]_0\(0) => \check_reg[3]_2\(0),
      clk => clk,
      \getdata_reg[1]_rep\ => \getdata_reg[1]_rep\,
      \getdata_reg[2]\(0) => \getdata_reg[2]_3\(0),
      \getdata_reg[2]_rep\(0) => \getdata_reg[2]_rep_6\(0),
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_4\,
      \getdata_reg[7]_rep\(4) => \getdata_reg[7]_rep\(6),
      \getdata_reg[7]_rep\(3) => \getdata_reg[6]_rep\,
      \getdata_reg[7]_rep\(2) => \getdata_reg[5]_rep\,
      \getdata_reg[7]_rep\(1 downto 0) => \getdata_reg[7]_rep\(3 downto 2),
      \getdata_reg[7]_rep_0\(6 downto 0) => \getdata_reg[7]_rep_11\(6 downto 0),
      \outreg_reg[7]_0\ => \^outreg_reg[7]\,
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_2\(0),
      wreg_ch_trig_droptime(15 downto 0) => wreg_ch_trig_droptime(15 downto 0),
      wreg_ch_trig_droptime_valid => wreg_ch_trig_droptime_valid
    );
wreg_ch_trig_pulsewidth_d77_w16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized53\
     port map (
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep__0\,
      D(0) => \getdata_reg[0]_rep__0\,
      Q(0) => \rv_len_reg[4]_3\(0),
      \addr_reg[3]\ => \addr_reg[3]_2\,
      \addr_reg[6]\ => \addr_reg[6]_3\,
      \check_reg[0]_0\ => \check_reg[0]_5\,
      \check_reg[0]_1\ => \check_reg[0]_6\,
      \check_reg[3]_0\(0) => \check_reg[3]_3\(0),
      clk => clk,
      \getdata_reg[3]_rep\ => \getdata_reg[3]_rep\,
      \getdata_reg[3]_rep_0\ => \getdata_reg[3]_rep_6\,
      \getdata_reg[6]_rep\(0) => \getdata_reg[6]_rep_2\(0),
      \getdata_reg[6]_rep_0\(0) => \getdata_reg[6]_rep_5\(0),
      \getdata_reg[7]_rep\(3) => \getdata_reg[7]_rep\(6),
      \getdata_reg[7]_rep\(2) => \getdata_reg[6]_rep\,
      \getdata_reg[7]_rep\(1) => \getdata_reg[5]_rep\,
      \getdata_reg[7]_rep\(0) => \getdata_reg[7]_rep\(3),
      \getdata_reg[7]_rep_0\(7 downto 0) => \getdata_reg[7]_rep_12\(7 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\ => wreg_ch_trig_pulsewidth_d77_w16_n_0,
      \rv_len_reg[0]_1\(0) => \rv_len_reg[0]_3\(0),
      wreg_ch_trig_pulsewidth(15 downto 0) => wreg_ch_trig_pulsewidth(15 downto 0),
      wreg_ch_trig_pulsewidth_valid => wreg_ch_trig_pulsewidth_valid
    );
wreg_ch_trig_riseratio_d78_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized54\
     port map (
      D(6) => p_0_in(3),
      D(5) => \getdata_reg[7]_rep\(4),
      D(4 downto 3) => p_0_in(2 downto 1),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep__0\,
      D(0) => \getdata_reg[0]_rep__0\,
      clk => clk,
      \getdata_reg[6]\(0) => \getdata_reg[7]_rep\(5),
      isa_cs_reg(0) => isa_cs_reg_0(0),
      reset => \^valid_reg\,
      wreg_ch_trig_riseratio(7 downto 0) => wreg_ch_trig_riseratio(7 downto 0),
      wreg_ch_trig_riseratio_valid => wreg_ch_trig_riseratio_valid
    );
wreg_ch_trig_risetime_d75_w16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized51\
     port map (
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep__0\,
      D(0) => \getdata_reg[0]_rep__0\,
      Q(0) => \rv_len_reg[4]_0\(0),
      \addr_reg[1]\ => \addr_reg[1]_3\,
      \addr_reg[6]\ => \addr_reg[6]_1\,
      \check_reg[0]_0\ => \check_reg[0]_18\,
      \check_reg[0]_1\ => \check_reg[0]_19\,
      \check_reg[3]_0\(0) => \check_reg[3]_11\(0),
      clk => clk,
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_3\,
      \getdata_reg[3]_rep__0_0\(0) => \getdata_reg[3]_rep__0_5\(0),
      \getdata_reg[3]_rep__0_1\(0) => \getdata_reg[3]_rep__0_6\(0),
      \getdata_reg[7]_rep\(4) => \getdata_reg[7]_rep\(6),
      \getdata_reg[7]_rep\(3) => \getdata_reg[6]_rep\,
      \getdata_reg[7]_rep\(2) => \getdata_reg[5]_rep\,
      \getdata_reg[7]_rep\(1 downto 0) => \getdata_reg[7]_rep\(3 downto 2),
      \getdata_reg[7]_rep_0\(7 downto 0) => \getdata_reg[7]_rep_10\(7 downto 0),
      reset => wreg_ch_trig_pulsewidth_d77_w16_n_0,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_0\(0),
      wreg_ch_trig_risetime(15 downto 0) => wreg_ch_trig_risetime(15 downto 0),
      wreg_ch_trig_risetime_valid => wreg_ch_trig_risetime_valid
    );
wreg_ch_trig_rmsvalue_d80_w16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized56\
     port map (
      D(1) => \getdata_reg[2]_rep\,
      D(0) => \getdata_reg[1]_rep__0\,
      Q(0) => \rv_len_reg[4]\(0),
      \addr_reg[3]\ => \addr_reg[3]\,
      \addr_reg[7]\ => \addr_reg[7]_0\,
      \check_reg[0]_0\ => \check_reg[0]_20\,
      \check_reg[0]_1\ => \check_reg[0]_21\,
      \check_reg[3]_0\(0) => \check_reg[3]_12\(0),
      clk => clk,
      \getdata_reg[0]_rep\ => \getdata_reg[0]_rep\,
      \getdata_reg[0]_rep__0\(0) => \getdata_reg[0]_rep__0_2\(0),
      \getdata_reg[0]_rep__0_0\(0) => \getdata_reg[0]_rep__0_5\(0),
      \getdata_reg[3]_rep\ => \getdata_reg[3]_rep\,
      \getdata_reg[3]_rep_0\ => \getdata_reg[3]_rep_7\,
      \getdata_reg[5]_rep\ => \getdata_reg[5]_rep\,
      \getdata_reg[7]_rep\(2 downto 1) => \getdata_reg[7]_rep\(6 downto 5),
      \getdata_reg[7]_rep\(0) => \getdata_reg[7]_rep\(3),
      \getdata_reg[7]_rep_0\(7 downto 0) => \getdata_reg[7]_rep_13\(7 downto 0),
      reset => \^outreg_reg[7]\,
      \rv_len_reg[0]_0\(0) => D(0),
      wreg_ch_trig_rmsvalue(15 downto 0) => wreg_ch_trig_rmsvalue(15 downto 0),
      wreg_ch_trig_rmsvalue_valid => wreg_ch_trig_rmsvalue_valid
    );
wreg_ch_trig_threshold_n_d74_w16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized50\
     port map (
      D(3) => p_0_in(2),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep__0\,
      D(0) => \getdata_reg[0]_rep__0\,
      E(0) => \check_reg[0]\,
      Q(0) => \rv_len_reg[4]_1\(0),
      \addr_reg[2]\ => \addr_reg[2]_1\,
      \addr_reg[6]\ => \addr_reg[6]_2\,
      \check_reg[3]_0\(0) => \check_reg[3]_1\(0),
      clk => clk,
      \getdata_reg[2]\(0) => \getdata_reg[2]_2\(0),
      \getdata_reg[2]_rep\(0) => \getdata_reg[2]_rep_5\(0),
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_2\,
      \getdata_reg[6]\(0) => \getdata_reg[7]_rep\(5),
      \getdata_reg[7]_rep\(3) => \getdata_reg[7]_rep\(6),
      \getdata_reg[7]_rep\(2) => \getdata_reg[6]_rep\,
      \getdata_reg[7]_rep\(1) => \getdata_reg[5]_rep\,
      \getdata_reg[7]_rep\(0) => \getdata_reg[7]_rep\(2),
      \getdata_reg[7]_rep_0\(6 downto 0) => \getdata_reg[7]_rep_9\(6 downto 0),
      isa_cs_reg => isa_cs_reg_2,
      reset => wreg_ch_noise_amp_cof_d64_w16_n_0,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_1\(0),
      wreg_ch_trig_threshold_n(15 downto 0) => wreg_ch_trig_threshold_n(15 downto 0),
      wreg_ch_trig_threshold_n_valid => wreg_ch_trig_threshold_n_valid
    );
wreg_ch_trig_threshold_p_d73_w16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized49\
     port map (
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep__0\,
      D(0) => \getdata_reg[0]_rep__0\,
      Q(0) => \rv_len_reg[4]_4\(0),
      \addr_reg[4]\ => \addr_reg[4]\,
      \addr_reg[6]\ => \addr_reg[6]_4\,
      \check_reg[0]_0\ => \check_reg[0]_16\,
      \check_reg[0]_1\ => \check_reg[0]_17\,
      \check_reg[3]_0\(0) => \check_reg[3]_10\(0),
      clk => clk,
      \getdata_reg[0]_rep__0\(0) => \getdata_reg[0]_rep__0_1\(0),
      \getdata_reg[0]_rep__0_0\(0) => \getdata_reg[0]_rep__0_4\(0),
      \getdata_reg[3]_rep\ => \getdata_reg[3]_rep\,
      \getdata_reg[3]_rep_0\ => \getdata_reg[3]_rep_5\,
      \getdata_reg[7]_rep\(3) => \getdata_reg[7]_rep\(6),
      \getdata_reg[7]_rep\(2) => \getdata_reg[6]_rep\,
      \getdata_reg[7]_rep\(1) => \getdata_reg[5]_rep\,
      \getdata_reg[7]_rep\(0) => \getdata_reg[7]_rep\(3),
      \getdata_reg[7]_rep_0\(7 downto 0) => \getdata_reg[7]_rep_8\(7 downto 0),
      reset => wreg_ch_trig_pulsewidth_d77_w16_n_0,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_4\(0),
      wreg_ch_trig_threshold_p(15 downto 0) => wreg_ch_trig_threshold_p(15 downto 0),
      wreg_ch_trig_threshold_p_valid => wreg_ch_trig_threshold_p_valid
    );
wreg_ch_v_amp_d60_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized37\
     port map (
      \addr_reg[7]\(0) => \addr_reg[7]\(0),
      clk => clk,
      \getdata_reg[6]_rep\(1) => \getdata_reg[6]_rep\,
      \getdata_reg[6]_rep\(0) => \getdata_reg[5]_rep\,
      \getdata_reg[7]_rep\(4) => \getdata_reg[7]_rep\(6),
      \getdata_reg[7]_rep\(3 downto 0) => \getdata_reg[7]_rep\(3 downto 0),
      p_0_in(0) => p_0_in(0),
      reset => \^valid_reg\,
      wreg_ch_v_amp(7 downto 0) => wreg_ch_v_amp(7 downto 0),
      wreg_ch_v_amp_valid => wreg_ch_v_amp_valid
    );
wreg_ch_zero_cal_d55_w16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized32\
     port map (
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep__0\,
      D(0) => \getdata_reg[0]_rep__0\,
      Q(0) => \rv_len_reg[4]_6\(0),
      \addr_reg[1]\ => \addr_reg[1]_7\,
      \addr_reg[3]\ => \addr_reg[3]_3\,
      \addr_reg[3]_0\(0) => \addr_reg[3]_4\(0),
      \check_reg[0]_0\ => \check_reg[0]_7\,
      \check_reg[3]_0\(0) => \check_reg[3]_4\(0),
      clk => clk,
      \getdata_reg[2]\(0) => \getdata_reg[2]\(0),
      \getdata_reg[2]_rep\(0) => \getdata_reg[2]_rep_1\(0),
      \getdata_reg[3]_rep\ => \getdata_reg[3]_rep\,
      \getdata_reg[3]_rep_0\ => \getdata_reg[3]_rep_0\,
      \getdata_reg[7]_rep\(3) => \getdata_reg[7]_rep\(6),
      \getdata_reg[7]_rep\(2) => \getdata_reg[6]_rep\,
      \getdata_reg[7]_rep\(1) => \getdata_reg[5]_rep\,
      \getdata_reg[7]_rep\(0) => \getdata_reg[7]_rep\(3),
      \getdata_reg[7]_rep_0\(7 downto 0) => \getdata_reg[7]_rep_0\(7 downto 0),
      \outreg_reg[0]_0\ => \outreg_reg[0]\,
      reset => reset_1,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_10\(0),
      wreg_ch_zero_cal(15 downto 0) => wreg_ch_zero_cal(15 downto 0),
      wreg_ch_zero_cal_valid => wreg_ch_zero_cal_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_mem is
  port (
    wreg_mem_rd_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_mem_rd_len : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wreg_mem_ctrl_valid : out STD_LOGIC;
    wreg_mem_len_valid : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    valid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \addr_reg[6]\ : out STD_LOGIC;
    \addr_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[1]\ : out STD_LOGIC;
    \addr_reg[2]\ : out STD_LOGIC;
    \addr_reg[0]\ : out STD_LOGIC;
    wr_up : out STD_LOGIC;
    wreg_mem_addr_valid : out STD_LOGIC;
    \outreg_reg[0]\ : out STD_LOGIC;
    \outreg_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]\ : out STD_LOGIC;
    \result_data_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]\ : out STD_LOGIC;
    \result_data_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \result_data_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \result_data_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_1\ : out STD_LOGIC;
    \result_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_2\ : out STD_LOGIC;
    \check_reg[0]_3\ : out STD_LOGIC;
    \check_reg[0]_4\ : out STD_LOGIC;
    \rv_len_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[7]_1\ : out STD_LOGIC;
    \result_data_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_5\ : out STD_LOGIC;
    \result_data_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_6\ : out STD_LOGIC;
    \result_data_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_7\ : out STD_LOGIC;
    \result_data_reg[31]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_8\ : out STD_LOGIC;
    \result_data_reg[15]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    valid_reg_0 : out STD_LOGIC;
    \check_reg[0]_9\ : out STD_LOGIC;
    \result_data_reg[15]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_10\ : out STD_LOGIC;
    \outreg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[15]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_11\ : out STD_LOGIC;
    \result_data_reg[31]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rv_len_reg[0]_0\ : out STD_LOGIC;
    \result_data_reg[63]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_12\ : out STD_LOGIC;
    \rv_len_reg[0]_1\ : out STD_LOGIC;
    \result_data_reg[31]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_13\ : out STD_LOGIC;
    \result_data_reg[15]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_14\ : out STD_LOGIC;
    \rv_len_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_3\ : out STD_LOGIC;
    \result_data_reg[15]_5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_15\ : out STD_LOGIC;
    \result_data_reg[63]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    check : out STD_LOGIC;
    \result_data_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_16\ : out STD_LOGIC;
    \result_data_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_17\ : out STD_LOGIC;
    \result_data_reg[0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_18\ : out STD_LOGIC;
    \result_data_reg[0]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_19\ : out STD_LOGIC;
    \result_data_reg[0]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_20\ : out STD_LOGIC;
    \result_data_reg[0]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_21\ : out STD_LOGIC;
    \result_data_reg[15]_6\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_22\ : out STD_LOGIC;
    \result_data_reg[31]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \result_data_reg[63]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_23\ : out STD_LOGIC;
    \result_data_reg[31]_5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \result_data_reg[31]_6\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \result_data_reg[15]_7\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \result_data_reg[15]_8\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_24\ : out STD_LOGIC;
    \result_data_reg[15]_9\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \result_data_reg[15]_10\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rv_len_reg[0]_4\ : out STD_LOGIC;
    \result_data_reg[15]_11\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_25\ : out STD_LOGIC;
    \rv_len_reg[0]_5\ : out STD_LOGIC;
    \result_data_reg[31]_7\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_26\ : out STD_LOGIC;
    \rv_len_reg[0]_6\ : out STD_LOGIC;
    \result_data_reg[31]_8\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_27\ : out STD_LOGIC;
    \rv_len_reg[0]_7\ : out STD_LOGIC;
    adv_down_reg : out STD_LOGIC;
    \result_data_reg[31]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_9\ : out STD_LOGIC;
    \result_data_reg[31]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_11\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_11\ : out STD_LOGIC;
    \rv_len_reg[0]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_12\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_14\ : out STD_LOGIC;
    \rv_len_reg[0]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_28\ : out STD_LOGIC;
    \check_reg[0]_29\ : out STD_LOGIC;
    \rv_len_reg[0]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_17\ : out STD_LOGIC;
    \rv_len_reg[0]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_20\ : out STD_LOGIC;
    \rv_len_reg[0]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_22\ : out STD_LOGIC;
    \rv_len_reg[0]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_24\ : out STD_LOGIC;
    \rv_len_reg[0]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_26\ : out STD_LOGIC;
    \rv_len_reg[0]_27\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_28\ : out STD_LOGIC;
    \result_data_reg[31]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_29\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_30\ : out STD_LOGIC;
    \result_data_reg[31]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_32\ : out STD_LOGIC;
    \result_data_reg[31]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_33\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_34\ : out STD_LOGIC;
    \result_data_reg[31]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_35\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_36\ : out STD_LOGIC;
    \result_data_reg[31]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_37\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_38\ : out STD_LOGIC;
    \rv_len_reg[0]_39\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_40\ : out STD_LOGIC;
    valid_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_2 : out STD_LOGIC;
    \result_data_reg[63]_2\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_41\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_19\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_42\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_4 : out STD_LOGIC;
    \result_data_reg[31]_20\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_43\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_21\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_22\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_6 : out STD_LOGIC;
    \result_data_reg[31]_23\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_46\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_30\ : out STD_LOGIC;
    \check_reg[0]_31\ : out STD_LOGIC;
    \check_reg[0]_32\ : out STD_LOGIC;
    \check_reg[0]_33\ : out STD_LOGIC;
    \rv_len_reg[0]_47\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_24\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_48\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_25\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rv_len_reg[0]_49\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_50\ : out STD_LOGIC;
    \check_reg[0]_34\ : out STD_LOGIC;
    \result_data_reg[31]_26\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_51\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_52\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_27\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_53\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_35\ : out STD_LOGIC;
    \check_reg[0]_36\ : out STD_LOGIC;
    \result_data_reg[31]_28\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_54\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \outreg_reg[31]\ : out STD_LOGIC;
    \outreg_reg[0]_1\ : out STD_LOGIC;
    \outreg_reg[0]_2\ : out STD_LOGIC;
    \outreg_reg[31]_0\ : out STD_LOGIC;
    \outreg_reg[31]_1\ : out STD_LOGIC;
    \outreg_reg[31]_2\ : out STD_LOGIC;
    \outreg_reg[31]_3\ : out STD_LOGIC;
    \outreg_reg[31]_4\ : out STD_LOGIC;
    \outreg_reg[31]_5\ : out STD_LOGIC;
    \outreg_reg[31]_6\ : out STD_LOGIC;
    \outreg_reg[31]_7\ : out STD_LOGIC;
    \outreg_reg[31]_8\ : out STD_LOGIC;
    \outreg_reg[31]_9\ : out STD_LOGIC;
    \outreg_reg[63]\ : out STD_LOGIC;
    \outreg_reg[31]_10\ : out STD_LOGIC;
    \outreg_reg[0]_3\ : out STD_LOGIC;
    \result_data_reg[15]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_55\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_56\ : out STD_LOGIC;
    \result_data_reg[0]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_37\ : out STD_LOGIC;
    \rv_len_reg[0]_57\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_29\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[15]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_58\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_59\ : out STD_LOGIC;
    \rv_len_reg[0]_60\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_61\ : out STD_LOGIC;
    \result_data_reg[15]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_62\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_63\ : out STD_LOGIC;
    \result_data_reg[15]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_64\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_65\ : out STD_LOGIC;
    \result_data_reg[31]_30\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_66\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_67\ : out STD_LOGIC;
    \result_data_reg[15]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_68\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_69\ : out STD_LOGIC;
    \result_data_reg[15]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_70\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_71\ : out STD_LOGIC;
    \rv_len_reg[0]_72\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_73\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_74\ : out STD_LOGIC;
    \result_data_reg[63]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_75\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[15]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_76\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_77\ : out STD_LOGIC;
    \rv_len_reg[0]_78\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_79\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_80\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_32\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \result_data_reg[15]_19\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \rv_len_reg[0]_81\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[15]_20\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \rv_len_reg[0]_82\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_83\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_84\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_85\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_86\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_87\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_88\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[15]_21\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \check_reg[0]_38\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_39\ : out STD_LOGIC;
    valid_reg_13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_89\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_40\ : out STD_LOGIC;
    \outreg_reg[0]_4\ : out STD_LOGIC;
    \outreg_reg[15]\ : out STD_LOGIC;
    \outreg_reg[0]_5\ : out STD_LOGIC;
    \outreg_reg[0]_6\ : out STD_LOGIC;
    \outreg_reg[0]_7\ : out STD_LOGIC;
    \outreg_reg[0]_8\ : out STD_LOGIC;
    \outreg_reg[0]_9\ : out STD_LOGIC;
    \outreg_reg[0]_10\ : out STD_LOGIC;
    \outreg_reg[0]_11\ : out STD_LOGIC;
    \outreg_reg[0]_12\ : out STD_LOGIC;
    \outreg_reg[15]_0\ : out STD_LOGIC;
    \outreg_reg[0]_13\ : out STD_LOGIC;
    \outreg_reg[0]_14\ : out STD_LOGIC;
    \outreg_reg[15]_1\ : out STD_LOGIC;
    \rv_len_reg[0]_90\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_91\ : out STD_LOGIC;
    \rv_len_reg[0]_92\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_93\ : out STD_LOGIC;
    \result_data_reg[31]_33\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_94\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_95\ : out STD_LOGIC;
    \rv_len_reg[0]_96\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_97\ : out STD_LOGIC;
    \result_data_reg[15]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_98\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_99\ : out STD_LOGIC;
    \result_data_reg[31]_34\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_100\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_101\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_102\ : out STD_LOGIC;
    \result_data_reg[15]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_103\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_104\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_105\ : out STD_LOGIC;
    \result_data_reg[15]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_106\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_107\ : out STD_LOGIC;
    \result_data_reg[31]_35\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_108\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_109\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_110\ : out STD_LOGIC;
    \rv_len_reg[0]_111\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_112\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_19 : out STD_LOGIC;
    \rv_len_reg[0]_113\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_114\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[31]_36\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rv_len_reg[0]_115\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_116\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_117\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_118\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_119\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_120\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_121\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_122\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_123\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_124\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \outreg_reg[63]_0\ : out STD_LOGIC;
    \outreg_reg[31]_11\ : out STD_LOGIC;
    \outreg_reg[0]_15\ : out STD_LOGIC;
    \outreg_reg[31]_12\ : out STD_LOGIC;
    \outreg_reg[31]_13\ : out STD_LOGIC;
    \outreg_reg[0]_16\ : out STD_LOGIC;
    \outreg_reg[0]_17\ : out STD_LOGIC;
    \outreg_reg[0]_18\ : out STD_LOGIC;
    \outreg_reg[0]_19\ : out STD_LOGIC;
    \outreg_reg[15]_2\ : out STD_LOGIC;
    \outreg_reg[15]_3\ : out STD_LOGIC;
    \outreg_reg[0]_20\ : out STD_LOGIC;
    \outreg_reg[0]_21\ : out STD_LOGIC;
    valid_reg_27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[15]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_125\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_126\ : out STD_LOGIC;
    \rv_len_reg[0]_127\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_41\ : out STD_LOGIC;
    \result_data_reg[15]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_128\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_129\ : out STD_LOGIC;
    \rv_len_reg[0]_130\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_42\ : out STD_LOGIC;
    \result_data_reg[63]_4\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    check_0 : out STD_LOGIC;
    \result_data_reg[0]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_43\ : out STD_LOGIC;
    \rv_len_reg[0]_131\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    result_data1 : out STD_LOGIC;
    \rv_len_reg[0]_132\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \outreg_reg[0]_22\ : out STD_LOGIC;
    \result_data_reg[31]_37\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_133\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_134\ : out STD_LOGIC;
    \result_data_reg[0]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_135\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    result_data1_1 : out STD_LOGIC;
    valid_reg_29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_reg_31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_136\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_137\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_44\ : out STD_LOGIC;
    \check_reg[0]_45\ : out STD_LOGIC;
    \outreg_reg[0]_23\ : out STD_LOGIC;
    \outreg_reg[0]_24\ : out STD_LOGIC;
    \outreg_reg[0]_25\ : out STD_LOGIC;
    valid_reg_32 : out STD_LOGIC;
    valid_reg_33 : out STD_LOGIC;
    wreg_mem_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_mem_addr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_mem_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    isa_getdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_mem_rd_en : in STD_LOGIC;
    reset_0 : in STD_LOGIC;
    wr_en0 : in STD_LOGIC;
    reset_1 : in STD_LOGIC;
    isa_adv : in STD_LOGIC;
    isa_wr : in STD_LOGIC;
    isa_wr_reg : in STD_LOGIC;
    isa_adv_reg : in STD_LOGIC;
    check_2 : in STD_LOGIC;
    \rv_len_reg[2]\ : in STD_LOGIC;
    \rv_len_reg[3]\ : in STD_LOGIC;
    \rv_len_reg[2]_0\ : in STD_LOGIC;
    \rv_len_reg[2]_1\ : in STD_LOGIC;
    \rv_len_reg[2]_2\ : in STD_LOGIC;
    isa_cs : in STD_LOGIC;
    \rv_len_reg[0]_138\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[2]_3\ : in STD_LOGIC;
    isa_cs_reg : in STD_LOGIC;
    \rv_len_reg[2]_4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_139\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[7]_2\ : in STD_LOGIC;
    \rv_len_reg[0]_140\ : in STD_LOGIC;
    \rv_len_reg[2]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[2]_6\ : in STD_LOGIC;
    \rv_len_reg[2]_7\ : in STD_LOGIC;
    \rv_len_reg[2]_8\ : in STD_LOGIC;
    \rv_len_reg[2]_9\ : in STD_LOGIC;
    \rv_len_reg[2]_10\ : in STD_LOGIC;
    \rv_len_reg[0]_141\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_142\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_143\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_144\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_145\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_146\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[1]\ : in STD_LOGIC;
    \rv_len_reg[5]\ : in STD_LOGIC;
    \rv_len_reg[0]_147\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_148\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_149\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_150\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[7]_3\ : in STD_LOGIC;
    \rv_len_reg[0]_151\ : in STD_LOGIC;
    \rv_len_reg[2]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[0]_152\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_153\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[2]_12\ : in STD_LOGIC;
    \rv_len_reg[3]_0\ : in STD_LOGIC;
    \rv_len_reg[3]_1\ : in STD_LOGIC;
    \rv_len_reg[1]_0\ : in STD_LOGIC;
    \rv_len_reg[5]_0\ : in STD_LOGIC;
    \rv_len_reg[0]_154\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[7]_4\ : in STD_LOGIC;
    \rv_len_reg[0]_155\ : in STD_LOGIC;
    \rv_len_reg[2]_13\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[1]_1\ : in STD_LOGIC;
    \rv_len_reg[5]_1\ : in STD_LOGIC;
    \rv_len_reg[0]_156\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_157\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_158\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[1]_2\ : in STD_LOGIC;
    \rv_len_reg[5]_2\ : in STD_LOGIC;
    \rv_len_reg[0]_159\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[1]_3\ : in STD_LOGIC;
    \rv_len_reg[5]_3\ : in STD_LOGIC;
    \rv_len_reg[0]_160\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[2]_14\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[7]_5\ : in STD_LOGIC;
    \rv_len_reg[0]_161\ : in STD_LOGIC;
    \rv_len_reg[3]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[2]_15\ : in STD_LOGIC;
    \rv_len_reg[1]_4\ : in STD_LOGIC;
    \rv_len_reg[7]_6\ : in STD_LOGIC;
    \rv_len_reg[0]_162\ : in STD_LOGIC;
    \rv_len_reg[2]_16\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[1]_5\ : in STD_LOGIC;
    \rv_len_reg[5]_4\ : in STD_LOGIC;
    \rv_len_reg[0]_163\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[1]_6\ : in STD_LOGIC;
    \rv_len_reg[5]_5\ : in STD_LOGIC;
    \rv_len_reg[1]_7\ : in STD_LOGIC;
    \rv_len_reg[5]_6\ : in STD_LOGIC;
    \rv_len_reg[0]_164\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_23\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_24\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_25\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_26\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_27\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_28\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[2]_17\ : in STD_LOGIC;
    \rv_len_reg[1]_8\ : in STD_LOGIC;
    \rv_len_reg[5]_7\ : in STD_LOGIC;
    \rv_len_reg[0]_165\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[7]_7\ : in STD_LOGIC;
    \rv_len_reg[0]_166\ : in STD_LOGIC;
    \rv_len_reg[2]_18\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[2]_19\ : in STD_LOGIC;
    \rv_len_reg[1]_9\ : in STD_LOGIC;
    \rv_len_reg[3]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[0]_167\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[7]_8\ : in STD_LOGIC;
    \rv_len_reg[0]_168\ : in STD_LOGIC;
    \rv_len_reg[2]_20\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[7]_9\ : in STD_LOGIC;
    \rv_len_reg[0]_169\ : in STD_LOGIC;
    \rv_len_reg[2]_21\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[1]_10\ : in STD_LOGIC;
    \rv_len_reg[5]_8\ : in STD_LOGIC;
    \rv_len_reg[0]_170\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[1]_11\ : in STD_LOGIC;
    \rv_len_reg[5]_9\ : in STD_LOGIC;
    \rv_len_reg[0]_171\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[1]_12\ : in STD_LOGIC;
    \rv_len_reg[7]_10\ : in STD_LOGIC;
    \rv_len_reg[0]_172\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_173\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[1]_13\ : in STD_LOGIC;
    \rv_len_reg[5]_10\ : in STD_LOGIC;
    \rv_len_reg[0]_174\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[1]_14\ : in STD_LOGIC;
    \rv_len_reg[5]_11\ : in STD_LOGIC;
    \rv_len_reg[2]_22\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[7]_11\ : in STD_LOGIC;
    \rv_len_reg[0]_175\ : in STD_LOGIC;
    \rv_len_reg[2]_23\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[7]_12\ : in STD_LOGIC;
    \rv_len_reg[0]_176\ : in STD_LOGIC;
    \check_reg[3]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_31\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_32\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_33\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_34\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_35\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_36\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_37\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_38\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_39\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_40\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_41\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_clr_len1__19\ : in STD_LOGIC;
    \addr_reg[5]\ : in STD_LOGIC;
    \addr_reg[2]_0\ : in STD_LOGIC;
    \sendaddr_reg[7]\ : in STD_LOGIC;
    \sendaddr_reg[7]_0\ : in STD_LOGIC;
    \rv_len_reg[0]_177\ : in STD_LOGIC;
    \rv_len_reg[0]_178\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_179\ : in STD_LOGIC;
    \rv_len_reg[0]_180\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_data_reg[63]_5\ : in STD_LOGIC_VECTOR ( 55 downto 0 );
    \rv_len_reg[7]_13\ : in STD_LOGIC;
    \rv_len_reg[3]_4\ : in STD_LOGIC;
    \rv_len_reg[0]_181\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[2]_24\ : in STD_LOGIC;
    check_3 : in STD_LOGIC;
    \rv_len_reg[0]_182\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_183\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    \check_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[7]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_mem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_mem is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^addr_reg[0]\ : STD_LOGIC;
  signal \^addr_reg[1]\ : STD_LOGIC;
  signal \^addr_reg[2]\ : STD_LOGIC;
  signal \^addr_reg[3]\ : STD_LOGIC;
  signal \^addr_reg[7]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal adv_up : STD_LOGIC;
  signal outreg0 : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wreg_mem_addr_d15_w16_n_717 : STD_LOGIC;
  signal wreg_mem_data_d17_n_14 : STD_LOGIC;
  signal wreg_mem_data_d17_n_15 : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  \addr_reg[0]\ <= \^addr_reg[0]\;
  \addr_reg[1]\ <= \^addr_reg[1]\;
  \addr_reg[2]\ <= \^addr_reg[2]\;
  \addr_reg[3]\ <= \^addr_reg[3]\;
  \addr_reg[7]\(2 downto 0) <= \^addr_reg[7]\(2 downto 0);
  p_0_in(7 downto 0) <= \^p_0_in\(7 downto 0);
wreg_mem_addr_d15_w16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized30\
     port map (
      D(7 downto 6) => \^p_0_in\(7 downto 6),
      D(5) => \^d\(0),
      D(4) => \^addr_reg[7]\(1),
      D(3 downto 2) => \^p_0_in\(3 downto 2),
      D(1) => \^addr_reg[1]\,
      D(0) => \^addr_reg[0]\,
      E(0) => E(0),
      Q(0) => Q(0),
      \addr_reg[6]_0\ => \addr_reg[6]\,
      \addr_reg[7]_0\ => \^addr_reg[7]\(2),
      adv_up => adv_up,
      check_2 => check_2,
      check_3 => check_3,
      \check_reg[0]_0\ => \check_reg[0]\,
      \check_reg[0]_1\ => \check_reg[0]_0\,
      \check_reg[0]_10\ => \check_reg[0]_9\,
      \check_reg[0]_11\ => \check_reg[0]_10\,
      \check_reg[0]_12\ => \check_reg[0]_11\,
      \check_reg[0]_13\ => \check_reg[0]_12\,
      \check_reg[0]_14\ => \check_reg[0]_13\,
      \check_reg[0]_15\ => \check_reg[0]_14\,
      \check_reg[0]_16\ => \check_reg[0]_15\,
      \check_reg[0]_17\ => check,
      \check_reg[0]_18\ => \check_reg[0]_16\,
      \check_reg[0]_19\ => \check_reg[0]_17\,
      \check_reg[0]_2\ => \check_reg[0]_1\,
      \check_reg[0]_20\ => \check_reg[0]_18\,
      \check_reg[0]_21\ => \check_reg[0]_19\,
      \check_reg[0]_22\ => \check_reg[0]_20\,
      \check_reg[0]_23\ => \check_reg[0]_21\,
      \check_reg[0]_24\ => \check_reg[0]_22\,
      \check_reg[0]_25\ => \check_reg[0]_23\,
      \check_reg[0]_26\ => \check_reg[0]_24\,
      \check_reg[0]_27\ => \check_reg[0]_25\,
      \check_reg[0]_28\ => \check_reg[0]_26\,
      \check_reg[0]_29\ => \check_reg[0]_27\,
      \check_reg[0]_3\ => \check_reg[0]_2\,
      \check_reg[0]_30\ => \check_reg[0]_28\,
      \check_reg[0]_31\ => \check_reg[0]_29\,
      \check_reg[0]_32\ => \check_reg[0]_30\,
      \check_reg[0]_33\ => \check_reg[0]_31\,
      \check_reg[0]_34\ => \check_reg[0]_32\,
      \check_reg[0]_35\ => \check_reg[0]_33\,
      \check_reg[0]_36\ => \check_reg[0]_34\,
      \check_reg[0]_37\ => \check_reg[0]_35\,
      \check_reg[0]_38\ => \check_reg[0]_36\,
      \check_reg[0]_39\ => \check_reg[0]_37\,
      \check_reg[0]_4\ => \check_reg[0]_3\,
      \check_reg[0]_40\(0) => \check_reg[0]_38\(0),
      \check_reg[0]_41\ => \check_reg[0]_39\,
      \check_reg[0]_42\ => \check_reg[0]_40\,
      \check_reg[0]_43\ => \check_reg[0]_41\,
      \check_reg[0]_44\ => \check_reg[0]_42\,
      \check_reg[0]_45\ => check_0,
      \check_reg[0]_46\ => \check_reg[0]_43\,
      \check_reg[0]_47\ => \check_reg[0]_44\,
      \check_reg[0]_48\ => \check_reg[0]_45\,
      \check_reg[0]_5\ => \check_reg[0]_4\,
      \check_reg[0]_6\ => \check_reg[0]_5\,
      \check_reg[0]_7\ => \check_reg[0]_6\,
      \check_reg[0]_8\ => \check_reg[0]_7\,
      \check_reg[0]_9\ => \check_reg[0]_8\,
      \check_reg[3]_0\(0) => \check_reg[3]\(0),
      \check_reg[3]_1\(0) => \check_reg[3]_0\(0),
      \check_reg[3]_10\(0) => \check_reg[3]_9\(0),
      \check_reg[3]_11\(0) => \check_reg[3]_10\(0),
      \check_reg[3]_12\(0) => \check_reg[3]_11\(0),
      \check_reg[3]_13\(0) => \check_reg[3]_12\(0),
      \check_reg[3]_14\(0) => \check_reg[3]_13\(0),
      \check_reg[3]_15\(0) => \check_reg[3]_14\(0),
      \check_reg[3]_16\(0) => \check_reg[3]_15\(0),
      \check_reg[3]_17\(0) => \check_reg[3]_16\(0),
      \check_reg[3]_18\(0) => \check_reg[3]_17\(0),
      \check_reg[3]_19\(0) => \check_reg[3]_18\(0),
      \check_reg[3]_2\(0) => \check_reg[3]_1\(0),
      \check_reg[3]_20\(0) => \check_reg[3]_19\(0),
      \check_reg[3]_21\(0) => \check_reg[3]_20\(0),
      \check_reg[3]_22\(0) => \check_reg[3]_21\(0),
      \check_reg[3]_23\(0) => \check_reg[3]_22\(0),
      \check_reg[3]_24\(0) => \check_reg[3]_23\(0),
      \check_reg[3]_25\(0) => \check_reg[3]_24\(0),
      \check_reg[3]_26\(0) => \check_reg[3]_25\(0),
      \check_reg[3]_27\(0) => \check_reg[3]_26\(0),
      \check_reg[3]_28\(0) => \check_reg[3]_27\(0),
      \check_reg[3]_29\(0) => \check_reg[3]_28\(0),
      \check_reg[3]_3\(0) => \check_reg[3]_2\(0),
      \check_reg[3]_30\(0) => \check_reg[3]_29\(0),
      \check_reg[3]_31\(0) => \check_reg[3]_30\(0),
      \check_reg[3]_32\(0) => \check_reg[3]_31\(0),
      \check_reg[3]_33\(0) => \check_reg[3]_32\(0),
      \check_reg[3]_34\(0) => \check_reg[3]_33\(0),
      \check_reg[3]_35\(0) => \check_reg[3]_34\(0),
      \check_reg[3]_36\(0) => \check_reg[3]_35\(0),
      \check_reg[3]_37\(0) => \check_reg[3]_36\(0),
      \check_reg[3]_38\(0) => \check_reg[3]_37\(0),
      \check_reg[3]_39\(0) => \check_reg[3]_38\(0),
      \check_reg[3]_4\(0) => \check_reg[3]_3\(0),
      \check_reg[3]_40\(0) => \check_reg[3]_39\(0),
      \check_reg[3]_41\(0) => \check_reg[3]_40\(0),
      \check_reg[3]_42\(0) => \check_reg[3]_41\(0),
      \check_reg[3]_5\(0) => \check_reg[3]_4\(0),
      \check_reg[3]_6\(0) => \check_reg[3]_5\(0),
      \check_reg[3]_7\(0) => \check_reg[3]_6\(0),
      \check_reg[3]_8\(0) => \check_reg[3]_7\(0),
      \check_reg[3]_9\(0) => \check_reg[3]_8\(0),
      \check_reg[7]_0\(0) => \check_reg[7]\(0),
      \check_reg[7]_1\(0) => \check_reg[7]_0\(0),
      \check_reg[7]_2\(0) => \check_reg[7]_1\(0),
      \check_reg[7]_3\(0) => \check_reg[7]_2\(0),
      \check_reg[7]_4\(0) => \check_reg[7]_3\(0),
      clk => clk,
      isa_cs => isa_cs,
      isa_cs_reg => isa_cs_reg,
      isa_getdata(7 downto 0) => isa_getdata(7 downto 0),
      isa_wr_reg => isa_wr_reg,
      \outreg_reg[0]_0\ => \^p_0_in\(0),
      \outreg_reg[0]_1\ => \outreg_reg[0]\,
      \outreg_reg[0]_10\ => \outreg_reg[0]_8\,
      \outreg_reg[0]_11\ => \outreg_reg[0]_9\,
      \outreg_reg[0]_12\ => \outreg_reg[0]_10\,
      \outreg_reg[0]_13\ => \outreg_reg[0]_11\,
      \outreg_reg[0]_14\ => \outreg_reg[0]_12\,
      \outreg_reg[0]_15\ => \outreg_reg[0]_13\,
      \outreg_reg[0]_16\ => \outreg_reg[0]_14\,
      \outreg_reg[0]_17\ => \outreg_reg[0]_15\,
      \outreg_reg[0]_18\ => \outreg_reg[0]_16\,
      \outreg_reg[0]_19\ => \outreg_reg[0]_17\,
      \outreg_reg[0]_2\(0) => \outreg_reg[0]_0\(0),
      \outreg_reg[0]_20\ => \outreg_reg[0]_18\,
      \outreg_reg[0]_21\ => \outreg_reg[0]_19\,
      \outreg_reg[0]_22\ => \outreg_reg[0]_20\,
      \outreg_reg[0]_23\ => \outreg_reg[0]_21\,
      \outreg_reg[0]_24\ => \outreg_reg[0]_22\,
      \outreg_reg[0]_25\(0) => wreg_mem_addr_d15_w16_n_717,
      \outreg_reg[0]_26\ => \outreg_reg[0]_23\,
      \outreg_reg[0]_27\ => \outreg_reg[0]_24\,
      \outreg_reg[0]_28\ => \outreg_reg[0]_25\,
      \outreg_reg[0]_3\ => \outreg_reg[0]_1\,
      \outreg_reg[0]_4\ => \outreg_reg[0]_2\,
      \outreg_reg[0]_5\ => \outreg_reg[0]_3\,
      \outreg_reg[0]_6\ => \outreg_reg[0]_4\,
      \outreg_reg[0]_7\ => \outreg_reg[0]_5\,
      \outreg_reg[0]_8\ => \outreg_reg[0]_6\,
      \outreg_reg[0]_9\ => \outreg_reg[0]_7\,
      \outreg_reg[15]_0\ => \outreg_reg[15]\,
      \outreg_reg[15]_1\ => \outreg_reg[15]_0\,
      \outreg_reg[15]_2\ => \outreg_reg[15]_1\,
      \outreg_reg[15]_3\ => \outreg_reg[15]_2\,
      \outreg_reg[15]_4\ => \outreg_reg[15]_3\,
      \outreg_reg[1]_0\ => \^p_0_in\(1),
      \outreg_reg[1]_1\ => \outreg_reg[1]\,
      \outreg_reg[31]\ => \outreg_reg[31]\,
      \outreg_reg[31]_0\ => \outreg_reg[31]_0\,
      \outreg_reg[31]_1\ => \outreg_reg[31]_1\,
      \outreg_reg[31]_10\ => \outreg_reg[31]_10\,
      \outreg_reg[31]_11\ => \outreg_reg[31]_11\,
      \outreg_reg[31]_12\ => \outreg_reg[31]_12\,
      \outreg_reg[31]_13\ => \outreg_reg[31]_13\,
      \outreg_reg[31]_2\ => \outreg_reg[31]_2\,
      \outreg_reg[31]_3\ => \outreg_reg[31]_3\,
      \outreg_reg[31]_4\ => \outreg_reg[31]_4\,
      \outreg_reg[31]_5\ => \outreg_reg[31]_5\,
      \outreg_reg[31]_6\ => \outreg_reg[31]_6\,
      \outreg_reg[31]_7\ => \outreg_reg[31]_7\,
      \outreg_reg[31]_8\ => \outreg_reg[31]_8\,
      \outreg_reg[31]_9\ => \outreg_reg[31]_9\,
      \outreg_reg[3]_0\ => \^addr_reg[7]\(0),
      \outreg_reg[5]_0\(3 downto 2) => \^p_0_in\(5 downto 4),
      \outreg_reg[5]_0\(1) => \^addr_reg[3]\,
      \outreg_reg[5]_0\(0) => \^addr_reg[2]\,
      \outreg_reg[63]\ => \outreg_reg[63]\,
      \outreg_reg[63]_0\ => \outreg_reg[63]_0\,
      \outreg_reg[7]_0\(0) => outreg0,
      reset => reset_0,
      result_data1 => result_data1,
      result_data1_1 => result_data1_1,
      \result_data_reg[0]_0\(0) => \result_data_reg[0]\(0),
      \result_data_reg[0]_1\(0) => \result_data_reg[0]_0\(0),
      \result_data_reg[0]_10\(0) => \result_data_reg[0]_9\(0),
      \result_data_reg[0]_11\(0) => \result_data_reg[0]_10\(0),
      \result_data_reg[0]_12\(0) => \result_data_reg[0]_11\(0),
      \result_data_reg[0]_13\(0) => \result_data_reg[0]_12\(0),
      \result_data_reg[0]_14\(0) => \result_data_reg[0]_13\(0),
      \result_data_reg[0]_15\(0) => \result_data_reg[0]_14\(0),
      \result_data_reg[0]_16\(0) => \result_data_reg[0]_15\(0),
      \result_data_reg[0]_17\(0) => \result_data_reg[0]_16\(0),
      \result_data_reg[0]_2\(0) => \result_data_reg[0]_1\(0),
      \result_data_reg[0]_3\(0) => \result_data_reg[0]_2\(0),
      \result_data_reg[0]_4\(0) => \result_data_reg[0]_3\(0),
      \result_data_reg[0]_5\(0) => \result_data_reg[0]_4\(0),
      \result_data_reg[0]_6\(0) => \result_data_reg[0]_5\(0),
      \result_data_reg[0]_7\(0) => \result_data_reg[0]_6\(0),
      \result_data_reg[0]_8\(0) => \result_data_reg[0]_7\(0),
      \result_data_reg[0]_9\(0) => \result_data_reg[0]_8\(0),
      \result_data_reg[15]_0\(7 downto 0) => \result_data_reg[15]\(7 downto 0),
      \result_data_reg[15]_1\(7 downto 0) => \result_data_reg[15]_0\(7 downto 0),
      \result_data_reg[15]_10\(7 downto 0) => \result_data_reg[15]_9\(7 downto 0),
      \result_data_reg[15]_11\(7 downto 0) => \result_data_reg[15]_10\(7 downto 0),
      \result_data_reg[15]_12\(7 downto 0) => \result_data_reg[15]_11\(7 downto 0),
      \result_data_reg[15]_13\(0) => \result_data_reg[15]_12\(0),
      \result_data_reg[15]_14\(0) => \result_data_reg[15]_13\(0),
      \result_data_reg[15]_15\(0) => \result_data_reg[15]_14\(0),
      \result_data_reg[15]_16\(0) => \result_data_reg[15]_15\(0),
      \result_data_reg[15]_17\(0) => \result_data_reg[15]_16\(0),
      \result_data_reg[15]_18\(0) => \result_data_reg[15]_17\(0),
      \result_data_reg[15]_19\(0) => \result_data_reg[15]_18\(0),
      \result_data_reg[15]_2\(7 downto 0) => \result_data_reg[15]_1\(7 downto 0),
      \result_data_reg[15]_20\(6 downto 0) => \result_data_reg[15]_19\(6 downto 0),
      \result_data_reg[15]_21\(6 downto 0) => \result_data_reg[15]_20\(6 downto 0),
      \result_data_reg[15]_22\(7 downto 0) => \result_data_reg[15]_21\(7 downto 0),
      \result_data_reg[15]_23\(0) => \result_data_reg[15]_22\(0),
      \result_data_reg[15]_24\(0) => \result_data_reg[15]_23\(0),
      \result_data_reg[15]_25\(0) => \result_data_reg[15]_24\(0),
      \result_data_reg[15]_26\(0) => \result_data_reg[15]_25\(0),
      \result_data_reg[15]_27\(0) => \result_data_reg[15]_26\(0),
      \result_data_reg[15]_3\(7 downto 0) => \result_data_reg[15]_2\(7 downto 0),
      \result_data_reg[15]_4\(7 downto 0) => \result_data_reg[15]_3\(7 downto 0),
      \result_data_reg[15]_5\(7 downto 0) => \result_data_reg[15]_4\(7 downto 0),
      \result_data_reg[15]_6\(7 downto 0) => \result_data_reg[15]_5\(7 downto 0),
      \result_data_reg[15]_7\(7 downto 0) => \result_data_reg[15]_6\(7 downto 0),
      \result_data_reg[15]_8\(7 downto 0) => \result_data_reg[15]_7\(7 downto 0),
      \result_data_reg[15]_9\(7 downto 0) => \result_data_reg[15]_8\(7 downto 0),
      \result_data_reg[31]\(7 downto 0) => \result_data_reg[31]\(7 downto 0),
      \result_data_reg[31]_0\(7 downto 0) => \result_data_reg[31]_0\(7 downto 0),
      \result_data_reg[31]_1\(7 downto 0) => \result_data_reg[31]_1\(7 downto 0),
      \result_data_reg[31]_10\(0) => \result_data_reg[31]_10\(0),
      \result_data_reg[31]_11\(5 downto 0) => \result_data_reg[31]_11\(5 downto 0),
      \result_data_reg[31]_12\(5 downto 0) => \result_data_reg[31]_12\(5 downto 0),
      \result_data_reg[31]_13\(0) => \result_data_reg[31]_13\(0),
      \result_data_reg[31]_14\(0) => \result_data_reg[31]_14\(0),
      \result_data_reg[31]_15\(0) => \result_data_reg[31]_15\(0),
      \result_data_reg[31]_16\(0) => \result_data_reg[31]_16\(0),
      \result_data_reg[31]_17\(0) => \result_data_reg[31]_17\(0),
      \result_data_reg[31]_18\(0) => \result_data_reg[31]_18\(0),
      \result_data_reg[31]_19\(5 downto 0) => \result_data_reg[31]_19\(5 downto 0),
      \result_data_reg[31]_2\(7 downto 0) => \result_data_reg[31]_2\(7 downto 0),
      \result_data_reg[31]_20\(5 downto 0) => \result_data_reg[31]_20\(5 downto 0),
      \result_data_reg[31]_21\(5 downto 0) => \result_data_reg[31]_21\(5 downto 0),
      \result_data_reg[31]_22\(5 downto 0) => \result_data_reg[31]_22\(5 downto 0),
      \result_data_reg[31]_23\(5 downto 0) => \result_data_reg[31]_23\(5 downto 0),
      \result_data_reg[31]_24\(5 downto 0) => \result_data_reg[31]_24\(5 downto 0),
      \result_data_reg[31]_25\(7 downto 0) => \result_data_reg[31]_25\(7 downto 0),
      \result_data_reg[31]_26\(5 downto 0) => \result_data_reg[31]_26\(5 downto 0),
      \result_data_reg[31]_27\(5 downto 0) => \result_data_reg[31]_27\(5 downto 0),
      \result_data_reg[31]_28\(5 downto 0) => \result_data_reg[31]_28\(5 downto 0),
      \result_data_reg[31]_29\(0) => \result_data_reg[31]_29\(0),
      \result_data_reg[31]_3\(7 downto 0) => \result_data_reg[31]_3\(7 downto 0),
      \result_data_reg[31]_30\(0) => \result_data_reg[31]_30\(0),
      \result_data_reg[31]_31\(0) => \result_data_reg[31]_31\(0),
      \result_data_reg[31]_32\(7 downto 0) => \result_data_reg[31]_32\(7 downto 0),
      \result_data_reg[31]_33\(0) => \result_data_reg[31]_33\(0),
      \result_data_reg[31]_34\(0) => \result_data_reg[31]_34\(0),
      \result_data_reg[31]_35\(0) => \result_data_reg[31]_35\(0),
      \result_data_reg[31]_36\(5 downto 0) => \result_data_reg[31]_36\(5 downto 0),
      \result_data_reg[31]_37\(0) => \result_data_reg[31]_37\(0),
      \result_data_reg[31]_4\(7 downto 0) => \result_data_reg[31]_4\(7 downto 0),
      \result_data_reg[31]_5\(7 downto 0) => \result_data_reg[31]_5\(7 downto 0),
      \result_data_reg[31]_6\(7 downto 0) => \result_data_reg[31]_6\(7 downto 0),
      \result_data_reg[31]_7\(7 downto 0) => \result_data_reg[31]_7\(7 downto 0),
      \result_data_reg[31]_8\(7 downto 0) => \result_data_reg[31]_8\(7 downto 0),
      \result_data_reg[31]_9\(0) => \result_data_reg[31]_9\(0),
      \result_data_reg[63]\(7 downto 0) => \result_data_reg[63]\(7 downto 0),
      \result_data_reg[63]_0\(0) => \result_data_reg[63]_0\(0),
      \result_data_reg[63]_1\(7 downto 0) => \result_data_reg[63]_1\(7 downto 0),
      \result_data_reg[63]_2\(5 downto 0) => \result_data_reg[63]_2\(5 downto 0),
      \result_data_reg[63]_3\(0) => \result_data_reg[63]_3\(0),
      \result_data_reg[63]_4\(63 downto 0) => \result_data_reg[63]_4\(63 downto 0),
      \result_data_reg[63]_5\(55 downto 0) => \result_data_reg[63]_5\(55 downto 0),
      \rv_len_reg[0]_0\ => \rv_len_reg[0]\,
      \rv_len_reg[0]_1\ => \rv_len_reg[0]_0\,
      \rv_len_reg[0]_10\ => \rv_len_reg[0]_9\,
      \rv_len_reg[0]_100\ => \rv_len_reg[0]_99\,
      \rv_len_reg[0]_101\(0) => \rv_len_reg[0]_100\(0),
      \rv_len_reg[0]_102\(0) => \rv_len_reg[0]_101\(0),
      \rv_len_reg[0]_103\ => \rv_len_reg[0]_102\,
      \rv_len_reg[0]_104\(0) => \rv_len_reg[0]_103\(0),
      \rv_len_reg[0]_105\(0) => \rv_len_reg[0]_104\(0),
      \rv_len_reg[0]_106\ => \rv_len_reg[0]_105\,
      \rv_len_reg[0]_107\(0) => \rv_len_reg[0]_106\(0),
      \rv_len_reg[0]_108\ => \rv_len_reg[0]_107\,
      \rv_len_reg[0]_109\(0) => \rv_len_reg[0]_108\(0),
      \rv_len_reg[0]_11\(0) => \rv_len_reg[0]_10\(0),
      \rv_len_reg[0]_110\(0) => \rv_len_reg[0]_109\(0),
      \rv_len_reg[0]_111\ => \rv_len_reg[0]_110\,
      \rv_len_reg[0]_112\(0) => \rv_len_reg[0]_111\(0),
      \rv_len_reg[0]_113\(0) => \rv_len_reg[0]_112\(0),
      \rv_len_reg[0]_114\(0) => \rv_len_reg[0]_113\(0),
      \rv_len_reg[0]_115\(0) => \rv_len_reg[0]_114\(0),
      \rv_len_reg[0]_116\(0) => \rv_len_reg[0]_115\(0),
      \rv_len_reg[0]_117\(0) => \rv_len_reg[0]_116\(0),
      \rv_len_reg[0]_118\(0) => \rv_len_reg[0]_117\(0),
      \rv_len_reg[0]_119\(0) => \rv_len_reg[0]_118\(0),
      \rv_len_reg[0]_12\ => \rv_len_reg[0]_11\,
      \rv_len_reg[0]_120\(0) => \rv_len_reg[0]_119\(0),
      \rv_len_reg[0]_121\(0) => \rv_len_reg[0]_120\(0),
      \rv_len_reg[0]_122\(0) => \rv_len_reg[0]_121\(0),
      \rv_len_reg[0]_123\(0) => \rv_len_reg[0]_122\(0),
      \rv_len_reg[0]_124\(0) => \rv_len_reg[0]_123\(0),
      \rv_len_reg[0]_125\(0) => \rv_len_reg[0]_124\(0),
      \rv_len_reg[0]_126\(0) => \rv_len_reg[0]_125\(0),
      \rv_len_reg[0]_127\ => \rv_len_reg[0]_126\,
      \rv_len_reg[0]_128\(0) => \rv_len_reg[0]_127\(0),
      \rv_len_reg[0]_129\(0) => \rv_len_reg[0]_128\(0),
      \rv_len_reg[0]_13\(0) => \rv_len_reg[0]_12\(0),
      \rv_len_reg[0]_130\ => \rv_len_reg[0]_129\,
      \rv_len_reg[0]_131\(0) => \rv_len_reg[0]_130\(0),
      \rv_len_reg[0]_132\(0) => \rv_len_reg[0]_131\(0),
      \rv_len_reg[0]_133\(0) => \rv_len_reg[0]_132\(0),
      \rv_len_reg[0]_134\(0) => \rv_len_reg[0]_133\(0),
      \rv_len_reg[0]_135\ => \rv_len_reg[0]_134\,
      \rv_len_reg[0]_136\(0) => \rv_len_reg[0]_135\(0),
      \rv_len_reg[0]_137\(0) => \rv_len_reg[0]_136\(0),
      \rv_len_reg[0]_138\(0) => \rv_len_reg[0]_137\(0),
      \rv_len_reg[0]_139\(0) => \rv_len_reg[0]_138\(0),
      \rv_len_reg[0]_14\(0) => \rv_len_reg[0]_13\(0),
      \rv_len_reg[0]_140\(0) => \rv_len_reg[0]_139\(0),
      \rv_len_reg[0]_141\ => \rv_len_reg[0]_140\,
      \rv_len_reg[0]_142\(0) => \rv_len_reg[0]_141\(0),
      \rv_len_reg[0]_143\(0) => \rv_len_reg[0]_142\(0),
      \rv_len_reg[0]_144\(0) => \rv_len_reg[0]_143\(0),
      \rv_len_reg[0]_145\(0) => \rv_len_reg[0]_144\(0),
      \rv_len_reg[0]_146\(0) => \rv_len_reg[0]_145\(0),
      \rv_len_reg[0]_147\(0) => \rv_len_reg[0]_146\(0),
      \rv_len_reg[0]_148\(0) => \rv_len_reg[0]_147\(0),
      \rv_len_reg[0]_149\(0) => \rv_len_reg[0]_148\(0),
      \rv_len_reg[0]_15\ => \rv_len_reg[0]_14\,
      \rv_len_reg[0]_150\(0) => \rv_len_reg[0]_149\(0),
      \rv_len_reg[0]_151\(0) => \rv_len_reg[0]_150\(0),
      \rv_len_reg[0]_152\ => \rv_len_reg[0]_151\,
      \rv_len_reg[0]_153\(0) => \rv_len_reg[0]_152\(0),
      \rv_len_reg[0]_154\(0) => \rv_len_reg[0]_153\(0),
      \rv_len_reg[0]_155\(0) => \rv_len_reg[0]_154\(0),
      \rv_len_reg[0]_156\ => \rv_len_reg[0]_155\,
      \rv_len_reg[0]_157\(0) => \rv_len_reg[0]_156\(0),
      \rv_len_reg[0]_158\(0) => \rv_len_reg[0]_157\(0),
      \rv_len_reg[0]_159\(0) => \rv_len_reg[0]_158\(0),
      \rv_len_reg[0]_16\(0) => \rv_len_reg[0]_15\(0),
      \rv_len_reg[0]_160\(0) => \rv_len_reg[0]_159\(0),
      \rv_len_reg[0]_161\(0) => \rv_len_reg[0]_160\(0),
      \rv_len_reg[0]_162\ => \rv_len_reg[0]_161\,
      \rv_len_reg[0]_163\ => \rv_len_reg[0]_162\,
      \rv_len_reg[0]_164\(0) => \rv_len_reg[0]_163\(0),
      \rv_len_reg[0]_165\(0) => \rv_len_reg[0]_164\(0),
      \rv_len_reg[0]_166\(0) => \rv_len_reg[0]_165\(0),
      \rv_len_reg[0]_167\ => \rv_len_reg[0]_166\,
      \rv_len_reg[0]_168\(0) => \rv_len_reg[0]_167\(0),
      \rv_len_reg[0]_169\ => \rv_len_reg[0]_168\,
      \rv_len_reg[0]_17\(0) => \rv_len_reg[0]_16\(0),
      \rv_len_reg[0]_170\ => \rv_len_reg[0]_169\,
      \rv_len_reg[0]_171\(0) => \rv_len_reg[0]_170\(0),
      \rv_len_reg[0]_172\(0) => \rv_len_reg[0]_171\(0),
      \rv_len_reg[0]_173\(0) => \rv_len_reg[0]_172\(0),
      \rv_len_reg[0]_174\(0) => \rv_len_reg[0]_173\(0),
      \rv_len_reg[0]_175\(0) => \rv_len_reg[0]_174\(0),
      \rv_len_reg[0]_176\ => \rv_len_reg[0]_175\,
      \rv_len_reg[0]_177\ => \rv_len_reg[0]_176\,
      \rv_len_reg[0]_178\ => \rv_len_reg[0]_177\,
      \rv_len_reg[0]_179\(0) => \rv_len_reg[0]_178\(0),
      \rv_len_reg[0]_18\ => \rv_len_reg[0]_17\,
      \rv_len_reg[0]_180\ => \rv_len_reg[0]_179\,
      \rv_len_reg[0]_181\(0) => \rv_len_reg[0]_180\(0),
      \rv_len_reg[0]_182\(0) => \rv_len_reg[0]_181\(0),
      \rv_len_reg[0]_183\(0) => \rv_len_reg[0]_182\(0),
      \rv_len_reg[0]_184\(0) => \rv_len_reg[0]_183\(0),
      \rv_len_reg[0]_19\(0) => \rv_len_reg[0]_18\(0),
      \rv_len_reg[0]_2\ => \rv_len_reg[0]_1\,
      \rv_len_reg[0]_20\(0) => \rv_len_reg[0]_19\(0),
      \rv_len_reg[0]_21\ => \rv_len_reg[0]_20\,
      \rv_len_reg[0]_22\(0) => \rv_len_reg[0]_21\(0),
      \rv_len_reg[0]_23\ => \rv_len_reg[0]_22\,
      \rv_len_reg[0]_24\(0) => \rv_len_reg[0]_23\(0),
      \rv_len_reg[0]_25\ => \rv_len_reg[0]_24\,
      \rv_len_reg[0]_26\(0) => \rv_len_reg[0]_25\(0),
      \rv_len_reg[0]_27\ => \rv_len_reg[0]_26\,
      \rv_len_reg[0]_28\(0) => \rv_len_reg[0]_27\(0),
      \rv_len_reg[0]_29\ => \rv_len_reg[0]_28\,
      \rv_len_reg[0]_3\(0) => \rv_len_reg[0]_2\(0),
      \rv_len_reg[0]_30\(0) => \rv_len_reg[0]_29\(0),
      \rv_len_reg[0]_31\ => \rv_len_reg[0]_30\,
      \rv_len_reg[0]_32\(0) => \rv_len_reg[0]_31\(0),
      \rv_len_reg[0]_33\ => \rv_len_reg[0]_32\,
      \rv_len_reg[0]_34\(0) => \rv_len_reg[0]_33\(0),
      \rv_len_reg[0]_35\ => \rv_len_reg[0]_34\,
      \rv_len_reg[0]_36\(0) => \rv_len_reg[0]_35\(0),
      \rv_len_reg[0]_37\ => \rv_len_reg[0]_36\,
      \rv_len_reg[0]_38\(0) => \rv_len_reg[0]_37\(0),
      \rv_len_reg[0]_39\ => \rv_len_reg[0]_38\,
      \rv_len_reg[0]_4\ => \rv_len_reg[0]_3\,
      \rv_len_reg[0]_40\(0) => \rv_len_reg[0]_39\(0),
      \rv_len_reg[0]_41\ => \rv_len_reg[0]_40\,
      \rv_len_reg[0]_42\(0) => \rv_len_reg[0]_41\(0),
      \rv_len_reg[0]_43\(0) => \rv_len_reg[0]_42\(0),
      \rv_len_reg[0]_44\(0) => \rv_len_reg[0]_43\(0),
      \rv_len_reg[0]_45\(0) => \rv_len_reg[0]_44\(0),
      \rv_len_reg[0]_46\(0) => \rv_len_reg[0]_45\(0),
      \rv_len_reg[0]_47\(0) => \rv_len_reg[0]_46\(0),
      \rv_len_reg[0]_48\(0) => \rv_len_reg[0]_47\(0),
      \rv_len_reg[0]_49\(0) => \rv_len_reg[0]_48\(0),
      \rv_len_reg[0]_5\ => \rv_len_reg[0]_4\,
      \rv_len_reg[0]_50\(0) => \rv_len_reg[0]_49\(0),
      \rv_len_reg[0]_51\ => \rv_len_reg[0]_50\,
      \rv_len_reg[0]_52\(0) => \rv_len_reg[0]_51\(0),
      \rv_len_reg[0]_53\(0) => \rv_len_reg[0]_52\(0),
      \rv_len_reg[0]_54\(0) => \rv_len_reg[0]_53\(0),
      \rv_len_reg[0]_55\(0) => \rv_len_reg[0]_54\(0),
      \rv_len_reg[0]_56\(0) => \rv_len_reg[0]_55\(0),
      \rv_len_reg[0]_57\ => \rv_len_reg[0]_56\,
      \rv_len_reg[0]_58\(0) => \rv_len_reg[0]_57\(0),
      \rv_len_reg[0]_59\(0) => \rv_len_reg[0]_58\(0),
      \rv_len_reg[0]_6\ => \rv_len_reg[0]_5\,
      \rv_len_reg[0]_60\ => \rv_len_reg[0]_59\,
      \rv_len_reg[0]_61\(0) => \rv_len_reg[0]_60\(0),
      \rv_len_reg[0]_62\ => \rv_len_reg[0]_61\,
      \rv_len_reg[0]_63\(0) => \rv_len_reg[0]_62\(0),
      \rv_len_reg[0]_64\ => \rv_len_reg[0]_63\,
      \rv_len_reg[0]_65\(0) => \rv_len_reg[0]_64\(0),
      \rv_len_reg[0]_66\ => \rv_len_reg[0]_65\,
      \rv_len_reg[0]_67\(0) => \rv_len_reg[0]_66\(0),
      \rv_len_reg[0]_68\ => \rv_len_reg[0]_67\,
      \rv_len_reg[0]_69\(0) => \rv_len_reg[0]_68\(0),
      \rv_len_reg[0]_7\ => \rv_len_reg[0]_6\,
      \rv_len_reg[0]_70\ => \rv_len_reg[0]_69\,
      \rv_len_reg[0]_71\(0) => \rv_len_reg[0]_70\(0),
      \rv_len_reg[0]_72\ => \rv_len_reg[0]_71\,
      \rv_len_reg[0]_73\(0) => \rv_len_reg[0]_72\(0),
      \rv_len_reg[0]_74\(0) => \rv_len_reg[0]_73\(0),
      \rv_len_reg[0]_75\ => \rv_len_reg[0]_74\,
      \rv_len_reg[0]_76\(0) => \rv_len_reg[0]_75\(0),
      \rv_len_reg[0]_77\(0) => \rv_len_reg[0]_76\(0),
      \rv_len_reg[0]_78\ => \rv_len_reg[0]_77\,
      \rv_len_reg[0]_79\(0) => \rv_len_reg[0]_78\(0),
      \rv_len_reg[0]_8\ => \rv_len_reg[0]_7\,
      \rv_len_reg[0]_80\(0) => \rv_len_reg[0]_79\(0),
      \rv_len_reg[0]_81\(0) => \rv_len_reg[0]_80\(0),
      \rv_len_reg[0]_82\(0) => \rv_len_reg[0]_81\(0),
      \rv_len_reg[0]_83\(0) => \rv_len_reg[0]_82\(0),
      \rv_len_reg[0]_84\(0) => \rv_len_reg[0]_83\(0),
      \rv_len_reg[0]_85\(0) => \rv_len_reg[0]_84\(0),
      \rv_len_reg[0]_86\(0) => \rv_len_reg[0]_85\(0),
      \rv_len_reg[0]_87\(0) => \rv_len_reg[0]_86\(0),
      \rv_len_reg[0]_88\(0) => \rv_len_reg[0]_87\(0),
      \rv_len_reg[0]_89\(0) => \rv_len_reg[0]_88\(0),
      \rv_len_reg[0]_9\(0) => \rv_len_reg[0]_8\(0),
      \rv_len_reg[0]_90\(0) => \rv_len_reg[0]_89\(0),
      \rv_len_reg[0]_91\(0) => \rv_len_reg[0]_90\(0),
      \rv_len_reg[0]_92\ => \rv_len_reg[0]_91\,
      \rv_len_reg[0]_93\(0) => \rv_len_reg[0]_92\(0),
      \rv_len_reg[0]_94\ => \rv_len_reg[0]_93\,
      \rv_len_reg[0]_95\(0) => \rv_len_reg[0]_94\(0),
      \rv_len_reg[0]_96\ => \rv_len_reg[0]_95\,
      \rv_len_reg[0]_97\(0) => \rv_len_reg[0]_96\(0),
      \rv_len_reg[0]_98\ => \rv_len_reg[0]_97\,
      \rv_len_reg[0]_99\(0) => \rv_len_reg[0]_98\(0),
      \rv_len_reg[1]_0\ => \rv_len_reg[1]\,
      \rv_len_reg[1]_1\ => \rv_len_reg[1]_0\,
      \rv_len_reg[1]_10\ => \rv_len_reg[1]_9\,
      \rv_len_reg[1]_11\ => \rv_len_reg[1]_10\,
      \rv_len_reg[1]_12\ => \rv_len_reg[1]_11\,
      \rv_len_reg[1]_13\ => \rv_len_reg[1]_12\,
      \rv_len_reg[1]_14\ => \rv_len_reg[1]_13\,
      \rv_len_reg[1]_15\ => \rv_len_reg[1]_14\,
      \rv_len_reg[1]_2\ => \rv_len_reg[1]_1\,
      \rv_len_reg[1]_3\ => \rv_len_reg[1]_2\,
      \rv_len_reg[1]_4\ => \rv_len_reg[1]_3\,
      \rv_len_reg[1]_5\ => \rv_len_reg[1]_4\,
      \rv_len_reg[1]_6\ => \rv_len_reg[1]_5\,
      \rv_len_reg[1]_7\ => \rv_len_reg[1]_6\,
      \rv_len_reg[1]_8\ => \rv_len_reg[1]_7\,
      \rv_len_reg[1]_9\ => \rv_len_reg[1]_8\,
      \rv_len_reg[2]_0\ => \rv_len_reg[2]\,
      \rv_len_reg[2]_1\ => \rv_len_reg[2]_0\,
      \rv_len_reg[2]_10\ => \rv_len_reg[2]_9\,
      \rv_len_reg[2]_11\ => \rv_len_reg[2]_10\,
      \rv_len_reg[2]_12\(1 downto 0) => \rv_len_reg[2]_11\(1 downto 0),
      \rv_len_reg[2]_13\ => \rv_len_reg[2]_12\,
      \rv_len_reg[2]_14\(1 downto 0) => \rv_len_reg[2]_13\(1 downto 0),
      \rv_len_reg[2]_15\(1 downto 0) => \rv_len_reg[2]_14\(1 downto 0),
      \rv_len_reg[2]_16\ => \rv_len_reg[2]_15\,
      \rv_len_reg[2]_17\(1 downto 0) => \rv_len_reg[2]_16\(1 downto 0),
      \rv_len_reg[2]_18\ => \rv_len_reg[2]_17\,
      \rv_len_reg[2]_19\(1 downto 0) => \rv_len_reg[2]_18\(1 downto 0),
      \rv_len_reg[2]_2\ => \rv_len_reg[2]_1\,
      \rv_len_reg[2]_20\ => \rv_len_reg[2]_19\,
      \rv_len_reg[2]_21\(1 downto 0) => \rv_len_reg[2]_20\(1 downto 0),
      \rv_len_reg[2]_22\(1 downto 0) => \rv_len_reg[2]_21\(1 downto 0),
      \rv_len_reg[2]_23\(1 downto 0) => \rv_len_reg[2]_22\(1 downto 0),
      \rv_len_reg[2]_24\(1 downto 0) => \rv_len_reg[2]_23\(1 downto 0),
      \rv_len_reg[2]_25\ => \rv_len_reg[2]_24\,
      \rv_len_reg[2]_3\ => \rv_len_reg[2]_2\,
      \rv_len_reg[2]_4\ => \rv_len_reg[2]_3\,
      \rv_len_reg[2]_5\ => \rv_len_reg[2]_4\,
      \rv_len_reg[2]_6\(1 downto 0) => \rv_len_reg[2]_5\(1 downto 0),
      \rv_len_reg[2]_7\ => \rv_len_reg[2]_6\,
      \rv_len_reg[2]_8\ => \rv_len_reg[2]_7\,
      \rv_len_reg[2]_9\ => \rv_len_reg[2]_8\,
      \rv_len_reg[3]_0\ => \rv_len_reg[3]\,
      \rv_len_reg[3]_1\ => \rv_len_reg[3]_0\,
      \rv_len_reg[3]_2\ => \rv_len_reg[3]_1\,
      \rv_len_reg[3]_3\(1 downto 0) => \rv_len_reg[3]_2\(1 downto 0),
      \rv_len_reg[3]_4\(1 downto 0) => \rv_len_reg[3]_3\(1 downto 0),
      \rv_len_reg[3]_5\ => \rv_len_reg[3]_4\,
      \rv_len_reg[5]_0\ => \rv_len_reg[5]\,
      \rv_len_reg[5]_1\ => \rv_len_reg[5]_0\,
      \rv_len_reg[5]_10\ => \rv_len_reg[5]_9\,
      \rv_len_reg[5]_11\ => \rv_len_reg[5]_10\,
      \rv_len_reg[5]_12\ => \rv_len_reg[5]_11\,
      \rv_len_reg[5]_2\ => \rv_len_reg[5]_1\,
      \rv_len_reg[5]_3\ => \rv_len_reg[5]_2\,
      \rv_len_reg[5]_4\ => \rv_len_reg[5]_3\,
      \rv_len_reg[5]_5\ => \rv_len_reg[5]_4\,
      \rv_len_reg[5]_6\ => \rv_len_reg[5]_5\,
      \rv_len_reg[5]_7\ => \rv_len_reg[5]_6\,
      \rv_len_reg[5]_8\ => \rv_len_reg[5]_7\,
      \rv_len_reg[5]_9\ => \rv_len_reg[5]_8\,
      \rv_len_reg[7]_0\(0) => \rv_len_reg[7]\(0),
      \rv_len_reg[7]_1\(0) => \rv_len_reg[7]_0\(0),
      \rv_len_reg[7]_10\ => \rv_len_reg[7]_9\,
      \rv_len_reg[7]_11\ => \rv_len_reg[7]_10\,
      \rv_len_reg[7]_12\ => \rv_len_reg[7]_11\,
      \rv_len_reg[7]_13\ => \rv_len_reg[7]_12\,
      \rv_len_reg[7]_14\ => \rv_len_reg[7]_13\,
      \rv_len_reg[7]_2\ => \rv_len_reg[7]_1\,
      \rv_len_reg[7]_3\ => \rv_len_reg[7]_2\,
      \rv_len_reg[7]_4\ => \rv_len_reg[7]_3\,
      \rv_len_reg[7]_5\ => \rv_len_reg[7]_4\,
      \rv_len_reg[7]_6\ => \rv_len_reg[7]_5\,
      \rv_len_reg[7]_7\ => \rv_len_reg[7]_6\,
      \rv_len_reg[7]_8\ => \rv_len_reg[7]_7\,
      \rv_len_reg[7]_9\ => \rv_len_reg[7]_8\,
      valid_reg_0 => valid_reg(0),
      valid_reg_1 => wr_up,
      valid_reg_10(0) => valid_reg_8(0),
      valid_reg_11(0) => valid_reg_9(0),
      valid_reg_12(0) => valid_reg_10(0),
      valid_reg_13(0) => valid_reg_11(0),
      valid_reg_14(0) => valid_reg_12(0),
      valid_reg_15(0) => valid_reg_13(0),
      valid_reg_16(0) => valid_reg_14(0),
      valid_reg_17(0) => valid_reg_15(0),
      valid_reg_18(0) => valid_reg_16(0),
      valid_reg_19(0) => valid_reg_17(0),
      valid_reg_2 => valid_reg_0,
      valid_reg_20(0) => valid_reg_18(0),
      valid_reg_21 => valid_reg_19,
      valid_reg_22(0) => valid_reg_20(0),
      valid_reg_23(0) => valid_reg_21(0),
      valid_reg_24(0) => valid_reg_22(0),
      valid_reg_25(0) => valid_reg_23(0),
      valid_reg_26(0) => valid_reg_24(0),
      valid_reg_27(0) => valid_reg_25(0),
      valid_reg_28(0) => valid_reg_26(0),
      valid_reg_29(0) => valid_reg_27(0),
      valid_reg_3(0) => valid_reg_1(0),
      valid_reg_30(0) => valid_reg_28(0),
      valid_reg_31(0) => valid_reg_29(0),
      valid_reg_32(0) => valid_reg_30(0),
      valid_reg_33(0) => valid_reg_31(0),
      valid_reg_34 => valid_reg_32,
      valid_reg_35 => valid_reg_33,
      valid_reg_4 => valid_reg_2,
      valid_reg_5(0) => valid_reg_3(0),
      valid_reg_6 => valid_reg_4,
      valid_reg_7(0) => valid_reg_5(0),
      valid_reg_8 => valid_reg_6,
      valid_reg_9(0) => valid_reg_7(0),
      wr_t_reg => wreg_mem_data_d17_n_15,
      wreg_mem_addr(15 downto 0) => wreg_mem_addr(15 downto 0),
      wreg_mem_addr_valid => wreg_mem_addr_valid
    );
wreg_mem_ctrl_d14_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized29\
     port map (
      D(7 downto 4) => \^p_0_in\(7 downto 4),
      D(3) => \^addr_reg[3]\,
      D(2) => \^addr_reg[2]\,
      D(1) => \^addr_reg[1]\,
      D(0) => \^addr_reg[0]\,
      E(0) => outreg0,
      adv_t_reg => wreg_mem_data_d17_n_14,
      adv_up => adv_up,
      clk => clk,
      isa_adv_reg => isa_adv_reg,
      reset => reset_1,
      wreg_mem_ctrl(7 downto 0) => wreg_mem_ctrl(7 downto 0),
      wreg_mem_ctrl_valid => wreg_mem_ctrl_valid
    );
wreg_mem_data_d17: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo__parameterized0\
     port map (
      \addr_reg[2]\ => \addr_reg[2]_0\,
      \addr_reg[5]\ => \addr_reg[5]\,
      adv_down_reg => adv_down_reg,
      adv_up_reg => wreg_mem_data_d17_n_14,
      clk => clk,
      \fifo_clr_len1__19\ => \fifo_clr_len1__19\,
      isa_adv => isa_adv,
      isa_getdata(7 downto 0) => isa_getdata(7 downto 0),
      isa_wr => isa_wr,
      reset => reset,
      reset_0 => reset_0,
      \sendaddr_reg[7]\ => \sendaddr_reg[7]\,
      \sendaddr_reg[7]_0\ => \sendaddr_reg[7]_0\,
      wr_en0 => wr_en0,
      wr_up_reg => wreg_mem_data_d17_n_15,
      wreg_mem_rd_data(7 downto 0) => wreg_mem_rd_data(7 downto 0),
      wreg_mem_rd_en => wreg_mem_rd_en,
      wreg_mem_rd_len(4 downto 0) => wreg_mem_rd_len(4 downto 0)
    );
wreg_mem_len_d16_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized31\
     port map (
      D(7 downto 6) => \^p_0_in\(7 downto 6),
      D(5) => \^d\(0),
      D(4) => \^addr_reg[7]\(1),
      D(3 downto 2) => \^p_0_in\(3 downto 2),
      D(1) => \^addr_reg[1]\,
      D(0) => \^addr_reg[0]\,
      E(0) => wreg_mem_addr_d15_w16_n_717,
      clk => clk,
      reset => reset_1,
      wreg_mem_len(7 downto 0) => wreg_mem_len(7 downto 0),
      wreg_mem_len_valid => wreg_mem_len_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_out is
  port (
    wreg_out_time_rd_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_time_rd_len : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wreg_out_ctrl_valid : out STD_LOGIC;
    wreg_out_sel_valid : out STD_LOGIC;
    wreg_out_level_valid : out STD_LOGIC;
    wreg_out_startmode_valid : out STD_LOGIC;
    wreg_out_start_subcycle_valid : out STD_LOGIC;
    wreg_out_trig_riseratio_valid : out STD_LOGIC;
    wreg_out_trig_dropratio_valid : out STD_LOGIC;
    \check_reg[0]\ : out STD_LOGIC;
    \outreg_reg[7]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[4]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rv_len_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \check_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_0\ : out STD_LOGIC;
    \check_reg[0]_1\ : out STD_LOGIC;
    \check_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_2\ : out STD_LOGIC;
    \check_reg[0]_3\ : out STD_LOGIC;
    \check_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_4\ : out STD_LOGIC;
    \check_reg[0]_5\ : out STD_LOGIC;
    \check_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_6\ : out STD_LOGIC;
    \check_reg[0]_7\ : out STD_LOGIC;
    \check_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_8\ : out STD_LOGIC;
    \check_reg[0]_9\ : out STD_LOGIC;
    \check_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_10\ : out STD_LOGIC;
    \check_reg[0]_11\ : out STD_LOGIC;
    \check_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_12\ : out STD_LOGIC;
    \check_reg[0]_13\ : out STD_LOGIC;
    \check_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_14\ : out STD_LOGIC;
    \check_reg[0]_15\ : out STD_LOGIC;
    \check_reg[0]_16\ : out STD_LOGIC;
    \check_reg[0]_17\ : out STD_LOGIC;
    \check_reg[3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_18\ : out STD_LOGIC;
    \check_reg[0]_19\ : out STD_LOGIC;
    \check_reg[3]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_20\ : out STD_LOGIC;
    \check_reg[0]_21\ : out STD_LOGIC;
    \check_reg[3]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \check_reg[0]_22\ : out STD_LOGIC;
    \check_reg[0]_23\ : out STD_LOGIC;
    \check_reg[3]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreg_out_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_sel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_level : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_startmode : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_start_targettime : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wreg_out_start_targettime_valid : out STD_LOGIC;
    wreg_out_start_subtime : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_subtime_valid : out STD_LOGIC;
    wreg_out_start_subnum : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_subnum_valid : out STD_LOGIC;
    wreg_out_start_subcycle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_start_trigmode1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_trigmode1_valid : out STD_LOGIC;
    wreg_out_start_trigmode2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_trigmode2_valid : out STD_LOGIC;
    wreg_out_start_trigmode3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_trigmode3_valid : out STD_LOGIC;
    wreg_out_start_trigmode4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_trigmode4_valid : out STD_LOGIC;
    wreg_out_trig_threshold_p : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_threshold_p_valid : out STD_LOGIC;
    wreg_out_trig_threshold_n : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_threshold_n_valid : out STD_LOGIC;
    wreg_out_trig_risetime : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_risetime_valid : out STD_LOGIC;
    wreg_out_trig_droptime : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_droptime_valid : out STD_LOGIC;
    wreg_out_trig_pulsewidth : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_pulsewidth_valid : out STD_LOGIC;
    wreg_out_trig_riseratio : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_trig_dropratio : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_trig_rmsvalue : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_rmsvalue_valid : out STD_LOGIC;
    clk : in STD_LOGIC;
    isa_getdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_time_rd_en : in STD_LOGIC;
    reset_0 : in STD_LOGIC;
    wr_en0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_1 : in STD_LOGIC;
    \addr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[3]_0\ : in STD_LOGIC;
    isa_cs_reg : in STD_LOGIC;
    \addr_reg[4]\ : in STD_LOGIC;
    wr_up_reg : in STD_LOGIC;
    \addr_reg[1]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \addr_reg[1]_0\ : in STD_LOGIC;
    \addr_reg[1]_1\ : in STD_LOGIC;
    \addr_reg[3]_1\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \rv_len_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[0]_1\ : in STD_LOGIC;
    \rv_len_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[4]_0\ : in STD_LOGIC;
    \rv_len_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[2]_1\ : in STD_LOGIC;
    \rv_len_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    check : in STD_LOGIC;
    \addr_reg[2]_1\ : in STD_LOGIC;
    \addr_reg[1]_2\ : in STD_LOGIC;
    \addr_reg[3]_2\ : in STD_LOGIC;
    \rv_len_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[2]_2\ : in STD_LOGIC;
    \rv_len_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rv_len_reg[2]_3\ : in STD_LOGIC;
    \rv_len_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[1]_3\ : in STD_LOGIC;
    \addr_reg[0]_2\ : in STD_LOGIC;
    wr_up_reg_0 : in STD_LOGIC;
    \rv_len_reg[0]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[5]_0\ : in STD_LOGIC;
    \rv_len_reg[0]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[5]_1\ : in STD_LOGIC;
    \addr_reg[0]_3\ : in STD_LOGIC;
    \rv_len_reg[0]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[0]_4\ : in STD_LOGIC;
    \addr_reg[5]_2\ : in STD_LOGIC;
    \rv_len_reg[0]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[5]_3\ : in STD_LOGIC;
    \rv_len_reg[2]_4\ : in STD_LOGIC;
    \rv_len_reg[0]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[0]_5\ : in STD_LOGIC;
    \rv_len_reg[2]_5\ : in STD_LOGIC;
    \getdata_reg[0]_rep\ : in STD_LOGIC;
    \getdata_reg[1]_rep\ : in STD_LOGIC;
    \getdata_reg[2]_rep\ : in STD_LOGIC;
    \getdata_reg[3]_rep\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \getdata_reg[3]_rep__0\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_0\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_1\ : in STD_LOGIC;
    \getdata_reg[3]_rep_0\ : in STD_LOGIC;
    \getdata_reg[3]_rep_1\ : in STD_LOGIC;
    \getdata_reg[3]_rep_2\ : in STD_LOGIC;
    \getdata_reg[3]_rep_3\ : in STD_LOGIC;
    \getdata_reg[3]_rep_4\ : in STD_LOGIC;
    \getdata_reg[3]_rep_5\ : in STD_LOGIC;
    \getdata_reg[3]_rep_6\ : in STD_LOGIC;
    \getdata_reg[3]_rep_7\ : in STD_LOGIC;
    \getdata_reg[3]_rep_8\ : in STD_LOGIC;
    \getdata_reg[3]_rep_9\ : in STD_LOGIC;
    \getdata_reg[3]_rep__0_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[0]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[0]_rep_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \getdata_reg[5]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[1]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[5]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[1]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[2]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[5]_rep_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[2]_rep_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[5]_rep_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[3]_rep_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[3]_rep_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[7]_rep_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \getdata_reg[3]_rep__0_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[0]_rep_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[0]_rep_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[5]_rep_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[1]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[5]_rep_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[1]_rep_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[2]_rep_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[5]_rep_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[2]_rep_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[5]_rep_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[3]_rep_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \getdata_reg[3]_rep_13\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_out;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_out is
  signal \^outreg_reg[7]\ : STD_LOGIC;
  signal wreg_out_trig_risetime_d38_w16_n_0 : STD_LOGIC;
begin
  \outreg_reg[7]\ <= \^outreg_reg[7]\;
wreg_out_ctrl_d23_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized9\
     port map (
      D(6 downto 3) => p_0_in(4 downto 1),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep\,
      D(0) => \getdata_reg[0]_rep\,
      E(0) => E(0),
      clk => clk,
      \getdata_reg[3]_rep__0\(0) => D(2),
      reset => reset_1,
      wreg_out_ctrl(7 downto 0) => wreg_out_ctrl(7 downto 0),
      wreg_out_ctrl_valid => wreg_out_ctrl_valid
    );
wreg_out_level_d26_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized11\
     port map (
      D(6 downto 3) => p_0_in(4 downto 1),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep\,
      D(0) => \getdata_reg[0]_rep\,
      \addr_reg[2]\(0) => \addr_reg[2]\(0),
      clk => clk,
      \getdata_reg[3]_rep__0\(0) => D(2),
      reset => reset_1,
      wreg_out_level(7 downto 0) => wreg_out_level(7 downto 0),
      wreg_out_level_valid => wreg_out_level_valid
    );
wreg_out_sel_d24_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized10\
     port map (
      D(6 downto 3) => p_0_in(4 downto 1),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep\,
      D(0) => \getdata_reg[0]_rep\,
      \addr_reg[0]\(0) => \addr_reg[0]\(0),
      clk => clk,
      \getdata_reg[3]_rep__0\(0) => D(2),
      reset => reset_1,
      wreg_out_sel(7 downto 0) => wreg_out_sel(7 downto 0),
      wreg_out_sel_valid => wreg_out_sel_valid
    );
wreg_out_start_subcycle_d31_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized16\
     port map (
      D(6 downto 3) => p_0_in(4 downto 1),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep\,
      D(0) => \getdata_reg[0]_rep\,
      \addr_reg[0]\(0) => \addr_reg[0]_0\(0),
      clk => clk,
      p_0_in(0) => p_0_in(0),
      reset => reset_1,
      wreg_out_start_subcycle(7 downto 0) => wreg_out_start_subcycle(7 downto 0),
      wreg_out_start_subcycle_valid => wreg_out_start_subcycle_valid
    );
wreg_out_start_subnum_d30_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized15\
     port map (
      D(4 downto 0) => D(6 downto 2),
      E(0) => \check_reg[0]\,
      Q(0) => \rv_len_reg[4]_1\(0),
      \addr_reg[1]\ => \addr_reg[1]_2\,
      \addr_reg[2]\ => \addr_reg[2]_1\,
      \addr_reg[3]\ => \addr_reg[3]_2\,
      \check_reg[3]_0\(0) => \check_reg[3]\(0),
      clk => clk,
      \getdata_reg[0]_rep\(0) => \getdata_reg[0]_rep_1\(0),
      \getdata_reg[0]_rep_0\(0) => \getdata_reg[0]_rep_3\(0),
      \getdata_reg[2]_rep\(2) => \getdata_reg[2]_rep\,
      \getdata_reg[2]_rep\(1) => \getdata_reg[1]_rep\,
      \getdata_reg[2]_rep\(0) => \getdata_reg[0]_rep\,
      \getdata_reg[3]_rep\ => \getdata_reg[3]_rep\,
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_1\,
      \getdata_reg[7]_rep\(5 downto 0) => \getdata_reg[7]_rep_1\(5 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_3\(0),
      wreg_out_start_subnum(31 downto 0) => wreg_out_start_subnum(31 downto 0),
      wreg_out_start_subnum_valid => wreg_out_start_subnum_valid
    );
wreg_out_start_subtime_d29_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized14\
     port map (
      D(4 downto 0) => D(6 downto 2),
      Q(1 downto 0) => \rv_len_reg[4]\(1 downto 0),
      \check_reg[0]_0\ => \check_reg[0]_6\,
      \check_reg[0]_1\ => \check_reg[0]_7\,
      \check_reg[3]_0\(0) => \check_reg[3]_3\(0),
      clk => clk,
      \getdata_reg[0]_rep\(0) => \getdata_reg[0]_rep_0\(0),
      \getdata_reg[0]_rep_0\(0) => \getdata_reg[0]_rep_2\(0),
      \getdata_reg[2]_rep\(2) => \getdata_reg[2]_rep\,
      \getdata_reg[2]_rep\(1) => \getdata_reg[1]_rep\,
      \getdata_reg[2]_rep\(0) => \getdata_reg[0]_rep\,
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0_0\,
      \getdata_reg[7]_rep\(7 downto 0) => \getdata_reg[7]_rep_0\(7 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_1\(0),
      \rv_len_reg[2]_0\ => \rv_len_reg[2]_1\,
      wr_up_reg => wr_up_reg,
      wreg_out_start_subtime(31 downto 0) => wreg_out_start_subtime(31 downto 0),
      wreg_out_start_subtime_valid => wreg_out_start_subtime_valid
    );
wreg_out_start_targettime_d28_w64: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized13\
     port map (
      D(3) => p_0_in(1),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep\,
      D(0) => \getdata_reg[0]_rep\,
      Q(1 downto 0) => \rv_len_reg[4]_0\(1 downto 0),
      \addr_reg[1]\ => \addr_reg[1]\,
      check => check,
      \check_reg[0]_0\ => \check_reg[0]_4\,
      \check_reg[0]_1\ => \check_reg[0]_5\,
      \check_reg[3]_0\(0) => \check_reg[3]_2\(0),
      clk => clk,
      \getdata_reg[3]_rep__0\ => \getdata_reg[3]_rep__0\,
      \getdata_reg[3]_rep__0_0\(0) => \getdata_reg[3]_rep__0_2\(0),
      \getdata_reg[3]_rep__0_1\(0) => \getdata_reg[3]_rep__0_3\(0),
      \getdata_reg[7]_rep\(3 downto 1) => D(6 downto 4),
      \getdata_reg[7]_rep\(0) => D(2),
      \getdata_reg[7]_rep_0\(7 downto 0) => \getdata_reg[7]_rep\(7 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_2\(0),
      wreg_out_start_targettime(63 downto 0) => wreg_out_start_targettime(63 downto 0),
      wreg_out_start_targettime_valid => wreg_out_start_targettime_valid
    );
wreg_out_start_trigmode1_d32_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized17\
     port map (
      D(3) => p_0_in(1),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep\,
      D(0) => \getdata_reg[0]_rep\,
      Q(1 downto 0) => \rv_len_reg[4]_2\(1 downto 0),
      \addr_reg[1]\ => \addr_reg[1]_0\,
      \check_reg[0]_0\ => \check_reg[0]_8\,
      \check_reg[0]_1\ => \check_reg[0]_9\,
      \check_reg[3]_0\(0) => \check_reg[3]_4\(0),
      clk => clk,
      \getdata_reg[3]_rep\ => \getdata_reg[3]_rep\,
      \getdata_reg[3]_rep_0\ => \getdata_reg[3]_rep_0\,
      \getdata_reg[5]_rep\(0) => \getdata_reg[5]_rep\(0),
      \getdata_reg[5]_rep_0\(0) => \getdata_reg[5]_rep_3\(0),
      \getdata_reg[7]_rep\(2 downto 0) => D(6 downto 4),
      \getdata_reg[7]_rep_0\(7 downto 0) => \getdata_reg[7]_rep_2\(7 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_4\(0),
      \rv_len_reg[2]_0\ => \rv_len_reg[2]_2\,
      wreg_out_start_trigmode1(31 downto 0) => wreg_out_start_trigmode1(31 downto 0),
      wreg_out_start_trigmode1_valid => wreg_out_start_trigmode1_valid
    );
wreg_out_start_trigmode2_d33_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized18\
     port map (
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep\,
      D(0) => \getdata_reg[0]_rep\,
      Q(1 downto 0) => \rv_len_reg[4]_3\(1 downto 0),
      \addr_reg[1]\ => \addr_reg[1]_1\,
      \check_reg[0]_0\ => \check_reg[0]_10\,
      \check_reg[0]_1\ => \check_reg[0]_11\,
      \check_reg[3]_0\(0) => \check_reg[3]_5\(0),
      clk => clk,
      \getdata_reg[1]_rep\(0) => \getdata_reg[1]_rep_0\(0),
      \getdata_reg[1]_rep__0\(0) => \getdata_reg[1]_rep__0\(0),
      \getdata_reg[3]_rep\ => \getdata_reg[3]_rep\,
      \getdata_reg[3]_rep_0\ => \getdata_reg[3]_rep_1\,
      \getdata_reg[7]_rep\(3 downto 0) => D(6 downto 3),
      \getdata_reg[7]_rep_0\(7 downto 0) => \getdata_reg[7]_rep_3\(7 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_5\(0),
      \rv_len_reg[2]_0\ => \rv_len_reg[2]_3\,
      wreg_out_start_trigmode2(31 downto 0) => wreg_out_start_trigmode2(31 downto 0),
      wreg_out_start_trigmode2_valid => wreg_out_start_trigmode2_valid
    );
wreg_out_start_trigmode3_d34_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized19\
     port map (
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep\,
      D(0) => \getdata_reg[0]_rep\,
      Q(1 downto 0) => \rv_len_reg[2]_0\(1 downto 0),
      \addr_reg[0]\ => \addr_reg[0]_5\,
      \check_reg[0]_0\ => \check_reg[0]_12\,
      \check_reg[0]_1\ => \check_reg[0]_13\,
      \check_reg[3]_0\(0) => \check_reg[3]_6\(0),
      clk => clk,
      \getdata_reg[3]_rep\ => \getdata_reg[3]_rep\,
      \getdata_reg[3]_rep_0\ => \getdata_reg[3]_rep_2\,
      \getdata_reg[5]_rep\(0) => \getdata_reg[5]_rep_0\(0),
      \getdata_reg[5]_rep_0\(0) => \getdata_reg[5]_rep_4\(0),
      \getdata_reg[7]_rep\(3 downto 0) => D(6 downto 3),
      \getdata_reg[7]_rep_0\(7 downto 0) => \getdata_reg[7]_rep_4\(7 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_11\(0),
      \rv_len_reg[2]_0\ => \rv_len_reg[2]_5\,
      wreg_out_start_trigmode3(31 downto 0) => wreg_out_start_trigmode3(31 downto 0),
      wreg_out_start_trigmode3_valid => wreg_out_start_trigmode3_valid
    );
wreg_out_start_trigmode4_d35_w32: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized20\
     port map (
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep\,
      D(0) => \getdata_reg[0]_rep\,
      Q(1 downto 0) => \rv_len_reg[2]\(1 downto 0),
      \addr_reg[5]\ => \addr_reg[5]_3\,
      \check_reg[0]_0\ => \check_reg[0]_14\,
      \check_reg[0]_1\ => \check_reg[0]_15\,
      \check_reg[3]_0\(0) => \check_reg[3]_7\(0),
      clk => clk,
      \getdata_reg[1]_rep\(0) => \getdata_reg[1]_rep_1\(0),
      \getdata_reg[1]_rep__0\(0) => \getdata_reg[1]_rep__0_0\(0),
      \getdata_reg[3]_rep\ => \getdata_reg[3]_rep\,
      \getdata_reg[3]_rep_0\ => \getdata_reg[3]_rep_3\,
      \getdata_reg[7]_rep\(3 downto 0) => D(6 downto 3),
      \getdata_reg[7]_rep_0\(7 downto 0) => \getdata_reg[7]_rep_5\(7 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_10\(0),
      \rv_len_reg[2]_0\ => \rv_len_reg[2]_4\,
      wreg_out_start_trigmode4(31 downto 0) => wreg_out_start_trigmode4(31 downto 0),
      wreg_out_start_trigmode4_valid => wreg_out_start_trigmode4_valid
    );
wreg_out_startmode_d27_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized12\
     port map (
      D(6 downto 3) => p_0_in(4 downto 1),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep\,
      D(0) => \getdata_reg[0]_rep\,
      \addr_reg[3]\(0) => \addr_reg[3]\(0),
      clk => clk,
      \getdata_reg[3]_rep__0\(0) => D(2),
      reset => reset_1,
      wreg_out_startmode(7 downto 0) => wreg_out_startmode(7 downto 0),
      wreg_out_startmode_valid => wreg_out_startmode_valid
    );
wreg_out_time_d25: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo
     port map (
      \addr_reg[3]\ => \addr_reg[3]_0\,
      clk => clk,
      isa_cs_reg => isa_cs_reg,
      isa_getdata(7 downto 0) => isa_getdata(7 downto 0),
      reset => reset,
      reset_0 => reset_0,
      wr_en0 => wr_en0,
      wreg_out_time_rd_data(7 downto 0) => wreg_out_time_rd_data(7 downto 0),
      wreg_out_time_rd_en => wreg_out_time_rd_en,
      wreg_out_time_rd_len(4 downto 0) => wreg_out_time_rd_len(4 downto 0)
    );
wreg_out_trig_dropratio_d42_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized27\
     port map (
      D(5 downto 4) => p_0_in(4 downto 3),
      D(3) => p_0_in(1),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep\,
      D(0) => \getdata_reg[0]_rep\,
      \addr_reg[2]\(0) => \addr_reg[2]_0\(0),
      clk => clk,
      \getdata_reg[5]_rep\(0) => D(4),
      p_0_in(0) => p_0_in(0),
      reset => reset_1,
      wreg_out_trig_dropratio(7 downto 0) => wreg_out_trig_dropratio(7 downto 0),
      wreg_out_trig_dropratio_valid => wreg_out_trig_dropratio_valid
    );
wreg_out_trig_droptime_d39_w16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized24\
     port map (
      D(5 downto 2) => D(6 downto 3),
      D(1 downto 0) => D(1 downto 0),
      Q(0) => \rv_len_reg[4]_6\(0),
      \addr_reg[3]\ => \addr_reg[3]_1\,
      \addr_reg[5]\ => \addr_reg[5]_0\,
      \check_reg[0]_0\ => \check_reg[0]_20\,
      \check_reg[0]_1\ => \check_reg[0]_21\,
      \check_reg[3]_0\(0) => \check_reg[3]_10\(0),
      clk => clk,
      \getdata_reg[2]_rep\ => \getdata_reg[2]_rep\,
      \getdata_reg[3]_rep\ => \getdata_reg[3]_rep\,
      \getdata_reg[3]_rep_0\ => \getdata_reg[3]_rep_7\,
      \getdata_reg[5]_rep\(0) => \getdata_reg[5]_rep_2\(0),
      \getdata_reg[5]_rep_0\(0) => \getdata_reg[5]_rep_6\(0),
      \getdata_reg[7]_rep\(7 downto 0) => \getdata_reg[7]_rep_9\(7 downto 0),
      \outreg_reg[7]_0\ => \^outreg_reg[7]\,
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_7\(0),
      wreg_out_trig_droptime(15 downto 0) => wreg_out_trig_droptime(15 downto 0),
      wreg_out_trig_droptime_valid => wreg_out_trig_droptime_valid
    );
wreg_out_trig_pulsewidth_d40_w16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized25\
     port map (
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep\,
      D(0) => \getdata_reg[0]_rep\,
      Q(0) => \rv_len_reg[4]_5\(0),
      \addr_reg[0]\ => \addr_reg[0]_1\,
      \check_reg[0]_0\ => \check_reg[0]_2\,
      \check_reg[0]_1\ => \check_reg[0]_3\,
      \check_reg[3]_0\(0) => \check_reg[3]_1\(0),
      clk => clk,
      \getdata_reg[3]_rep\ => \getdata_reg[3]_rep\,
      \getdata_reg[3]_rep_0\ => \getdata_reg[3]_rep_8\,
      \getdata_reg[3]_rep_1\(0) => \getdata_reg[3]_rep_10\(0),
      \getdata_reg[3]_rep_2\(0) => \getdata_reg[3]_rep_12\(0),
      \getdata_reg[7]_rep\(3 downto 0) => D(6 downto 3),
      \getdata_reg[7]_rep_0\(7 downto 0) => \getdata_reg[7]_rep_10\(7 downto 0),
      reset => reset,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]\(0),
      wr_up_reg => wr_up_reg_0,
      wreg_out_trig_pulsewidth(15 downto 0) => wreg_out_trig_pulsewidth(15 downto 0),
      wreg_out_trig_pulsewidth_valid => wreg_out_trig_pulsewidth_valid
    );
wreg_out_trig_riseratio_d41_w8: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized26\
     port map (
      D(5 downto 4) => p_0_in(4 downto 3),
      D(3) => p_0_in(1),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep\,
      D(0) => \getdata_reg[0]_rep\,
      \addr_reg[5]\(0) => \addr_reg[5]\(0),
      clk => clk,
      \getdata_reg[5]_rep\(0) => D(4),
      p_0_in(0) => p_0_in(0),
      reset => reset_1,
      wreg_out_trig_riseratio(7 downto 0) => wreg_out_trig_riseratio(7 downto 0),
      wreg_out_trig_riseratio_valid => wreg_out_trig_riseratio_valid
    );
wreg_out_trig_risetime_d38_w16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized23\
     port map (
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep\,
      D(0) => \getdata_reg[0]_rep\,
      Q(0) => Q(0),
      \addr_reg[4]\ => \addr_reg[4]\,
      \addr_reg[4]_0\ => \addr_reg[4]_0\,
      \check_reg[0]_0\ => \check_reg[0]_18\,
      \check_reg[0]_1\ => \check_reg[0]_19\,
      \check_reg[3]_0\(0) => \check_reg[3]_9\(0),
      clk => clk,
      \getdata_reg[2]_rep\(0) => \getdata_reg[2]_rep_1\(0),
      \getdata_reg[2]_rep_0\(0) => \getdata_reg[2]_rep_3\(0),
      \getdata_reg[3]_rep\ => \getdata_reg[3]_rep\,
      \getdata_reg[3]_rep_0\ => \getdata_reg[3]_rep_6\,
      \getdata_reg[7]_rep\(2 downto 1) => D(6 downto 5),
      \getdata_reg[7]_rep\(0) => D(3),
      \getdata_reg[7]_rep_0\(7 downto 0) => \getdata_reg[7]_rep_8\(7 downto 0),
      p_0_in(0) => p_0_in(2),
      reset => reset,
      \rv_len_reg[0]_0\ => wreg_out_trig_risetime_d38_w16_n_0,
      \rv_len_reg[0]_1\(0) => \rv_len_reg[0]_0\(0),
      wreg_out_trig_risetime(15 downto 0) => wreg_out_trig_risetime(15 downto 0),
      wreg_out_trig_risetime_valid => wreg_out_trig_risetime_valid
    );
wreg_out_trig_rmsvalue_d43_w16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized28\
     port map (
      D(4 downto 3) => p_0_in(4 downto 3),
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep\,
      D(0) => \getdata_reg[0]_rep\,
      Q(0) => \rv_len_reg[4]_4\(0),
      \addr_reg[0]\ => \addr_reg[0]_2\,
      \addr_reg[1]\ => \addr_reg[1]_3\,
      \check_reg[0]_0\ => \check_reg[0]_22\,
      \check_reg[0]_1\ => \check_reg[0]_23\,
      \check_reg[3]_0\(0) => \check_reg[3]_11\(0),
      clk => clk,
      \getdata_reg[3]_rep\ => \getdata_reg[3]_rep\,
      \getdata_reg[3]_rep_0\ => \getdata_reg[3]_rep_9\,
      \getdata_reg[3]_rep_1\(0) => \getdata_reg[3]_rep_11\(0),
      \getdata_reg[3]_rep_2\(0) => \getdata_reg[3]_rep_13\(0),
      \getdata_reg[5]_rep\(1 downto 0) => D(4 downto 3),
      \getdata_reg[7]_rep\(7 downto 0) => \getdata_reg[7]_rep_11\(7 downto 0),
      reset => \^outreg_reg[7]\,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_6\(0),
      wreg_out_trig_rmsvalue(15 downto 0) => wreg_out_trig_rmsvalue(15 downto 0),
      wreg_out_trig_rmsvalue_valid => wreg_out_trig_rmsvalue_valid
    );
wreg_out_trig_threshold_n_d37_w16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized22\
     port map (
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep\,
      D(0) => \getdata_reg[0]_rep\,
      Q(0) => \rv_len_reg[1]\(0),
      \addr_reg[0]\ => \addr_reg[0]_3\,
      \addr_reg[5]\ => \addr_reg[5]_1\,
      \check_reg[0]_0\ => \check_reg[0]_0\,
      \check_reg[0]_1\ => \check_reg[0]_1\,
      \check_reg[3]_0\(0) => \check_reg[3]_0\(0),
      clk => clk,
      \getdata_reg[3]_rep\ => \getdata_reg[3]_rep\,
      \getdata_reg[3]_rep_0\ => \getdata_reg[3]_rep_5\,
      \getdata_reg[5]_rep\(0) => \getdata_reg[5]_rep_1\(0),
      \getdata_reg[5]_rep_0\(0) => \getdata_reg[5]_rep_5\(0),
      \getdata_reg[7]_rep\(3 downto 0) => D(6 downto 3),
      \getdata_reg[7]_rep_0\(7 downto 0) => \getdata_reg[7]_rep_7\(7 downto 0),
      reset => wreg_out_trig_risetime_d38_w16_n_0,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_8\(0),
      wreg_out_trig_threshold_n(15 downto 0) => wreg_out_trig_threshold_n(15 downto 0),
      wreg_out_trig_threshold_n_valid => wreg_out_trig_threshold_n_valid
    );
wreg_out_trig_threshold_p_d36_w16: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized21\
     port map (
      D(2) => \getdata_reg[2]_rep\,
      D(1) => \getdata_reg[1]_rep\,
      D(0) => \getdata_reg[0]_rep\,
      Q(0) => \rv_len_reg[1]_0\(0),
      \addr_reg[0]\ => \addr_reg[0]_4\,
      \addr_reg[5]\ => \addr_reg[5]_2\,
      \check_reg[0]_0\ => \check_reg[0]_16\,
      \check_reg[0]_1\ => \check_reg[0]_17\,
      \check_reg[3]_0\(0) => \check_reg[3]_8\(0),
      clk => clk,
      \getdata_reg[2]_rep\(0) => \getdata_reg[2]_rep_0\(0),
      \getdata_reg[2]_rep_0\(0) => \getdata_reg[2]_rep_2\(0),
      \getdata_reg[3]_rep\ => \getdata_reg[3]_rep\,
      \getdata_reg[3]_rep_0\ => \getdata_reg[3]_rep_4\,
      \getdata_reg[7]_rep\(3 downto 0) => D(6 downto 3),
      \getdata_reg[7]_rep_0\(7 downto 0) => \getdata_reg[7]_rep_6\(7 downto 0),
      reset => wreg_out_trig_risetime_d38_w16_n_0,
      \rv_len_reg[0]_0\(0) => \rv_len_reg[0]_9\(0),
      wreg_out_trig_threshold_p(15 downto 0) => wreg_out_trig_threshold_p(15 downto 0),
      wreg_out_trig_threshold_p_valid => wreg_out_trig_threshold_p_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_handle is
  port (
    isa_getdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_mem_addr_valid : out STD_LOGIC;
    wreg_system_sync_minfrq_valid : out STD_LOGIC;
    wreg_system_sync_max_valid : out STD_LOGIC;
    wreg_series_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_series_ctrl_valid : out STD_LOGIC;
    wreg_series_data_type : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_series_data_type_valid : out STD_LOGIC;
    wreg_series_sample_cycle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_series_sample_cycle_valid : out STD_LOGIC;
    wreg_series_comp_ratio : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_comp_ratio_valid : out STD_LOGIC;
    wreg_series_comp_num : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_series_comp_num_valid : out STD_LOGIC;
    wreg_series_validmode_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_validmode_data_valid : out STD_LOGIC;
    wreg_series_start_ddraddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_start_ddraddr_valid : out STD_LOGIC;
    wreg_series_stop_ddraddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_stop_ddraddr_valid : out STD_LOGIC;
    wreg_series_startmode : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_series_startmode_valid : out STD_LOGIC;
    wreg_series_star_trigmode1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_star_trigmode1_valid : out STD_LOGIC;
    wreg_series_star_trigmode2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_star_trigmode2_valid : out STD_LOGIC;
    wreg_series_star_trigmode3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_star_trigmode3_valid : out STD_LOGIC;
    wreg_series_star_trigmode4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_star_trigmode4_valid : out STD_LOGIC;
    wreg_series_stopmode : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_series_stopmode_valid : out STD_LOGIC;
    wreg_series_stop_trigmode1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_stop_trigmode1_valid : out STD_LOGIC;
    wreg_series_stop_trigmode2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_stop_trigmode2_valid : out STD_LOGIC;
    wreg_series_stop_trigmode3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_stop_trigmode3_valid : out STD_LOGIC;
    wreg_series_stop_trigmode4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_stop_trigmode4_valid : out STD_LOGIC;
    wreg_series_seek_startime : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wreg_series_seek_startime_valid : out STD_LOGIC;
    wreg_series_seek_zoom : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_seek_zoom_valid : out STD_LOGIC;
    wreg_series_seek_datalen : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_seek_datalen_valid : out STD_LOGIC;
    wreg_ch_filter_rd_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_filter_rd_len : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wreg_ch_zero_cal : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_zero_cal_valid : out STD_LOGIC;
    wreg_ch_sample_rate : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_sample_rate_valid : out STD_LOGIC;
    wreg_ch_sign_handle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_sign_handle_valid : out STD_LOGIC;
    wreg_ch_main_amp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_main_amp_valid : out STD_LOGIC;
    wreg_ch_pre_amp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_pre_amp_valid : out STD_LOGIC;
    wreg_ch_v_amp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_v_amp_valid : out STD_LOGIC;
    wreg_ch_i_amp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_i_amp_valid : out STD_LOGIC;
    wreg_ch_noise_comp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_noise_comp_valid : out STD_LOGIC;
    wreg_ch_noise_amp_cof : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_noise_amp_cof_valid : out STD_LOGIC;
    wreg_ch_noise_delay : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_noise_delay_valid : out STD_LOGIC;
    wreg_ch_start_targettime : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wreg_ch_start_targettime_valid : out STD_LOGIC;
    wreg_ch_start_sustime : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_ch_start_sustime_valid : out STD_LOGIC;
    wreg_ch_start_susnum : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_ch_start_susnum_valid : out STD_LOGIC;
    wreg_ch_start_suscycle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_start_suscycle_valid : out STD_LOGIC;
    wreg_ch_stop_sustime : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_ch_stop_sustime_valid : out STD_LOGIC;
    wreg_ch_stop_susnum : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_ch_stop_susnum_valid : out STD_LOGIC;
    wreg_ch_stop_suscycle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_stop_suscycle_valid : out STD_LOGIC;
    wreg_ch_trig_threshold_p : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_threshold_p_valid : out STD_LOGIC;
    wreg_ch_trig_threshold_n : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_threshold_n_valid : out STD_LOGIC;
    wreg_ch_trig_risetime : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_risetime_valid : out STD_LOGIC;
    wreg_ch_trig_droptime : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_droptime_valid : out STD_LOGIC;
    wreg_ch_trig_pulsewidth : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_pulsewidth_valid : out STD_LOGIC;
    wreg_ch_trig_riseratio : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_trig_riseratio_valid : out STD_LOGIC;
    wreg_ch_trig_dropratio : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_trig_dropratio_valid : out STD_LOGIC;
    wreg_ch_trig_rmsvalue : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_rmsvalue_valid : out STD_LOGIC;
    wreg_out_time_rd_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_time_rd_len : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wreg_out_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_ctrl_valid : out STD_LOGIC;
    wreg_out_sel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_sel_valid : out STD_LOGIC;
    wreg_out_level : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_level_valid : out STD_LOGIC;
    wreg_out_startmode : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_startmode_valid : out STD_LOGIC;
    wreg_out_start_targettime : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wreg_out_start_targettime_valid : out STD_LOGIC;
    wreg_out_start_subtime : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_subtime_valid : out STD_LOGIC;
    wreg_out_start_subnum : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_subnum_valid : out STD_LOGIC;
    wreg_out_start_subcycle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_start_subcycle_valid : out STD_LOGIC;
    wreg_out_start_trigmode1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_trigmode1_valid : out STD_LOGIC;
    wreg_out_start_trigmode2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_trigmode2_valid : out STD_LOGIC;
    wreg_out_start_trigmode3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_trigmode3_valid : out STD_LOGIC;
    wreg_out_start_trigmode4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_trigmode4_valid : out STD_LOGIC;
    wreg_out_trig_threshold_p : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_threshold_p_valid : out STD_LOGIC;
    wreg_out_trig_threshold_n : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_threshold_n_valid : out STD_LOGIC;
    wreg_out_trig_risetime : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_risetime_valid : out STD_LOGIC;
    wreg_out_trig_droptime : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_droptime_valid : out STD_LOGIC;
    wreg_out_trig_pulsewidth : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_pulsewidth_valid : out STD_LOGIC;
    wreg_out_trig_riseratio : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_trig_riseratio_valid : out STD_LOGIC;
    wreg_out_trig_dropratio : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_trig_dropratio_valid : out STD_LOGIC;
    wreg_out_trig_rmsvalue : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_rmsvalue_valid : out STD_LOGIC;
    wreg_mem_rd_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_mem_rd_len : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wreg_mem_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_mem_ctrl_valid : out STD_LOGIC;
    wreg_mem_addr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_mem_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_mem_len_valid : out STD_LOGIC;
    wreg_ddr_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ddr_ctrl_valid : out STD_LOGIC;
    wreg_ddr_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_ddr_len : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_system_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_system_ctrl_valid : out STD_LOGIC;
    wreg_system_sel_rtc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_system_sel_rtc_valid : out STD_LOGIC;
    wreg_system_set_rtctime : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wreg_system_sync_minfrq : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_system_sync_max : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_system_sync_sel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_system_sync_sel_valid : out STD_LOGIC;
    wreg_system_ch_sel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_system_ch_sel_valid : out STD_LOGIC;
    wreg_ddr_addr_valid : out STD_LOGIC;
    wreg_ddr_len_valid : out STD_LOGIC;
    wreg_system_set_rtctime_valid : out STD_LOGIC;
    pin_isa_data : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC;
    pin_isa_cs : in STD_LOGIC;
    clk : in STD_LOGIC;
    pin_isa_rd : in STD_LOGIC;
    pin_isa_wr : in STD_LOGIC;
    pin_isa_adv : in STD_LOGIC;
    rreg_system_version_valid : in STD_LOGIC;
    rreg_system_version : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rreg_system_rtctime_valid : in STD_LOGIC;
    rreg_system_rtctime : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rreg_system_batteryvalue_valid : in STD_LOGIC;
    rreg_system_batteryvalue : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rreg_system_syncstatus_valid : in STD_LOGIC;
    rreg_system_syncstatus : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_syncfrq_valid : in STD_LOGIC;
    rreg_system_syncfrq : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rreg_mem_data_wr_en : in STD_LOGIC;
    rreg_mem_data_wr_addr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_mem_data_wr_data : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_ddr_status_valid : in STD_LOGIC;
    rreg_ddr_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_ddr_data_wr_en : in STD_LOGIC;
    rreg_ddr_data_wr_addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rreg_ddr_data_wr_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rreg_series_status_valid : in STD_LOGIC;
    rreg_series_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_series_starttime_valid : in STD_LOGIC;
    rreg_series_starttime : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rreg_series_stoptime_valid : in STD_LOGIC;
    rreg_series_stoptime : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rreg_series_maxdata_valid : in STD_LOGIC;
    rreg_series_maxdata : in STD_LOGIC_VECTOR ( 79 downto 0 );
    rreg_series_data_wr_en : in STD_LOGIC;
    rreg_series_data_wr_addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rreg_series_data_wr_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rreg_series_trigger_starttime_valid : in STD_LOGIC;
    rreg_series_trigger_starttime : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rreg_series_trigger_stoptime_valid : in STD_LOGIC;
    rreg_series_trigger_stoptime : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rreg_system_debug1_valid : in STD_LOGIC;
    rreg_system_debug1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_debug2_valid : in STD_LOGIC;
    rreg_system_debug2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_debug3_valid : in STD_LOGIC;
    rreg_system_debug3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_debug4_valid : in STD_LOGIC;
    rreg_system_debug4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_status_valid : in STD_LOGIC;
    rreg_system_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_mem_status_valid : in STD_LOGIC;
    rreg_mem_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_filter_rd_en : in STD_LOGIC;
    wreg_out_time_rd_en : in STD_LOGIC;
    wreg_mem_rd_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_handle;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_handle is
  signal addr : STD_LOGIC_VECTOR ( 3 to 3 );
  signal check : STD_LOGIC;
  signal check_13 : STD_LOGIC;
  signal check_3 : STD_LOGIC;
  signal check_40 : STD_LOGIC;
  signal check_42 : STD_LOGIC;
  signal get_ch_param_n_13 : STD_LOGIC;
  signal get_ch_param_n_24 : STD_LOGIC;
  signal get_ch_param_n_25 : STD_LOGIC;
  signal get_ch_param_n_26 : STD_LOGIC;
  signal get_ch_param_n_27 : STD_LOGIC;
  signal get_ch_param_n_30 : STD_LOGIC;
  signal get_ch_param_n_31 : STD_LOGIC;
  signal get_ch_param_n_47 : STD_LOGIC;
  signal get_ch_param_n_48 : STD_LOGIC;
  signal get_ch_param_n_49 : STD_LOGIC;
  signal get_ch_param_n_50 : STD_LOGIC;
  signal get_ch_param_n_51 : STD_LOGIC;
  signal get_ch_param_n_52 : STD_LOGIC;
  signal get_ch_param_n_53 : STD_LOGIC;
  signal get_ch_param_n_54 : STD_LOGIC;
  signal get_ch_param_n_55 : STD_LOGIC;
  signal get_ch_param_n_56 : STD_LOGIC;
  signal get_ch_param_n_57 : STD_LOGIC;
  signal get_ch_param_n_58 : STD_LOGIC;
  signal get_ch_param_n_59 : STD_LOGIC;
  signal get_ch_param_n_60 : STD_LOGIC;
  signal get_ch_param_n_61 : STD_LOGIC;
  signal get_ch_param_n_62 : STD_LOGIC;
  signal get_ch_param_n_63 : STD_LOGIC;
  signal get_ch_param_n_64 : STD_LOGIC;
  signal get_ch_param_n_65 : STD_LOGIC;
  signal get_ch_param_n_66 : STD_LOGIC;
  signal get_ch_param_n_67 : STD_LOGIC;
  signal get_ch_param_n_68 : STD_LOGIC;
  signal get_ch_param_n_69 : STD_LOGIC;
  signal get_ch_param_n_70 : STD_LOGIC;
  signal get_ch_param_n_71 : STD_LOGIC;
  signal get_ch_param_n_72 : STD_LOGIC;
  signal get_ch_param_n_73 : STD_LOGIC;
  signal get_ch_param_n_74 : STD_LOGIC;
  signal get_ch_param_n_75 : STD_LOGIC;
  signal get_ch_param_n_76 : STD_LOGIC;
  signal get_ch_param_n_77 : STD_LOGIC;
  signal get_ch_param_n_78 : STD_LOGIC;
  signal get_ch_param_n_79 : STD_LOGIC;
  signal get_ch_param_n_80 : STD_LOGIC;
  signal get_ddr_param_n_3 : STD_LOGIC;
  signal get_ddr_param_n_4 : STD_LOGIC;
  signal get_ddr_param_n_5 : STD_LOGIC;
  signal get_mem_param_n_100 : STD_LOGIC;
  signal get_mem_param_n_101 : STD_LOGIC;
  signal get_mem_param_n_102 : STD_LOGIC;
  signal get_mem_param_n_103 : STD_LOGIC;
  signal get_mem_param_n_104 : STD_LOGIC;
  signal get_mem_param_n_105 : STD_LOGIC;
  signal get_mem_param_n_106 : STD_LOGIC;
  signal get_mem_param_n_107 : STD_LOGIC;
  signal get_mem_param_n_108 : STD_LOGIC;
  signal get_mem_param_n_109 : STD_LOGIC;
  signal get_mem_param_n_110 : STD_LOGIC;
  signal get_mem_param_n_111 : STD_LOGIC;
  signal get_mem_param_n_112 : STD_LOGIC;
  signal get_mem_param_n_113 : STD_LOGIC;
  signal get_mem_param_n_114 : STD_LOGIC;
  signal get_mem_param_n_115 : STD_LOGIC;
  signal get_mem_param_n_116 : STD_LOGIC;
  signal get_mem_param_n_117 : STD_LOGIC;
  signal get_mem_param_n_118 : STD_LOGIC;
  signal get_mem_param_n_119 : STD_LOGIC;
  signal get_mem_param_n_120 : STD_LOGIC;
  signal get_mem_param_n_121 : STD_LOGIC;
  signal get_mem_param_n_122 : STD_LOGIC;
  signal get_mem_param_n_123 : STD_LOGIC;
  signal get_mem_param_n_124 : STD_LOGIC;
  signal get_mem_param_n_125 : STD_LOGIC;
  signal get_mem_param_n_126 : STD_LOGIC;
  signal get_mem_param_n_127 : STD_LOGIC;
  signal get_mem_param_n_128 : STD_LOGIC;
  signal get_mem_param_n_129 : STD_LOGIC;
  signal get_mem_param_n_130 : STD_LOGIC;
  signal get_mem_param_n_131 : STD_LOGIC;
  signal get_mem_param_n_132 : STD_LOGIC;
  signal get_mem_param_n_133 : STD_LOGIC;
  signal get_mem_param_n_134 : STD_LOGIC;
  signal get_mem_param_n_135 : STD_LOGIC;
  signal get_mem_param_n_136 : STD_LOGIC;
  signal get_mem_param_n_137 : STD_LOGIC;
  signal get_mem_param_n_138 : STD_LOGIC;
  signal get_mem_param_n_139 : STD_LOGIC;
  signal get_mem_param_n_140 : STD_LOGIC;
  signal get_mem_param_n_141 : STD_LOGIC;
  signal get_mem_param_n_142 : STD_LOGIC;
  signal get_mem_param_n_143 : STD_LOGIC;
  signal get_mem_param_n_144 : STD_LOGIC;
  signal get_mem_param_n_145 : STD_LOGIC;
  signal get_mem_param_n_146 : STD_LOGIC;
  signal get_mem_param_n_147 : STD_LOGIC;
  signal get_mem_param_n_148 : STD_LOGIC;
  signal get_mem_param_n_149 : STD_LOGIC;
  signal get_mem_param_n_150 : STD_LOGIC;
  signal get_mem_param_n_151 : STD_LOGIC;
  signal get_mem_param_n_152 : STD_LOGIC;
  signal get_mem_param_n_153 : STD_LOGIC;
  signal get_mem_param_n_154 : STD_LOGIC;
  signal get_mem_param_n_155 : STD_LOGIC;
  signal get_mem_param_n_156 : STD_LOGIC;
  signal get_mem_param_n_157 : STD_LOGIC;
  signal get_mem_param_n_158 : STD_LOGIC;
  signal get_mem_param_n_159 : STD_LOGIC;
  signal get_mem_param_n_160 : STD_LOGIC;
  signal get_mem_param_n_161 : STD_LOGIC;
  signal get_mem_param_n_162 : STD_LOGIC;
  signal get_mem_param_n_163 : STD_LOGIC;
  signal get_mem_param_n_164 : STD_LOGIC;
  signal get_mem_param_n_165 : STD_LOGIC;
  signal get_mem_param_n_166 : STD_LOGIC;
  signal get_mem_param_n_167 : STD_LOGIC;
  signal get_mem_param_n_168 : STD_LOGIC;
  signal get_mem_param_n_169 : STD_LOGIC;
  signal get_mem_param_n_170 : STD_LOGIC;
  signal get_mem_param_n_171 : STD_LOGIC;
  signal get_mem_param_n_172 : STD_LOGIC;
  signal get_mem_param_n_173 : STD_LOGIC;
  signal get_mem_param_n_174 : STD_LOGIC;
  signal get_mem_param_n_175 : STD_LOGIC;
  signal get_mem_param_n_176 : STD_LOGIC;
  signal get_mem_param_n_177 : STD_LOGIC;
  signal get_mem_param_n_178 : STD_LOGIC;
  signal get_mem_param_n_180 : STD_LOGIC;
  signal get_mem_param_n_181 : STD_LOGIC;
  signal get_mem_param_n_182 : STD_LOGIC;
  signal get_mem_param_n_183 : STD_LOGIC;
  signal get_mem_param_n_184 : STD_LOGIC;
  signal get_mem_param_n_185 : STD_LOGIC;
  signal get_mem_param_n_186 : STD_LOGIC;
  signal get_mem_param_n_187 : STD_LOGIC;
  signal get_mem_param_n_188 : STD_LOGIC;
  signal get_mem_param_n_189 : STD_LOGIC;
  signal get_mem_param_n_190 : STD_LOGIC;
  signal get_mem_param_n_191 : STD_LOGIC;
  signal get_mem_param_n_192 : STD_LOGIC;
  signal get_mem_param_n_193 : STD_LOGIC;
  signal get_mem_param_n_194 : STD_LOGIC;
  signal get_mem_param_n_195 : STD_LOGIC;
  signal get_mem_param_n_196 : STD_LOGIC;
  signal get_mem_param_n_197 : STD_LOGIC;
  signal get_mem_param_n_198 : STD_LOGIC;
  signal get_mem_param_n_199 : STD_LOGIC;
  signal get_mem_param_n_200 : STD_LOGIC;
  signal get_mem_param_n_201 : STD_LOGIC;
  signal get_mem_param_n_202 : STD_LOGIC;
  signal get_mem_param_n_203 : STD_LOGIC;
  signal get_mem_param_n_204 : STD_LOGIC;
  signal get_mem_param_n_205 : STD_LOGIC;
  signal get_mem_param_n_206 : STD_LOGIC;
  signal get_mem_param_n_207 : STD_LOGIC;
  signal get_mem_param_n_208 : STD_LOGIC;
  signal get_mem_param_n_209 : STD_LOGIC;
  signal get_mem_param_n_210 : STD_LOGIC;
  signal get_mem_param_n_211 : STD_LOGIC;
  signal get_mem_param_n_212 : STD_LOGIC;
  signal get_mem_param_n_213 : STD_LOGIC;
  signal get_mem_param_n_214 : STD_LOGIC;
  signal get_mem_param_n_215 : STD_LOGIC;
  signal get_mem_param_n_216 : STD_LOGIC;
  signal get_mem_param_n_217 : STD_LOGIC;
  signal get_mem_param_n_218 : STD_LOGIC;
  signal get_mem_param_n_219 : STD_LOGIC;
  signal get_mem_param_n_220 : STD_LOGIC;
  signal get_mem_param_n_221 : STD_LOGIC;
  signal get_mem_param_n_222 : STD_LOGIC;
  signal get_mem_param_n_223 : STD_LOGIC;
  signal get_mem_param_n_224 : STD_LOGIC;
  signal get_mem_param_n_225 : STD_LOGIC;
  signal get_mem_param_n_226 : STD_LOGIC;
  signal get_mem_param_n_227 : STD_LOGIC;
  signal get_mem_param_n_228 : STD_LOGIC;
  signal get_mem_param_n_229 : STD_LOGIC;
  signal get_mem_param_n_230 : STD_LOGIC;
  signal get_mem_param_n_231 : STD_LOGIC;
  signal get_mem_param_n_232 : STD_LOGIC;
  signal get_mem_param_n_233 : STD_LOGIC;
  signal get_mem_param_n_234 : STD_LOGIC;
  signal get_mem_param_n_235 : STD_LOGIC;
  signal get_mem_param_n_236 : STD_LOGIC;
  signal get_mem_param_n_237 : STD_LOGIC;
  signal get_mem_param_n_238 : STD_LOGIC;
  signal get_mem_param_n_239 : STD_LOGIC;
  signal get_mem_param_n_24 : STD_LOGIC;
  signal get_mem_param_n_240 : STD_LOGIC;
  signal get_mem_param_n_241 : STD_LOGIC;
  signal get_mem_param_n_242 : STD_LOGIC;
  signal get_mem_param_n_243 : STD_LOGIC;
  signal get_mem_param_n_244 : STD_LOGIC;
  signal get_mem_param_n_245 : STD_LOGIC;
  signal get_mem_param_n_246 : STD_LOGIC;
  signal get_mem_param_n_247 : STD_LOGIC;
  signal get_mem_param_n_248 : STD_LOGIC;
  signal get_mem_param_n_249 : STD_LOGIC;
  signal get_mem_param_n_25 : STD_LOGIC;
  signal get_mem_param_n_250 : STD_LOGIC;
  signal get_mem_param_n_251 : STD_LOGIC;
  signal get_mem_param_n_252 : STD_LOGIC;
  signal get_mem_param_n_253 : STD_LOGIC;
  signal get_mem_param_n_254 : STD_LOGIC;
  signal get_mem_param_n_255 : STD_LOGIC;
  signal get_mem_param_n_256 : STD_LOGIC;
  signal get_mem_param_n_257 : STD_LOGIC;
  signal get_mem_param_n_258 : STD_LOGIC;
  signal get_mem_param_n_259 : STD_LOGIC;
  signal get_mem_param_n_26 : STD_LOGIC;
  signal get_mem_param_n_260 : STD_LOGIC;
  signal get_mem_param_n_261 : STD_LOGIC;
  signal get_mem_param_n_262 : STD_LOGIC;
  signal get_mem_param_n_263 : STD_LOGIC;
  signal get_mem_param_n_264 : STD_LOGIC;
  signal get_mem_param_n_265 : STD_LOGIC;
  signal get_mem_param_n_266 : STD_LOGIC;
  signal get_mem_param_n_267 : STD_LOGIC;
  signal get_mem_param_n_268 : STD_LOGIC;
  signal get_mem_param_n_269 : STD_LOGIC;
  signal get_mem_param_n_27 : STD_LOGIC;
  signal get_mem_param_n_270 : STD_LOGIC;
  signal get_mem_param_n_271 : STD_LOGIC;
  signal get_mem_param_n_272 : STD_LOGIC;
  signal get_mem_param_n_273 : STD_LOGIC;
  signal get_mem_param_n_274 : STD_LOGIC;
  signal get_mem_param_n_275 : STD_LOGIC;
  signal get_mem_param_n_276 : STD_LOGIC;
  signal get_mem_param_n_277 : STD_LOGIC;
  signal get_mem_param_n_278 : STD_LOGIC;
  signal get_mem_param_n_279 : STD_LOGIC;
  signal get_mem_param_n_28 : STD_LOGIC;
  signal get_mem_param_n_280 : STD_LOGIC;
  signal get_mem_param_n_281 : STD_LOGIC;
  signal get_mem_param_n_282 : STD_LOGIC;
  signal get_mem_param_n_283 : STD_LOGIC;
  signal get_mem_param_n_284 : STD_LOGIC;
  signal get_mem_param_n_285 : STD_LOGIC;
  signal get_mem_param_n_286 : STD_LOGIC;
  signal get_mem_param_n_287 : STD_LOGIC;
  signal get_mem_param_n_288 : STD_LOGIC;
  signal get_mem_param_n_289 : STD_LOGIC;
  signal get_mem_param_n_29 : STD_LOGIC;
  signal get_mem_param_n_290 : STD_LOGIC;
  signal get_mem_param_n_291 : STD_LOGIC;
  signal get_mem_param_n_292 : STD_LOGIC;
  signal get_mem_param_n_293 : STD_LOGIC;
  signal get_mem_param_n_294 : STD_LOGIC;
  signal get_mem_param_n_295 : STD_LOGIC;
  signal get_mem_param_n_296 : STD_LOGIC;
  signal get_mem_param_n_297 : STD_LOGIC;
  signal get_mem_param_n_298 : STD_LOGIC;
  signal get_mem_param_n_299 : STD_LOGIC;
  signal get_mem_param_n_30 : STD_LOGIC;
  signal get_mem_param_n_300 : STD_LOGIC;
  signal get_mem_param_n_301 : STD_LOGIC;
  signal get_mem_param_n_302 : STD_LOGIC;
  signal get_mem_param_n_303 : STD_LOGIC;
  signal get_mem_param_n_304 : STD_LOGIC;
  signal get_mem_param_n_305 : STD_LOGIC;
  signal get_mem_param_n_306 : STD_LOGIC;
  signal get_mem_param_n_307 : STD_LOGIC;
  signal get_mem_param_n_308 : STD_LOGIC;
  signal get_mem_param_n_31 : STD_LOGIC;
  signal get_mem_param_n_310 : STD_LOGIC;
  signal get_mem_param_n_311 : STD_LOGIC;
  signal get_mem_param_n_312 : STD_LOGIC;
  signal get_mem_param_n_313 : STD_LOGIC;
  signal get_mem_param_n_314 : STD_LOGIC;
  signal get_mem_param_n_315 : STD_LOGIC;
  signal get_mem_param_n_316 : STD_LOGIC;
  signal get_mem_param_n_317 : STD_LOGIC;
  signal get_mem_param_n_319 : STD_LOGIC;
  signal get_mem_param_n_32 : STD_LOGIC;
  signal get_mem_param_n_320 : STD_LOGIC;
  signal get_mem_param_n_321 : STD_LOGIC;
  signal get_mem_param_n_322 : STD_LOGIC;
  signal get_mem_param_n_324 : STD_LOGIC;
  signal get_mem_param_n_325 : STD_LOGIC;
  signal get_mem_param_n_326 : STD_LOGIC;
  signal get_mem_param_n_327 : STD_LOGIC;
  signal get_mem_param_n_328 : STD_LOGIC;
  signal get_mem_param_n_329 : STD_LOGIC;
  signal get_mem_param_n_330 : STD_LOGIC;
  signal get_mem_param_n_331 : STD_LOGIC;
  signal get_mem_param_n_332 : STD_LOGIC;
  signal get_mem_param_n_333 : STD_LOGIC;
  signal get_mem_param_n_334 : STD_LOGIC;
  signal get_mem_param_n_335 : STD_LOGIC;
  signal get_mem_param_n_336 : STD_LOGIC;
  signal get_mem_param_n_337 : STD_LOGIC;
  signal get_mem_param_n_338 : STD_LOGIC;
  signal get_mem_param_n_339 : STD_LOGIC;
  signal get_mem_param_n_340 : STD_LOGIC;
  signal get_mem_param_n_341 : STD_LOGIC;
  signal get_mem_param_n_342 : STD_LOGIC;
  signal get_mem_param_n_343 : STD_LOGIC;
  signal get_mem_param_n_344 : STD_LOGIC;
  signal get_mem_param_n_345 : STD_LOGIC;
  signal get_mem_param_n_346 : STD_LOGIC;
  signal get_mem_param_n_347 : STD_LOGIC;
  signal get_mem_param_n_348 : STD_LOGIC;
  signal get_mem_param_n_349 : STD_LOGIC;
  signal get_mem_param_n_35 : STD_LOGIC;
  signal get_mem_param_n_350 : STD_LOGIC;
  signal get_mem_param_n_351 : STD_LOGIC;
  signal get_mem_param_n_352 : STD_LOGIC;
  signal get_mem_param_n_353 : STD_LOGIC;
  signal get_mem_param_n_354 : STD_LOGIC;
  signal get_mem_param_n_355 : STD_LOGIC;
  signal get_mem_param_n_356 : STD_LOGIC;
  signal get_mem_param_n_357 : STD_LOGIC;
  signal get_mem_param_n_358 : STD_LOGIC;
  signal get_mem_param_n_359 : STD_LOGIC;
  signal get_mem_param_n_36 : STD_LOGIC;
  signal get_mem_param_n_360 : STD_LOGIC;
  signal get_mem_param_n_361 : STD_LOGIC;
  signal get_mem_param_n_363 : STD_LOGIC;
  signal get_mem_param_n_364 : STD_LOGIC;
  signal get_mem_param_n_365 : STD_LOGIC;
  signal get_mem_param_n_366 : STD_LOGIC;
  signal get_mem_param_n_367 : STD_LOGIC;
  signal get_mem_param_n_368 : STD_LOGIC;
  signal get_mem_param_n_37 : STD_LOGIC;
  signal get_mem_param_n_370 : STD_LOGIC;
  signal get_mem_param_n_371 : STD_LOGIC;
  signal get_mem_param_n_372 : STD_LOGIC;
  signal get_mem_param_n_373 : STD_LOGIC;
  signal get_mem_param_n_374 : STD_LOGIC;
  signal get_mem_param_n_375 : STD_LOGIC;
  signal get_mem_param_n_376 : STD_LOGIC;
  signal get_mem_param_n_377 : STD_LOGIC;
  signal get_mem_param_n_379 : STD_LOGIC;
  signal get_mem_param_n_38 : STD_LOGIC;
  signal get_mem_param_n_380 : STD_LOGIC;
  signal get_mem_param_n_381 : STD_LOGIC;
  signal get_mem_param_n_382 : STD_LOGIC;
  signal get_mem_param_n_383 : STD_LOGIC;
  signal get_mem_param_n_384 : STD_LOGIC;
  signal get_mem_param_n_386 : STD_LOGIC;
  signal get_mem_param_n_387 : STD_LOGIC;
  signal get_mem_param_n_388 : STD_LOGIC;
  signal get_mem_param_n_389 : STD_LOGIC;
  signal get_mem_param_n_39 : STD_LOGIC;
  signal get_mem_param_n_390 : STD_LOGIC;
  signal get_mem_param_n_391 : STD_LOGIC;
  signal get_mem_param_n_394 : STD_LOGIC;
  signal get_mem_param_n_395 : STD_LOGIC;
  signal get_mem_param_n_396 : STD_LOGIC;
  signal get_mem_param_n_397 : STD_LOGIC;
  signal get_mem_param_n_398 : STD_LOGIC;
  signal get_mem_param_n_399 : STD_LOGIC;
  signal get_mem_param_n_40 : STD_LOGIC;
  signal get_mem_param_n_400 : STD_LOGIC;
  signal get_mem_param_n_402 : STD_LOGIC;
  signal get_mem_param_n_403 : STD_LOGIC;
  signal get_mem_param_n_404 : STD_LOGIC;
  signal get_mem_param_n_405 : STD_LOGIC;
  signal get_mem_param_n_407 : STD_LOGIC;
  signal get_mem_param_n_408 : STD_LOGIC;
  signal get_mem_param_n_409 : STD_LOGIC;
  signal get_mem_param_n_41 : STD_LOGIC;
  signal get_mem_param_n_410 : STD_LOGIC;
  signal get_mem_param_n_411 : STD_LOGIC;
  signal get_mem_param_n_412 : STD_LOGIC;
  signal get_mem_param_n_414 : STD_LOGIC;
  signal get_mem_param_n_415 : STD_LOGIC;
  signal get_mem_param_n_416 : STD_LOGIC;
  signal get_mem_param_n_417 : STD_LOGIC;
  signal get_mem_param_n_418 : STD_LOGIC;
  signal get_mem_param_n_419 : STD_LOGIC;
  signal get_mem_param_n_42 : STD_LOGIC;
  signal get_mem_param_n_420 : STD_LOGIC;
  signal get_mem_param_n_421 : STD_LOGIC;
  signal get_mem_param_n_422 : STD_LOGIC;
  signal get_mem_param_n_424 : STD_LOGIC;
  signal get_mem_param_n_425 : STD_LOGIC;
  signal get_mem_param_n_426 : STD_LOGIC;
  signal get_mem_param_n_427 : STD_LOGIC;
  signal get_mem_param_n_428 : STD_LOGIC;
  signal get_mem_param_n_429 : STD_LOGIC;
  signal get_mem_param_n_43 : STD_LOGIC;
  signal get_mem_param_n_430 : STD_LOGIC;
  signal get_mem_param_n_431 : STD_LOGIC;
  signal get_mem_param_n_434 : STD_LOGIC;
  signal get_mem_param_n_435 : STD_LOGIC;
  signal get_mem_param_n_436 : STD_LOGIC;
  signal get_mem_param_n_437 : STD_LOGIC;
  signal get_mem_param_n_438 : STD_LOGIC;
  signal get_mem_param_n_439 : STD_LOGIC;
  signal get_mem_param_n_44 : STD_LOGIC;
  signal get_mem_param_n_440 : STD_LOGIC;
  signal get_mem_param_n_442 : STD_LOGIC;
  signal get_mem_param_n_443 : STD_LOGIC;
  signal get_mem_param_n_444 : STD_LOGIC;
  signal get_mem_param_n_445 : STD_LOGIC;
  signal get_mem_param_n_446 : STD_LOGIC;
  signal get_mem_param_n_447 : STD_LOGIC;
  signal get_mem_param_n_448 : STD_LOGIC;
  signal get_mem_param_n_449 : STD_LOGIC;
  signal get_mem_param_n_45 : STD_LOGIC;
  signal get_mem_param_n_451 : STD_LOGIC;
  signal get_mem_param_n_452 : STD_LOGIC;
  signal get_mem_param_n_453 : STD_LOGIC;
  signal get_mem_param_n_454 : STD_LOGIC;
  signal get_mem_param_n_455 : STD_LOGIC;
  signal get_mem_param_n_456 : STD_LOGIC;
  signal get_mem_param_n_457 : STD_LOGIC;
  signal get_mem_param_n_458 : STD_LOGIC;
  signal get_mem_param_n_459 : STD_LOGIC;
  signal get_mem_param_n_46 : STD_LOGIC;
  signal get_mem_param_n_460 : STD_LOGIC;
  signal get_mem_param_n_461 : STD_LOGIC;
  signal get_mem_param_n_462 : STD_LOGIC;
  signal get_mem_param_n_463 : STD_LOGIC;
  signal get_mem_param_n_464 : STD_LOGIC;
  signal get_mem_param_n_465 : STD_LOGIC;
  signal get_mem_param_n_466 : STD_LOGIC;
  signal get_mem_param_n_467 : STD_LOGIC;
  signal get_mem_param_n_468 : STD_LOGIC;
  signal get_mem_param_n_469 : STD_LOGIC;
  signal get_mem_param_n_47 : STD_LOGIC;
  signal get_mem_param_n_471 : STD_LOGIC;
  signal get_mem_param_n_473 : STD_LOGIC;
  signal get_mem_param_n_474 : STD_LOGIC;
  signal get_mem_param_n_475 : STD_LOGIC;
  signal get_mem_param_n_476 : STD_LOGIC;
  signal get_mem_param_n_477 : STD_LOGIC;
  signal get_mem_param_n_478 : STD_LOGIC;
  signal get_mem_param_n_479 : STD_LOGIC;
  signal get_mem_param_n_48 : STD_LOGIC;
  signal get_mem_param_n_480 : STD_LOGIC;
  signal get_mem_param_n_481 : STD_LOGIC;
  signal get_mem_param_n_482 : STD_LOGIC;
  signal get_mem_param_n_483 : STD_LOGIC;
  signal get_mem_param_n_484 : STD_LOGIC;
  signal get_mem_param_n_485 : STD_LOGIC;
  signal get_mem_param_n_486 : STD_LOGIC;
  signal get_mem_param_n_487 : STD_LOGIC;
  signal get_mem_param_n_488 : STD_LOGIC;
  signal get_mem_param_n_489 : STD_LOGIC;
  signal get_mem_param_n_49 : STD_LOGIC;
  signal get_mem_param_n_490 : STD_LOGIC;
  signal get_mem_param_n_491 : STD_LOGIC;
  signal get_mem_param_n_492 : STD_LOGIC;
  signal get_mem_param_n_493 : STD_LOGIC;
  signal get_mem_param_n_494 : STD_LOGIC;
  signal get_mem_param_n_495 : STD_LOGIC;
  signal get_mem_param_n_496 : STD_LOGIC;
  signal get_mem_param_n_497 : STD_LOGIC;
  signal get_mem_param_n_498 : STD_LOGIC;
  signal get_mem_param_n_499 : STD_LOGIC;
  signal get_mem_param_n_50 : STD_LOGIC;
  signal get_mem_param_n_500 : STD_LOGIC;
  signal get_mem_param_n_501 : STD_LOGIC;
  signal get_mem_param_n_502 : STD_LOGIC;
  signal get_mem_param_n_506 : STD_LOGIC;
  signal get_mem_param_n_507 : STD_LOGIC;
  signal get_mem_param_n_508 : STD_LOGIC;
  signal get_mem_param_n_509 : STD_LOGIC;
  signal get_mem_param_n_51 : STD_LOGIC;
  signal get_mem_param_n_510 : STD_LOGIC;
  signal get_mem_param_n_511 : STD_LOGIC;
  signal get_mem_param_n_512 : STD_LOGIC;
  signal get_mem_param_n_513 : STD_LOGIC;
  signal get_mem_param_n_514 : STD_LOGIC;
  signal get_mem_param_n_515 : STD_LOGIC;
  signal get_mem_param_n_516 : STD_LOGIC;
  signal get_mem_param_n_517 : STD_LOGIC;
  signal get_mem_param_n_518 : STD_LOGIC;
  signal get_mem_param_n_519 : STD_LOGIC;
  signal get_mem_param_n_52 : STD_LOGIC;
  signal get_mem_param_n_520 : STD_LOGIC;
  signal get_mem_param_n_522 : STD_LOGIC;
  signal get_mem_param_n_523 : STD_LOGIC;
  signal get_mem_param_n_524 : STD_LOGIC;
  signal get_mem_param_n_525 : STD_LOGIC;
  signal get_mem_param_n_526 : STD_LOGIC;
  signal get_mem_param_n_527 : STD_LOGIC;
  signal get_mem_param_n_528 : STD_LOGIC;
  signal get_mem_param_n_53 : STD_LOGIC;
  signal get_mem_param_n_530 : STD_LOGIC;
  signal get_mem_param_n_531 : STD_LOGIC;
  signal get_mem_param_n_535 : STD_LOGIC;
  signal get_mem_param_n_536 : STD_LOGIC;
  signal get_mem_param_n_54 : STD_LOGIC;
  signal get_mem_param_n_540 : STD_LOGIC;
  signal get_mem_param_n_541 : STD_LOGIC;
  signal get_mem_param_n_542 : STD_LOGIC;
  signal get_mem_param_n_543 : STD_LOGIC;
  signal get_mem_param_n_544 : STD_LOGIC;
  signal get_mem_param_n_545 : STD_LOGIC;
  signal get_mem_param_n_546 : STD_LOGIC;
  signal get_mem_param_n_547 : STD_LOGIC;
  signal get_mem_param_n_549 : STD_LOGIC;
  signal get_mem_param_n_55 : STD_LOGIC;
  signal get_mem_param_n_550 : STD_LOGIC;
  signal get_mem_param_n_552 : STD_LOGIC;
  signal get_mem_param_n_553 : STD_LOGIC;
  signal get_mem_param_n_554 : STD_LOGIC;
  signal get_mem_param_n_555 : STD_LOGIC;
  signal get_mem_param_n_556 : STD_LOGIC;
  signal get_mem_param_n_557 : STD_LOGIC;
  signal get_mem_param_n_558 : STD_LOGIC;
  signal get_mem_param_n_559 : STD_LOGIC;
  signal get_mem_param_n_56 : STD_LOGIC;
  signal get_mem_param_n_560 : STD_LOGIC;
  signal get_mem_param_n_561 : STD_LOGIC;
  signal get_mem_param_n_562 : STD_LOGIC;
  signal get_mem_param_n_563 : STD_LOGIC;
  signal get_mem_param_n_564 : STD_LOGIC;
  signal get_mem_param_n_565 : STD_LOGIC;
  signal get_mem_param_n_566 : STD_LOGIC;
  signal get_mem_param_n_567 : STD_LOGIC;
  signal get_mem_param_n_568 : STD_LOGIC;
  signal get_mem_param_n_569 : STD_LOGIC;
  signal get_mem_param_n_57 : STD_LOGIC;
  signal get_mem_param_n_570 : STD_LOGIC;
  signal get_mem_param_n_571 : STD_LOGIC;
  signal get_mem_param_n_573 : STD_LOGIC;
  signal get_mem_param_n_574 : STD_LOGIC;
  signal get_mem_param_n_575 : STD_LOGIC;
  signal get_mem_param_n_576 : STD_LOGIC;
  signal get_mem_param_n_577 : STD_LOGIC;
  signal get_mem_param_n_578 : STD_LOGIC;
  signal get_mem_param_n_579 : STD_LOGIC;
  signal get_mem_param_n_58 : STD_LOGIC;
  signal get_mem_param_n_580 : STD_LOGIC;
  signal get_mem_param_n_581 : STD_LOGIC;
  signal get_mem_param_n_582 : STD_LOGIC;
  signal get_mem_param_n_583 : STD_LOGIC;
  signal get_mem_param_n_584 : STD_LOGIC;
  signal get_mem_param_n_585 : STD_LOGIC;
  signal get_mem_param_n_586 : STD_LOGIC;
  signal get_mem_param_n_587 : STD_LOGIC;
  signal get_mem_param_n_588 : STD_LOGIC;
  signal get_mem_param_n_589 : STD_LOGIC;
  signal get_mem_param_n_59 : STD_LOGIC;
  signal get_mem_param_n_590 : STD_LOGIC;
  signal get_mem_param_n_591 : STD_LOGIC;
  signal get_mem_param_n_592 : STD_LOGIC;
  signal get_mem_param_n_593 : STD_LOGIC;
  signal get_mem_param_n_594 : STD_LOGIC;
  signal get_mem_param_n_595 : STD_LOGIC;
  signal get_mem_param_n_596 : STD_LOGIC;
  signal get_mem_param_n_597 : STD_LOGIC;
  signal get_mem_param_n_598 : STD_LOGIC;
  signal get_mem_param_n_599 : STD_LOGIC;
  signal get_mem_param_n_60 : STD_LOGIC;
  signal get_mem_param_n_601 : STD_LOGIC;
  signal get_mem_param_n_604 : STD_LOGIC;
  signal get_mem_param_n_605 : STD_LOGIC;
  signal get_mem_param_n_606 : STD_LOGIC;
  signal get_mem_param_n_607 : STD_LOGIC;
  signal get_mem_param_n_608 : STD_LOGIC;
  signal get_mem_param_n_609 : STD_LOGIC;
  signal get_mem_param_n_61 : STD_LOGIC;
  signal get_mem_param_n_612 : STD_LOGIC;
  signal get_mem_param_n_613 : STD_LOGIC;
  signal get_mem_param_n_614 : STD_LOGIC;
  signal get_mem_param_n_616 : STD_LOGIC;
  signal get_mem_param_n_618 : STD_LOGIC;
  signal get_mem_param_n_62 : STD_LOGIC;
  signal get_mem_param_n_620 : STD_LOGIC;
  signal get_mem_param_n_627 : STD_LOGIC;
  signal get_mem_param_n_628 : STD_LOGIC;
  signal get_mem_param_n_629 : STD_LOGIC;
  signal get_mem_param_n_63 : STD_LOGIC;
  signal get_mem_param_n_630 : STD_LOGIC;
  signal get_mem_param_n_631 : STD_LOGIC;
  signal get_mem_param_n_632 : STD_LOGIC;
  signal get_mem_param_n_633 : STD_LOGIC;
  signal get_mem_param_n_634 : STD_LOGIC;
  signal get_mem_param_n_635 : STD_LOGIC;
  signal get_mem_param_n_636 : STD_LOGIC;
  signal get_mem_param_n_637 : STD_LOGIC;
  signal get_mem_param_n_638 : STD_LOGIC;
  signal get_mem_param_n_639 : STD_LOGIC;
  signal get_mem_param_n_64 : STD_LOGIC;
  signal get_mem_param_n_640 : STD_LOGIC;
  signal get_mem_param_n_642 : STD_LOGIC;
  signal get_mem_param_n_644 : STD_LOGIC;
  signal get_mem_param_n_645 : STD_LOGIC;
  signal get_mem_param_n_646 : STD_LOGIC;
  signal get_mem_param_n_647 : STD_LOGIC;
  signal get_mem_param_n_649 : STD_LOGIC;
  signal get_mem_param_n_65 : STD_LOGIC;
  signal get_mem_param_n_650 : STD_LOGIC;
  signal get_mem_param_n_651 : STD_LOGIC;
  signal get_mem_param_n_652 : STD_LOGIC;
  signal get_mem_param_n_653 : STD_LOGIC;
  signal get_mem_param_n_654 : STD_LOGIC;
  signal get_mem_param_n_655 : STD_LOGIC;
  signal get_mem_param_n_656 : STD_LOGIC;
  signal get_mem_param_n_657 : STD_LOGIC;
  signal get_mem_param_n_658 : STD_LOGIC;
  signal get_mem_param_n_659 : STD_LOGIC;
  signal get_mem_param_n_66 : STD_LOGIC;
  signal get_mem_param_n_660 : STD_LOGIC;
  signal get_mem_param_n_661 : STD_LOGIC;
  signal get_mem_param_n_662 : STD_LOGIC;
  signal get_mem_param_n_663 : STD_LOGIC;
  signal get_mem_param_n_664 : STD_LOGIC;
  signal get_mem_param_n_665 : STD_LOGIC;
  signal get_mem_param_n_666 : STD_LOGIC;
  signal get_mem_param_n_667 : STD_LOGIC;
  signal get_mem_param_n_668 : STD_LOGIC;
  signal get_mem_param_n_669 : STD_LOGIC;
  signal get_mem_param_n_67 : STD_LOGIC;
  signal get_mem_param_n_670 : STD_LOGIC;
  signal get_mem_param_n_671 : STD_LOGIC;
  signal get_mem_param_n_672 : STD_LOGIC;
  signal get_mem_param_n_673 : STD_LOGIC;
  signal get_mem_param_n_674 : STD_LOGIC;
  signal get_mem_param_n_675 : STD_LOGIC;
  signal get_mem_param_n_676 : STD_LOGIC;
  signal get_mem_param_n_677 : STD_LOGIC;
  signal get_mem_param_n_678 : STD_LOGIC;
  signal get_mem_param_n_679 : STD_LOGIC;
  signal get_mem_param_n_68 : STD_LOGIC;
  signal get_mem_param_n_680 : STD_LOGIC;
  signal get_mem_param_n_681 : STD_LOGIC;
  signal get_mem_param_n_682 : STD_LOGIC;
  signal get_mem_param_n_683 : STD_LOGIC;
  signal get_mem_param_n_684 : STD_LOGIC;
  signal get_mem_param_n_685 : STD_LOGIC;
  signal get_mem_param_n_686 : STD_LOGIC;
  signal get_mem_param_n_687 : STD_LOGIC;
  signal get_mem_param_n_688 : STD_LOGIC;
  signal get_mem_param_n_689 : STD_LOGIC;
  signal get_mem_param_n_69 : STD_LOGIC;
  signal get_mem_param_n_690 : STD_LOGIC;
  signal get_mem_param_n_691 : STD_LOGIC;
  signal get_mem_param_n_692 : STD_LOGIC;
  signal get_mem_param_n_693 : STD_LOGIC;
  signal get_mem_param_n_694 : STD_LOGIC;
  signal get_mem_param_n_695 : STD_LOGIC;
  signal get_mem_param_n_696 : STD_LOGIC;
  signal get_mem_param_n_697 : STD_LOGIC;
  signal get_mem_param_n_698 : STD_LOGIC;
  signal get_mem_param_n_699 : STD_LOGIC;
  signal get_mem_param_n_70 : STD_LOGIC;
  signal get_mem_param_n_700 : STD_LOGIC;
  signal get_mem_param_n_701 : STD_LOGIC;
  signal get_mem_param_n_702 : STD_LOGIC;
  signal get_mem_param_n_703 : STD_LOGIC;
  signal get_mem_param_n_704 : STD_LOGIC;
  signal get_mem_param_n_705 : STD_LOGIC;
  signal get_mem_param_n_706 : STD_LOGIC;
  signal get_mem_param_n_707 : STD_LOGIC;
  signal get_mem_param_n_708 : STD_LOGIC;
  signal get_mem_param_n_709 : STD_LOGIC;
  signal get_mem_param_n_71 : STD_LOGIC;
  signal get_mem_param_n_710 : STD_LOGIC;
  signal get_mem_param_n_711 : STD_LOGIC;
  signal get_mem_param_n_712 : STD_LOGIC;
  signal get_mem_param_n_713 : STD_LOGIC;
  signal get_mem_param_n_714 : STD_LOGIC;
  signal get_mem_param_n_715 : STD_LOGIC;
  signal get_mem_param_n_718 : STD_LOGIC;
  signal get_mem_param_n_72 : STD_LOGIC;
  signal get_mem_param_n_722 : STD_LOGIC;
  signal get_mem_param_n_723 : STD_LOGIC;
  signal get_mem_param_n_724 : STD_LOGIC;
  signal get_mem_param_n_725 : STD_LOGIC;
  signal get_mem_param_n_729 : STD_LOGIC;
  signal get_mem_param_n_73 : STD_LOGIC;
  signal get_mem_param_n_730 : STD_LOGIC;
  signal get_mem_param_n_734 : STD_LOGIC;
  signal get_mem_param_n_735 : STD_LOGIC;
  signal get_mem_param_n_736 : STD_LOGIC;
  signal get_mem_param_n_737 : STD_LOGIC;
  signal get_mem_param_n_738 : STD_LOGIC;
  signal get_mem_param_n_739 : STD_LOGIC;
  signal get_mem_param_n_74 : STD_LOGIC;
  signal get_mem_param_n_740 : STD_LOGIC;
  signal get_mem_param_n_75 : STD_LOGIC;
  signal get_mem_param_n_76 : STD_LOGIC;
  signal get_mem_param_n_77 : STD_LOGIC;
  signal get_mem_param_n_78 : STD_LOGIC;
  signal get_mem_param_n_79 : STD_LOGIC;
  signal get_mem_param_n_80 : STD_LOGIC;
  signal get_mem_param_n_81 : STD_LOGIC;
  signal get_mem_param_n_82 : STD_LOGIC;
  signal get_mem_param_n_83 : STD_LOGIC;
  signal get_mem_param_n_84 : STD_LOGIC;
  signal get_mem_param_n_85 : STD_LOGIC;
  signal get_mem_param_n_86 : STD_LOGIC;
  signal get_mem_param_n_87 : STD_LOGIC;
  signal get_mem_param_n_88 : STD_LOGIC;
  signal get_mem_param_n_89 : STD_LOGIC;
  signal get_mem_param_n_90 : STD_LOGIC;
  signal get_mem_param_n_91 : STD_LOGIC;
  signal get_mem_param_n_92 : STD_LOGIC;
  signal get_mem_param_n_93 : STD_LOGIC;
  signal get_mem_param_n_94 : STD_LOGIC;
  signal get_mem_param_n_95 : STD_LOGIC;
  signal get_mem_param_n_96 : STD_LOGIC;
  signal get_mem_param_n_97 : STD_LOGIC;
  signal get_mem_param_n_98 : STD_LOGIC;
  signal get_mem_param_n_99 : STD_LOGIC;
  signal get_out_param_n_20 : STD_LOGIC;
  signal get_out_param_n_21 : STD_LOGIC;
  signal get_out_param_n_41 : STD_LOGIC;
  signal get_out_param_n_42 : STD_LOGIC;
  signal get_out_param_n_43 : STD_LOGIC;
  signal get_out_param_n_44 : STD_LOGIC;
  signal get_out_param_n_45 : STD_LOGIC;
  signal get_out_param_n_46 : STD_LOGIC;
  signal get_out_param_n_47 : STD_LOGIC;
  signal get_out_param_n_48 : STD_LOGIC;
  signal get_out_param_n_49 : STD_LOGIC;
  signal get_out_param_n_50 : STD_LOGIC;
  signal get_out_param_n_51 : STD_LOGIC;
  signal get_out_param_n_52 : STD_LOGIC;
  signal get_out_param_n_53 : STD_LOGIC;
  signal get_out_param_n_54 : STD_LOGIC;
  signal get_out_param_n_55 : STD_LOGIC;
  signal get_out_param_n_56 : STD_LOGIC;
  signal get_out_param_n_57 : STD_LOGIC;
  signal get_out_param_n_58 : STD_LOGIC;
  signal get_out_param_n_59 : STD_LOGIC;
  signal get_out_param_n_60 : STD_LOGIC;
  signal get_out_param_n_61 : STD_LOGIC;
  signal get_out_param_n_62 : STD_LOGIC;
  signal get_out_param_n_63 : STD_LOGIC;
  signal get_out_param_n_64 : STD_LOGIC;
  signal get_out_param_n_65 : STD_LOGIC;
  signal get_out_param_n_66 : STD_LOGIC;
  signal get_out_param_n_67 : STD_LOGIC;
  signal get_out_param_n_68 : STD_LOGIC;
  signal get_out_param_n_69 : STD_LOGIC;
  signal get_out_param_n_70 : STD_LOGIC;
  signal get_out_param_n_71 : STD_LOGIC;
  signal get_out_param_n_72 : STD_LOGIC;
  signal get_out_param_n_73 : STD_LOGIC;
  signal get_out_param_n_74 : STD_LOGIC;
  signal get_out_param_n_75 : STD_LOGIC;
  signal get_out_param_n_76 : STD_LOGIC;
  signal get_out_param_n_77 : STD_LOGIC;
  signal get_series_param_n_10 : STD_LOGIC;
  signal get_series_param_n_11 : STD_LOGIC;
  signal get_series_param_n_13 : STD_LOGIC;
  signal get_series_param_n_14 : STD_LOGIC;
  signal get_series_param_n_17 : STD_LOGIC;
  signal get_series_param_n_18 : STD_LOGIC;
  signal get_series_param_n_32 : STD_LOGIC;
  signal get_series_param_n_36 : STD_LOGIC;
  signal get_series_param_n_37 : STD_LOGIC;
  signal get_series_param_n_38 : STD_LOGIC;
  signal get_series_param_n_39 : STD_LOGIC;
  signal get_series_param_n_40 : STD_LOGIC;
  signal get_series_param_n_41 : STD_LOGIC;
  signal get_series_param_n_42 : STD_LOGIC;
  signal get_series_param_n_43 : STD_LOGIC;
  signal get_series_param_n_44 : STD_LOGIC;
  signal get_series_param_n_45 : STD_LOGIC;
  signal get_series_param_n_46 : STD_LOGIC;
  signal get_series_param_n_47 : STD_LOGIC;
  signal get_series_param_n_48 : STD_LOGIC;
  signal get_series_param_n_49 : STD_LOGIC;
  signal get_series_param_n_5 : STD_LOGIC;
  signal get_series_param_n_50 : STD_LOGIC;
  signal get_series_param_n_51 : STD_LOGIC;
  signal get_series_param_n_52 : STD_LOGIC;
  signal get_series_param_n_53 : STD_LOGIC;
  signal get_series_param_n_54 : STD_LOGIC;
  signal get_series_param_n_55 : STD_LOGIC;
  signal get_series_param_n_56 : STD_LOGIC;
  signal get_series_param_n_57 : STD_LOGIC;
  signal get_series_param_n_6 : STD_LOGIC;
  signal get_series_param_n_7 : STD_LOGIC;
  signal get_series_param_n_8 : STD_LOGIC;
  signal get_series_param_n_9 : STD_LOGIC;
  signal get_system_param_n_11 : STD_LOGIC;
  signal get_system_param_n_12 : STD_LOGIC;
  signal get_system_param_n_13 : STD_LOGIC;
  signal get_system_param_n_14 : STD_LOGIC;
  signal get_system_param_n_15 : STD_LOGIC;
  signal get_system_param_n_16 : STD_LOGIC;
  signal get_system_param_n_17 : STD_LOGIC;
  signal get_system_param_n_6 : STD_LOGIC;
  signal inout_isa_n_0 : STD_LOGIC;
  signal inout_isa_n_10 : STD_LOGIC;
  signal inout_isa_n_11 : STD_LOGIC;
  signal inout_isa_n_12 : STD_LOGIC;
  signal inout_isa_n_13 : STD_LOGIC;
  signal inout_isa_n_14 : STD_LOGIC;
  signal inout_isa_n_15 : STD_LOGIC;
  signal inout_isa_n_17 : STD_LOGIC;
  signal inout_isa_n_18 : STD_LOGIC;
  signal inout_isa_n_19 : STD_LOGIC;
  signal inout_isa_n_20 : STD_LOGIC;
  signal inout_isa_n_21 : STD_LOGIC;
  signal inout_isa_n_22 : STD_LOGIC;
  signal inout_isa_n_23 : STD_LOGIC;
  signal inout_isa_n_24 : STD_LOGIC;
  signal inout_isa_n_25 : STD_LOGIC;
  signal inout_isa_n_26 : STD_LOGIC;
  signal inout_isa_n_27 : STD_LOGIC;
  signal inout_isa_n_28 : STD_LOGIC;
  signal inout_isa_n_29 : STD_LOGIC;
  signal inout_isa_n_31 : STD_LOGIC;
  signal inout_isa_n_32 : STD_LOGIC;
  signal inout_isa_n_34 : STD_LOGIC;
  signal inout_isa_n_35 : STD_LOGIC;
  signal inout_isa_n_36 : STD_LOGIC;
  signal inout_isa_n_37 : STD_LOGIC;
  signal inout_isa_n_38 : STD_LOGIC;
  signal inout_isa_n_40 : STD_LOGIC;
  signal inout_isa_n_41 : STD_LOGIC;
  signal inout_isa_n_42 : STD_LOGIC;
  signal inout_isa_n_9 : STD_LOGIC;
  signal isa_adv : STD_LOGIC;
  signal isa_cs : STD_LOGIC;
  signal \^isa_getdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal isa_rd : STD_LOGIC;
  signal isa_senddata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal isa_wr : STD_LOGIC;
  signal outreg0 : STD_LOGIC;
  signal outreg0_31 : STD_LOGIC;
  signal outreg0_4 : STD_LOGIC;
  signal outreg0_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in_30 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in_41 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal p_0_in_43 : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__0__0_10\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__0__0_12\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__0__0_29\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__10\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__10__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__10__0_25\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__11__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__11__0_19\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__11__0_34\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__12__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__12__0_36\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__13__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__14__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__1__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__1__0_14\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__1__0_27\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__1__0_9\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__2__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__2__0_16\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__2__0_38\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__2__0_8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__3__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__3__0_15\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__3__0_32\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__3__0_6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__4__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__4__0_17\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__4__0_33\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__4__0_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__5__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__5__0_22\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__5__0_35\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__6__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__6__0_28\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__7__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__7__0_18\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__7__0_26\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__8__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__8__0_20\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__8__0_39\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__9__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__9__0_21\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__9__0_37\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 31 to 31 );
  signal p_1_out_2 : STD_LOGIC_VECTOR ( 63 to 63 );
  signal p_1_out_24 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal result_data1 : STD_LOGIC;
  signal result_data1_1 : STD_LOGIC;
  signal \rreg_series_maxdata_d70_w79/tx_len1\ : STD_LOGIC;
  signal \rreg_series_starttime_d68_w64/tx_len1\ : STD_LOGIC;
  signal \rreg_series_trigger_starttime_d72_w64/tx_len1\ : STD_LOGIC;
  signal \rreg_series_trigger_stoptime_d73_w64/tx_len1\ : STD_LOGIC;
  signal \rreg_system_batteryvalue_d13_w16/tx_len1\ : STD_LOGIC;
  signal \rreg_system_debug1_d01_w08/addr\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rreg_system_version_d10_w48/tx_len1\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sel_0 : STD_LOGIC;
  signal sel_11 : STD_LOGIC;
  signal sel_23 : STD_LOGIC;
  signal send_param_all_n_11 : STD_LOGIC;
  signal send_param_all_n_12 : STD_LOGIC;
  signal send_param_all_n_15 : STD_LOGIC;
  signal send_param_all_n_16 : STD_LOGIC;
  signal send_param_all_n_17 : STD_LOGIC;
  signal send_param_all_n_18 : STD_LOGIC;
  signal send_param_all_n_20 : STD_LOGIC;
  signal send_param_all_n_23 : STD_LOGIC;
  signal send_param_all_n_25 : STD_LOGIC;
  signal send_param_all_n_27 : STD_LOGIC;
  signal send_param_all_n_28 : STD_LOGIC;
  signal send_param_all_n_29 : STD_LOGIC;
  signal send_param_all_n_6 : STD_LOGIC;
  signal send_param_all_n_7 : STD_LOGIC;
  signal send_param_all_n_9 : STD_LOGIC;
  signal wr_up : STD_LOGIC;
  signal \wreg_ch_filter_data_d62/wr_en0\ : STD_LOGIC;
  signal \wreg_ch_noise_amp_cof_d64_w16/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_ch_sample_rate_d56_w16/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_ch_start_susnum_d68_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wreg_ch_start_sustime_d67_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wreg_ch_start_targettime_d66_w64/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \wreg_ch_stop_sustime_d70_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wreg_ch_trig_droptime_d76_w16/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_ch_trig_pulsewidth_d77_w16/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_ch_trig_risetime_d75_w16/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_ch_trig_rmsvalue_d80_w16/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_ch_trig_threshold_n_d74_w16/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_ch_trig_threshold_p_d73_w16/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_ch_zero_cal_d55_w16/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_ddr_addr_d48_w32/rv_len_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_ddr_len_d49_w32/rv_len_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_mem_data_d17/fifo_clr_len1__19\ : STD_LOGIC;
  signal \wreg_mem_data_d17/wr_en0\ : STD_LOGIC;
  signal \wreg_out_start_subnum_d30_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_out_start_subtime_d29_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wreg_out_start_targettime_d28_w64/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \wreg_out_start_trigmode1_d32_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wreg_out_start_trigmode2_d33_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wreg_out_start_trigmode3_d34_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wreg_out_start_trigmode4_d35_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wreg_out_time_d25/wr_en0\ : STD_LOGIC;
  signal \wreg_out_trig_droptime_d39_w16/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_out_trig_pulsewidth_d40_w16/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_out_trig_risetime_d38_w16/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_out_trig_rmsvalue_d43_w16/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_out_trig_threshold_n_d37_w16/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_out_trig_threshold_p_d36_w16/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_series_comp_num_d104_w16/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_series_comp_ratio_d103_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_series_seek_datalen_d120_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_series_seek_startime_d118_w64/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_series_seek_zoom_d119_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_series_star_trigmode1_d109_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_series_star_trigmode1_d111_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_series_star_trigmode1_d112_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wreg_series_star_trigmode2_d110_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_series_start_ddraddr_d106_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_series_stop_ddraddr_d107_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_series_stop_trigmode1_d114_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_series_stop_trigmode2_d115_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wreg_series_stop_trigmode3_d116_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_series_stop_trigmode4_d117_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_series_validmode_data_d105_w32/rv_len_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_system_set_rtctime_d05_w64/rv_len_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_system_sync_max_d07_w16/rv_len_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wreg_system_sync_minfrq_d06_w16/rv_len_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  isa_getdata(7 downto 0) <= \^isa_getdata\(7 downto 0);
get_ch_param: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_ch
     port map (
      D(0) => \p_0_in__12__0\(0),
      E(0) => get_mem_param_n_556,
      Q(1) => \wreg_ch_start_targettime_d66_w64/rv_len_reg__0\(3),
      Q(0) => \wreg_ch_start_targettime_d66_w64/rv_len_reg__0\(0),
      addr(0) => addr(3),
      \addr_reg[1]\(0) => get_mem_param_n_553,
      \addr_reg[1]_0\(0) => get_mem_param_n_552,
      \addr_reg[1]_1\(0) => get_mem_param_n_536,
      \addr_reg[1]_2\ => get_mem_param_n_487,
      \addr_reg[1]_3\ => get_mem_param_n_478,
      \addr_reg[1]_4\ => get_mem_param_n_549,
      \addr_reg[1]_5\ => get_mem_param_n_78,
      \addr_reg[1]_6\ => get_mem_param_n_469,
      \addr_reg[1]_7\ => get_mem_param_n_168,
      \addr_reg[2]\(0) => get_mem_param_n_550,
      \addr_reg[2]_0\(0) => get_mem_param_n_531,
      \addr_reg[2]_1\ => get_mem_param_n_557,
      \addr_reg[2]_2\ => get_mem_param_n_394,
      \addr_reg[2]_3\ => get_mem_param_n_177,
      \addr_reg[3]\ => get_mem_param_n_91,
      \addr_reg[3]_0\ => get_mem_param_n_100,
      \addr_reg[3]_1\ => get_mem_param_n_493,
      \addr_reg[3]_2\ => get_mem_param_n_490,
      \addr_reg[3]_3\ => get_mem_param_n_471,
      \addr_reg[3]_4\(0) => check_13,
      \addr_reg[4]\ => get_mem_param_n_129,
      \addr_reg[5]\ => inout_isa_n_35,
      \addr_reg[5]_0\ => get_mem_param_n_110,
      \addr_reg[6]\(0) => get_mem_param_n_535,
      \addr_reg[6]_0\(0) => get_mem_param_n_120,
      \addr_reg[6]_1\ => get_mem_param_n_80,
      \addr_reg[6]_2\ => get_mem_param_n_109,
      \addr_reg[6]_3\ => get_mem_param_n_119,
      \addr_reg[6]_4\ => get_mem_param_n_484,
      \addr_reg[6]_5\ => get_mem_param_n_138,
      \addr_reg[6]_6\ => get_mem_param_n_148,
      \addr_reg[6]_7\ => get_mem_param_n_497,
      \addr_reg[6]_8\ => get_mem_param_n_502,
      \addr_reg[6]_9\ => get_mem_param_n_166,
      \addr_reg[7]\(0) => get_mem_param_n_554,
      \addr_reg[7]_0\ => get_mem_param_n_476,
      \check_reg[0]\ => get_ch_param_n_25,
      \check_reg[0]_0\ => get_ch_param_n_26,
      \check_reg[0]_1\ => get_ch_param_n_27,
      \check_reg[0]_10\ => get_ch_param_n_62,
      \check_reg[0]_11\ => get_ch_param_n_63,
      \check_reg[0]_12\ => get_ch_param_n_66,
      \check_reg[0]_13\ => get_ch_param_n_68,
      \check_reg[0]_14\ => get_ch_param_n_69,
      \check_reg[0]_15\ => get_ch_param_n_70,
      \check_reg[0]_16\ => get_ch_param_n_72,
      \check_reg[0]_17\ => get_ch_param_n_73,
      \check_reg[0]_18\ => get_ch_param_n_75,
      \check_reg[0]_19\ => get_ch_param_n_76,
      \check_reg[0]_2\ => get_ch_param_n_30,
      \check_reg[0]_20\ => get_ch_param_n_78,
      \check_reg[0]_21\ => get_ch_param_n_79,
      \check_reg[0]_3\ => get_ch_param_n_48,
      \check_reg[0]_4\ => get_ch_param_n_50,
      \check_reg[0]_5\ => get_ch_param_n_54,
      \check_reg[0]_6\ => get_ch_param_n_55,
      \check_reg[0]_7\ => get_ch_param_n_57,
      \check_reg[0]_8\ => get_ch_param_n_59,
      \check_reg[0]_9\ => get_ch_param_n_60,
      \check_reg[3]\(0) => get_ch_param_n_47,
      \check_reg[3]_0\(0) => get_ch_param_n_49,
      \check_reg[3]_1\(0) => get_ch_param_n_51,
      \check_reg[3]_10\(0) => get_ch_param_n_74,
      \check_reg[3]_11\(0) => get_ch_param_n_77,
      \check_reg[3]_12\(0) => get_ch_param_n_80,
      \check_reg[3]_2\(0) => get_ch_param_n_52,
      \check_reg[3]_3\(0) => get_ch_param_n_53,
      \check_reg[3]_4\(0) => get_ch_param_n_58,
      \check_reg[3]_5\(0) => get_ch_param_n_61,
      \check_reg[3]_6\(0) => get_ch_param_n_64,
      \check_reg[3]_7\(0) => get_ch_param_n_65,
      \check_reg[3]_8\(0) => get_ch_param_n_67,
      \check_reg[3]_9\(0) => get_ch_param_n_71,
      \check_reg[7]\(1) => \wreg_ch_stop_sustime_d70_w32/rv_len_reg__0\(2),
      \check_reg[7]\(0) => \wreg_ch_stop_sustime_d70_w32/rv_len_reg__0\(0),
      \check_reg[7]_0\(1) => \wreg_ch_start_sustime_d67_w32/rv_len_reg__0\(2),
      \check_reg[7]_0\(0) => \wreg_ch_start_sustime_d67_w32/rv_len_reg__0\(0),
      clk => clk,
      \getdata_reg[0]_rep\ => get_mem_param_n_32,
      \getdata_reg[0]_rep__0\ => get_mem_param_n_35,
      \getdata_reg[0]_rep__0_0\(0) => get_mem_param_n_485,
      \getdata_reg[0]_rep__0_1\(0) => get_mem_param_n_482,
      \getdata_reg[0]_rep__0_2\(0) => get_mem_param_n_474,
      \getdata_reg[0]_rep__0_3\(0) => get_mem_param_n_486,
      \getdata_reg[0]_rep__0_4\(0) => get_mem_param_n_483,
      \getdata_reg[0]_rep__0_5\(0) => get_mem_param_n_475,
      \getdata_reg[1]_rep\ => get_mem_param_n_30,
      \getdata_reg[1]_rep_0\(0) => get_mem_param_n_499,
      \getdata_reg[1]_rep__0\ => get_mem_param_n_36,
      \getdata_reg[1]_rep__0_0\(0) => get_mem_param_n_498,
      \getdata_reg[2]\(0) => p_1_out_24(15),
      \getdata_reg[2]_0\(0) => get_mem_param_n_81,
      \getdata_reg[2]_1\(0) => get_mem_param_n_473,
      \getdata_reg[2]_2\(0) => get_mem_param_n_479,
      \getdata_reg[2]_3\(0) => get_mem_param_n_491,
      \getdata_reg[2]_rep\ => get_mem_param_n_31,
      \getdata_reg[2]_rep_0\(0) => get_mem_param_n_467,
      \getdata_reg[2]_rep_1\(0) => sel_23,
      \getdata_reg[2]_rep_2\(0) => get_mem_param_n_468,
      \getdata_reg[2]_rep_3\(0) => get_mem_param_n_494,
      \getdata_reg[2]_rep_4\(0) => get_mem_param_n_77,
      \getdata_reg[2]_rep_5\(0) => get_mem_param_n_480,
      \getdata_reg[2]_rep_6\(0) => get_mem_param_n_492,
      \getdata_reg[3]_rep\ => get_mem_param_n_28,
      \getdata_reg[3]_rep_0\ => get_mem_param_n_558,
      \getdata_reg[3]_rep_1\ => get_mem_param_n_559,
      \getdata_reg[3]_rep_2\ => get_mem_param_n_563,
      \getdata_reg[3]_rep_3\ => get_mem_param_n_564,
      \getdata_reg[3]_rep_4\ => get_mem_param_n_565,
      \getdata_reg[3]_rep_5\ => get_mem_param_n_566,
      \getdata_reg[3]_rep_6\ => get_mem_param_n_570,
      \getdata_reg[3]_rep_7\ => get_mem_param_n_571,
      \getdata_reg[3]_rep__0\ => get_mem_param_n_560,
      \getdata_reg[3]_rep__0_0\ => get_mem_param_n_561,
      \getdata_reg[3]_rep__0_1\ => get_mem_param_n_562,
      \getdata_reg[3]_rep__0_2\ => get_mem_param_n_567,
      \getdata_reg[3]_rep__0_3\ => get_mem_param_n_568,
      \getdata_reg[3]_rep__0_4\ => get_mem_param_n_569,
      \getdata_reg[3]_rep__0_5\(0) => get_mem_param_n_79,
      \getdata_reg[3]_rep__0_6\(0) => get_mem_param_n_477,
      \getdata_reg[5]_rep\ => get_mem_param_n_29,
      \getdata_reg[6]_rep\ => get_mem_param_n_27,
      \getdata_reg[6]_rep_0\(0) => get_mem_param_n_500,
      \getdata_reg[6]_rep_1\(0) => get_mem_param_n_495,
      \getdata_reg[6]_rep_2\(0) => get_mem_param_n_488,
      \getdata_reg[6]_rep_3\(0) => get_mem_param_n_501,
      \getdata_reg[6]_rep_4\(0) => get_mem_param_n_496,
      \getdata_reg[6]_rep_5\(0) => get_mem_param_n_489,
      \getdata_reg[7]_rep\(6) => get_mem_param_n_24,
      \getdata_reg[7]_rep\(5 downto 4) => p_0_in_41(14 downto 13),
      \getdata_reg[7]_rep\(3) => get_mem_param_n_25,
      \getdata_reg[7]_rep\(2) => get_mem_param_n_26,
      \getdata_reg[7]_rep\(1 downto 0) => p_0_in_41(9 downto 8),
      \getdata_reg[7]_rep_0\(7) => get_mem_param_n_540,
      \getdata_reg[7]_rep_0\(6) => get_mem_param_n_541,
      \getdata_reg[7]_rep_0\(5) => get_mem_param_n_542,
      \getdata_reg[7]_rep_0\(4) => get_mem_param_n_543,
      \getdata_reg[7]_rep_0\(3) => get_mem_param_n_544,
      \getdata_reg[7]_rep_0\(2) => get_mem_param_n_545,
      \getdata_reg[7]_rep_0\(1) => get_mem_param_n_546,
      \getdata_reg[7]_rep_0\(0) => get_mem_param_n_547,
      \getdata_reg[7]_rep_1\(7) => get_mem_param_n_169,
      \getdata_reg[7]_rep_1\(6) => get_mem_param_n_170,
      \getdata_reg[7]_rep_1\(5) => get_mem_param_n_171,
      \getdata_reg[7]_rep_1\(4) => get_mem_param_n_172,
      \getdata_reg[7]_rep_1\(3) => get_mem_param_n_173,
      \getdata_reg[7]_rep_1\(2) => get_mem_param_n_174,
      \getdata_reg[7]_rep_1\(1) => get_mem_param_n_175,
      \getdata_reg[7]_rep_1\(0) => get_mem_param_n_176,
      \getdata_reg[7]_rep_10\(7) => get_mem_param_n_101,
      \getdata_reg[7]_rep_10\(6) => get_mem_param_n_102,
      \getdata_reg[7]_rep_10\(5) => get_mem_param_n_103,
      \getdata_reg[7]_rep_10\(4) => get_mem_param_n_104,
      \getdata_reg[7]_rep_10\(3) => get_mem_param_n_105,
      \getdata_reg[7]_rep_10\(2) => get_mem_param_n_106,
      \getdata_reg[7]_rep_10\(1) => get_mem_param_n_107,
      \getdata_reg[7]_rep_10\(0) => get_mem_param_n_108,
      \getdata_reg[7]_rep_11\(6) => get_mem_param_n_522,
      \getdata_reg[7]_rep_11\(5) => get_mem_param_n_523,
      \getdata_reg[7]_rep_11\(4) => get_mem_param_n_524,
      \getdata_reg[7]_rep_11\(3) => get_mem_param_n_525,
      \getdata_reg[7]_rep_11\(2) => get_mem_param_n_526,
      \getdata_reg[7]_rep_11\(1) => get_mem_param_n_527,
      \getdata_reg[7]_rep_11\(0) => get_mem_param_n_528,
      \getdata_reg[7]_rep_12\(7) => get_mem_param_n_111,
      \getdata_reg[7]_rep_12\(6) => get_mem_param_n_112,
      \getdata_reg[7]_rep_12\(5) => get_mem_param_n_113,
      \getdata_reg[7]_rep_12\(4) => get_mem_param_n_114,
      \getdata_reg[7]_rep_12\(3) => get_mem_param_n_115,
      \getdata_reg[7]_rep_12\(2) => get_mem_param_n_116,
      \getdata_reg[7]_rep_12\(1) => get_mem_param_n_117,
      \getdata_reg[7]_rep_12\(0) => get_mem_param_n_118,
      \getdata_reg[7]_rep_13\(7) => get_mem_param_n_83,
      \getdata_reg[7]_rep_13\(6) => get_mem_param_n_84,
      \getdata_reg[7]_rep_13\(5) => get_mem_param_n_85,
      \getdata_reg[7]_rep_13\(4) => get_mem_param_n_86,
      \getdata_reg[7]_rep_13\(3) => get_mem_param_n_87,
      \getdata_reg[7]_rep_13\(2) => get_mem_param_n_88,
      \getdata_reg[7]_rep_13\(1) => get_mem_param_n_89,
      \getdata_reg[7]_rep_13\(0) => get_mem_param_n_90,
      \getdata_reg[7]_rep_2\(7) => get_mem_param_n_158,
      \getdata_reg[7]_rep_2\(6) => get_mem_param_n_159,
      \getdata_reg[7]_rep_2\(5) => get_mem_param_n_160,
      \getdata_reg[7]_rep_2\(4) => get_mem_param_n_161,
      \getdata_reg[7]_rep_2\(3) => get_mem_param_n_162,
      \getdata_reg[7]_rep_2\(2) => get_mem_param_n_163,
      \getdata_reg[7]_rep_2\(1) => get_mem_param_n_164,
      \getdata_reg[7]_rep_2\(0) => get_mem_param_n_165,
      \getdata_reg[7]_rep_3\(7) => get_mem_param_n_139,
      \getdata_reg[7]_rep_3\(6) => get_mem_param_n_140,
      \getdata_reg[7]_rep_3\(5) => get_mem_param_n_141,
      \getdata_reg[7]_rep_3\(4) => get_mem_param_n_142,
      \getdata_reg[7]_rep_3\(3) => get_mem_param_n_143,
      \getdata_reg[7]_rep_3\(2) => get_mem_param_n_144,
      \getdata_reg[7]_rep_3\(1) => get_mem_param_n_145,
      \getdata_reg[7]_rep_3\(0) => get_mem_param_n_146,
      \getdata_reg[7]_rep_4\(7) => get_mem_param_n_149,
      \getdata_reg[7]_rep_4\(6) => get_mem_param_n_150,
      \getdata_reg[7]_rep_4\(5) => get_mem_param_n_151,
      \getdata_reg[7]_rep_4\(4) => get_mem_param_n_152,
      \getdata_reg[7]_rep_4\(3) => get_mem_param_n_153,
      \getdata_reg[7]_rep_4\(2) => get_mem_param_n_154,
      \getdata_reg[7]_rep_4\(1) => get_mem_param_n_155,
      \getdata_reg[7]_rep_4\(0) => get_mem_param_n_156,
      \getdata_reg[7]_rep_5\(7) => get_mem_param_n_130,
      \getdata_reg[7]_rep_5\(6) => get_mem_param_n_131,
      \getdata_reg[7]_rep_5\(5) => get_mem_param_n_132,
      \getdata_reg[7]_rep_5\(4) => get_mem_param_n_133,
      \getdata_reg[7]_rep_5\(3) => get_mem_param_n_134,
      \getdata_reg[7]_rep_5\(2) => get_mem_param_n_135,
      \getdata_reg[7]_rep_5\(1) => get_mem_param_n_136,
      \getdata_reg[7]_rep_5\(0) => get_mem_param_n_137,
      \getdata_reg[7]_rep_6\(7) => get_mem_param_n_92,
      \getdata_reg[7]_rep_6\(6) => get_mem_param_n_93,
      \getdata_reg[7]_rep_6\(5) => get_mem_param_n_94,
      \getdata_reg[7]_rep_6\(4) => get_mem_param_n_95,
      \getdata_reg[7]_rep_6\(3) => get_mem_param_n_96,
      \getdata_reg[7]_rep_6\(2) => get_mem_param_n_97,
      \getdata_reg[7]_rep_6\(1) => get_mem_param_n_98,
      \getdata_reg[7]_rep_6\(0) => get_mem_param_n_99,
      \getdata_reg[7]_rep_7\(7) => get_mem_param_n_506,
      \getdata_reg[7]_rep_7\(6) => get_mem_param_n_507,
      \getdata_reg[7]_rep_7\(5) => get_mem_param_n_508,
      \getdata_reg[7]_rep_7\(4) => get_mem_param_n_509,
      \getdata_reg[7]_rep_7\(3) => get_mem_param_n_510,
      \getdata_reg[7]_rep_7\(2) => get_mem_param_n_511,
      \getdata_reg[7]_rep_7\(1) => get_mem_param_n_512,
      \getdata_reg[7]_rep_7\(0) => get_mem_param_n_513,
      \getdata_reg[7]_rep_8\(7) => get_mem_param_n_121,
      \getdata_reg[7]_rep_8\(6) => get_mem_param_n_122,
      \getdata_reg[7]_rep_8\(5) => get_mem_param_n_123,
      \getdata_reg[7]_rep_8\(4) => get_mem_param_n_124,
      \getdata_reg[7]_rep_8\(3) => get_mem_param_n_125,
      \getdata_reg[7]_rep_8\(2) => get_mem_param_n_126,
      \getdata_reg[7]_rep_8\(1) => get_mem_param_n_127,
      \getdata_reg[7]_rep_8\(0) => get_mem_param_n_128,
      \getdata_reg[7]_rep_9\(6) => get_mem_param_n_514,
      \getdata_reg[7]_rep_9\(5) => get_mem_param_n_515,
      \getdata_reg[7]_rep_9\(4) => get_mem_param_n_516,
      \getdata_reg[7]_rep_9\(3) => get_mem_param_n_517,
      \getdata_reg[7]_rep_9\(2) => get_mem_param_n_518,
      \getdata_reg[7]_rep_9\(1) => get_mem_param_n_519,
      \getdata_reg[7]_rep_9\(0) => get_mem_param_n_520,
      isa_cs_reg(0) => get_mem_param_n_555,
      isa_cs_reg_0(0) => get_mem_param_n_530,
      isa_cs_reg_1 => inout_isa_n_34,
      isa_cs_reg_2 => get_mem_param_n_481,
      isa_getdata(7 downto 0) => \^isa_getdata\(7 downto 0),
      \outreg_reg[0]\ => get_ch_param_n_56,
      \outreg_reg[7]\ => get_ch_param_n_31,
      p_0_in(3) => p_0_in_41(15),
      p_0_in(2 downto 0) => p_0_in_41(12 downto 10),
      reset => reset,
      reset_0 => get_system_param_n_6,
      reset_1 => get_out_param_n_21,
      \result_data_reg[0]\ => get_ch_param_n_24,
      \rv_len_reg[0]\(0) => \p_0_in__5__0_22\(0),
      \rv_len_reg[0]_0\(0) => \p_0_in__9__0_21\(0),
      \rv_len_reg[0]_1\(0) => \p_0_in__8__0_20\(0),
      \rv_len_reg[0]_10\(0) => get_mem_param_n_167,
      \rv_len_reg[0]_2\(0) => \p_0_in__10__0\(0),
      \rv_len_reg[0]_3\(0) => \p_0_in__11__0_19\(0),
      \rv_len_reg[0]_4\(0) => \p_0_in__7__0_18\(0),
      \rv_len_reg[0]_5\(0) => \p_0_in__4__0_17\(0),
      \rv_len_reg[0]_6\(0) => \p_0_in__2__0_16\(0),
      \rv_len_reg[0]_7\(0) => \p_0_in__3__0_15\(0),
      \rv_len_reg[0]_8\(0) => \p_0_in__1__0_14\(0),
      \rv_len_reg[0]_9\(0) => \p_0_in__0__0_12\(0),
      \rv_len_reg[2]\(1) => \wreg_ch_start_susnum_d68_w32/rv_len_reg__0\(2),
      \rv_len_reg[2]\(0) => \wreg_ch_start_susnum_d68_w32/rv_len_reg__0\(0),
      \rv_len_reg[2]_0\ => get_mem_param_n_82,
      \rv_len_reg[2]_1\ => get_mem_param_n_157,
      \rv_len_reg[3]\ => get_mem_param_n_147,
      \rv_len_reg[4]\(0) => \wreg_ch_trig_rmsvalue_d80_w16/rv_len_reg__0\(0),
      \rv_len_reg[4]_0\(0) => \wreg_ch_trig_risetime_d75_w16/rv_len_reg__0\(0),
      \rv_len_reg[4]_1\(0) => \wreg_ch_trig_threshold_n_d74_w16/rv_len_reg__0\(0),
      \rv_len_reg[4]_2\(0) => \wreg_ch_trig_droptime_d76_w16/rv_len_reg__0\(0),
      \rv_len_reg[4]_3\(0) => \wreg_ch_trig_pulsewidth_d77_w16/rv_len_reg__0\(0),
      \rv_len_reg[4]_4\(0) => \wreg_ch_trig_threshold_p_d73_w16/rv_len_reg__0\(0),
      \rv_len_reg[4]_5\(0) => \wreg_ch_noise_amp_cof_d64_w16/rv_len_reg__0\(0),
      \rv_len_reg[4]_6\(0) => \wreg_ch_zero_cal_d55_w16/rv_len_reg__0\(0),
      \rv_len_reg[4]_7\(0) => \wreg_ch_sample_rate_d56_w16/rv_len_reg__0\(0),
      valid_reg => get_ch_param_n_13,
      wr_en0 => \wreg_ch_filter_data_d62/wr_en0\,
      wreg_ch_filter_rd_data(7 downto 0) => wreg_ch_filter_rd_data(7 downto 0),
      wreg_ch_filter_rd_en => wreg_ch_filter_rd_en,
      wreg_ch_filter_rd_len(3 downto 0) => wreg_ch_filter_rd_len(3 downto 0),
      wreg_ch_i_amp(7 downto 0) => wreg_ch_i_amp(7 downto 0),
      wreg_ch_i_amp_valid => wreg_ch_i_amp_valid,
      wreg_ch_main_amp(7 downto 0) => wreg_ch_main_amp(7 downto 0),
      wreg_ch_main_amp_valid => wreg_ch_main_amp_valid,
      wreg_ch_noise_amp_cof(15 downto 0) => wreg_ch_noise_amp_cof(15 downto 0),
      wreg_ch_noise_amp_cof_valid => wreg_ch_noise_amp_cof_valid,
      wreg_ch_noise_comp(7 downto 0) => wreg_ch_noise_comp(7 downto 0),
      wreg_ch_noise_comp_valid => wreg_ch_noise_comp_valid,
      wreg_ch_noise_delay(7 downto 0) => wreg_ch_noise_delay(7 downto 0),
      wreg_ch_noise_delay_valid => wreg_ch_noise_delay_valid,
      wreg_ch_pre_amp(7 downto 0) => wreg_ch_pre_amp(7 downto 0),
      wreg_ch_pre_amp_valid => wreg_ch_pre_amp_valid,
      wreg_ch_sample_rate(15 downto 0) => wreg_ch_sample_rate(15 downto 0),
      wreg_ch_sample_rate_valid => wreg_ch_sample_rate_valid,
      wreg_ch_sign_handle(7 downto 0) => wreg_ch_sign_handle(7 downto 0),
      wreg_ch_sign_handle_valid => wreg_ch_sign_handle_valid,
      wreg_ch_start_suscycle(7 downto 0) => wreg_ch_start_suscycle(7 downto 0),
      wreg_ch_start_suscycle_valid => wreg_ch_start_suscycle_valid,
      wreg_ch_start_susnum(31 downto 0) => wreg_ch_start_susnum(31 downto 0),
      wreg_ch_start_susnum_valid => wreg_ch_start_susnum_valid,
      wreg_ch_start_sustime(31 downto 0) => wreg_ch_start_sustime(31 downto 0),
      wreg_ch_start_sustime_valid => wreg_ch_start_sustime_valid,
      wreg_ch_start_targettime(63 downto 0) => wreg_ch_start_targettime(63 downto 0),
      wreg_ch_start_targettime_valid => wreg_ch_start_targettime_valid,
      wreg_ch_stop_suscycle(7 downto 0) => wreg_ch_stop_suscycle(7 downto 0),
      wreg_ch_stop_suscycle_valid => wreg_ch_stop_suscycle_valid,
      wreg_ch_stop_susnum(31 downto 0) => wreg_ch_stop_susnum(31 downto 0),
      wreg_ch_stop_susnum_valid => wreg_ch_stop_susnum_valid,
      wreg_ch_stop_sustime(31 downto 0) => wreg_ch_stop_sustime(31 downto 0),
      wreg_ch_stop_sustime_valid => wreg_ch_stop_sustime_valid,
      wreg_ch_trig_dropratio(7 downto 0) => wreg_ch_trig_dropratio(7 downto 0),
      wreg_ch_trig_dropratio_valid => wreg_ch_trig_dropratio_valid,
      wreg_ch_trig_droptime(15 downto 0) => wreg_ch_trig_droptime(15 downto 0),
      wreg_ch_trig_droptime_valid => wreg_ch_trig_droptime_valid,
      wreg_ch_trig_pulsewidth(15 downto 0) => wreg_ch_trig_pulsewidth(15 downto 0),
      wreg_ch_trig_pulsewidth_valid => wreg_ch_trig_pulsewidth_valid,
      wreg_ch_trig_riseratio(7 downto 0) => wreg_ch_trig_riseratio(7 downto 0),
      wreg_ch_trig_riseratio_valid => wreg_ch_trig_riseratio_valid,
      wreg_ch_trig_risetime(15 downto 0) => wreg_ch_trig_risetime(15 downto 0),
      wreg_ch_trig_risetime_valid => wreg_ch_trig_risetime_valid,
      wreg_ch_trig_rmsvalue(15 downto 0) => wreg_ch_trig_rmsvalue(15 downto 0),
      wreg_ch_trig_rmsvalue_valid => wreg_ch_trig_rmsvalue_valid,
      wreg_ch_trig_threshold_n(15 downto 0) => wreg_ch_trig_threshold_n(15 downto 0),
      wreg_ch_trig_threshold_n_valid => wreg_ch_trig_threshold_n_valid,
      wreg_ch_trig_threshold_p(15 downto 0) => wreg_ch_trig_threshold_p(15 downto 0),
      wreg_ch_trig_threshold_p_valid => wreg_ch_trig_threshold_p_valid,
      wreg_ch_v_amp(7 downto 0) => wreg_ch_v_amp(7 downto 0),
      wreg_ch_v_amp_valid => wreg_ch_v_amp_valid,
      wreg_ch_zero_cal(15 downto 0) => wreg_ch_zero_cal(15 downto 0),
      wreg_ch_zero_cal_valid => wreg_ch_zero_cal_valid
    );
get_ddr_param: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_ddr
     port map (
      D(1) => get_mem_param_n_29,
      D(0) => get_mem_param_n_25,
      E(0) => outreg0,
      Q(0) => get_ddr_param_n_3,
      \addr_reg[0]\ => get_mem_param_n_725,
      \addr_reg[2]\ => get_mem_param_n_722,
      \addr_reg[5]\ => get_mem_param_n_735,
      \addr_reg[5]_0\ => get_mem_param_n_734,
      check => check,
      \check_reg[0]\ => get_ddr_param_n_5,
      \check_reg[7]\(0) => get_ddr_param_n_4,
      clk => clk,
      \getdata_reg[0]\(0) => p_1_out(31),
      \getdata_reg[0]_0\(0) => get_mem_param_n_723,
      \getdata_reg[0]_rep\ => get_mem_param_n_32,
      \getdata_reg[0]_rep_0\(0) => sel,
      \getdata_reg[0]_rep_1\(0) => get_mem_param_n_724,
      \getdata_reg[1]_rep\ => get_mem_param_n_30,
      \getdata_reg[3]_rep\ => get_mem_param_n_28,
      \getdata_reg[7]\ => get_mem_param_n_736,
      \getdata_reg[7]_0\ => get_mem_param_n_737,
      p_0_in(4 downto 3) => p_0_in_41(15 downto 14),
      p_0_in(2 downto 0) => p_0_in_41(10 downto 8),
      reset => reset,
      reset_0 => get_ch_param_n_13,
      result_data1 => result_data1,
      \rv_len_reg[0]\(0) => \p_0_in__1__0\(0),
      \rv_len_reg[0]_0\(0) => \p_0_in__0__0\(0),
      \rv_len_reg[4]\(0) => \wreg_ddr_len_d49_w32/rv_len_reg\(0),
      \rv_len_reg[4]_0\(0) => \wreg_ddr_addr_d48_w32/rv_len_reg\(0),
      wreg_ddr_addr(31 downto 0) => wreg_ddr_addr(31 downto 0),
      wreg_ddr_addr_valid => wreg_ddr_addr_valid,
      wreg_ddr_ctrl(7 downto 0) => wreg_ddr_ctrl(7 downto 0),
      wreg_ddr_ctrl_valid => wreg_ddr_ctrl_valid,
      wreg_ddr_len(31 downto 0) => wreg_ddr_len(31 downto 0),
      wreg_ddr_len_valid => wreg_ddr_len_valid
    );
get_mem_param: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_mem
     port map (
      D(0) => get_mem_param_n_29,
      E(0) => get_mem_param_n_37,
      Q(0) => \wreg_series_stop_trigmode1_d114_w32/rv_len_reg__0\(0),
      \addr_reg[0]\ => get_mem_param_n_32,
      \addr_reg[1]\ => get_mem_param_n_30,
      \addr_reg[2]\ => get_mem_param_n_31,
      \addr_reg[2]_0\ => send_param_all_n_28,
      \addr_reg[3]\ => get_mem_param_n_28,
      \addr_reg[5]\ => send_param_all_n_27,
      \addr_reg[6]\ => get_mem_param_n_27,
      \addr_reg[7]\(2) => get_mem_param_n_24,
      \addr_reg[7]\(1) => get_mem_param_n_25,
      \addr_reg[7]\(0) => get_mem_param_n_26,
      adv_down_reg => get_mem_param_n_298,
      check => check_40,
      check_0 => check_3,
      check_2 => check_42,
      check_3 => check,
      \check_reg[0]\ => get_mem_param_n_42,
      \check_reg[0]_0\ => get_mem_param_n_56,
      \check_reg[0]_1\ => get_mem_param_n_65,
      \check_reg[0]_10\ => get_mem_param_n_119,
      \check_reg[0]_11\ => get_mem_param_n_129,
      \check_reg[0]_12\ => get_mem_param_n_147,
      \check_reg[0]_13\ => get_mem_param_n_157,
      \check_reg[0]_14\ => get_mem_param_n_166,
      \check_reg[0]_15\ => get_mem_param_n_177,
      \check_reg[0]_16\ => get_mem_param_n_181,
      \check_reg[0]_17\ => get_mem_param_n_183,
      \check_reg[0]_18\ => get_mem_param_n_185,
      \check_reg[0]_19\ => get_mem_param_n_187,
      \check_reg[0]_2\ => get_mem_param_n_74,
      \check_reg[0]_20\ => get_mem_param_n_189,
      \check_reg[0]_21\ => get_mem_param_n_191,
      \check_reg[0]_22\ => get_mem_param_n_200,
      \check_reg[0]_23\ => get_mem_param_n_217,
      \check_reg[0]_24\ => get_mem_param_n_250,
      \check_reg[0]_25\ => get_mem_param_n_276,
      \check_reg[0]_26\ => get_mem_param_n_286,
      \check_reg[0]_27\ => get_mem_param_n_296,
      \check_reg[0]_28\ => get_mem_param_n_321,
      \check_reg[0]_29\ => get_mem_param_n_322,
      \check_reg[0]_3\ => get_mem_param_n_75,
      \check_reg[0]_30\ => get_mem_param_n_402,
      \check_reg[0]_31\ => get_mem_param_n_403,
      \check_reg[0]_32\ => get_mem_param_n_404,
      \check_reg[0]_33\ => get_mem_param_n_405,
      \check_reg[0]_34\ => get_mem_param_n_425,
      \check_reg[0]_35\ => get_mem_param_n_442,
      \check_reg[0]_36\ => get_mem_param_n_443,
      \check_reg[0]_37\ => get_mem_param_n_471,
      \check_reg[0]_38\(0) => check_13,
      \check_reg[0]_39\ => get_mem_param_n_549,
      \check_reg[0]_4\ => get_mem_param_n_76,
      \check_reg[0]_40\ => get_mem_param_n_557,
      \check_reg[0]_41\ => get_mem_param_n_646,
      \check_reg[0]_42\ => get_mem_param_n_651,
      \check_reg[0]_43\ => get_mem_param_n_718,
      \check_reg[0]_44\ => get_mem_param_n_734,
      \check_reg[0]_45\ => get_mem_param_n_735,
      \check_reg[0]_5\ => get_mem_param_n_80,
      \check_reg[0]_6\ => get_mem_param_n_82,
      \check_reg[0]_7\ => get_mem_param_n_91,
      \check_reg[0]_8\ => get_mem_param_n_100,
      \check_reg[0]_9\ => get_mem_param_n_110,
      \check_reg[3]\(0) => get_series_param_n_43,
      \check_reg[3]_0\(0) => get_series_param_n_36,
      \check_reg[3]_1\(0) => get_series_param_n_39,
      \check_reg[3]_10\(0) => get_series_param_n_54,
      \check_reg[3]_11\(0) => get_series_param_n_55,
      \check_reg[3]_12\(0) => get_series_param_n_56,
      \check_reg[3]_13\(0) => get_series_param_n_57,
      \check_reg[3]_14\(0) => get_series_param_n_42,
      \check_reg[3]_15\(0) => get_ch_param_n_58,
      \check_reg[3]_16\(0) => get_ch_param_n_61,
      \check_reg[3]_17\(0) => get_ch_param_n_64,
      \check_reg[3]_18\(0) => get_ch_param_n_65,
      \check_reg[3]_19\(0) => get_ch_param_n_47,
      \check_reg[3]_2\(0) => get_series_param_n_44,
      \check_reg[3]_20\(0) => get_ch_param_n_67,
      \check_reg[3]_21\(0) => get_ch_param_n_49,
      \check_reg[3]_22\(0) => get_ch_param_n_71,
      \check_reg[3]_23\(0) => get_ch_param_n_74,
      \check_reg[3]_24\(0) => get_ch_param_n_51,
      \check_reg[3]_25\(0) => get_ch_param_n_77,
      \check_reg[3]_26\(0) => get_ch_param_n_52,
      \check_reg[3]_27\(0) => get_ch_param_n_53,
      \check_reg[3]_28\(0) => get_ch_param_n_80,
      \check_reg[3]_29\(0) => get_out_param_n_48,
      \check_reg[3]_3\(0) => get_series_param_n_45,
      \check_reg[3]_30\(0) => get_out_param_n_51,
      \check_reg[3]_31\(0) => get_out_param_n_41,
      \check_reg[3]_32\(0) => get_out_param_n_54,
      \check_reg[3]_33\(0) => get_out_param_n_57,
      \check_reg[3]_34\(0) => get_out_param_n_60,
      \check_reg[3]_35\(0) => get_out_param_n_63,
      \check_reg[3]_36\(0) => get_out_param_n_68,
      \check_reg[3]_37\(0) => get_out_param_n_42,
      \check_reg[3]_38\(0) => get_out_param_n_71,
      \check_reg[3]_39\(0) => get_out_param_n_74,
      \check_reg[3]_4\(0) => get_series_param_n_46,
      \check_reg[3]_40\(0) => get_out_param_n_45,
      \check_reg[3]_41\(0) => get_out_param_n_77,
      \check_reg[3]_5\(0) => get_series_param_n_47,
      \check_reg[3]_6\(0) => get_series_param_n_48,
      \check_reg[3]_7\(0) => get_series_param_n_40,
      \check_reg[3]_8\(0) => get_series_param_n_50,
      \check_reg[3]_9\(0) => get_series_param_n_51,
      \check_reg[7]\(0) => get_ddr_param_n_3,
      \check_reg[7]_0\(0) => get_ddr_param_n_4,
      \check_reg[7]_1\(0) => get_system_param_n_11,
      \check_reg[7]_2\(0) => get_system_param_n_12,
      \check_reg[7]_3\(0) => get_system_param_n_13,
      clk => clk,
      \fifo_clr_len1__19\ => \wreg_mem_data_d17/fifo_clr_len1__19\,
      isa_adv => isa_adv,
      isa_adv_reg => inout_isa_n_29,
      isa_cs => isa_cs,
      isa_cs_reg => inout_isa_n_42,
      isa_getdata(7 downto 0) => \^isa_getdata\(7 downto 0),
      isa_wr => isa_wr,
      isa_wr_reg => inout_isa_n_32,
      \outreg_reg[0]\ => get_mem_param_n_35,
      \outreg_reg[0]_0\(0) => get_mem_param_n_120,
      \outreg_reg[0]_1\ => get_mem_param_n_452,
      \outreg_reg[0]_10\ => get_mem_param_n_565,
      \outreg_reg[0]_11\ => get_mem_param_n_566,
      \outreg_reg[0]_12\ => get_mem_param_n_567,
      \outreg_reg[0]_13\ => get_mem_param_n_569,
      \outreg_reg[0]_14\ => get_mem_param_n_570,
      \outreg_reg[0]_15\ => get_mem_param_n_629,
      \outreg_reg[0]_16\ => get_mem_param_n_632,
      \outreg_reg[0]_17\ => get_mem_param_n_633,
      \outreg_reg[0]_18\ => get_mem_param_n_634,
      \outreg_reg[0]_19\ => get_mem_param_n_635,
      \outreg_reg[0]_2\ => get_mem_param_n_453,
      \outreg_reg[0]_20\ => get_mem_param_n_638,
      \outreg_reg[0]_21\ => get_mem_param_n_639,
      \outreg_reg[0]_22\ => get_mem_param_n_722,
      \outreg_reg[0]_23\ => get_mem_param_n_736,
      \outreg_reg[0]_24\ => get_mem_param_n_737,
      \outreg_reg[0]_25\ => get_mem_param_n_738,
      \outreg_reg[0]_3\ => get_mem_param_n_466,
      \outreg_reg[0]_4\ => get_mem_param_n_558,
      \outreg_reg[0]_5\ => get_mem_param_n_560,
      \outreg_reg[0]_6\ => get_mem_param_n_561,
      \outreg_reg[0]_7\ => get_mem_param_n_562,
      \outreg_reg[0]_8\ => get_mem_param_n_563,
      \outreg_reg[0]_9\ => get_mem_param_n_564,
      \outreg_reg[15]\ => get_mem_param_n_559,
      \outreg_reg[15]_0\ => get_mem_param_n_568,
      \outreg_reg[15]_1\ => get_mem_param_n_571,
      \outreg_reg[15]_2\ => get_mem_param_n_636,
      \outreg_reg[15]_3\ => get_mem_param_n_637,
      \outreg_reg[1]\ => get_mem_param_n_36,
      \outreg_reg[31]\ => get_mem_param_n_451,
      \outreg_reg[31]_0\ => get_mem_param_n_454,
      \outreg_reg[31]_1\ => get_mem_param_n_455,
      \outreg_reg[31]_10\ => get_mem_param_n_465,
      \outreg_reg[31]_11\ => get_mem_param_n_628,
      \outreg_reg[31]_12\ => get_mem_param_n_630,
      \outreg_reg[31]_13\ => get_mem_param_n_631,
      \outreg_reg[31]_2\ => get_mem_param_n_456,
      \outreg_reg[31]_3\ => get_mem_param_n_457,
      \outreg_reg[31]_4\ => get_mem_param_n_458,
      \outreg_reg[31]_5\ => get_mem_param_n_459,
      \outreg_reg[31]_6\ => get_mem_param_n_460,
      \outreg_reg[31]_7\ => get_mem_param_n_461,
      \outreg_reg[31]_8\ => get_mem_param_n_462,
      \outreg_reg[31]_9\ => get_mem_param_n_463,
      \outreg_reg[63]\ => get_mem_param_n_464,
      \outreg_reg[63]_0\ => get_mem_param_n_627,
      p_0_in(7 downto 0) => p_0_in_41(15 downto 8),
      reset => reset,
      reset_0 => get_system_param_n_6,
      reset_1 => get_ch_param_n_13,
      result_data1 => result_data1_1,
      result_data1_1 => result_data1,
      \result_data_reg[0]\(0) => get_mem_param_n_40,
      \result_data_reg[0]_0\(0) => get_mem_param_n_41,
      \result_data_reg[0]_1\(0) => get_mem_param_n_51,
      \result_data_reg[0]_10\(0) => get_mem_param_n_184,
      \result_data_reg[0]_11\(0) => get_mem_param_n_186,
      \result_data_reg[0]_12\(0) => get_mem_param_n_188,
      \result_data_reg[0]_13\(0) => get_mem_param_n_190,
      \result_data_reg[0]_14\(0) => p_1_out_24(15),
      \result_data_reg[0]_15\(0) => p_1_out_2(63),
      \result_data_reg[0]_16\(0) => p_1_out(31),
      \result_data_reg[0]_2\(0) => get_mem_param_n_52,
      \result_data_reg[0]_3\(0) => get_mem_param_n_53,
      \result_data_reg[0]_4\(0) => get_mem_param_n_54,
      \result_data_reg[0]_5\(0) => get_mem_param_n_55,
      \result_data_reg[0]_6\(0) => get_mem_param_n_79,
      \result_data_reg[0]_7\(0) => get_mem_param_n_81,
      \result_data_reg[0]_8\(0) => get_mem_param_n_180,
      \result_data_reg[0]_9\(0) => get_mem_param_n_182,
      \result_data_reg[15]\(7) => get_mem_param_n_57,
      \result_data_reg[15]\(6) => get_mem_param_n_58,
      \result_data_reg[15]\(5) => get_mem_param_n_59,
      \result_data_reg[15]\(4) => get_mem_param_n_60,
      \result_data_reg[15]\(3) => get_mem_param_n_61,
      \result_data_reg[15]\(2) => get_mem_param_n_62,
      \result_data_reg[15]\(1) => get_mem_param_n_63,
      \result_data_reg[15]\(0) => get_mem_param_n_64,
      \result_data_reg[15]_0\(7) => get_mem_param_n_83,
      \result_data_reg[15]_0\(6) => get_mem_param_n_84,
      \result_data_reg[15]_0\(5) => get_mem_param_n_85,
      \result_data_reg[15]_0\(4) => get_mem_param_n_86,
      \result_data_reg[15]_0\(3) => get_mem_param_n_87,
      \result_data_reg[15]_0\(2) => get_mem_param_n_88,
      \result_data_reg[15]_0\(1) => get_mem_param_n_89,
      \result_data_reg[15]_0\(0) => get_mem_param_n_90,
      \result_data_reg[15]_1\(7) => get_mem_param_n_101,
      \result_data_reg[15]_1\(6) => get_mem_param_n_102,
      \result_data_reg[15]_1\(5) => get_mem_param_n_103,
      \result_data_reg[15]_1\(4) => get_mem_param_n_104,
      \result_data_reg[15]_1\(3) => get_mem_param_n_105,
      \result_data_reg[15]_1\(2) => get_mem_param_n_106,
      \result_data_reg[15]_1\(1) => get_mem_param_n_107,
      \result_data_reg[15]_1\(0) => get_mem_param_n_108,
      \result_data_reg[15]_10\(7) => get_mem_param_n_259,
      \result_data_reg[15]_10\(6) => get_mem_param_n_260,
      \result_data_reg[15]_10\(5) => get_mem_param_n_261,
      \result_data_reg[15]_10\(4) => get_mem_param_n_262,
      \result_data_reg[15]_10\(3) => get_mem_param_n_263,
      \result_data_reg[15]_10\(2) => get_mem_param_n_264,
      \result_data_reg[15]_10\(1) => get_mem_param_n_265,
      \result_data_reg[15]_10\(0) => get_mem_param_n_266,
      \result_data_reg[15]_11\(7) => get_mem_param_n_268,
      \result_data_reg[15]_11\(6) => get_mem_param_n_269,
      \result_data_reg[15]_11\(5) => get_mem_param_n_270,
      \result_data_reg[15]_11\(4) => get_mem_param_n_271,
      \result_data_reg[15]_11\(3) => get_mem_param_n_272,
      \result_data_reg[15]_11\(2) => get_mem_param_n_273,
      \result_data_reg[15]_11\(1) => get_mem_param_n_274,
      \result_data_reg[15]_11\(0) => get_mem_param_n_275,
      \result_data_reg[15]_12\(0) => get_mem_param_n_467,
      \result_data_reg[15]_13\(0) => get_mem_param_n_474,
      \result_data_reg[15]_14\(0) => get_mem_param_n_479,
      \result_data_reg[15]_15\(0) => get_mem_param_n_482,
      \result_data_reg[15]_16\(0) => get_mem_param_n_488,
      \result_data_reg[15]_17\(0) => get_mem_param_n_491,
      \result_data_reg[15]_18\(0) => get_mem_param_n_500,
      \result_data_reg[15]_19\(6) => get_mem_param_n_514,
      \result_data_reg[15]_19\(5) => get_mem_param_n_515,
      \result_data_reg[15]_19\(4) => get_mem_param_n_516,
      \result_data_reg[15]_19\(3) => get_mem_param_n_517,
      \result_data_reg[15]_19\(2) => get_mem_param_n_518,
      \result_data_reg[15]_19\(1) => get_mem_param_n_519,
      \result_data_reg[15]_19\(0) => get_mem_param_n_520,
      \result_data_reg[15]_2\(7) => get_mem_param_n_111,
      \result_data_reg[15]_2\(6) => get_mem_param_n_112,
      \result_data_reg[15]_2\(5) => get_mem_param_n_113,
      \result_data_reg[15]_2\(4) => get_mem_param_n_114,
      \result_data_reg[15]_2\(3) => get_mem_param_n_115,
      \result_data_reg[15]_2\(2) => get_mem_param_n_116,
      \result_data_reg[15]_2\(1) => get_mem_param_n_117,
      \result_data_reg[15]_2\(0) => get_mem_param_n_118,
      \result_data_reg[15]_20\(6) => get_mem_param_n_522,
      \result_data_reg[15]_20\(5) => get_mem_param_n_523,
      \result_data_reg[15]_20\(4) => get_mem_param_n_524,
      \result_data_reg[15]_20\(3) => get_mem_param_n_525,
      \result_data_reg[15]_20\(2) => get_mem_param_n_526,
      \result_data_reg[15]_20\(1) => get_mem_param_n_527,
      \result_data_reg[15]_20\(0) => get_mem_param_n_528,
      \result_data_reg[15]_21\(7) => get_mem_param_n_540,
      \result_data_reg[15]_21\(6) => get_mem_param_n_541,
      \result_data_reg[15]_21\(5) => get_mem_param_n_542,
      \result_data_reg[15]_21\(4) => get_mem_param_n_543,
      \result_data_reg[15]_21\(3) => get_mem_param_n_544,
      \result_data_reg[15]_21\(2) => get_mem_param_n_545,
      \result_data_reg[15]_21\(1) => get_mem_param_n_546,
      \result_data_reg[15]_21\(0) => get_mem_param_n_547,
      \result_data_reg[15]_22\(0) => get_mem_param_n_581,
      \result_data_reg[15]_23\(0) => get_mem_param_n_588,
      \result_data_reg[15]_24\(0) => get_mem_param_n_592,
      \result_data_reg[15]_25\(0) => get_mem_param_n_642,
      \result_data_reg[15]_26\(0) => get_mem_param_n_647,
      \result_data_reg[15]_3\(7) => get_mem_param_n_121,
      \result_data_reg[15]_3\(6) => get_mem_param_n_122,
      \result_data_reg[15]_3\(5) => get_mem_param_n_123,
      \result_data_reg[15]_3\(4) => get_mem_param_n_124,
      \result_data_reg[15]_3\(3) => get_mem_param_n_125,
      \result_data_reg[15]_3\(2) => get_mem_param_n_126,
      \result_data_reg[15]_3\(1) => get_mem_param_n_127,
      \result_data_reg[15]_3\(0) => get_mem_param_n_128,
      \result_data_reg[15]_4\(7) => get_mem_param_n_158,
      \result_data_reg[15]_4\(6) => get_mem_param_n_159,
      \result_data_reg[15]_4\(5) => get_mem_param_n_160,
      \result_data_reg[15]_4\(4) => get_mem_param_n_161,
      \result_data_reg[15]_4\(3) => get_mem_param_n_162,
      \result_data_reg[15]_4\(2) => get_mem_param_n_163,
      \result_data_reg[15]_4\(1) => get_mem_param_n_164,
      \result_data_reg[15]_4\(0) => get_mem_param_n_165,
      \result_data_reg[15]_5\(7) => get_mem_param_n_169,
      \result_data_reg[15]_5\(6) => get_mem_param_n_170,
      \result_data_reg[15]_5\(5) => get_mem_param_n_171,
      \result_data_reg[15]_5\(4) => get_mem_param_n_172,
      \result_data_reg[15]_5\(3) => get_mem_param_n_173,
      \result_data_reg[15]_5\(2) => get_mem_param_n_174,
      \result_data_reg[15]_5\(1) => get_mem_param_n_175,
      \result_data_reg[15]_5\(0) => get_mem_param_n_176,
      \result_data_reg[15]_6\(7) => get_mem_param_n_192,
      \result_data_reg[15]_6\(6) => get_mem_param_n_193,
      \result_data_reg[15]_6\(5) => get_mem_param_n_194,
      \result_data_reg[15]_6\(4) => get_mem_param_n_195,
      \result_data_reg[15]_6\(3) => get_mem_param_n_196,
      \result_data_reg[15]_6\(2) => get_mem_param_n_197,
      \result_data_reg[15]_6\(1) => get_mem_param_n_198,
      \result_data_reg[15]_6\(0) => get_mem_param_n_199,
      \result_data_reg[15]_7\(7) => get_mem_param_n_234,
      \result_data_reg[15]_7\(6) => get_mem_param_n_235,
      \result_data_reg[15]_7\(5) => get_mem_param_n_236,
      \result_data_reg[15]_7\(4) => get_mem_param_n_237,
      \result_data_reg[15]_7\(3) => get_mem_param_n_238,
      \result_data_reg[15]_7\(2) => get_mem_param_n_239,
      \result_data_reg[15]_7\(1) => get_mem_param_n_240,
      \result_data_reg[15]_7\(0) => get_mem_param_n_241,
      \result_data_reg[15]_8\(7) => get_mem_param_n_242,
      \result_data_reg[15]_8\(6) => get_mem_param_n_243,
      \result_data_reg[15]_8\(5) => get_mem_param_n_244,
      \result_data_reg[15]_8\(4) => get_mem_param_n_245,
      \result_data_reg[15]_8\(3) => get_mem_param_n_246,
      \result_data_reg[15]_8\(2) => get_mem_param_n_247,
      \result_data_reg[15]_8\(1) => get_mem_param_n_248,
      \result_data_reg[15]_8\(0) => get_mem_param_n_249,
      \result_data_reg[15]_9\(7) => get_mem_param_n_251,
      \result_data_reg[15]_9\(6) => get_mem_param_n_252,
      \result_data_reg[15]_9\(5) => get_mem_param_n_253,
      \result_data_reg[15]_9\(4) => get_mem_param_n_254,
      \result_data_reg[15]_9\(3) => get_mem_param_n_255,
      \result_data_reg[15]_9\(2) => get_mem_param_n_256,
      \result_data_reg[15]_9\(1) => get_mem_param_n_257,
      \result_data_reg[15]_9\(0) => get_mem_param_n_258,
      \result_data_reg[31]\(7) => get_mem_param_n_43,
      \result_data_reg[31]\(6) => get_mem_param_n_44,
      \result_data_reg[31]\(5) => get_mem_param_n_45,
      \result_data_reg[31]\(4) => get_mem_param_n_46,
      \result_data_reg[31]\(3) => get_mem_param_n_47,
      \result_data_reg[31]\(2) => get_mem_param_n_48,
      \result_data_reg[31]\(1) => get_mem_param_n_49,
      \result_data_reg[31]\(0) => get_mem_param_n_50,
      \result_data_reg[31]_0\(7) => get_mem_param_n_66,
      \result_data_reg[31]_0\(6) => get_mem_param_n_67,
      \result_data_reg[31]_0\(5) => get_mem_param_n_68,
      \result_data_reg[31]_0\(4) => get_mem_param_n_69,
      \result_data_reg[31]_0\(3) => get_mem_param_n_70,
      \result_data_reg[31]_0\(2) => get_mem_param_n_71,
      \result_data_reg[31]_0\(1) => get_mem_param_n_72,
      \result_data_reg[31]_0\(0) => get_mem_param_n_73,
      \result_data_reg[31]_1\(7) => get_mem_param_n_92,
      \result_data_reg[31]_1\(6) => get_mem_param_n_93,
      \result_data_reg[31]_1\(5) => get_mem_param_n_94,
      \result_data_reg[31]_1\(4) => get_mem_param_n_95,
      \result_data_reg[31]_1\(3) => get_mem_param_n_96,
      \result_data_reg[31]_1\(2) => get_mem_param_n_97,
      \result_data_reg[31]_1\(1) => get_mem_param_n_98,
      \result_data_reg[31]_1\(0) => get_mem_param_n_99,
      \result_data_reg[31]_10\(0) => get_mem_param_n_302,
      \result_data_reg[31]_11\(5) => get_mem_param_n_303,
      \result_data_reg[31]_11\(4) => get_mem_param_n_304,
      \result_data_reg[31]_11\(3) => get_mem_param_n_305,
      \result_data_reg[31]_11\(2) => get_mem_param_n_306,
      \result_data_reg[31]_11\(1) => get_mem_param_n_307,
      \result_data_reg[31]_11\(0) => get_mem_param_n_308,
      \result_data_reg[31]_12\(5) => get_mem_param_n_312,
      \result_data_reg[31]_12\(4) => get_mem_param_n_313,
      \result_data_reg[31]_12\(3) => get_mem_param_n_314,
      \result_data_reg[31]_12\(2) => get_mem_param_n_315,
      \result_data_reg[31]_12\(1) => get_mem_param_n_316,
      \result_data_reg[31]_12\(0) => get_mem_param_n_317,
      \result_data_reg[31]_13\(0) => get_mem_param_n_326,
      \result_data_reg[31]_14\(0) => get_mem_param_n_337,
      \result_data_reg[31]_15\(0) => get_mem_param_n_340,
      \result_data_reg[31]_16\(0) => get_mem_param_n_343,
      \result_data_reg[31]_17\(0) => get_mem_param_n_346,
      \result_data_reg[31]_18\(0) => get_mem_param_n_349,
      \result_data_reg[31]_19\(5) => get_mem_param_n_363,
      \result_data_reg[31]_19\(4) => get_mem_param_n_364,
      \result_data_reg[31]_19\(3) => get_mem_param_n_365,
      \result_data_reg[31]_19\(2) => get_mem_param_n_366,
      \result_data_reg[31]_19\(1) => get_mem_param_n_367,
      \result_data_reg[31]_19\(0) => get_mem_param_n_368,
      \result_data_reg[31]_2\(7) => get_mem_param_n_130,
      \result_data_reg[31]_2\(6) => get_mem_param_n_131,
      \result_data_reg[31]_2\(5) => get_mem_param_n_132,
      \result_data_reg[31]_2\(4) => get_mem_param_n_133,
      \result_data_reg[31]_2\(3) => get_mem_param_n_134,
      \result_data_reg[31]_2\(2) => get_mem_param_n_135,
      \result_data_reg[31]_2\(1) => get_mem_param_n_136,
      \result_data_reg[31]_2\(0) => get_mem_param_n_137,
      \result_data_reg[31]_20\(5) => get_mem_param_n_372,
      \result_data_reg[31]_20\(4) => get_mem_param_n_373,
      \result_data_reg[31]_20\(3) => get_mem_param_n_374,
      \result_data_reg[31]_20\(2) => get_mem_param_n_375,
      \result_data_reg[31]_20\(1) => get_mem_param_n_376,
      \result_data_reg[31]_20\(0) => get_mem_param_n_377,
      \result_data_reg[31]_21\(5) => get_mem_param_n_379,
      \result_data_reg[31]_21\(4) => get_mem_param_n_380,
      \result_data_reg[31]_21\(3) => get_mem_param_n_381,
      \result_data_reg[31]_21\(2) => get_mem_param_n_382,
      \result_data_reg[31]_21\(1) => get_mem_param_n_383,
      \result_data_reg[31]_21\(0) => get_mem_param_n_384,
      \result_data_reg[31]_22\(5) => get_mem_param_n_386,
      \result_data_reg[31]_22\(4) => get_mem_param_n_387,
      \result_data_reg[31]_22\(3) => get_mem_param_n_388,
      \result_data_reg[31]_22\(2) => get_mem_param_n_389,
      \result_data_reg[31]_22\(1) => get_mem_param_n_390,
      \result_data_reg[31]_22\(0) => get_mem_param_n_391,
      \result_data_reg[31]_23\(5) => get_mem_param_n_395,
      \result_data_reg[31]_23\(4) => get_mem_param_n_396,
      \result_data_reg[31]_23\(3) => get_mem_param_n_397,
      \result_data_reg[31]_23\(2) => get_mem_param_n_398,
      \result_data_reg[31]_23\(1) => get_mem_param_n_399,
      \result_data_reg[31]_23\(0) => get_mem_param_n_400,
      \result_data_reg[31]_24\(5) => get_mem_param_n_407,
      \result_data_reg[31]_24\(4) => get_mem_param_n_408,
      \result_data_reg[31]_24\(3) => get_mem_param_n_409,
      \result_data_reg[31]_24\(2) => get_mem_param_n_410,
      \result_data_reg[31]_24\(1) => get_mem_param_n_411,
      \result_data_reg[31]_24\(0) => get_mem_param_n_412,
      \result_data_reg[31]_25\(7) => get_mem_param_n_415,
      \result_data_reg[31]_25\(6) => get_mem_param_n_416,
      \result_data_reg[31]_25\(5) => get_mem_param_n_417,
      \result_data_reg[31]_25\(4) => get_mem_param_n_418,
      \result_data_reg[31]_25\(3) => get_mem_param_n_419,
      \result_data_reg[31]_25\(2) => get_mem_param_n_420,
      \result_data_reg[31]_25\(1) => get_mem_param_n_421,
      \result_data_reg[31]_25\(0) => get_mem_param_n_422,
      \result_data_reg[31]_26\(5) => get_mem_param_n_426,
      \result_data_reg[31]_26\(4) => get_mem_param_n_427,
      \result_data_reg[31]_26\(3) => get_mem_param_n_428,
      \result_data_reg[31]_26\(2) => get_mem_param_n_429,
      \result_data_reg[31]_26\(1) => get_mem_param_n_430,
      \result_data_reg[31]_26\(0) => get_mem_param_n_431,
      \result_data_reg[31]_27\(5) => get_mem_param_n_435,
      \result_data_reg[31]_27\(4) => get_mem_param_n_436,
      \result_data_reg[31]_27\(3) => get_mem_param_n_437,
      \result_data_reg[31]_27\(2) => get_mem_param_n_438,
      \result_data_reg[31]_27\(1) => get_mem_param_n_439,
      \result_data_reg[31]_27\(0) => get_mem_param_n_440,
      \result_data_reg[31]_28\(5) => get_mem_param_n_444,
      \result_data_reg[31]_28\(4) => get_mem_param_n_445,
      \result_data_reg[31]_28\(3) => get_mem_param_n_446,
      \result_data_reg[31]_28\(2) => get_mem_param_n_447,
      \result_data_reg[31]_28\(1) => get_mem_param_n_448,
      \result_data_reg[31]_28\(0) => get_mem_param_n_449,
      \result_data_reg[31]_29\(0) => get_mem_param_n_473,
      \result_data_reg[31]_3\(7) => get_mem_param_n_149,
      \result_data_reg[31]_3\(6) => get_mem_param_n_150,
      \result_data_reg[31]_3\(5) => get_mem_param_n_151,
      \result_data_reg[31]_3\(4) => get_mem_param_n_152,
      \result_data_reg[31]_3\(3) => get_mem_param_n_153,
      \result_data_reg[31]_3\(2) => get_mem_param_n_154,
      \result_data_reg[31]_3\(1) => get_mem_param_n_155,
      \result_data_reg[31]_3\(0) => get_mem_param_n_156,
      \result_data_reg[31]_30\(0) => get_mem_param_n_485,
      \result_data_reg[31]_31\(0) => get_mem_param_n_495,
      \result_data_reg[31]_32\(7) => get_mem_param_n_506,
      \result_data_reg[31]_32\(6) => get_mem_param_n_507,
      \result_data_reg[31]_32\(5) => get_mem_param_n_508,
      \result_data_reg[31]_32\(4) => get_mem_param_n_509,
      \result_data_reg[31]_32\(3) => get_mem_param_n_510,
      \result_data_reg[31]_32\(2) => get_mem_param_n_511,
      \result_data_reg[31]_32\(1) => get_mem_param_n_512,
      \result_data_reg[31]_32\(0) => get_mem_param_n_513,
      \result_data_reg[31]_33\(0) => get_mem_param_n_576,
      \result_data_reg[31]_34\(0) => get_mem_param_n_584,
      \result_data_reg[31]_35\(0) => get_mem_param_n_595,
      \result_data_reg[31]_36\(5) => get_mem_param_n_604,
      \result_data_reg[31]_36\(4) => get_mem_param_n_605,
      \result_data_reg[31]_36\(3) => get_mem_param_n_606,
      \result_data_reg[31]_36\(2) => get_mem_param_n_607,
      \result_data_reg[31]_36\(1) => get_mem_param_n_608,
      \result_data_reg[31]_36\(0) => get_mem_param_n_609,
      \result_data_reg[31]_37\(0) => get_mem_param_n_723,
      \result_data_reg[31]_4\(7) => get_mem_param_n_201,
      \result_data_reg[31]_4\(6) => get_mem_param_n_202,
      \result_data_reg[31]_4\(5) => get_mem_param_n_203,
      \result_data_reg[31]_4\(4) => get_mem_param_n_204,
      \result_data_reg[31]_4\(3) => get_mem_param_n_205,
      \result_data_reg[31]_4\(2) => get_mem_param_n_206,
      \result_data_reg[31]_4\(1) => get_mem_param_n_207,
      \result_data_reg[31]_4\(0) => get_mem_param_n_208,
      \result_data_reg[31]_5\(7) => get_mem_param_n_218,
      \result_data_reg[31]_5\(6) => get_mem_param_n_219,
      \result_data_reg[31]_5\(5) => get_mem_param_n_220,
      \result_data_reg[31]_5\(4) => get_mem_param_n_221,
      \result_data_reg[31]_5\(3) => get_mem_param_n_222,
      \result_data_reg[31]_5\(2) => get_mem_param_n_223,
      \result_data_reg[31]_5\(1) => get_mem_param_n_224,
      \result_data_reg[31]_5\(0) => get_mem_param_n_225,
      \result_data_reg[31]_6\(7) => get_mem_param_n_226,
      \result_data_reg[31]_6\(6) => get_mem_param_n_227,
      \result_data_reg[31]_6\(5) => get_mem_param_n_228,
      \result_data_reg[31]_6\(4) => get_mem_param_n_229,
      \result_data_reg[31]_6\(3) => get_mem_param_n_230,
      \result_data_reg[31]_6\(2) => get_mem_param_n_231,
      \result_data_reg[31]_6\(1) => get_mem_param_n_232,
      \result_data_reg[31]_6\(0) => get_mem_param_n_233,
      \result_data_reg[31]_7\(7) => get_mem_param_n_278,
      \result_data_reg[31]_7\(6) => get_mem_param_n_279,
      \result_data_reg[31]_7\(5) => get_mem_param_n_280,
      \result_data_reg[31]_7\(4) => get_mem_param_n_281,
      \result_data_reg[31]_7\(3) => get_mem_param_n_282,
      \result_data_reg[31]_7\(2) => get_mem_param_n_283,
      \result_data_reg[31]_7\(1) => get_mem_param_n_284,
      \result_data_reg[31]_7\(0) => get_mem_param_n_285,
      \result_data_reg[31]_8\(7) => get_mem_param_n_288,
      \result_data_reg[31]_8\(6) => get_mem_param_n_289,
      \result_data_reg[31]_8\(5) => get_mem_param_n_290,
      \result_data_reg[31]_8\(4) => get_mem_param_n_291,
      \result_data_reg[31]_8\(3) => get_mem_param_n_292,
      \result_data_reg[31]_8\(2) => get_mem_param_n_293,
      \result_data_reg[31]_8\(1) => get_mem_param_n_294,
      \result_data_reg[31]_8\(0) => get_mem_param_n_295,
      \result_data_reg[31]_9\(0) => get_mem_param_n_299,
      \result_data_reg[63]\(7) => get_mem_param_n_139,
      \result_data_reg[63]\(6) => get_mem_param_n_140,
      \result_data_reg[63]\(5) => get_mem_param_n_141,
      \result_data_reg[63]\(4) => get_mem_param_n_142,
      \result_data_reg[63]\(3) => get_mem_param_n_143,
      \result_data_reg[63]\(2) => get_mem_param_n_144,
      \result_data_reg[63]\(1) => get_mem_param_n_145,
      \result_data_reg[63]\(0) => get_mem_param_n_146,
      \result_data_reg[63]_0\(0) => get_mem_param_n_178,
      \result_data_reg[63]_1\(7) => get_mem_param_n_209,
      \result_data_reg[63]_1\(6) => get_mem_param_n_210,
      \result_data_reg[63]_1\(5) => get_mem_param_n_211,
      \result_data_reg[63]_1\(4) => get_mem_param_n_212,
      \result_data_reg[63]_1\(3) => get_mem_param_n_213,
      \result_data_reg[63]_1\(2) => get_mem_param_n_214,
      \result_data_reg[63]_1\(1) => get_mem_param_n_215,
      \result_data_reg[63]_1\(0) => get_mem_param_n_216,
      \result_data_reg[63]_2\(5) => get_mem_param_n_356,
      \result_data_reg[63]_2\(4) => get_mem_param_n_357,
      \result_data_reg[63]_2\(3) => get_mem_param_n_358,
      \result_data_reg[63]_2\(2) => get_mem_param_n_359,
      \result_data_reg[63]_2\(1) => get_mem_param_n_360,
      \result_data_reg[63]_2\(0) => get_mem_param_n_361,
      \result_data_reg[63]_3\(0) => get_mem_param_n_498,
      \result_data_reg[63]_4\(63) => get_mem_param_n_652,
      \result_data_reg[63]_4\(62) => get_mem_param_n_653,
      \result_data_reg[63]_4\(61) => get_mem_param_n_654,
      \result_data_reg[63]_4\(60) => get_mem_param_n_655,
      \result_data_reg[63]_4\(59) => get_mem_param_n_656,
      \result_data_reg[63]_4\(58) => get_mem_param_n_657,
      \result_data_reg[63]_4\(57) => get_mem_param_n_658,
      \result_data_reg[63]_4\(56) => get_mem_param_n_659,
      \result_data_reg[63]_4\(55) => get_mem_param_n_660,
      \result_data_reg[63]_4\(54) => get_mem_param_n_661,
      \result_data_reg[63]_4\(53) => get_mem_param_n_662,
      \result_data_reg[63]_4\(52) => get_mem_param_n_663,
      \result_data_reg[63]_4\(51) => get_mem_param_n_664,
      \result_data_reg[63]_4\(50) => get_mem_param_n_665,
      \result_data_reg[63]_4\(49) => get_mem_param_n_666,
      \result_data_reg[63]_4\(48) => get_mem_param_n_667,
      \result_data_reg[63]_4\(47) => get_mem_param_n_668,
      \result_data_reg[63]_4\(46) => get_mem_param_n_669,
      \result_data_reg[63]_4\(45) => get_mem_param_n_670,
      \result_data_reg[63]_4\(44) => get_mem_param_n_671,
      \result_data_reg[63]_4\(43) => get_mem_param_n_672,
      \result_data_reg[63]_4\(42) => get_mem_param_n_673,
      \result_data_reg[63]_4\(41) => get_mem_param_n_674,
      \result_data_reg[63]_4\(40) => get_mem_param_n_675,
      \result_data_reg[63]_4\(39) => get_mem_param_n_676,
      \result_data_reg[63]_4\(38) => get_mem_param_n_677,
      \result_data_reg[63]_4\(37) => get_mem_param_n_678,
      \result_data_reg[63]_4\(36) => get_mem_param_n_679,
      \result_data_reg[63]_4\(35) => get_mem_param_n_680,
      \result_data_reg[63]_4\(34) => get_mem_param_n_681,
      \result_data_reg[63]_4\(33) => get_mem_param_n_682,
      \result_data_reg[63]_4\(32) => get_mem_param_n_683,
      \result_data_reg[63]_4\(31) => get_mem_param_n_684,
      \result_data_reg[63]_4\(30) => get_mem_param_n_685,
      \result_data_reg[63]_4\(29) => get_mem_param_n_686,
      \result_data_reg[63]_4\(28) => get_mem_param_n_687,
      \result_data_reg[63]_4\(27) => get_mem_param_n_688,
      \result_data_reg[63]_4\(26) => get_mem_param_n_689,
      \result_data_reg[63]_4\(25) => get_mem_param_n_690,
      \result_data_reg[63]_4\(24) => get_mem_param_n_691,
      \result_data_reg[63]_4\(23) => get_mem_param_n_692,
      \result_data_reg[63]_4\(22) => get_mem_param_n_693,
      \result_data_reg[63]_4\(21) => get_mem_param_n_694,
      \result_data_reg[63]_4\(20) => get_mem_param_n_695,
      \result_data_reg[63]_4\(19) => get_mem_param_n_696,
      \result_data_reg[63]_4\(18) => get_mem_param_n_697,
      \result_data_reg[63]_4\(17) => get_mem_param_n_698,
      \result_data_reg[63]_4\(16) => get_mem_param_n_699,
      \result_data_reg[63]_4\(15) => get_mem_param_n_700,
      \result_data_reg[63]_4\(14) => get_mem_param_n_701,
      \result_data_reg[63]_4\(13) => get_mem_param_n_702,
      \result_data_reg[63]_4\(12) => get_mem_param_n_703,
      \result_data_reg[63]_4\(11) => get_mem_param_n_704,
      \result_data_reg[63]_4\(10) => get_mem_param_n_705,
      \result_data_reg[63]_4\(9) => get_mem_param_n_706,
      \result_data_reg[63]_4\(8) => get_mem_param_n_707,
      \result_data_reg[63]_4\(7) => get_mem_param_n_708,
      \result_data_reg[63]_4\(6) => get_mem_param_n_709,
      \result_data_reg[63]_4\(5) => get_mem_param_n_710,
      \result_data_reg[63]_4\(4) => get_mem_param_n_711,
      \result_data_reg[63]_4\(3) => get_mem_param_n_712,
      \result_data_reg[63]_4\(2) => get_mem_param_n_713,
      \result_data_reg[63]_4\(1) => get_mem_param_n_714,
      \result_data_reg[63]_4\(0) => get_mem_param_n_715,
      \result_data_reg[63]_5\(55 downto 0) => p_0_in_43(55 downto 0),
      \rv_len_reg[0]\ => get_mem_param_n_39,
      \rv_len_reg[0]_0\ => get_mem_param_n_138,
      \rv_len_reg[0]_1\ => get_mem_param_n_148,
      \rv_len_reg[0]_10\(0) => \p_0_in__8__0_39\(0),
      \rv_len_reg[0]_100\(0) => get_mem_param_n_585,
      \rv_len_reg[0]_101\(0) => get_mem_param_n_586,
      \rv_len_reg[0]_102\ => get_mem_param_n_587,
      \rv_len_reg[0]_103\(0) => get_mem_param_n_589,
      \rv_len_reg[0]_104\(0) => get_mem_param_n_590,
      \rv_len_reg[0]_105\ => get_mem_param_n_591,
      \rv_len_reg[0]_106\(0) => get_mem_param_n_593,
      \rv_len_reg[0]_107\ => get_mem_param_n_594,
      \rv_len_reg[0]_108\(0) => get_mem_param_n_596,
      \rv_len_reg[0]_109\(0) => get_mem_param_n_597,
      \rv_len_reg[0]_11\ => get_mem_param_n_310,
      \rv_len_reg[0]_110\ => get_mem_param_n_598,
      \rv_len_reg[0]_111\(0) => get_mem_param_n_599,
      \rv_len_reg[0]_112\(0) => \p_0_in__8__0\(0),
      \rv_len_reg[0]_113\(0) => \p_0_in__0__0_10\(0),
      \rv_len_reg[0]_114\(0) => p_0_in(0),
      \rv_len_reg[0]_115\(0) => \p_0_in__1__0_9\(0),
      \rv_len_reg[0]_116\(0) => \p_0_in__2__0_8\(0),
      \rv_len_reg[0]_117\(0) => \p_0_in__3__0_6\(0),
      \rv_len_reg[0]_118\(0) => \p_0_in__11__0\(0),
      \rv_len_reg[0]_119\(0) => \p_0_in__10\(0),
      \rv_len_reg[0]_12\(0) => get_mem_param_n_311,
      \rv_len_reg[0]_120\(0) => \p_0_in__9__0\(0),
      \rv_len_reg[0]_121\(0) => \p_0_in__7__0\(0),
      \rv_len_reg[0]_122\(0) => \p_0_in__6__0\(0),
      \rv_len_reg[0]_123\(0) => \p_0_in__5__0\(0),
      \rv_len_reg[0]_124\(0) => \p_0_in__4__0_5\(0),
      \rv_len_reg[0]_125\(0) => \p_0_in__4__0\(0),
      \rv_len_reg[0]_126\ => get_mem_param_n_644,
      \rv_len_reg[0]_127\(0) => get_mem_param_n_645,
      \rv_len_reg[0]_128\(0) => \p_0_in__3__0\(0),
      \rv_len_reg[0]_129\ => get_mem_param_n_649,
      \rv_len_reg[0]_13\(0) => \p_0_in__2__0_38\(0),
      \rv_len_reg[0]_130\(0) => get_mem_param_n_650,
      \rv_len_reg[0]_131\(0) => \p_0_in__2__0\(0),
      \rv_len_reg[0]_132\(0) => sel_0,
      \rv_len_reg[0]_133\(0) => get_mem_param_n_724,
      \rv_len_reg[0]_134\ => get_mem_param_n_725,
      \rv_len_reg[0]_135\(0) => sel,
      \rv_len_reg[0]_136\(0) => \p_0_in__1__0\(0),
      \rv_len_reg[0]_137\(0) => \p_0_in__0__0\(0),
      \rv_len_reg[0]_138\(0) => \wreg_ch_zero_cal_d55_w16/rv_len_reg__0\(0),
      \rv_len_reg[0]_139\(0) => \wreg_series_start_ddraddr_d106_w32/rv_len_reg__0\(0),
      \rv_len_reg[0]_14\ => get_mem_param_n_319,
      \rv_len_reg[0]_140\ => get_series_param_n_52,
      \rv_len_reg[0]_141\(0) => \wreg_series_seek_startime_d118_w64/rv_len_reg__0\(0),
      \rv_len_reg[0]_142\(0) => \wreg_series_star_trigmode2_d110_w32/rv_len_reg__0\(0),
      \rv_len_reg[0]_143\(0) => \wreg_series_stop_trigmode4_d117_w32/rv_len_reg__0\(0),
      \rv_len_reg[0]_144\(0) => \wreg_series_star_trigmode1_d109_w32/rv_len_reg__0\(0),
      \rv_len_reg[0]_145\(0) => \wreg_series_stop_ddraddr_d107_w32/rv_len_reg__0\(0),
      \rv_len_reg[0]_146\(0) => \wreg_series_comp_ratio_d103_w32/rv_len_reg__0\(0),
      \rv_len_reg[0]_147\(0) => \wreg_series_comp_num_d104_w16/rv_len_reg__0\(0),
      \rv_len_reg[0]_148\(0) => \wreg_series_star_trigmode1_d111_w32/rv_len_reg__0\(0),
      \rv_len_reg[0]_149\(0) => \wreg_series_validmode_data_d105_w32/rv_len_reg__0\(0),
      \rv_len_reg[0]_15\(0) => get_mem_param_n_320,
      \rv_len_reg[0]_150\(0) => \wreg_series_seek_zoom_d119_w32/rv_len_reg__0\(0),
      \rv_len_reg[0]_151\ => get_series_param_n_41,
      \rv_len_reg[0]_152\(0) => \wreg_series_seek_datalen_d120_w32/rv_len_reg__0\(0),
      \rv_len_reg[0]_153\(0) => \wreg_series_stop_trigmode3_d116_w32/rv_len_reg__0\(0),
      \rv_len_reg[0]_154\(0) => \wreg_ch_trig_rmsvalue_d80_w16/rv_len_reg__0\(0),
      \rv_len_reg[0]_155\ => get_ch_param_n_50,
      \rv_len_reg[0]_156\(0) => \wreg_ch_trig_risetime_d75_w16/rv_len_reg__0\(0),
      \rv_len_reg[0]_157\(0) => \wreg_ch_trig_threshold_n_d74_w16/rv_len_reg__0\(0),
      \rv_len_reg[0]_158\(0) => \wreg_ch_trig_droptime_d76_w16/rv_len_reg__0\(0),
      \rv_len_reg[0]_159\(0) => \wreg_ch_trig_pulsewidth_d77_w16/rv_len_reg__0\(0),
      \rv_len_reg[0]_16\(0) => \p_0_in__9__0_37\(0),
      \rv_len_reg[0]_160\(0) => \wreg_ch_trig_threshold_p_d73_w16/rv_len_reg__0\(0),
      \rv_len_reg[0]_161\ => get_ch_param_n_68,
      \rv_len_reg[0]_162\ => get_ch_param_n_48,
      \rv_len_reg[0]_163\(0) => \wreg_ch_noise_amp_cof_d64_w16/rv_len_reg__0\(0),
      \rv_len_reg[0]_164\(0) => \wreg_ch_sample_rate_d56_w16/rv_len_reg__0\(0),
      \rv_len_reg[0]_165\(0) => \wreg_out_trig_risetime_d38_w16/rv_len_reg__0\(0),
      \rv_len_reg[0]_166\ => get_out_param_n_52,
      \rv_len_reg[0]_167\(0) => \wreg_out_start_subnum_d30_w32/rv_len_reg__0\(0),
      \rv_len_reg[0]_168\ => get_out_param_n_55,
      \rv_len_reg[0]_169\ => get_out_param_n_58,
      \rv_len_reg[0]_17\ => get_mem_param_n_324,
      \rv_len_reg[0]_170\(0) => \wreg_out_trig_rmsvalue_d43_w16/rv_len_reg__0\(0),
      \rv_len_reg[0]_171\(0) => \wreg_out_trig_pulsewidth_d40_w16/rv_len_reg__0\(0),
      \rv_len_reg[0]_172\(0) => \wreg_out_trig_droptime_d39_w16/rv_len_reg__0\(0),
      \rv_len_reg[0]_173\(0) => \wreg_out_trig_threshold_n_d37_w16/rv_len_reg__0\(0),
      \rv_len_reg[0]_174\(0) => \wreg_out_trig_threshold_p_d36_w16/rv_len_reg__0\(0),
      \rv_len_reg[0]_175\ => get_out_param_n_64,
      \rv_len_reg[0]_176\ => get_out_param_n_61,
      \rv_len_reg[0]_177\ => get_system_param_n_14,
      \rv_len_reg[0]_178\(0) => \wreg_system_sync_max_d07_w16/rv_len_reg\(0),
      \rv_len_reg[0]_179\ => get_system_param_n_15,
      \rv_len_reg[0]_18\(0) => get_mem_param_n_325,
      \rv_len_reg[0]_180\(0) => \wreg_system_sync_minfrq_d06_w16/rv_len_reg\(0),
      \rv_len_reg[0]_181\(0) => \wreg_system_set_rtctime_d05_w64/rv_len_reg\(0),
      \rv_len_reg[0]_182\(0) => \wreg_ddr_len_d49_w32/rv_len_reg\(0),
      \rv_len_reg[0]_183\(0) => \wreg_ddr_addr_d48_w32/rv_len_reg\(0),
      \rv_len_reg[0]_19\(0) => get_mem_param_n_327,
      \rv_len_reg[0]_2\(0) => get_mem_param_n_167,
      \rv_len_reg[0]_20\ => get_mem_param_n_328,
      \rv_len_reg[0]_21\(0) => get_mem_param_n_329,
      \rv_len_reg[0]_22\ => get_mem_param_n_330,
      \rv_len_reg[0]_23\(0) => get_mem_param_n_331,
      \rv_len_reg[0]_24\ => get_mem_param_n_332,
      \rv_len_reg[0]_25\(0) => get_mem_param_n_333,
      \rv_len_reg[0]_26\ => get_mem_param_n_334,
      \rv_len_reg[0]_27\(0) => get_mem_param_n_335,
      \rv_len_reg[0]_28\ => get_mem_param_n_336,
      \rv_len_reg[0]_29\(0) => get_mem_param_n_338,
      \rv_len_reg[0]_3\ => get_mem_param_n_168,
      \rv_len_reg[0]_30\ => get_mem_param_n_339,
      \rv_len_reg[0]_31\(0) => get_mem_param_n_341,
      \rv_len_reg[0]_32\ => get_mem_param_n_342,
      \rv_len_reg[0]_33\(0) => get_mem_param_n_344,
      \rv_len_reg[0]_34\ => get_mem_param_n_345,
      \rv_len_reg[0]_35\(0) => get_mem_param_n_347,
      \rv_len_reg[0]_36\ => get_mem_param_n_348,
      \rv_len_reg[0]_37\(0) => get_mem_param_n_350,
      \rv_len_reg[0]_38\ => get_mem_param_n_351,
      \rv_len_reg[0]_39\(0) => get_mem_param_n_352,
      \rv_len_reg[0]_4\ => get_mem_param_n_267,
      \rv_len_reg[0]_40\ => get_mem_param_n_353,
      \rv_len_reg[0]_41\(0) => \p_0_in__12__0_36\(0),
      \rv_len_reg[0]_42\(0) => \p_0_in__5__0_35\(0),
      \rv_len_reg[0]_43\(0) => \p_0_in__11__0_34\(0),
      \rv_len_reg[0]_44\(0) => \p_0_in__4__0_33\(0),
      \rv_len_reg[0]_45\(0) => \p_0_in__3__0_32\(0),
      \rv_len_reg[0]_46\(0) => p_0_in_30(0),
      \rv_len_reg[0]_47\(0) => \p_0_in__0__0_29\(0),
      \rv_len_reg[0]_48\(0) => \p_0_in__6__0_28\(0),
      \rv_len_reg[0]_49\(0) => \p_0_in__1__0_27\(0),
      \rv_len_reg[0]_5\ => get_mem_param_n_277,
      \rv_len_reg[0]_50\ => get_mem_param_n_424,
      \rv_len_reg[0]_51\(0) => \p_0_in__13__0\(0),
      \rv_len_reg[0]_52\(0) => \p_0_in__7__0_26\(0),
      \rv_len_reg[0]_53\(0) => \p_0_in__14__0\(0),
      \rv_len_reg[0]_54\(0) => \p_0_in__10__0_25\(0),
      \rv_len_reg[0]_55\(0) => get_mem_param_n_468,
      \rv_len_reg[0]_56\ => get_mem_param_n_469,
      \rv_len_reg[0]_57\(0) => sel_23,
      \rv_len_reg[0]_58\(0) => get_mem_param_n_475,
      \rv_len_reg[0]_59\ => get_mem_param_n_476,
      \rv_len_reg[0]_6\ => get_mem_param_n_287,
      \rv_len_reg[0]_60\(0) => get_mem_param_n_477,
      \rv_len_reg[0]_61\ => get_mem_param_n_478,
      \rv_len_reg[0]_62\(0) => get_mem_param_n_480,
      \rv_len_reg[0]_63\ => get_mem_param_n_481,
      \rv_len_reg[0]_64\(0) => get_mem_param_n_483,
      \rv_len_reg[0]_65\ => get_mem_param_n_484,
      \rv_len_reg[0]_66\(0) => get_mem_param_n_486,
      \rv_len_reg[0]_67\ => get_mem_param_n_487,
      \rv_len_reg[0]_68\(0) => get_mem_param_n_489,
      \rv_len_reg[0]_69\ => get_mem_param_n_490,
      \rv_len_reg[0]_7\ => get_mem_param_n_297,
      \rv_len_reg[0]_70\(0) => get_mem_param_n_492,
      \rv_len_reg[0]_71\ => get_mem_param_n_493,
      \rv_len_reg[0]_72\(0) => get_mem_param_n_494,
      \rv_len_reg[0]_73\(0) => get_mem_param_n_496,
      \rv_len_reg[0]_74\ => get_mem_param_n_497,
      \rv_len_reg[0]_75\(0) => get_mem_param_n_499,
      \rv_len_reg[0]_76\(0) => get_mem_param_n_501,
      \rv_len_reg[0]_77\ => get_mem_param_n_502,
      \rv_len_reg[0]_78\(0) => \p_0_in__12__0\(0),
      \rv_len_reg[0]_79\(0) => \p_0_in__5__0_22\(0),
      \rv_len_reg[0]_8\(0) => get_mem_param_n_300,
      \rv_len_reg[0]_80\(0) => \p_0_in__9__0_21\(0),
      \rv_len_reg[0]_81\(0) => \p_0_in__8__0_20\(0),
      \rv_len_reg[0]_82\(0) => \p_0_in__10__0\(0),
      \rv_len_reg[0]_83\(0) => \p_0_in__11__0_19\(0),
      \rv_len_reg[0]_84\(0) => \p_0_in__7__0_18\(0),
      \rv_len_reg[0]_85\(0) => \p_0_in__4__0_17\(0),
      \rv_len_reg[0]_86\(0) => \p_0_in__2__0_16\(0),
      \rv_len_reg[0]_87\(0) => \p_0_in__3__0_15\(0),
      \rv_len_reg[0]_88\(0) => \p_0_in__1__0_14\(0),
      \rv_len_reg[0]_89\(0) => \p_0_in__0__0_12\(0),
      \rv_len_reg[0]_9\ => get_mem_param_n_301,
      \rv_len_reg[0]_90\(0) => sel_11,
      \rv_len_reg[0]_91\ => get_mem_param_n_573,
      \rv_len_reg[0]_92\(0) => get_mem_param_n_574,
      \rv_len_reg[0]_93\ => get_mem_param_n_575,
      \rv_len_reg[0]_94\(0) => get_mem_param_n_577,
      \rv_len_reg[0]_95\ => get_mem_param_n_578,
      \rv_len_reg[0]_96\(0) => get_mem_param_n_579,
      \rv_len_reg[0]_97\ => get_mem_param_n_580,
      \rv_len_reg[0]_98\(0) => get_mem_param_n_582,
      \rv_len_reg[0]_99\ => get_mem_param_n_583,
      \rv_len_reg[1]\ => get_series_param_n_38,
      \rv_len_reg[1]_0\ => get_ch_param_n_79,
      \rv_len_reg[1]_1\ => get_ch_param_n_76,
      \rv_len_reg[1]_10\ => get_out_param_n_76,
      \rv_len_reg[1]_11\ => get_out_param_n_47,
      \rv_len_reg[1]_12\ => get_out_param_n_73,
      \rv_len_reg[1]_13\ => get_out_param_n_44,
      \rv_len_reg[1]_14\ => get_out_param_n_67,
      \rv_len_reg[1]_2\ => get_ch_param_n_55,
      \rv_len_reg[1]_3\ => get_ch_param_n_73,
      \rv_len_reg[1]_4\ => get_ch_param_n_27,
      \rv_len_reg[1]_5\ => get_ch_param_n_63,
      \rv_len_reg[1]_6\ => get_ch_param_n_57,
      \rv_len_reg[1]_7\ => get_ch_param_n_60,
      \rv_len_reg[1]_8\ => get_out_param_n_70,
      \rv_len_reg[1]_9\ => get_out_param_n_49,
      \rv_len_reg[2]\ => get_series_param_n_6,
      \rv_len_reg[2]_0\ => get_series_param_n_9,
      \rv_len_reg[2]_1\ => get_series_param_n_18,
      \rv_len_reg[2]_10\ => get_series_param_n_32,
      \rv_len_reg[2]_11\(1) => \wreg_series_star_trigmode1_d112_w32/rv_len_reg__0\(2),
      \rv_len_reg[2]_11\(0) => \wreg_series_star_trigmode1_d112_w32/rv_len_reg__0\(0),
      \rv_len_reg[2]_12\ => get_ch_param_n_24,
      \rv_len_reg[2]_13\(1) => \wreg_ch_stop_sustime_d70_w32/rv_len_reg__0\(2),
      \rv_len_reg[2]_13\(0) => \wreg_ch_stop_sustime_d70_w32/rv_len_reg__0\(0),
      \rv_len_reg[2]_14\(1) => \wreg_ch_start_susnum_d68_w32/rv_len_reg__0\(2),
      \rv_len_reg[2]_14\(0) => \wreg_ch_start_susnum_d68_w32/rv_len_reg__0\(0),
      \rv_len_reg[2]_15\ => get_ch_param_n_30,
      \rv_len_reg[2]_16\(1) => \wreg_ch_start_sustime_d67_w32/rv_len_reg__0\(2),
      \rv_len_reg[2]_16\(0) => \wreg_ch_start_sustime_d67_w32/rv_len_reg__0\(0),
      \rv_len_reg[2]_17\ => get_out_param_n_20,
      \rv_len_reg[2]_18\(1) => \wreg_out_start_subtime_d29_w32/rv_len_reg__0\(2),
      \rv_len_reg[2]_18\(0) => \wreg_out_start_subtime_d29_w32/rv_len_reg__0\(0),
      \rv_len_reg[2]_19\ => get_out_param_n_50,
      \rv_len_reg[2]_2\ => get_series_param_n_14,
      \rv_len_reg[2]_20\(1) => \wreg_out_start_trigmode1_d32_w32/rv_len_reg__0\(2),
      \rv_len_reg[2]_20\(0) => \wreg_out_start_trigmode1_d32_w32/rv_len_reg__0\(0),
      \rv_len_reg[2]_21\(1) => \wreg_out_start_trigmode2_d33_w32/rv_len_reg__0\(2),
      \rv_len_reg[2]_21\(0) => \wreg_out_start_trigmode2_d33_w32/rv_len_reg__0\(0),
      \rv_len_reg[2]_22\(1) => \wreg_out_start_trigmode4_d35_w32/rv_len_reg__0\(2),
      \rv_len_reg[2]_22\(0) => \wreg_out_start_trigmode4_d35_w32/rv_len_reg__0\(0),
      \rv_len_reg[2]_23\(1) => \wreg_out_start_trigmode3_d34_w32/rv_len_reg__0\(2),
      \rv_len_reg[2]_23\(0) => \wreg_out_start_trigmode3_d34_w32/rv_len_reg__0\(0),
      \rv_len_reg[2]_24\ => get_ddr_param_n_5,
      \rv_len_reg[2]_3\ => get_series_param_n_13,
      \rv_len_reg[2]_4\ => get_series_param_n_5,
      \rv_len_reg[2]_5\(1) => \wreg_series_stop_trigmode2_d115_w32/rv_len_reg__0\(2),
      \rv_len_reg[2]_5\(0) => \wreg_series_stop_trigmode2_d115_w32/rv_len_reg__0\(0),
      \rv_len_reg[2]_6\ => get_series_param_n_17,
      \rv_len_reg[2]_7\ => get_series_param_n_8,
      \rv_len_reg[2]_8\ => get_series_param_n_10,
      \rv_len_reg[2]_9\ => get_series_param_n_11,
      \rv_len_reg[3]\ => get_series_param_n_7,
      \rv_len_reg[3]_0\ => get_ch_param_n_25,
      \rv_len_reg[3]_1\ => get_ch_param_n_26,
      \rv_len_reg[3]_2\(1) => \wreg_ch_start_targettime_d66_w64/rv_len_reg__0\(3),
      \rv_len_reg[3]_2\(0) => \wreg_ch_start_targettime_d66_w64/rv_len_reg__0\(0),
      \rv_len_reg[3]_3\(1) => \wreg_out_start_targettime_d28_w64/rv_len_reg__0\(3),
      \rv_len_reg[3]_3\(0) => \wreg_out_start_targettime_d28_w64/rv_len_reg__0\(0),
      \rv_len_reg[3]_4\ => get_system_param_n_17,
      \rv_len_reg[5]\ => get_series_param_n_37,
      \rv_len_reg[5]_0\ => get_ch_param_n_78,
      \rv_len_reg[5]_1\ => get_ch_param_n_75,
      \rv_len_reg[5]_10\ => get_out_param_n_43,
      \rv_len_reg[5]_11\ => get_out_param_n_66,
      \rv_len_reg[5]_2\ => get_ch_param_n_54,
      \rv_len_reg[5]_3\ => get_ch_param_n_72,
      \rv_len_reg[5]_4\ => get_ch_param_n_62,
      \rv_len_reg[5]_5\ => get_ch_param_n_56,
      \rv_len_reg[5]_6\ => get_ch_param_n_59,
      \rv_len_reg[5]_7\ => get_out_param_n_69,
      \rv_len_reg[5]_8\ => get_out_param_n_75,
      \rv_len_reg[5]_9\ => get_out_param_n_46,
      \rv_len_reg[7]\(0) => get_mem_param_n_38,
      \rv_len_reg[7]_0\(0) => get_mem_param_n_77,
      \rv_len_reg[7]_1\ => get_mem_param_n_78,
      \rv_len_reg[7]_10\ => get_out_param_n_72,
      \rv_len_reg[7]_11\ => get_out_param_n_65,
      \rv_len_reg[7]_12\ => get_out_param_n_62,
      \rv_len_reg[7]_13\ => get_system_param_n_16,
      \rv_len_reg[7]_2\ => get_series_param_n_53,
      \rv_len_reg[7]_3\ => get_series_param_n_49,
      \rv_len_reg[7]_4\ => get_ch_param_n_70,
      \rv_len_reg[7]_5\ => get_ch_param_n_69,
      \rv_len_reg[7]_6\ => get_ch_param_n_66,
      \rv_len_reg[7]_7\ => get_out_param_n_53,
      \rv_len_reg[7]_8\ => get_out_param_n_56,
      \rv_len_reg[7]_9\ => get_out_param_n_59,
      \sendaddr_reg[7]\ => inout_isa_n_41,
      \sendaddr_reg[7]_0\ => inout_isa_n_40,
      valid_reg(0) => addr(3),
      valid_reg_0 => get_mem_param_n_109,
      valid_reg_1(0) => get_mem_param_n_354,
      valid_reg_10(0) => get_mem_param_n_531,
      valid_reg_11(0) => get_mem_param_n_535,
      valid_reg_12(0) => get_mem_param_n_536,
      valid_reg_13(0) => get_mem_param_n_550,
      valid_reg_14(0) => get_mem_param_n_552,
      valid_reg_15(0) => get_mem_param_n_553,
      valid_reg_16(0) => get_mem_param_n_554,
      valid_reg_17(0) => get_mem_param_n_555,
      valid_reg_18(0) => get_mem_param_n_556,
      valid_reg_19 => get_mem_param_n_601,
      valid_reg_2 => get_mem_param_n_355,
      valid_reg_20(0) => get_mem_param_n_612,
      valid_reg_21(0) => get_mem_param_n_613,
      valid_reg_22(0) => get_mem_param_n_614,
      valid_reg_23(0) => outreg0_7,
      valid_reg_24(0) => get_mem_param_n_616,
      valid_reg_25(0) => get_mem_param_n_618,
      valid_reg_26(0) => get_mem_param_n_620,
      valid_reg_27(0) => get_mem_param_n_640,
      valid_reg_28(0) => outreg0_4,
      valid_reg_29(0) => get_mem_param_n_729,
      valid_reg_3(0) => get_mem_param_n_370,
      valid_reg_30(0) => get_mem_param_n_730,
      valid_reg_31(0) => outreg0,
      valid_reg_32 => get_mem_param_n_739,
      valid_reg_33 => get_mem_param_n_740,
      valid_reg_4 => get_mem_param_n_371,
      valid_reg_5(0) => outreg0_31,
      valid_reg_6 => get_mem_param_n_394,
      valid_reg_7(0) => get_mem_param_n_414,
      valid_reg_8(0) => get_mem_param_n_434,
      valid_reg_9(0) => get_mem_param_n_530,
      wr_en0 => \wreg_mem_data_d17/wr_en0\,
      wr_up => wr_up,
      wreg_mem_addr(15 downto 0) => wreg_mem_addr(15 downto 0),
      wreg_mem_addr_valid => wreg_mem_addr_valid,
      wreg_mem_ctrl(7 downto 0) => wreg_mem_ctrl(7 downto 0),
      wreg_mem_ctrl_valid => wreg_mem_ctrl_valid,
      wreg_mem_len(7 downto 0) => wreg_mem_len(7 downto 0),
      wreg_mem_len_valid => wreg_mem_len_valid,
      wreg_mem_rd_data(7 downto 0) => wreg_mem_rd_data(7 downto 0),
      wreg_mem_rd_en => wreg_mem_rd_en,
      wreg_mem_rd_len(4 downto 0) => wreg_mem_rd_len(4 downto 0)
    );
get_out_param: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_out
     port map (
      D(6) => get_mem_param_n_24,
      D(5) => get_mem_param_n_27,
      D(4) => get_mem_param_n_29,
      D(3) => get_mem_param_n_25,
      D(2) => get_mem_param_n_26,
      D(1 downto 0) => p_0_in_41(9 downto 8),
      E(0) => outreg0_7,
      Q(0) => \wreg_out_trig_risetime_d38_w16/rv_len_reg__0\(0),
      \addr_reg[0]\(0) => get_mem_param_n_614,
      \addr_reg[0]_0\(0) => get_mem_param_n_616,
      \addr_reg[0]_1\ => get_mem_param_n_583,
      \addr_reg[0]_2\ => get_mem_param_n_187,
      \addr_reg[0]_3\ => get_mem_param_n_191,
      \addr_reg[0]_4\ => get_mem_param_n_277,
      \addr_reg[0]_5\ => get_mem_param_n_297,
      \addr_reg[1]\ => get_mem_param_n_573,
      \addr_reg[1]_0\ => get_mem_param_n_580,
      \addr_reg[1]_1\ => get_mem_param_n_587,
      \addr_reg[1]_2\ => get_mem_param_n_217,
      \addr_reg[1]_3\ => get_mem_param_n_591,
      \addr_reg[2]\(0) => get_mem_param_n_612,
      \addr_reg[2]_0\(0) => get_mem_param_n_618,
      \addr_reg[2]_1\ => get_mem_param_n_578,
      \addr_reg[3]\(0) => get_mem_param_n_613,
      \addr_reg[3]_0\ => inout_isa_n_37,
      \addr_reg[3]_1\ => get_mem_param_n_598,
      \addr_reg[3]_2\ => get_mem_param_n_601,
      \addr_reg[4]\ => get_mem_param_n_594,
      \addr_reg[4]_0\ => get_mem_param_n_200,
      \addr_reg[5]\(0) => get_mem_param_n_620,
      \addr_reg[5]_0\ => get_mem_param_n_189,
      \addr_reg[5]_1\ => get_mem_param_n_267,
      \addr_reg[5]_2\ => get_mem_param_n_276,
      \addr_reg[5]_3\ => get_mem_param_n_287,
      check => check_40,
      \check_reg[0]\ => get_out_param_n_20,
      \check_reg[0]_0\ => get_out_param_n_43,
      \check_reg[0]_1\ => get_out_param_n_44,
      \check_reg[0]_10\ => get_out_param_n_58,
      \check_reg[0]_11\ => get_out_param_n_59,
      \check_reg[0]_12\ => get_out_param_n_61,
      \check_reg[0]_13\ => get_out_param_n_62,
      \check_reg[0]_14\ => get_out_param_n_64,
      \check_reg[0]_15\ => get_out_param_n_65,
      \check_reg[0]_16\ => get_out_param_n_66,
      \check_reg[0]_17\ => get_out_param_n_67,
      \check_reg[0]_18\ => get_out_param_n_69,
      \check_reg[0]_19\ => get_out_param_n_70,
      \check_reg[0]_2\ => get_out_param_n_46,
      \check_reg[0]_20\ => get_out_param_n_72,
      \check_reg[0]_21\ => get_out_param_n_73,
      \check_reg[0]_22\ => get_out_param_n_75,
      \check_reg[0]_23\ => get_out_param_n_76,
      \check_reg[0]_3\ => get_out_param_n_47,
      \check_reg[0]_4\ => get_out_param_n_49,
      \check_reg[0]_5\ => get_out_param_n_50,
      \check_reg[0]_6\ => get_out_param_n_52,
      \check_reg[0]_7\ => get_out_param_n_53,
      \check_reg[0]_8\ => get_out_param_n_55,
      \check_reg[0]_9\ => get_out_param_n_56,
      \check_reg[3]\(0) => get_out_param_n_41,
      \check_reg[3]_0\(0) => get_out_param_n_42,
      \check_reg[3]_1\(0) => get_out_param_n_45,
      \check_reg[3]_10\(0) => get_out_param_n_74,
      \check_reg[3]_11\(0) => get_out_param_n_77,
      \check_reg[3]_2\(0) => get_out_param_n_48,
      \check_reg[3]_3\(0) => get_out_param_n_51,
      \check_reg[3]_4\(0) => get_out_param_n_54,
      \check_reg[3]_5\(0) => get_out_param_n_57,
      \check_reg[3]_6\(0) => get_out_param_n_60,
      \check_reg[3]_7\(0) => get_out_param_n_63,
      \check_reg[3]_8\(0) => get_out_param_n_68,
      \check_reg[3]_9\(0) => get_out_param_n_71,
      clk => clk,
      \getdata_reg[0]_rep\ => get_mem_param_n_32,
      \getdata_reg[0]_rep_0\(0) => get_mem_param_n_180,
      \getdata_reg[0]_rep_1\(0) => get_mem_param_n_576,
      \getdata_reg[0]_rep_2\(0) => get_mem_param_n_574,
      \getdata_reg[0]_rep_3\(0) => get_mem_param_n_577,
      \getdata_reg[1]_rep\ => get_mem_param_n_30,
      \getdata_reg[1]_rep_0\(0) => get_mem_param_n_586,
      \getdata_reg[1]_rep_1\(0) => get_mem_param_n_585,
      \getdata_reg[1]_rep__0\(0) => get_mem_param_n_184,
      \getdata_reg[1]_rep__0_0\(0) => get_mem_param_n_584,
      \getdata_reg[2]_rep\ => get_mem_param_n_31,
      \getdata_reg[2]_rep_0\(0) => get_mem_param_n_588,
      \getdata_reg[2]_rep_1\(0) => get_mem_param_n_592,
      \getdata_reg[2]_rep_2\(0) => get_mem_param_n_589,
      \getdata_reg[2]_rep_3\(0) => get_mem_param_n_593,
      \getdata_reg[3]_rep\ => get_mem_param_n_28,
      \getdata_reg[3]_rep_0\ => get_mem_param_n_630,
      \getdata_reg[3]_rep_1\ => get_mem_param_n_631,
      \getdata_reg[3]_rep_10\(0) => get_mem_param_n_581,
      \getdata_reg[3]_rep_11\(0) => get_mem_param_n_186,
      \getdata_reg[3]_rep_12\(0) => get_mem_param_n_582,
      \getdata_reg[3]_rep_13\(0) => get_mem_param_n_590,
      \getdata_reg[3]_rep_2\ => get_mem_param_n_632,
      \getdata_reg[3]_rep_3\ => get_mem_param_n_633,
      \getdata_reg[3]_rep_4\ => get_mem_param_n_634,
      \getdata_reg[3]_rep_5\ => get_mem_param_n_635,
      \getdata_reg[3]_rep_6\ => get_mem_param_n_636,
      \getdata_reg[3]_rep_7\ => get_mem_param_n_637,
      \getdata_reg[3]_rep_8\ => get_mem_param_n_638,
      \getdata_reg[3]_rep_9\ => get_mem_param_n_639,
      \getdata_reg[3]_rep__0\ => get_mem_param_n_627,
      \getdata_reg[3]_rep__0_0\ => get_mem_param_n_628,
      \getdata_reg[3]_rep__0_1\ => get_mem_param_n_629,
      \getdata_reg[3]_rep__0_2\(0) => get_mem_param_n_178,
      \getdata_reg[3]_rep__0_3\(0) => sel_11,
      \getdata_reg[5]_rep\(0) => get_mem_param_n_182,
      \getdata_reg[5]_rep_0\(0) => get_mem_param_n_595,
      \getdata_reg[5]_rep_1\(0) => get_mem_param_n_190,
      \getdata_reg[5]_rep_2\(0) => get_mem_param_n_188,
      \getdata_reg[5]_rep_3\(0) => get_mem_param_n_579,
      \getdata_reg[5]_rep_4\(0) => get_mem_param_n_596,
      \getdata_reg[5]_rep_5\(0) => get_mem_param_n_599,
      \getdata_reg[5]_rep_6\(0) => get_mem_param_n_597,
      \getdata_reg[7]_rep\(7) => get_mem_param_n_209,
      \getdata_reg[7]_rep\(6) => get_mem_param_n_210,
      \getdata_reg[7]_rep\(5) => get_mem_param_n_211,
      \getdata_reg[7]_rep\(4) => get_mem_param_n_212,
      \getdata_reg[7]_rep\(3) => get_mem_param_n_213,
      \getdata_reg[7]_rep\(2) => get_mem_param_n_214,
      \getdata_reg[7]_rep\(1) => get_mem_param_n_215,
      \getdata_reg[7]_rep\(0) => get_mem_param_n_216,
      \getdata_reg[7]_rep_0\(7) => get_mem_param_n_201,
      \getdata_reg[7]_rep_0\(6) => get_mem_param_n_202,
      \getdata_reg[7]_rep_0\(5) => get_mem_param_n_203,
      \getdata_reg[7]_rep_0\(4) => get_mem_param_n_204,
      \getdata_reg[7]_rep_0\(3) => get_mem_param_n_205,
      \getdata_reg[7]_rep_0\(2) => get_mem_param_n_206,
      \getdata_reg[7]_rep_0\(1) => get_mem_param_n_207,
      \getdata_reg[7]_rep_0\(0) => get_mem_param_n_208,
      \getdata_reg[7]_rep_1\(5) => get_mem_param_n_604,
      \getdata_reg[7]_rep_1\(4) => get_mem_param_n_605,
      \getdata_reg[7]_rep_1\(3) => get_mem_param_n_606,
      \getdata_reg[7]_rep_1\(2) => get_mem_param_n_607,
      \getdata_reg[7]_rep_1\(1) => get_mem_param_n_608,
      \getdata_reg[7]_rep_1\(0) => get_mem_param_n_609,
      \getdata_reg[7]_rep_10\(7) => get_mem_param_n_242,
      \getdata_reg[7]_rep_10\(6) => get_mem_param_n_243,
      \getdata_reg[7]_rep_10\(5) => get_mem_param_n_244,
      \getdata_reg[7]_rep_10\(4) => get_mem_param_n_245,
      \getdata_reg[7]_rep_10\(3) => get_mem_param_n_246,
      \getdata_reg[7]_rep_10\(2) => get_mem_param_n_247,
      \getdata_reg[7]_rep_10\(1) => get_mem_param_n_248,
      \getdata_reg[7]_rep_10\(0) => get_mem_param_n_249,
      \getdata_reg[7]_rep_11\(7) => get_mem_param_n_234,
      \getdata_reg[7]_rep_11\(6) => get_mem_param_n_235,
      \getdata_reg[7]_rep_11\(5) => get_mem_param_n_236,
      \getdata_reg[7]_rep_11\(4) => get_mem_param_n_237,
      \getdata_reg[7]_rep_11\(3) => get_mem_param_n_238,
      \getdata_reg[7]_rep_11\(2) => get_mem_param_n_239,
      \getdata_reg[7]_rep_11\(1) => get_mem_param_n_240,
      \getdata_reg[7]_rep_11\(0) => get_mem_param_n_241,
      \getdata_reg[7]_rep_2\(7) => get_mem_param_n_218,
      \getdata_reg[7]_rep_2\(6) => get_mem_param_n_219,
      \getdata_reg[7]_rep_2\(5) => get_mem_param_n_220,
      \getdata_reg[7]_rep_2\(4) => get_mem_param_n_221,
      \getdata_reg[7]_rep_2\(3) => get_mem_param_n_222,
      \getdata_reg[7]_rep_2\(2) => get_mem_param_n_223,
      \getdata_reg[7]_rep_2\(1) => get_mem_param_n_224,
      \getdata_reg[7]_rep_2\(0) => get_mem_param_n_225,
      \getdata_reg[7]_rep_3\(7) => get_mem_param_n_226,
      \getdata_reg[7]_rep_3\(6) => get_mem_param_n_227,
      \getdata_reg[7]_rep_3\(5) => get_mem_param_n_228,
      \getdata_reg[7]_rep_3\(4) => get_mem_param_n_229,
      \getdata_reg[7]_rep_3\(3) => get_mem_param_n_230,
      \getdata_reg[7]_rep_3\(2) => get_mem_param_n_231,
      \getdata_reg[7]_rep_3\(1) => get_mem_param_n_232,
      \getdata_reg[7]_rep_3\(0) => get_mem_param_n_233,
      \getdata_reg[7]_rep_4\(7) => get_mem_param_n_288,
      \getdata_reg[7]_rep_4\(6) => get_mem_param_n_289,
      \getdata_reg[7]_rep_4\(5) => get_mem_param_n_290,
      \getdata_reg[7]_rep_4\(4) => get_mem_param_n_291,
      \getdata_reg[7]_rep_4\(3) => get_mem_param_n_292,
      \getdata_reg[7]_rep_4\(2) => get_mem_param_n_293,
      \getdata_reg[7]_rep_4\(1) => get_mem_param_n_294,
      \getdata_reg[7]_rep_4\(0) => get_mem_param_n_295,
      \getdata_reg[7]_rep_5\(7) => get_mem_param_n_278,
      \getdata_reg[7]_rep_5\(6) => get_mem_param_n_279,
      \getdata_reg[7]_rep_5\(5) => get_mem_param_n_280,
      \getdata_reg[7]_rep_5\(4) => get_mem_param_n_281,
      \getdata_reg[7]_rep_5\(3) => get_mem_param_n_282,
      \getdata_reg[7]_rep_5\(2) => get_mem_param_n_283,
      \getdata_reg[7]_rep_5\(1) => get_mem_param_n_284,
      \getdata_reg[7]_rep_5\(0) => get_mem_param_n_285,
      \getdata_reg[7]_rep_6\(7) => get_mem_param_n_268,
      \getdata_reg[7]_rep_6\(6) => get_mem_param_n_269,
      \getdata_reg[7]_rep_6\(5) => get_mem_param_n_270,
      \getdata_reg[7]_rep_6\(4) => get_mem_param_n_271,
      \getdata_reg[7]_rep_6\(3) => get_mem_param_n_272,
      \getdata_reg[7]_rep_6\(2) => get_mem_param_n_273,
      \getdata_reg[7]_rep_6\(1) => get_mem_param_n_274,
      \getdata_reg[7]_rep_6\(0) => get_mem_param_n_275,
      \getdata_reg[7]_rep_7\(7) => get_mem_param_n_259,
      \getdata_reg[7]_rep_7\(6) => get_mem_param_n_260,
      \getdata_reg[7]_rep_7\(5) => get_mem_param_n_261,
      \getdata_reg[7]_rep_7\(4) => get_mem_param_n_262,
      \getdata_reg[7]_rep_7\(3) => get_mem_param_n_263,
      \getdata_reg[7]_rep_7\(2) => get_mem_param_n_264,
      \getdata_reg[7]_rep_7\(1) => get_mem_param_n_265,
      \getdata_reg[7]_rep_7\(0) => get_mem_param_n_266,
      \getdata_reg[7]_rep_8\(7) => get_mem_param_n_192,
      \getdata_reg[7]_rep_8\(6) => get_mem_param_n_193,
      \getdata_reg[7]_rep_8\(5) => get_mem_param_n_194,
      \getdata_reg[7]_rep_8\(4) => get_mem_param_n_195,
      \getdata_reg[7]_rep_8\(3) => get_mem_param_n_196,
      \getdata_reg[7]_rep_8\(2) => get_mem_param_n_197,
      \getdata_reg[7]_rep_8\(1) => get_mem_param_n_198,
      \getdata_reg[7]_rep_8\(0) => get_mem_param_n_199,
      \getdata_reg[7]_rep_9\(7) => get_mem_param_n_251,
      \getdata_reg[7]_rep_9\(6) => get_mem_param_n_252,
      \getdata_reg[7]_rep_9\(5) => get_mem_param_n_253,
      \getdata_reg[7]_rep_9\(4) => get_mem_param_n_254,
      \getdata_reg[7]_rep_9\(3) => get_mem_param_n_255,
      \getdata_reg[7]_rep_9\(2) => get_mem_param_n_256,
      \getdata_reg[7]_rep_9\(1) => get_mem_param_n_257,
      \getdata_reg[7]_rep_9\(0) => get_mem_param_n_258,
      isa_cs_reg => inout_isa_n_36,
      isa_getdata(7 downto 0) => \^isa_getdata\(7 downto 0),
      \outreg_reg[7]\ => get_out_param_n_21,
      p_0_in(4 downto 0) => p_0_in_41(15 downto 11),
      reset => reset,
      reset_0 => get_ch_param_n_31,
      reset_1 => get_ch_param_n_13,
      \rv_len_reg[0]\(0) => \p_0_in__10\(0),
      \rv_len_reg[0]_0\(0) => \p_0_in__8__0\(0),
      \rv_len_reg[0]_1\(0) => \p_0_in__0__0_10\(0),
      \rv_len_reg[0]_10\(0) => \p_0_in__5__0\(0),
      \rv_len_reg[0]_11\(0) => \p_0_in__4__0_5\(0),
      \rv_len_reg[0]_2\(0) => p_0_in(0),
      \rv_len_reg[0]_3\(0) => \p_0_in__1__0_9\(0),
      \rv_len_reg[0]_4\(0) => \p_0_in__2__0_8\(0),
      \rv_len_reg[0]_5\(0) => \p_0_in__3__0_6\(0),
      \rv_len_reg[0]_6\(0) => \p_0_in__11__0\(0),
      \rv_len_reg[0]_7\(0) => \p_0_in__9__0\(0),
      \rv_len_reg[0]_8\(0) => \p_0_in__7__0\(0),
      \rv_len_reg[0]_9\(0) => \p_0_in__6__0\(0),
      \rv_len_reg[1]\(0) => \wreg_out_trig_threshold_n_d37_w16/rv_len_reg__0\(0),
      \rv_len_reg[1]_0\(0) => \wreg_out_trig_threshold_p_d36_w16/rv_len_reg__0\(0),
      \rv_len_reg[2]\(1) => \wreg_out_start_trigmode4_d35_w32/rv_len_reg__0\(2),
      \rv_len_reg[2]\(0) => \wreg_out_start_trigmode4_d35_w32/rv_len_reg__0\(0),
      \rv_len_reg[2]_0\(1) => \wreg_out_start_trigmode3_d34_w32/rv_len_reg__0\(2),
      \rv_len_reg[2]_0\(0) => \wreg_out_start_trigmode3_d34_w32/rv_len_reg__0\(0),
      \rv_len_reg[2]_1\ => get_mem_param_n_181,
      \rv_len_reg[2]_2\ => get_mem_param_n_183,
      \rv_len_reg[2]_3\ => get_mem_param_n_185,
      \rv_len_reg[2]_4\ => get_mem_param_n_286,
      \rv_len_reg[2]_5\ => get_mem_param_n_296,
      \rv_len_reg[4]\(1) => \wreg_out_start_subtime_d29_w32/rv_len_reg__0\(2),
      \rv_len_reg[4]\(0) => \wreg_out_start_subtime_d29_w32/rv_len_reg__0\(0),
      \rv_len_reg[4]_0\(1) => \wreg_out_start_targettime_d28_w64/rv_len_reg__0\(3),
      \rv_len_reg[4]_0\(0) => \wreg_out_start_targettime_d28_w64/rv_len_reg__0\(0),
      \rv_len_reg[4]_1\(0) => \wreg_out_start_subnum_d30_w32/rv_len_reg__0\(0),
      \rv_len_reg[4]_2\(1) => \wreg_out_start_trigmode1_d32_w32/rv_len_reg__0\(2),
      \rv_len_reg[4]_2\(0) => \wreg_out_start_trigmode1_d32_w32/rv_len_reg__0\(0),
      \rv_len_reg[4]_3\(1) => \wreg_out_start_trigmode2_d33_w32/rv_len_reg__0\(2),
      \rv_len_reg[4]_3\(0) => \wreg_out_start_trigmode2_d33_w32/rv_len_reg__0\(0),
      \rv_len_reg[4]_4\(0) => \wreg_out_trig_rmsvalue_d43_w16/rv_len_reg__0\(0),
      \rv_len_reg[4]_5\(0) => \wreg_out_trig_pulsewidth_d40_w16/rv_len_reg__0\(0),
      \rv_len_reg[4]_6\(0) => \wreg_out_trig_droptime_d39_w16/rv_len_reg__0\(0),
      wr_en0 => \wreg_out_time_d25/wr_en0\,
      wr_up_reg => get_mem_param_n_575,
      wr_up_reg_0 => get_mem_param_n_250,
      wreg_out_ctrl(7 downto 0) => wreg_out_ctrl(7 downto 0),
      wreg_out_ctrl_valid => wreg_out_ctrl_valid,
      wreg_out_level(7 downto 0) => wreg_out_level(7 downto 0),
      wreg_out_level_valid => wreg_out_level_valid,
      wreg_out_sel(7 downto 0) => wreg_out_sel(7 downto 0),
      wreg_out_sel_valid => wreg_out_sel_valid,
      wreg_out_start_subcycle(7 downto 0) => wreg_out_start_subcycle(7 downto 0),
      wreg_out_start_subcycle_valid => wreg_out_start_subcycle_valid,
      wreg_out_start_subnum(31 downto 0) => wreg_out_start_subnum(31 downto 0),
      wreg_out_start_subnum_valid => wreg_out_start_subnum_valid,
      wreg_out_start_subtime(31 downto 0) => wreg_out_start_subtime(31 downto 0),
      wreg_out_start_subtime_valid => wreg_out_start_subtime_valid,
      wreg_out_start_targettime(63 downto 0) => wreg_out_start_targettime(63 downto 0),
      wreg_out_start_targettime_valid => wreg_out_start_targettime_valid,
      wreg_out_start_trigmode1(31 downto 0) => wreg_out_start_trigmode1(31 downto 0),
      wreg_out_start_trigmode1_valid => wreg_out_start_trigmode1_valid,
      wreg_out_start_trigmode2(31 downto 0) => wreg_out_start_trigmode2(31 downto 0),
      wreg_out_start_trigmode2_valid => wreg_out_start_trigmode2_valid,
      wreg_out_start_trigmode3(31 downto 0) => wreg_out_start_trigmode3(31 downto 0),
      wreg_out_start_trigmode3_valid => wreg_out_start_trigmode3_valid,
      wreg_out_start_trigmode4(31 downto 0) => wreg_out_start_trigmode4(31 downto 0),
      wreg_out_start_trigmode4_valid => wreg_out_start_trigmode4_valid,
      wreg_out_startmode(7 downto 0) => wreg_out_startmode(7 downto 0),
      wreg_out_startmode_valid => wreg_out_startmode_valid,
      wreg_out_time_rd_data(7 downto 0) => wreg_out_time_rd_data(7 downto 0),
      wreg_out_time_rd_en => wreg_out_time_rd_en,
      wreg_out_time_rd_len(4 downto 0) => wreg_out_time_rd_len(4 downto 0),
      wreg_out_trig_dropratio(7 downto 0) => wreg_out_trig_dropratio(7 downto 0),
      wreg_out_trig_dropratio_valid => wreg_out_trig_dropratio_valid,
      wreg_out_trig_droptime(15 downto 0) => wreg_out_trig_droptime(15 downto 0),
      wreg_out_trig_droptime_valid => wreg_out_trig_droptime_valid,
      wreg_out_trig_pulsewidth(15 downto 0) => wreg_out_trig_pulsewidth(15 downto 0),
      wreg_out_trig_pulsewidth_valid => wreg_out_trig_pulsewidth_valid,
      wreg_out_trig_riseratio(7 downto 0) => wreg_out_trig_riseratio(7 downto 0),
      wreg_out_trig_riseratio_valid => wreg_out_trig_riseratio_valid,
      wreg_out_trig_risetime(15 downto 0) => wreg_out_trig_risetime(15 downto 0),
      wreg_out_trig_risetime_valid => wreg_out_trig_risetime_valid,
      wreg_out_trig_rmsvalue(15 downto 0) => wreg_out_trig_rmsvalue(15 downto 0),
      wreg_out_trig_rmsvalue_valid => wreg_out_trig_rmsvalue_valid,
      wreg_out_trig_threshold_n(15 downto 0) => wreg_out_trig_threshold_n(15 downto 0),
      wreg_out_trig_threshold_n_valid => wreg_out_trig_threshold_n_valid,
      wreg_out_trig_threshold_p(15 downto 0) => wreg_out_trig_threshold_p(15 downto 0),
      wreg_out_trig_threshold_p_valid => wreg_out_trig_threshold_p_valid
    );
get_series_param: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_series
     port map (
      D(4) => get_mem_param_n_24,
      D(3) => get_mem_param_n_27,
      D(2) => get_mem_param_n_29,
      D(1) => get_mem_param_n_25,
      D(0) => get_mem_param_n_26,
      E(0) => outreg0_31,
      Q(1) => \wreg_series_star_trigmode1_d112_w32/rv_len_reg__0\(2),
      Q(0) => \wreg_series_star_trigmode1_d112_w32/rv_len_reg__0\(0),
      \addr_reg[0]\ => get_mem_param_n_321,
      \addr_reg[0]_0\ => get_mem_param_n_371,
      \addr_reg[0]_1\ => get_mem_param_n_56,
      \addr_reg[0]_2\ => get_mem_param_n_424,
      \addr_reg[0]_3\ => get_mem_param_n_328,
      \addr_reg[1]\ => get_mem_param_n_355,
      \addr_reg[1]_0\ => get_mem_param_n_353,
      \addr_reg[2]\(0) => get_mem_param_n_434,
      \addr_reg[2]_0\ => get_mem_param_n_342,
      \addr_reg[2]_1\ => get_mem_param_n_345,
      \addr_reg[2]_2\ => get_mem_param_n_301,
      \addr_reg[2]_3\ => get_mem_param_n_336,
      \addr_reg[2]_4\ => get_mem_param_n_339,
      \addr_reg[2]_5\ => get_mem_param_n_75,
      \addr_reg[2]_6\ => get_mem_param_n_394,
      \addr_reg[3]\(0) => get_mem_param_n_370,
      \addr_reg[3]_0\(0) => get_mem_param_n_354,
      \addr_reg[3]_1\ => get_mem_param_n_330,
      \addr_reg[3]_2\ => get_mem_param_n_332,
      \addr_reg[3]_3\ => get_mem_param_n_39,
      \addr_reg[3]_4\ => get_mem_param_n_76,
      \addr_reg[3]_5\ => get_mem_param_n_405,
      \addr_reg[3]_6\ => get_mem_param_n_442,
      \addr_reg[4]\ => get_mem_param_n_443,
      \addr_reg[4]_0\ => get_mem_param_n_404,
      \addr_reg[4]_1\ => get_mem_param_n_403,
      \addr_reg[4]_2\ => get_mem_param_n_425,
      \addr_reg[5]\ => get_mem_param_n_65,
      \addr_reg[5]_0\ => get_mem_param_n_351,
      \addr_reg[6]\(0) => get_mem_param_n_414,
      \addr_reg[6]_0\ => get_mem_param_n_334,
      \addr_reg[7]\ => get_mem_param_n_324,
      \addr_reg[7]_0\ => get_mem_param_n_348,
      check => check_42,
      \check_reg[0]\ => get_series_param_n_5,
      \check_reg[0]_0\ => get_series_param_n_6,
      \check_reg[0]_1\ => get_series_param_n_7,
      \check_reg[0]_10\ => get_series_param_n_32,
      \check_reg[0]_11\ => get_series_param_n_37,
      \check_reg[0]_12\ => get_series_param_n_38,
      \check_reg[0]_13\ => get_series_param_n_41,
      \check_reg[0]_14\ => get_series_param_n_49,
      \check_reg[0]_15\ => get_series_param_n_52,
      \check_reg[0]_16\ => get_series_param_n_53,
      \check_reg[0]_2\ => get_series_param_n_8,
      \check_reg[0]_3\ => get_series_param_n_9,
      \check_reg[0]_4\ => get_series_param_n_10,
      \check_reg[0]_5\ => get_series_param_n_11,
      \check_reg[0]_6\ => get_series_param_n_13,
      \check_reg[0]_7\ => get_series_param_n_14,
      \check_reg[0]_8\ => get_series_param_n_17,
      \check_reg[0]_9\ => get_series_param_n_18,
      \check_reg[3]\(0) => get_series_param_n_36,
      \check_reg[3]_0\(0) => get_series_param_n_39,
      \check_reg[3]_1\(0) => get_series_param_n_40,
      \check_reg[3]_10\(0) => get_series_param_n_51,
      \check_reg[3]_11\(0) => get_series_param_n_54,
      \check_reg[3]_12\(0) => get_series_param_n_55,
      \check_reg[3]_13\(0) => get_series_param_n_56,
      \check_reg[3]_14\(0) => get_series_param_n_57,
      \check_reg[3]_2\(0) => get_series_param_n_42,
      \check_reg[3]_3\(0) => get_series_param_n_43,
      \check_reg[3]_4\(0) => get_series_param_n_44,
      \check_reg[3]_5\(0) => get_series_param_n_45,
      \check_reg[3]_6\(0) => get_series_param_n_46,
      \check_reg[3]_7\(0) => get_series_param_n_47,
      \check_reg[3]_8\(0) => get_series_param_n_48,
      \check_reg[3]_9\(0) => get_series_param_n_50,
      clk => clk,
      \getdata_reg[0]\(0) => get_mem_param_n_337,
      \getdata_reg[0]_rep\ => get_mem_param_n_32,
      \getdata_reg[0]_rep_0\(0) => get_mem_param_n_338,
      \getdata_reg[0]_rep__0\ => get_mem_param_n_35,
      \getdata_reg[0]_rep__0_0\(0) => get_mem_param_n_55,
      \getdata_reg[0]_rep__0_1\(0) => get_mem_param_n_352,
      \getdata_reg[1]\(0) => get_mem_param_n_340,
      \getdata_reg[1]_0\(0) => get_mem_param_n_53,
      \getdata_reg[1]_1\(0) => get_mem_param_n_51,
      \getdata_reg[1]_2\(0) => get_mem_param_n_54,
      \getdata_reg[1]_rep\ => get_mem_param_n_30,
      \getdata_reg[1]_rep_0\(0) => get_mem_param_n_333,
      \getdata_reg[1]_rep__0\ => get_mem_param_n_36,
      \getdata_reg[1]_rep__0_0\(0) => get_mem_param_n_341,
      \getdata_reg[1]_rep__0_1\(0) => get_mem_param_n_329,
      \getdata_reg[1]_rep__0_2\(0) => get_mem_param_n_335,
      \getdata_reg[2]\(0) => get_mem_param_n_349,
      \getdata_reg[2]_0\(0) => get_mem_param_n_40,
      \getdata_reg[2]_1\(0) => get_mem_param_n_346,
      \getdata_reg[2]_2\(0) => get_mem_param_n_343,
      \getdata_reg[2]_3\(0) => get_mem_param_n_302,
      \getdata_reg[2]_4\(0) => get_mem_param_n_41,
      \getdata_reg[2]_5\(0) => get_mem_param_n_52,
      \getdata_reg[2]_rep\ => get_mem_param_n_31,
      \getdata_reg[2]_rep_0\(0) => get_mem_param_n_350,
      \getdata_reg[2]_rep_1\(0) => get_mem_param_n_320,
      \getdata_reg[2]_rep_2\(0) => get_mem_param_n_347,
      \getdata_reg[2]_rep_3\(0) => get_mem_param_n_344,
      \getdata_reg[2]_rep_4\(0) => get_mem_param_n_311,
      \getdata_reg[2]_rep_5\(0) => get_mem_param_n_325,
      \getdata_reg[2]_rep_6\(0) => get_mem_param_n_331,
      \getdata_reg[3]_rep__0\ => get_mem_param_n_451,
      \getdata_reg[3]_rep__0_0\ => get_mem_param_n_452,
      \getdata_reg[3]_rep__0_1\ => get_mem_param_n_453,
      \getdata_reg[3]_rep__0_10\ => get_mem_param_n_462,
      \getdata_reg[3]_rep__0_11\ => get_mem_param_n_463,
      \getdata_reg[3]_rep__0_12\ => get_mem_param_n_464,
      \getdata_reg[3]_rep__0_13\ => get_mem_param_n_465,
      \getdata_reg[3]_rep__0_14\ => get_mem_param_n_466,
      \getdata_reg[3]_rep__0_15\(0) => get_mem_param_n_299,
      \getdata_reg[3]_rep__0_16\(0) => get_mem_param_n_326,
      \getdata_reg[3]_rep__0_17\(0) => get_mem_param_n_300,
      \getdata_reg[3]_rep__0_18\(0) => get_mem_param_n_327,
      \getdata_reg[3]_rep__0_2\ => get_mem_param_n_454,
      \getdata_reg[3]_rep__0_3\ => get_mem_param_n_455,
      \getdata_reg[3]_rep__0_4\ => get_mem_param_n_456,
      \getdata_reg[3]_rep__0_5\ => get_mem_param_n_457,
      \getdata_reg[3]_rep__0_6\ => get_mem_param_n_458,
      \getdata_reg[3]_rep__0_7\ => get_mem_param_n_459,
      \getdata_reg[3]_rep__0_8\ => get_mem_param_n_460,
      \getdata_reg[3]_rep__0_9\ => get_mem_param_n_461,
      \getdata_reg[7]\(7) => get_mem_param_n_57,
      \getdata_reg[7]\(6) => get_mem_param_n_58,
      \getdata_reg[7]\(5) => get_mem_param_n_59,
      \getdata_reg[7]\(4) => get_mem_param_n_60,
      \getdata_reg[7]\(3) => get_mem_param_n_61,
      \getdata_reg[7]\(2) => get_mem_param_n_62,
      \getdata_reg[7]\(1) => get_mem_param_n_63,
      \getdata_reg[7]\(0) => get_mem_param_n_64,
      \getdata_reg[7]_0\(5) => get_mem_param_n_312,
      \getdata_reg[7]_0\(4) => get_mem_param_n_313,
      \getdata_reg[7]_0\(3) => get_mem_param_n_314,
      \getdata_reg[7]_0\(2) => get_mem_param_n_315,
      \getdata_reg[7]_0\(1) => get_mem_param_n_316,
      \getdata_reg[7]_0\(0) => get_mem_param_n_317,
      \getdata_reg[7]_1\(5) => get_mem_param_n_407,
      \getdata_reg[7]_1\(4) => get_mem_param_n_408,
      \getdata_reg[7]_1\(3) => get_mem_param_n_409,
      \getdata_reg[7]_1\(2) => get_mem_param_n_410,
      \getdata_reg[7]_1\(1) => get_mem_param_n_411,
      \getdata_reg[7]_1\(0) => get_mem_param_n_412,
      \getdata_reg[7]_2\(7) => get_mem_param_n_66,
      \getdata_reg[7]_2\(6) => get_mem_param_n_67,
      \getdata_reg[7]_2\(5) => get_mem_param_n_68,
      \getdata_reg[7]_2\(4) => get_mem_param_n_69,
      \getdata_reg[7]_2\(3) => get_mem_param_n_70,
      \getdata_reg[7]_2\(2) => get_mem_param_n_71,
      \getdata_reg[7]_2\(1) => get_mem_param_n_72,
      \getdata_reg[7]_2\(0) => get_mem_param_n_73,
      \getdata_reg[7]_3\(5) => get_mem_param_n_303,
      \getdata_reg[7]_3\(4) => get_mem_param_n_304,
      \getdata_reg[7]_3\(3) => get_mem_param_n_305,
      \getdata_reg[7]_3\(2) => get_mem_param_n_306,
      \getdata_reg[7]_3\(1) => get_mem_param_n_307,
      \getdata_reg[7]_3\(0) => get_mem_param_n_308,
      \getdata_reg[7]_4\(5) => get_mem_param_n_426,
      \getdata_reg[7]_4\(4) => get_mem_param_n_427,
      \getdata_reg[7]_4\(3) => get_mem_param_n_428,
      \getdata_reg[7]_4\(2) => get_mem_param_n_429,
      \getdata_reg[7]_4\(1) => get_mem_param_n_430,
      \getdata_reg[7]_4\(0) => get_mem_param_n_431,
      \getdata_reg[7]_rep\(0) => get_mem_param_n_37,
      \getdata_reg[7]_rep_0\(5) => get_mem_param_n_395,
      \getdata_reg[7]_rep_0\(4) => get_mem_param_n_396,
      \getdata_reg[7]_rep_0\(3) => get_mem_param_n_397,
      \getdata_reg[7]_rep_0\(2) => get_mem_param_n_398,
      \getdata_reg[7]_rep_0\(1) => get_mem_param_n_399,
      \getdata_reg[7]_rep_0\(0) => get_mem_param_n_400,
      \getdata_reg[7]_rep_1\(7) => get_mem_param_n_415,
      \getdata_reg[7]_rep_1\(6) => get_mem_param_n_416,
      \getdata_reg[7]_rep_1\(5) => get_mem_param_n_417,
      \getdata_reg[7]_rep_1\(4) => get_mem_param_n_418,
      \getdata_reg[7]_rep_1\(3) => get_mem_param_n_419,
      \getdata_reg[7]_rep_1\(2) => get_mem_param_n_420,
      \getdata_reg[7]_rep_1\(1) => get_mem_param_n_421,
      \getdata_reg[7]_rep_1\(0) => get_mem_param_n_422,
      \getdata_reg[7]_rep_10\(0) => get_mem_param_n_38,
      \getdata_reg[7]_rep_2\(5) => get_mem_param_n_386,
      \getdata_reg[7]_rep_2\(4) => get_mem_param_n_387,
      \getdata_reg[7]_rep_2\(3) => get_mem_param_n_388,
      \getdata_reg[7]_rep_2\(2) => get_mem_param_n_389,
      \getdata_reg[7]_rep_2\(1) => get_mem_param_n_390,
      \getdata_reg[7]_rep_2\(0) => get_mem_param_n_391,
      \getdata_reg[7]_rep_3\(5) => get_mem_param_n_379,
      \getdata_reg[7]_rep_3\(4) => get_mem_param_n_380,
      \getdata_reg[7]_rep_3\(3) => get_mem_param_n_381,
      \getdata_reg[7]_rep_3\(2) => get_mem_param_n_382,
      \getdata_reg[7]_rep_3\(1) => get_mem_param_n_383,
      \getdata_reg[7]_rep_3\(0) => get_mem_param_n_384,
      \getdata_reg[7]_rep_4\(5) => get_mem_param_n_363,
      \getdata_reg[7]_rep_4\(4) => get_mem_param_n_364,
      \getdata_reg[7]_rep_4\(3) => get_mem_param_n_365,
      \getdata_reg[7]_rep_4\(2) => get_mem_param_n_366,
      \getdata_reg[7]_rep_4\(1) => get_mem_param_n_367,
      \getdata_reg[7]_rep_4\(0) => get_mem_param_n_368,
      \getdata_reg[7]_rep_5\(7) => get_mem_param_n_43,
      \getdata_reg[7]_rep_5\(6) => get_mem_param_n_44,
      \getdata_reg[7]_rep_5\(5) => get_mem_param_n_45,
      \getdata_reg[7]_rep_5\(4) => get_mem_param_n_46,
      \getdata_reg[7]_rep_5\(3) => get_mem_param_n_47,
      \getdata_reg[7]_rep_5\(2) => get_mem_param_n_48,
      \getdata_reg[7]_rep_5\(1) => get_mem_param_n_49,
      \getdata_reg[7]_rep_5\(0) => get_mem_param_n_50,
      \getdata_reg[7]_rep_6\(5) => get_mem_param_n_444,
      \getdata_reg[7]_rep_6\(4) => get_mem_param_n_445,
      \getdata_reg[7]_rep_6\(3) => get_mem_param_n_446,
      \getdata_reg[7]_rep_6\(2) => get_mem_param_n_447,
      \getdata_reg[7]_rep_6\(1) => get_mem_param_n_448,
      \getdata_reg[7]_rep_6\(0) => get_mem_param_n_449,
      \getdata_reg[7]_rep_7\(5) => get_mem_param_n_372,
      \getdata_reg[7]_rep_7\(4) => get_mem_param_n_373,
      \getdata_reg[7]_rep_7\(3) => get_mem_param_n_374,
      \getdata_reg[7]_rep_7\(2) => get_mem_param_n_375,
      \getdata_reg[7]_rep_7\(1) => get_mem_param_n_376,
      \getdata_reg[7]_rep_7\(0) => get_mem_param_n_377,
      \getdata_reg[7]_rep_8\(5) => get_mem_param_n_356,
      \getdata_reg[7]_rep_8\(4) => get_mem_param_n_357,
      \getdata_reg[7]_rep_8\(3) => get_mem_param_n_358,
      \getdata_reg[7]_rep_8\(2) => get_mem_param_n_359,
      \getdata_reg[7]_rep_8\(1) => get_mem_param_n_360,
      \getdata_reg[7]_rep_8\(0) => get_mem_param_n_361,
      \getdata_reg[7]_rep_9\(5) => get_mem_param_n_435,
      \getdata_reg[7]_rep_9\(4) => get_mem_param_n_436,
      \getdata_reg[7]_rep_9\(3) => get_mem_param_n_437,
      \getdata_reg[7]_rep_9\(2) => get_mem_param_n_438,
      \getdata_reg[7]_rep_9\(1) => get_mem_param_n_439,
      \getdata_reg[7]_rep_9\(0) => get_mem_param_n_440,
      isa_cs_reg => get_mem_param_n_310,
      isa_cs_reg_0 => get_mem_param_n_319,
      isa_cs_reg_1 => get_mem_param_n_322,
      p_0_in(7 downto 0) => p_0_in_41(15 downto 8),
      reset => reset,
      reset_0 => get_ch_param_n_13,
      reset_1 => get_ch_param_n_31,
      \rv_len_reg[0]\(0) => \p_0_in__8__0_39\(0),
      \rv_len_reg[0]_0\(0) => \p_0_in__2__0_38\(0),
      \rv_len_reg[0]_1\(0) => \p_0_in__9__0_37\(0),
      \rv_len_reg[0]_10\(0) => \p_0_in__1__0_27\(0),
      \rv_len_reg[0]_11\(0) => \p_0_in__13__0\(0),
      \rv_len_reg[0]_12\(0) => \p_0_in__7__0_26\(0),
      \rv_len_reg[0]_13\(0) => \p_0_in__14__0\(0),
      \rv_len_reg[0]_14\(0) => \p_0_in__10__0_25\(0),
      \rv_len_reg[0]_2\(0) => \p_0_in__12__0_36\(0),
      \rv_len_reg[0]_3\(0) => \p_0_in__5__0_35\(0),
      \rv_len_reg[0]_4\(0) => \p_0_in__11__0_34\(0),
      \rv_len_reg[0]_5\(0) => \p_0_in__4__0_33\(0),
      \rv_len_reg[0]_6\(0) => \p_0_in__3__0_32\(0),
      \rv_len_reg[0]_7\(0) => p_0_in_30(0),
      \rv_len_reg[0]_8\(0) => \p_0_in__0__0_29\(0),
      \rv_len_reg[0]_9\(0) => \p_0_in__6__0_28\(0),
      \rv_len_reg[2]\ => get_mem_param_n_42,
      \rv_len_reg[2]_0\ => get_mem_param_n_74,
      \rv_len_reg[4]\(0) => \wreg_series_stop_trigmode1_d114_w32/rv_len_reg__0\(0),
      \rv_len_reg[4]_0\(0) => \wreg_series_start_ddraddr_d106_w32/rv_len_reg__0\(0),
      \rv_len_reg[4]_1\(1) => \wreg_series_stop_trigmode2_d115_w32/rv_len_reg__0\(2),
      \rv_len_reg[4]_1\(0) => \wreg_series_stop_trigmode2_d115_w32/rv_len_reg__0\(0),
      \rv_len_reg[4]_10\(0) => \wreg_series_validmode_data_d105_w32/rv_len_reg__0\(0),
      \rv_len_reg[4]_11\(0) => \wreg_series_seek_zoom_d119_w32/rv_len_reg__0\(0),
      \rv_len_reg[4]_12\(0) => \wreg_series_seek_datalen_d120_w32/rv_len_reg__0\(0),
      \rv_len_reg[4]_13\(0) => \wreg_series_stop_trigmode3_d116_w32/rv_len_reg__0\(0),
      \rv_len_reg[4]_2\(0) => \wreg_series_seek_startime_d118_w64/rv_len_reg__0\(0),
      \rv_len_reg[4]_3\(0) => \wreg_series_star_trigmode2_d110_w32/rv_len_reg__0\(0),
      \rv_len_reg[4]_4\(0) => \wreg_series_stop_trigmode4_d117_w32/rv_len_reg__0\(0),
      \rv_len_reg[4]_5\(0) => \wreg_series_star_trigmode1_d109_w32/rv_len_reg__0\(0),
      \rv_len_reg[4]_6\(0) => \wreg_series_stop_ddraddr_d107_w32/rv_len_reg__0\(0),
      \rv_len_reg[4]_7\(0) => \wreg_series_comp_ratio_d103_w32/rv_len_reg__0\(0),
      \rv_len_reg[4]_8\(0) => \wreg_series_comp_num_d104_w16/rv_len_reg__0\(0),
      \rv_len_reg[4]_9\(0) => \wreg_series_star_trigmode1_d111_w32/rv_len_reg__0\(0),
      wr_up_reg => get_mem_param_n_402,
      wreg_series_comp_num(15 downto 0) => wreg_series_comp_num(15 downto 0),
      wreg_series_comp_num_valid => wreg_series_comp_num_valid,
      wreg_series_comp_ratio(31 downto 0) => wreg_series_comp_ratio(31 downto 0),
      wreg_series_comp_ratio_valid => wreg_series_comp_ratio_valid,
      wreg_series_ctrl(7 downto 0) => wreg_series_ctrl(7 downto 0),
      wreg_series_ctrl_valid => wreg_series_ctrl_valid,
      wreg_series_data_type(7 downto 0) => wreg_series_data_type(7 downto 0),
      wreg_series_data_type_valid => wreg_series_data_type_valid,
      wreg_series_sample_cycle(7 downto 0) => wreg_series_sample_cycle(7 downto 0),
      wreg_series_sample_cycle_valid => wreg_series_sample_cycle_valid,
      wreg_series_seek_datalen(31 downto 0) => wreg_series_seek_datalen(31 downto 0),
      wreg_series_seek_datalen_valid => wreg_series_seek_datalen_valid,
      wreg_series_seek_startime(63 downto 0) => wreg_series_seek_startime(63 downto 0),
      wreg_series_seek_startime_valid => wreg_series_seek_startime_valid,
      wreg_series_seek_zoom(31 downto 0) => wreg_series_seek_zoom(31 downto 0),
      wreg_series_seek_zoom_valid => wreg_series_seek_zoom_valid,
      wreg_series_star_trigmode1(31 downto 0) => wreg_series_star_trigmode1(31 downto 0),
      wreg_series_star_trigmode1_valid => wreg_series_star_trigmode1_valid,
      wreg_series_star_trigmode2(31 downto 0) => wreg_series_star_trigmode2(31 downto 0),
      wreg_series_star_trigmode2_valid => wreg_series_star_trigmode2_valid,
      wreg_series_star_trigmode3(31 downto 0) => wreg_series_star_trigmode3(31 downto 0),
      wreg_series_star_trigmode3_valid => wreg_series_star_trigmode3_valid,
      wreg_series_star_trigmode4(31 downto 0) => wreg_series_star_trigmode4(31 downto 0),
      wreg_series_star_trigmode4_valid => wreg_series_star_trigmode4_valid,
      wreg_series_start_ddraddr(31 downto 0) => wreg_series_start_ddraddr(31 downto 0),
      wreg_series_start_ddraddr_valid => wreg_series_start_ddraddr_valid,
      wreg_series_startmode(7 downto 0) => wreg_series_startmode(7 downto 0),
      wreg_series_startmode_valid => wreg_series_startmode_valid,
      wreg_series_stop_ddraddr(31 downto 0) => wreg_series_stop_ddraddr(31 downto 0),
      wreg_series_stop_ddraddr_valid => wreg_series_stop_ddraddr_valid,
      wreg_series_stop_trigmode1(31 downto 0) => wreg_series_stop_trigmode1(31 downto 0),
      wreg_series_stop_trigmode1_valid => wreg_series_stop_trigmode1_valid,
      wreg_series_stop_trigmode2(31 downto 0) => wreg_series_stop_trigmode2(31 downto 0),
      wreg_series_stop_trigmode2_valid => wreg_series_stop_trigmode2_valid,
      wreg_series_stop_trigmode3(31 downto 0) => wreg_series_stop_trigmode3(31 downto 0),
      wreg_series_stop_trigmode3_valid => wreg_series_stop_trigmode3_valid,
      wreg_series_stop_trigmode4(31 downto 0) => wreg_series_stop_trigmode4(31 downto 0),
      wreg_series_stop_trigmode4_valid => wreg_series_stop_trigmode4_valid,
      wreg_series_stopmode(7 downto 0) => wreg_series_stopmode(7 downto 0),
      wreg_series_stopmode_valid => wreg_series_stopmode_valid,
      wreg_series_validmode_data(31 downto 0) => wreg_series_validmode_data(31 downto 0),
      wreg_series_validmode_data_valid => wreg_series_validmode_data_valid
    );
get_system_param: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_sysytem
     port map (
      D(3) => get_mem_param_n_24,
      D(2) => get_mem_param_n_27,
      D(1) => get_mem_param_n_29,
      D(0) => get_mem_param_n_25,
      E(0) => outreg0_4,
      Q(0) => \wreg_system_sync_minfrq_d06_w16/rv_len_reg\(0),
      \addr_reg[0]\(0) => get_mem_param_n_729,
      \addr_reg[1]\(0) => get_mem_param_n_730,
      \addr_reg[2]\(0) => get_mem_param_n_640,
      \addr_reg[2]_0\ => get_mem_param_n_646,
      \addr_reg[2]_1\ => get_mem_param_n_651,
      \addr_reg[2]_2\(0) => check_3,
      \addr_reg[3]\ => get_mem_param_n_649,
      \addr_reg[3]_0\ => get_mem_param_n_644,
      \addr_reg[3]_1\ => get_mem_param_n_718,
      \check_reg[0]\ => get_system_param_n_14,
      \check_reg[0]_0\ => get_system_param_n_15,
      \check_reg[0]_1\ => get_system_param_n_16,
      \check_reg[0]_2\ => get_system_param_n_17,
      \check_reg[7]\(0) => get_system_param_n_11,
      \check_reg[7]_0\(0) => get_system_param_n_12,
      \check_reg[7]_1\(0) => get_system_param_n_13,
      clk => clk,
      \getdata_reg[0]_rep\ => get_mem_param_n_32,
      \getdata_reg[0]_rep_0\(0) => p_1_out_2(63),
      \getdata_reg[0]_rep_1\(0) => get_mem_param_n_647,
      \getdata_reg[0]_rep_2\(0) => get_mem_param_n_642,
      \getdata_reg[0]_rep_3\(0) => sel_0,
      \getdata_reg[0]_rep_4\(0) => get_mem_param_n_650,
      \getdata_reg[0]_rep_5\(0) => get_mem_param_n_645,
      \getdata_reg[1]_rep\ => get_mem_param_n_30,
      \getdata_reg[2]_rep\ => get_mem_param_n_31,
      \getdata_reg[3]_rep\ => get_mem_param_n_28,
      \getdata_reg[7]\ => get_mem_param_n_738,
      \getdata_reg[7]_0\(63) => get_mem_param_n_652,
      \getdata_reg[7]_0\(62) => get_mem_param_n_653,
      \getdata_reg[7]_0\(61) => get_mem_param_n_654,
      \getdata_reg[7]_0\(60) => get_mem_param_n_655,
      \getdata_reg[7]_0\(59) => get_mem_param_n_656,
      \getdata_reg[7]_0\(58) => get_mem_param_n_657,
      \getdata_reg[7]_0\(57) => get_mem_param_n_658,
      \getdata_reg[7]_0\(56) => get_mem_param_n_659,
      \getdata_reg[7]_0\(55) => get_mem_param_n_660,
      \getdata_reg[7]_0\(54) => get_mem_param_n_661,
      \getdata_reg[7]_0\(53) => get_mem_param_n_662,
      \getdata_reg[7]_0\(52) => get_mem_param_n_663,
      \getdata_reg[7]_0\(51) => get_mem_param_n_664,
      \getdata_reg[7]_0\(50) => get_mem_param_n_665,
      \getdata_reg[7]_0\(49) => get_mem_param_n_666,
      \getdata_reg[7]_0\(48) => get_mem_param_n_667,
      \getdata_reg[7]_0\(47) => get_mem_param_n_668,
      \getdata_reg[7]_0\(46) => get_mem_param_n_669,
      \getdata_reg[7]_0\(45) => get_mem_param_n_670,
      \getdata_reg[7]_0\(44) => get_mem_param_n_671,
      \getdata_reg[7]_0\(43) => get_mem_param_n_672,
      \getdata_reg[7]_0\(42) => get_mem_param_n_673,
      \getdata_reg[7]_0\(41) => get_mem_param_n_674,
      \getdata_reg[7]_0\(40) => get_mem_param_n_675,
      \getdata_reg[7]_0\(39) => get_mem_param_n_676,
      \getdata_reg[7]_0\(38) => get_mem_param_n_677,
      \getdata_reg[7]_0\(37) => get_mem_param_n_678,
      \getdata_reg[7]_0\(36) => get_mem_param_n_679,
      \getdata_reg[7]_0\(35) => get_mem_param_n_680,
      \getdata_reg[7]_0\(34) => get_mem_param_n_681,
      \getdata_reg[7]_0\(33) => get_mem_param_n_682,
      \getdata_reg[7]_0\(32) => get_mem_param_n_683,
      \getdata_reg[7]_0\(31) => get_mem_param_n_684,
      \getdata_reg[7]_0\(30) => get_mem_param_n_685,
      \getdata_reg[7]_0\(29) => get_mem_param_n_686,
      \getdata_reg[7]_0\(28) => get_mem_param_n_687,
      \getdata_reg[7]_0\(27) => get_mem_param_n_688,
      \getdata_reg[7]_0\(26) => get_mem_param_n_689,
      \getdata_reg[7]_0\(25) => get_mem_param_n_690,
      \getdata_reg[7]_0\(24) => get_mem_param_n_691,
      \getdata_reg[7]_0\(23) => get_mem_param_n_692,
      \getdata_reg[7]_0\(22) => get_mem_param_n_693,
      \getdata_reg[7]_0\(21) => get_mem_param_n_694,
      \getdata_reg[7]_0\(20) => get_mem_param_n_695,
      \getdata_reg[7]_0\(19) => get_mem_param_n_696,
      \getdata_reg[7]_0\(18) => get_mem_param_n_697,
      \getdata_reg[7]_0\(17) => get_mem_param_n_698,
      \getdata_reg[7]_0\(16) => get_mem_param_n_699,
      \getdata_reg[7]_0\(15) => get_mem_param_n_700,
      \getdata_reg[7]_0\(14) => get_mem_param_n_701,
      \getdata_reg[7]_0\(13) => get_mem_param_n_702,
      \getdata_reg[7]_0\(12) => get_mem_param_n_703,
      \getdata_reg[7]_0\(11) => get_mem_param_n_704,
      \getdata_reg[7]_0\(10) => get_mem_param_n_705,
      \getdata_reg[7]_0\(9) => get_mem_param_n_706,
      \getdata_reg[7]_0\(8) => get_mem_param_n_707,
      \getdata_reg[7]_0\(7) => get_mem_param_n_708,
      \getdata_reg[7]_0\(6) => get_mem_param_n_709,
      \getdata_reg[7]_0\(5) => get_mem_param_n_710,
      \getdata_reg[7]_0\(4) => get_mem_param_n_711,
      \getdata_reg[7]_0\(3) => get_mem_param_n_712,
      \getdata_reg[7]_0\(2) => get_mem_param_n_713,
      \getdata_reg[7]_0\(1) => get_mem_param_n_714,
      \getdata_reg[7]_0\(0) => get_mem_param_n_715,
      \getdata_reg[7]_rep\ => get_mem_param_n_739,
      \getdata_reg[7]_rep_0\ => get_mem_param_n_740,
      isa_cs_reg => inout_isa_n_42,
      \outreg_reg[63]\(55 downto 0) => p_0_in_43(55 downto 0),
      \outreg_reg[7]\ => get_system_param_n_6,
      p_0_in(5 downto 0) => p_0_in_41(15 downto 10),
      reset => reset,
      reset_0 => get_ch_param_n_13,
      result_data1 => result_data1_1,
      \rv_len_reg[0]\(0) => \p_0_in__4__0\(0),
      \rv_len_reg[0]_0\(0) => \p_0_in__3__0\(0),
      \rv_len_reg[0]_1\(0) => \p_0_in__2__0\(0),
      \rv_len_reg[4]\(0) => \wreg_system_set_rtctime_d05_w64/rv_len_reg\(0),
      valid_reg(0) => \wreg_system_sync_max_d07_w16/rv_len_reg\(0),
      wreg_system_ch_sel(7 downto 0) => wreg_system_ch_sel(7 downto 0),
      wreg_system_ch_sel_valid => wreg_system_ch_sel_valid,
      wreg_system_ctrl(7 downto 0) => wreg_system_ctrl(7 downto 0),
      wreg_system_ctrl_valid => wreg_system_ctrl_valid,
      wreg_system_sel_rtc(7 downto 0) => wreg_system_sel_rtc(7 downto 0),
      wreg_system_sel_rtc_valid => wreg_system_sel_rtc_valid,
      wreg_system_set_rtctime(63 downto 0) => wreg_system_set_rtctime(63 downto 0),
      wreg_system_set_rtctime_valid => wreg_system_set_rtctime_valid,
      wreg_system_sync_max(15 downto 0) => wreg_system_sync_max(15 downto 0),
      wreg_system_sync_max_valid => wreg_system_sync_max_valid,
      wreg_system_sync_minfrq(15 downto 0) => wreg_system_sync_minfrq(15 downto 0),
      wreg_system_sync_minfrq_valid => wreg_system_sync_minfrq_valid,
      wreg_system_sync_sel(7 downto 0) => wreg_system_sync_sel(7 downto 0),
      wreg_system_sync_sel_valid => wreg_system_sync_sel_valid
    );
inout_isa: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_inout
     port map (
      E(0) => inout_isa_n_0,
      addr(5 downto 4) => \rreg_system_debug1_d01_w08/addr\(7 downto 6),
      addr(3 downto 2) => \rreg_system_debug1_d01_w08/addr\(4 downto 3),
      addr(1 downto 0) => \rreg_system_debug1_d01_w08/addr\(1 downto 0),
      \addr_reg[0]\ => send_param_all_n_18,
      \addr_reg[0]_0\ => send_param_all_n_29,
      \addr_reg[1]\ => send_param_all_n_17,
      \addr_reg[2]\ => send_param_all_n_28,
      \addr_reg[3]\ => send_param_all_n_11,
      \addr_reg[5]\ => send_param_all_n_7,
      \addr_reg[5]_0\ => send_param_all_n_27,
      \addr_reg[6]\ => send_param_all_n_9,
      \addr_reg[6]_0\ => send_param_all_n_16,
      \addr_reg[7]\ => send_param_all_n_6,
      adv_up_reg => inout_isa_n_29,
      \check_reg[0]\(0) => inout_isa_n_9,
      \check_reg[0]_0\(0) => inout_isa_n_11,
      \check_reg[0]_1\(0) => inout_isa_n_12,
      \check_reg[0]_2\(0) => inout_isa_n_14,
      \check_reg[0]_3\(0) => inout_isa_n_18,
      \check_reg[0]_4\(0) => inout_isa_n_19,
      \check_reg[0]_5\ => inout_isa_n_22,
      \check_reg[0]_6\ => inout_isa_n_42,
      clk => clk,
      cs_up_reg => inout_isa_n_31,
      \fifo_clr_len1__19\ => \wreg_mem_data_d17/fifo_clr_len1__19\,
      \fifo_clr_len_reg[1]\ => inout_isa_n_34,
      \fifo_clr_len_reg[1]_0\ => inout_isa_n_35,
      \fifo_clr_len_reg[1]_1\ => inout_isa_n_36,
      \fifo_clr_len_reg[1]_2\ => inout_isa_n_37,
      \fifo_clr_len_reg[2]\ => inout_isa_n_40,
      \fifo_clr_len_reg[7]\ => inout_isa_n_41,
      isa_adv => isa_adv,
      isa_cs => isa_cs,
      isa_cs_reg_0 => send_param_all_n_23,
      isa_cs_reg_1 => send_param_all_n_25,
      isa_getdata(7 downto 0) => \^isa_getdata\(7 downto 0),
      isa_rd => isa_rd,
      isa_senddata(7 downto 0) => isa_senddata(7 downto 0),
      isa_wr => isa_wr,
      pin_isa_adv => pin_isa_adv,
      pin_isa_cs => pin_isa_cs,
      pin_isa_data(7 downto 0) => pin_isa_data(7 downto 0),
      pin_isa_rd => pin_isa_rd,
      pin_isa_wr => pin_isa_wr,
      \ram_addr_reg[11]\ => inout_isa_n_26,
      \ram_addr_reg[7]\ => inout_isa_n_25,
      \ram_addr_reg[7]_0\ => inout_isa_n_27,
      \rom_addr_reg[9]\ => inout_isa_n_23,
      \rom_addr_reg[9]_0\ => inout_isa_n_38,
      \sendreg_reg[0]\ => inout_isa_n_24,
      \sendreg_reg[0]_0\ => inout_isa_n_28,
      tx_len1 => \rreg_system_version_d10_w48/tx_len1\,
      tx_len1_0 => \rreg_series_trigger_stoptime_d73_w64/tx_len1\,
      tx_len1_1 => \rreg_series_trigger_starttime_d72_w64/tx_len1\,
      tx_len1_2 => \rreg_series_starttime_d68_w64/tx_len1\,
      tx_len1_3 => \rreg_system_batteryvalue_d13_w16/tx_len1\,
      tx_len1_4 => \rreg_series_maxdata_d70_w79/tx_len1\,
      \tx_len_reg[0]\(0) => inout_isa_n_10,
      \tx_len_reg[0]_0\(0) => inout_isa_n_13,
      \tx_len_reg[0]_1\(0) => inout_isa_n_15,
      \tx_len_reg[0]_2\(0) => inout_isa_n_17,
      \tx_len_reg[0]_3\(0) => inout_isa_n_20,
      \tx_len_reg[0]_4\ => inout_isa_n_21,
      \tx_len_reg[0]_5\ => send_param_all_n_15,
      \tx_len_reg[7]\ => send_param_all_n_12,
      \tx_len_reg[7]_0\ => send_param_all_n_20,
      wr_up => wr_up,
      wr_up_reg => inout_isa_n_32
    );
send_param_all: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_param
     port map (
      E(0) => inout_isa_n_9,
      \addr_reg[0]\(0) => inout_isa_n_19,
      \addr_reg[0]_0\(0) => inout_isa_n_15,
      \addr_reg[1]\ => inout_isa_n_24,
      \addr_reg[1]_0\ => inout_isa_n_21,
      \addr_reg[1]_1\ => inout_isa_n_23,
      \addr_reg[1]_2\(0) => inout_isa_n_18,
      \addr_reg[1]_3\(0) => inout_isa_n_0,
      \addr_reg[1]_4\(0) => inout_isa_n_17,
      \addr_reg[1]_5\(0) => inout_isa_n_13,
      \addr_reg[3]\(0) => inout_isa_n_20,
      \addr_reg[6]\(0) => inout_isa_n_11,
      adv_t_reg => get_mem_param_n_298,
      clk => clk,
      \fifo_clr_len_reg[1]\ => send_param_all_n_29,
      \fifo_clr_len_reg[2]\ => send_param_all_n_27,
      \fifo_clr_len_reg[2]_0\ => send_param_all_n_28,
      isa_adv => isa_adv,
      isa_cs => isa_cs,
      isa_cs_reg => inout_isa_n_31,
      isa_cs_reg_0 => inout_isa_n_22,
      isa_cs_reg_1 => inout_isa_n_26,
      isa_cs_reg_2 => inout_isa_n_25,
      isa_getdata(7 downto 0) => \^isa_getdata\(7 downto 0),
      isa_rd => isa_rd,
      isa_senddata(7 downto 0) => isa_senddata(7 downto 0),
      \ram_addr_reg[11]\ => send_param_all_n_16,
      rd_down_reg(0) => inout_isa_n_10,
      reset => reset,
      reset_0 => get_ch_param_n_13,
      rreg_ddr_data_wr_addr(9 downto 0) => rreg_ddr_data_wr_addr(9 downto 0),
      rreg_ddr_data_wr_data(31 downto 0) => rreg_ddr_data_wr_data(31 downto 0),
      rreg_ddr_data_wr_en => rreg_ddr_data_wr_en,
      rreg_ddr_status(7 downto 0) => rreg_ddr_status(7 downto 0),
      rreg_ddr_status_valid => rreg_ddr_status_valid,
      rreg_mem_data_wr_addr(7 downto 0) => rreg_mem_data_wr_addr(7 downto 0),
      rreg_mem_data_wr_data(7 downto 0) => rreg_mem_data_wr_data(7 downto 0),
      rreg_mem_data_wr_en => rreg_mem_data_wr_en,
      rreg_mem_status(7 downto 0) => rreg_mem_status(7 downto 0),
      rreg_mem_status_valid => rreg_mem_status_valid,
      rreg_series_data_wr_addr(9 downto 0) => rreg_series_data_wr_addr(9 downto 0),
      rreg_series_data_wr_data(31 downto 0) => rreg_series_data_wr_data(31 downto 0),
      rreg_series_data_wr_en => rreg_series_data_wr_en,
      rreg_series_maxdata(79 downto 0) => rreg_series_maxdata(79 downto 0),
      rreg_series_maxdata_valid => rreg_series_maxdata_valid,
      rreg_series_starttime(63 downto 0) => rreg_series_starttime(63 downto 0),
      rreg_series_starttime_valid => rreg_series_starttime_valid,
      rreg_series_status(7 downto 0) => rreg_series_status(7 downto 0),
      rreg_series_status_valid => rreg_series_status_valid,
      rreg_series_stoptime(63 downto 0) => rreg_series_stoptime(63 downto 0),
      rreg_series_stoptime_valid => rreg_series_stoptime_valid,
      rreg_series_trigger_starttime(63 downto 0) => rreg_series_trigger_starttime(63 downto 0),
      rreg_series_trigger_starttime_valid => rreg_series_trigger_starttime_valid,
      rreg_series_trigger_stoptime(63 downto 0) => rreg_series_trigger_stoptime(63 downto 0),
      rreg_series_trigger_stoptime_valid => rreg_series_trigger_stoptime_valid,
      rreg_system_batteryvalue(15 downto 0) => rreg_system_batteryvalue(15 downto 0),
      rreg_system_batteryvalue_valid => rreg_system_batteryvalue_valid,
      rreg_system_debug1(7 downto 0) => rreg_system_debug1(7 downto 0),
      rreg_system_debug1_valid => rreg_system_debug1_valid,
      rreg_system_debug2(7 downto 0) => rreg_system_debug2(7 downto 0),
      rreg_system_debug2_valid => rreg_system_debug2_valid,
      rreg_system_debug3(7 downto 0) => rreg_system_debug3(7 downto 0),
      rreg_system_debug3_valid => rreg_system_debug3_valid,
      rreg_system_debug4(7 downto 0) => rreg_system_debug4(7 downto 0),
      rreg_system_debug4_valid => rreg_system_debug4_valid,
      rreg_system_rtctime(63 downto 0) => rreg_system_rtctime(63 downto 0),
      rreg_system_rtctime_valid => rreg_system_rtctime_valid,
      rreg_system_status(7 downto 0) => rreg_system_status(7 downto 0),
      rreg_system_status_valid => rreg_system_status_valid,
      rreg_system_syncfrq(31 downto 0) => rreg_system_syncfrq(31 downto 0),
      rreg_system_syncfrq_valid => rreg_system_syncfrq_valid,
      rreg_system_syncstatus(7 downto 0) => rreg_system_syncstatus(7 downto 0),
      rreg_system_syncstatus_valid => rreg_system_syncstatus_valid,
      rreg_system_version(47 downto 0) => rreg_system_version(47 downto 0),
      rreg_system_version_valid => rreg_system_version_valid,
      \sendaddr_reg[7]\ => inout_isa_n_28,
      \sendaddr_reg[7]_0\ => inout_isa_n_38,
      \sendaddr_reg[7]_1\ => inout_isa_n_27,
      \senddata_reg[0]\(5 downto 4) => \rreg_system_debug1_d01_w08/addr\(7 downto 6),
      \senddata_reg[0]\(3 downto 2) => \rreg_system_debug1_d01_w08/addr\(4 downto 3),
      \senddata_reg[0]\(1 downto 0) => \rreg_system_debug1_d01_w08/addr\(1 downto 0),
      \senddata_reg[0]_0\ => send_param_all_n_7,
      \senddata_reg[7]\ => send_param_all_n_6,
      \sendreg_reg[15]\ => send_param_all_n_11,
      \sendreg_reg[47]\ => send_param_all_n_15,
      \sendreg_reg[63]\ => send_param_all_n_9,
      \sendreg_reg[63]_0\ => send_param_all_n_12,
      \sendreg_reg[63]_1\ => send_param_all_n_20,
      \sendreg_reg[79]\ => send_param_all_n_18,
      tx_len1 => \rreg_series_trigger_stoptime_d73_w64/tx_len1\,
      tx_len1_0 => \rreg_system_batteryvalue_d13_w16/tx_len1\,
      tx_len1_1 => \rreg_series_trigger_starttime_d72_w64/tx_len1\,
      tx_len1_2 => \rreg_system_version_d10_w48/tx_len1\,
      tx_len1_3 => \rreg_series_maxdata_d70_w79/tx_len1\,
      tx_len1_4 => \rreg_series_starttime_d68_w64/tx_len1\,
      \tx_len_reg[0]\ => send_param_all_n_17,
      \tx_len_reg[7]\(0) => inout_isa_n_14,
      \tx_len_reg[7]_0\(0) => inout_isa_n_12,
      wr_en0 => \wreg_ch_filter_data_d62/wr_en0\,
      wr_en0_5 => \wreg_out_time_d25/wr_en0\,
      wr_en0_6 => \wreg_mem_data_d17/wr_en0\,
      wr_en_reg => send_param_all_n_23,
      wr_en_reg_0 => send_param_all_n_25,
      wr_up => wr_up
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    reset : in STD_LOGIC;
    clk : in STD_LOGIC;
    pin_isa_cs : in STD_LOGIC;
    pin_isa_wr : in STD_LOGIC;
    pin_isa_rd : in STD_LOGIC;
    pin_isa_adv : in STD_LOGIC;
    pin_isa_data : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    isa_getdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_debug1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_debug1_valid : in STD_LOGIC;
    rreg_system_debug2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_debug2_valid : in STD_LOGIC;
    rreg_system_debug3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_debug3_valid : in STD_LOGIC;
    rreg_system_debug4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_debug4_valid : in STD_LOGIC;
    rreg_system_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_status_valid : in STD_LOGIC;
    rreg_system_version : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rreg_system_version_valid : in STD_LOGIC;
    rreg_system_rtctime : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rreg_system_rtctime_valid : in STD_LOGIC;
    rreg_system_batteryvalue : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rreg_system_batteryvalue_valid : in STD_LOGIC;
    rreg_system_syncstatus : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_system_syncstatus_valid : in STD_LOGIC;
    rreg_system_syncfrq : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rreg_system_syncfrq_valid : in STD_LOGIC;
    wreg_system_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_system_ctrl_valid : out STD_LOGIC;
    wreg_system_sel_rtc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_system_sel_rtc_valid : out STD_LOGIC;
    wreg_system_set_rtctime : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wreg_system_set_rtctime_valid : out STD_LOGIC;
    wreg_system_sync_minfrq : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_system_sync_minfrq_valid : out STD_LOGIC;
    wreg_system_sync_max : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_system_sync_max_valid : out STD_LOGIC;
    wreg_system_sync_sel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_system_sync_sel_valid : out STD_LOGIC;
    wreg_system_ch_sel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_system_ch_sel_valid : out STD_LOGIC;
    rreg_mem_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_mem_status_valid : in STD_LOGIC;
    rreg_mem_data_wr_en : in STD_LOGIC;
    rreg_mem_data_wr_addr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rreg_mem_data_wr_data : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_mem_rd_en : in STD_LOGIC;
    wreg_mem_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_mem_ctrl_valid : out STD_LOGIC;
    wreg_mem_addr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_mem_addr_valid : out STD_LOGIC;
    wreg_mem_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_mem_len_valid : out STD_LOGIC;
    wreg_mem_rd_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_mem_rd_len : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rreg_ddr_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_ddr_status_valid : in STD_LOGIC;
    rreg_ddr_data_wr_en : in STD_LOGIC;
    rreg_ddr_data_wr_addr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rreg_ddr_data_wr_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_ddr_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ddr_ctrl_valid : out STD_LOGIC;
    wreg_ddr_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_ddr_addr_valid : out STD_LOGIC;
    wreg_ddr_len : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_ddr_len_valid : out STD_LOGIC;
    wreg_out_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_ctrl_valid : out STD_LOGIC;
    wreg_out_sel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_sel_valid : out STD_LOGIC;
    wreg_out_level : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_level_valid : out STD_LOGIC;
    wreg_out_startmode : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_startmode_valid : out STD_LOGIC;
    wreg_out_start_targettime : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wreg_out_start_targettime_valid : out STD_LOGIC;
    wreg_out_start_subtime : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_subtime_valid : out STD_LOGIC;
    wreg_out_start_subnum : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_subnum_valid : out STD_LOGIC;
    wreg_out_start_subcycle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_start_subcycle_valid : out STD_LOGIC;
    wreg_out_start_trigmode1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_trigmode1_valid : out STD_LOGIC;
    wreg_out_start_trigmode2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_trigmode2_valid : out STD_LOGIC;
    wreg_out_start_trigmode3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_trigmode3_valid : out STD_LOGIC;
    wreg_out_start_trigmode4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_out_start_trigmode4_valid : out STD_LOGIC;
    wreg_out_trig_threshold_p : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_threshold_p_valid : out STD_LOGIC;
    wreg_out_trig_threshold_n : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_threshold_n_valid : out STD_LOGIC;
    wreg_out_trig_risetime : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_risetime_valid : out STD_LOGIC;
    wreg_out_trig_droptime : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_droptime_valid : out STD_LOGIC;
    wreg_out_trig_pulsewidth : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_pulsewidth_valid : out STD_LOGIC;
    wreg_out_trig_riseratio : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_trig_riseratio_valid : out STD_LOGIC;
    wreg_out_trig_dropratio : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_trig_dropratio_valid : out STD_LOGIC;
    wreg_out_trig_rmsvalue : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_out_trig_rmsvalue_valid : out STD_LOGIC;
    wreg_out_time_rd_en : in STD_LOGIC;
    wreg_out_time_rd_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_out_time_rd_len : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wreg_ch_zero_cal : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_zero_cal_valid : out STD_LOGIC;
    wreg_ch_sample_rate : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_sample_rate_valid : out STD_LOGIC;
    wreg_ch_sign_handle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_sign_handle_valid : out STD_LOGIC;
    wreg_ch_main_amp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_main_amp_valid : out STD_LOGIC;
    wreg_ch_pre_amp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_pre_amp_valid : out STD_LOGIC;
    wreg_ch_v_amp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_v_amp_valid : out STD_LOGIC;
    wreg_ch_i_amp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_i_amp_valid : out STD_LOGIC;
    wreg_ch_noise_comp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_noise_comp_valid : out STD_LOGIC;
    wreg_ch_noise_amp_cof : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_noise_amp_cof_valid : out STD_LOGIC;
    wreg_ch_noise_delay : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_noise_delay_valid : out STD_LOGIC;
    wreg_ch_start_targettime : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wreg_ch_start_targettime_valid : out STD_LOGIC;
    wreg_ch_start_sustime : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_ch_start_sustime_valid : out STD_LOGIC;
    wreg_ch_start_susnum : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_ch_start_susnum_valid : out STD_LOGIC;
    wreg_ch_start_suscycle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_start_suscycle_valid : out STD_LOGIC;
    wreg_ch_stop_sustime : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_ch_stop_sustime_valid : out STD_LOGIC;
    wreg_ch_stop_susnum : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_ch_stop_susnum_valid : out STD_LOGIC;
    wreg_ch_stop_suscycle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_stop_suscycle_valid : out STD_LOGIC;
    wreg_ch_trig_threshold_p : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_threshold_p_valid : out STD_LOGIC;
    wreg_ch_trig_threshold_n : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_threshold_n_valid : out STD_LOGIC;
    wreg_ch_trig_risetime : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_risetime_valid : out STD_LOGIC;
    wreg_ch_trig_droptime : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_droptime_valid : out STD_LOGIC;
    wreg_ch_trig_pulsewidth : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_pulsewidth_valid : out STD_LOGIC;
    wreg_ch_trig_riseratio : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_trig_riseratio_valid : out STD_LOGIC;
    wreg_ch_trig_dropratio : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_trig_dropratio_valid : out STD_LOGIC;
    wreg_ch_trig_rmsvalue : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_ch_trig_rmsvalue_valid : out STD_LOGIC;
    wreg_ch_filter_rd_en : in STD_LOGIC;
    wreg_ch_filter_rd_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_ch_filter_rd_len : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rreg_series_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rreg_series_status_valid : in STD_LOGIC;
    rreg_series_starttime : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rreg_series_starttime_valid : in STD_LOGIC;
    rreg_series_stoptime : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rreg_series_stoptime_valid : in STD_LOGIC;
    rreg_series_maxdata : in STD_LOGIC_VECTOR ( 79 downto 0 );
    rreg_series_maxdata_valid : in STD_LOGIC;
    rreg_series_data_wr_en : in STD_LOGIC;
    rreg_series_data_wr_addr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rreg_series_data_wr_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rreg_series_trigger_starttime : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rreg_series_trigger_starttime_valid : in STD_LOGIC;
    rreg_series_trigger_stoptime : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rreg_series_trigger_stoptime_valid : in STD_LOGIC;
    wreg_series_ctrl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_series_ctrl_valid : out STD_LOGIC;
    wreg_series_data_type : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_series_data_type_valid : out STD_LOGIC;
    wreg_series_sample_cycle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_series_sample_cycle_valid : out STD_LOGIC;
    wreg_series_comp_ratio : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_comp_ratio_valid : out STD_LOGIC;
    wreg_series_comp_num : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wreg_series_comp_num_valid : out STD_LOGIC;
    wreg_series_validmode_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_validmode_data_valid : out STD_LOGIC;
    wreg_series_start_ddraddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_start_ddraddr_valid : out STD_LOGIC;
    wreg_series_stop_ddraddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_stop_ddraddr_valid : out STD_LOGIC;
    wreg_series_startmode : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_series_startmode_valid : out STD_LOGIC;
    wreg_series_star_trigmode1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_star_trigmode1_valid : out STD_LOGIC;
    wreg_series_star_trigmode2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_star_trigmode2_valid : out STD_LOGIC;
    wreg_series_star_trigmode3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_star_trigmode3_valid : out STD_LOGIC;
    wreg_series_star_trigmode4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_star_trigmode4_valid : out STD_LOGIC;
    wreg_series_stopmode : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wreg_series_stopmode_valid : out STD_LOGIC;
    wreg_series_stop_trigmode1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_stop_trigmode1_valid : out STD_LOGIC;
    wreg_series_stop_trigmode2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_stop_trigmode2_valid : out STD_LOGIC;
    wreg_series_stop_trigmode3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_stop_trigmode3_valid : out STD_LOGIC;
    wreg_series_stop_trigmode4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_stop_trigmode4_valid : out STD_LOGIC;
    wreg_series_seek_startime : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wreg_series_seek_startime_valid : out STD_LOGIC;
    wreg_series_seek_zoom : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_seek_zoom_valid : out STD_LOGIC;
    wreg_series_seek_datalen : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wreg_series_seek_datalen_valid : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "isa_handle_0,isa_handle,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "isa_handle,Vivado 2017.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_handle
     port map (
      clk => clk,
      isa_getdata(7 downto 0) => isa_getdata(7 downto 0),
      pin_isa_adv => pin_isa_adv,
      pin_isa_cs => pin_isa_cs,
      pin_isa_data(7 downto 0) => pin_isa_data(7 downto 0),
      pin_isa_rd => pin_isa_rd,
      pin_isa_wr => pin_isa_wr,
      reset => reset,
      rreg_ddr_data_wr_addr(9 downto 0) => rreg_ddr_data_wr_addr(9 downto 0),
      rreg_ddr_data_wr_data(31 downto 0) => rreg_ddr_data_wr_data(31 downto 0),
      rreg_ddr_data_wr_en => rreg_ddr_data_wr_en,
      rreg_ddr_status(7 downto 0) => rreg_ddr_status(7 downto 0),
      rreg_ddr_status_valid => rreg_ddr_status_valid,
      rreg_mem_data_wr_addr(7 downto 0) => rreg_mem_data_wr_addr(7 downto 0),
      rreg_mem_data_wr_data(7 downto 0) => rreg_mem_data_wr_data(7 downto 0),
      rreg_mem_data_wr_en => rreg_mem_data_wr_en,
      rreg_mem_status(7 downto 0) => rreg_mem_status(7 downto 0),
      rreg_mem_status_valid => rreg_mem_status_valid,
      rreg_series_data_wr_addr(9 downto 0) => rreg_series_data_wr_addr(9 downto 0),
      rreg_series_data_wr_data(31 downto 0) => rreg_series_data_wr_data(31 downto 0),
      rreg_series_data_wr_en => rreg_series_data_wr_en,
      rreg_series_maxdata(79 downto 0) => rreg_series_maxdata(79 downto 0),
      rreg_series_maxdata_valid => rreg_series_maxdata_valid,
      rreg_series_starttime(63 downto 0) => rreg_series_starttime(63 downto 0),
      rreg_series_starttime_valid => rreg_series_starttime_valid,
      rreg_series_status(7 downto 0) => rreg_series_status(7 downto 0),
      rreg_series_status_valid => rreg_series_status_valid,
      rreg_series_stoptime(63 downto 0) => rreg_series_stoptime(63 downto 0),
      rreg_series_stoptime_valid => rreg_series_stoptime_valid,
      rreg_series_trigger_starttime(63 downto 0) => rreg_series_trigger_starttime(63 downto 0),
      rreg_series_trigger_starttime_valid => rreg_series_trigger_starttime_valid,
      rreg_series_trigger_stoptime(63 downto 0) => rreg_series_trigger_stoptime(63 downto 0),
      rreg_series_trigger_stoptime_valid => rreg_series_trigger_stoptime_valid,
      rreg_system_batteryvalue(15 downto 0) => rreg_system_batteryvalue(15 downto 0),
      rreg_system_batteryvalue_valid => rreg_system_batteryvalue_valid,
      rreg_system_debug1(7 downto 0) => rreg_system_debug1(7 downto 0),
      rreg_system_debug1_valid => rreg_system_debug1_valid,
      rreg_system_debug2(7 downto 0) => rreg_system_debug2(7 downto 0),
      rreg_system_debug2_valid => rreg_system_debug2_valid,
      rreg_system_debug3(7 downto 0) => rreg_system_debug3(7 downto 0),
      rreg_system_debug3_valid => rreg_system_debug3_valid,
      rreg_system_debug4(7 downto 0) => rreg_system_debug4(7 downto 0),
      rreg_system_debug4_valid => rreg_system_debug4_valid,
      rreg_system_rtctime(63 downto 0) => rreg_system_rtctime(63 downto 0),
      rreg_system_rtctime_valid => rreg_system_rtctime_valid,
      rreg_system_status(7 downto 0) => rreg_system_status(7 downto 0),
      rreg_system_status_valid => rreg_system_status_valid,
      rreg_system_syncfrq(31 downto 0) => rreg_system_syncfrq(31 downto 0),
      rreg_system_syncfrq_valid => rreg_system_syncfrq_valid,
      rreg_system_syncstatus(7 downto 0) => rreg_system_syncstatus(7 downto 0),
      rreg_system_syncstatus_valid => rreg_system_syncstatus_valid,
      rreg_system_version(47 downto 0) => rreg_system_version(47 downto 0),
      rreg_system_version_valid => rreg_system_version_valid,
      wreg_ch_filter_rd_data(7 downto 0) => wreg_ch_filter_rd_data(7 downto 0),
      wreg_ch_filter_rd_en => wreg_ch_filter_rd_en,
      wreg_ch_filter_rd_len(3 downto 0) => wreg_ch_filter_rd_len(3 downto 0),
      wreg_ch_i_amp(7 downto 0) => wreg_ch_i_amp(7 downto 0),
      wreg_ch_i_amp_valid => wreg_ch_i_amp_valid,
      wreg_ch_main_amp(7 downto 0) => wreg_ch_main_amp(7 downto 0),
      wreg_ch_main_amp_valid => wreg_ch_main_amp_valid,
      wreg_ch_noise_amp_cof(15 downto 0) => wreg_ch_noise_amp_cof(15 downto 0),
      wreg_ch_noise_amp_cof_valid => wreg_ch_noise_amp_cof_valid,
      wreg_ch_noise_comp(7 downto 0) => wreg_ch_noise_comp(7 downto 0),
      wreg_ch_noise_comp_valid => wreg_ch_noise_comp_valid,
      wreg_ch_noise_delay(7 downto 0) => wreg_ch_noise_delay(7 downto 0),
      wreg_ch_noise_delay_valid => wreg_ch_noise_delay_valid,
      wreg_ch_pre_amp(7 downto 0) => wreg_ch_pre_amp(7 downto 0),
      wreg_ch_pre_amp_valid => wreg_ch_pre_amp_valid,
      wreg_ch_sample_rate(15 downto 0) => wreg_ch_sample_rate(15 downto 0),
      wreg_ch_sample_rate_valid => wreg_ch_sample_rate_valid,
      wreg_ch_sign_handle(7 downto 0) => wreg_ch_sign_handle(7 downto 0),
      wreg_ch_sign_handle_valid => wreg_ch_sign_handle_valid,
      wreg_ch_start_suscycle(7 downto 0) => wreg_ch_start_suscycle(7 downto 0),
      wreg_ch_start_suscycle_valid => wreg_ch_start_suscycle_valid,
      wreg_ch_start_susnum(31 downto 0) => wreg_ch_start_susnum(31 downto 0),
      wreg_ch_start_susnum_valid => wreg_ch_start_susnum_valid,
      wreg_ch_start_sustime(31 downto 0) => wreg_ch_start_sustime(31 downto 0),
      wreg_ch_start_sustime_valid => wreg_ch_start_sustime_valid,
      wreg_ch_start_targettime(63 downto 0) => wreg_ch_start_targettime(63 downto 0),
      wreg_ch_start_targettime_valid => wreg_ch_start_targettime_valid,
      wreg_ch_stop_suscycle(7 downto 0) => wreg_ch_stop_suscycle(7 downto 0),
      wreg_ch_stop_suscycle_valid => wreg_ch_stop_suscycle_valid,
      wreg_ch_stop_susnum(31 downto 0) => wreg_ch_stop_susnum(31 downto 0),
      wreg_ch_stop_susnum_valid => wreg_ch_stop_susnum_valid,
      wreg_ch_stop_sustime(31 downto 0) => wreg_ch_stop_sustime(31 downto 0),
      wreg_ch_stop_sustime_valid => wreg_ch_stop_sustime_valid,
      wreg_ch_trig_dropratio(7 downto 0) => wreg_ch_trig_dropratio(7 downto 0),
      wreg_ch_trig_dropratio_valid => wreg_ch_trig_dropratio_valid,
      wreg_ch_trig_droptime(15 downto 0) => wreg_ch_trig_droptime(15 downto 0),
      wreg_ch_trig_droptime_valid => wreg_ch_trig_droptime_valid,
      wreg_ch_trig_pulsewidth(15 downto 0) => wreg_ch_trig_pulsewidth(15 downto 0),
      wreg_ch_trig_pulsewidth_valid => wreg_ch_trig_pulsewidth_valid,
      wreg_ch_trig_riseratio(7 downto 0) => wreg_ch_trig_riseratio(7 downto 0),
      wreg_ch_trig_riseratio_valid => wreg_ch_trig_riseratio_valid,
      wreg_ch_trig_risetime(15 downto 0) => wreg_ch_trig_risetime(15 downto 0),
      wreg_ch_trig_risetime_valid => wreg_ch_trig_risetime_valid,
      wreg_ch_trig_rmsvalue(15 downto 0) => wreg_ch_trig_rmsvalue(15 downto 0),
      wreg_ch_trig_rmsvalue_valid => wreg_ch_trig_rmsvalue_valid,
      wreg_ch_trig_threshold_n(15 downto 0) => wreg_ch_trig_threshold_n(15 downto 0),
      wreg_ch_trig_threshold_n_valid => wreg_ch_trig_threshold_n_valid,
      wreg_ch_trig_threshold_p(15 downto 0) => wreg_ch_trig_threshold_p(15 downto 0),
      wreg_ch_trig_threshold_p_valid => wreg_ch_trig_threshold_p_valid,
      wreg_ch_v_amp(7 downto 0) => wreg_ch_v_amp(7 downto 0),
      wreg_ch_v_amp_valid => wreg_ch_v_amp_valid,
      wreg_ch_zero_cal(15 downto 0) => wreg_ch_zero_cal(15 downto 0),
      wreg_ch_zero_cal_valid => wreg_ch_zero_cal_valid,
      wreg_ddr_addr(31 downto 0) => wreg_ddr_addr(31 downto 0),
      wreg_ddr_addr_valid => wreg_ddr_addr_valid,
      wreg_ddr_ctrl(7 downto 0) => wreg_ddr_ctrl(7 downto 0),
      wreg_ddr_ctrl_valid => wreg_ddr_ctrl_valid,
      wreg_ddr_len(31 downto 0) => wreg_ddr_len(31 downto 0),
      wreg_ddr_len_valid => wreg_ddr_len_valid,
      wreg_mem_addr(15 downto 0) => wreg_mem_addr(15 downto 0),
      wreg_mem_addr_valid => wreg_mem_addr_valid,
      wreg_mem_ctrl(7 downto 0) => wreg_mem_ctrl(7 downto 0),
      wreg_mem_ctrl_valid => wreg_mem_ctrl_valid,
      wreg_mem_len(7 downto 0) => wreg_mem_len(7 downto 0),
      wreg_mem_len_valid => wreg_mem_len_valid,
      wreg_mem_rd_data(7 downto 0) => wreg_mem_rd_data(7 downto 0),
      wreg_mem_rd_en => wreg_mem_rd_en,
      wreg_mem_rd_len(4 downto 0) => wreg_mem_rd_len(4 downto 0),
      wreg_out_ctrl(7 downto 0) => wreg_out_ctrl(7 downto 0),
      wreg_out_ctrl_valid => wreg_out_ctrl_valid,
      wreg_out_level(7 downto 0) => wreg_out_level(7 downto 0),
      wreg_out_level_valid => wreg_out_level_valid,
      wreg_out_sel(7 downto 0) => wreg_out_sel(7 downto 0),
      wreg_out_sel_valid => wreg_out_sel_valid,
      wreg_out_start_subcycle(7 downto 0) => wreg_out_start_subcycle(7 downto 0),
      wreg_out_start_subcycle_valid => wreg_out_start_subcycle_valid,
      wreg_out_start_subnum(31 downto 0) => wreg_out_start_subnum(31 downto 0),
      wreg_out_start_subnum_valid => wreg_out_start_subnum_valid,
      wreg_out_start_subtime(31 downto 0) => wreg_out_start_subtime(31 downto 0),
      wreg_out_start_subtime_valid => wreg_out_start_subtime_valid,
      wreg_out_start_targettime(63 downto 0) => wreg_out_start_targettime(63 downto 0),
      wreg_out_start_targettime_valid => wreg_out_start_targettime_valid,
      wreg_out_start_trigmode1(31 downto 0) => wreg_out_start_trigmode1(31 downto 0),
      wreg_out_start_trigmode1_valid => wreg_out_start_trigmode1_valid,
      wreg_out_start_trigmode2(31 downto 0) => wreg_out_start_trigmode2(31 downto 0),
      wreg_out_start_trigmode2_valid => wreg_out_start_trigmode2_valid,
      wreg_out_start_trigmode3(31 downto 0) => wreg_out_start_trigmode3(31 downto 0),
      wreg_out_start_trigmode3_valid => wreg_out_start_trigmode3_valid,
      wreg_out_start_trigmode4(31 downto 0) => wreg_out_start_trigmode4(31 downto 0),
      wreg_out_start_trigmode4_valid => wreg_out_start_trigmode4_valid,
      wreg_out_startmode(7 downto 0) => wreg_out_startmode(7 downto 0),
      wreg_out_startmode_valid => wreg_out_startmode_valid,
      wreg_out_time_rd_data(7 downto 0) => wreg_out_time_rd_data(7 downto 0),
      wreg_out_time_rd_en => wreg_out_time_rd_en,
      wreg_out_time_rd_len(4 downto 0) => wreg_out_time_rd_len(4 downto 0),
      wreg_out_trig_dropratio(7 downto 0) => wreg_out_trig_dropratio(7 downto 0),
      wreg_out_trig_dropratio_valid => wreg_out_trig_dropratio_valid,
      wreg_out_trig_droptime(15 downto 0) => wreg_out_trig_droptime(15 downto 0),
      wreg_out_trig_droptime_valid => wreg_out_trig_droptime_valid,
      wreg_out_trig_pulsewidth(15 downto 0) => wreg_out_trig_pulsewidth(15 downto 0),
      wreg_out_trig_pulsewidth_valid => wreg_out_trig_pulsewidth_valid,
      wreg_out_trig_riseratio(7 downto 0) => wreg_out_trig_riseratio(7 downto 0),
      wreg_out_trig_riseratio_valid => wreg_out_trig_riseratio_valid,
      wreg_out_trig_risetime(15 downto 0) => wreg_out_trig_risetime(15 downto 0),
      wreg_out_trig_risetime_valid => wreg_out_trig_risetime_valid,
      wreg_out_trig_rmsvalue(15 downto 0) => wreg_out_trig_rmsvalue(15 downto 0),
      wreg_out_trig_rmsvalue_valid => wreg_out_trig_rmsvalue_valid,
      wreg_out_trig_threshold_n(15 downto 0) => wreg_out_trig_threshold_n(15 downto 0),
      wreg_out_trig_threshold_n_valid => wreg_out_trig_threshold_n_valid,
      wreg_out_trig_threshold_p(15 downto 0) => wreg_out_trig_threshold_p(15 downto 0),
      wreg_out_trig_threshold_p_valid => wreg_out_trig_threshold_p_valid,
      wreg_series_comp_num(15 downto 0) => wreg_series_comp_num(15 downto 0),
      wreg_series_comp_num_valid => wreg_series_comp_num_valid,
      wreg_series_comp_ratio(31 downto 0) => wreg_series_comp_ratio(31 downto 0),
      wreg_series_comp_ratio_valid => wreg_series_comp_ratio_valid,
      wreg_series_ctrl(7 downto 0) => wreg_series_ctrl(7 downto 0),
      wreg_series_ctrl_valid => wreg_series_ctrl_valid,
      wreg_series_data_type(7 downto 0) => wreg_series_data_type(7 downto 0),
      wreg_series_data_type_valid => wreg_series_data_type_valid,
      wreg_series_sample_cycle(7 downto 0) => wreg_series_sample_cycle(7 downto 0),
      wreg_series_sample_cycle_valid => wreg_series_sample_cycle_valid,
      wreg_series_seek_datalen(31 downto 0) => wreg_series_seek_datalen(31 downto 0),
      wreg_series_seek_datalen_valid => wreg_series_seek_datalen_valid,
      wreg_series_seek_startime(63 downto 0) => wreg_series_seek_startime(63 downto 0),
      wreg_series_seek_startime_valid => wreg_series_seek_startime_valid,
      wreg_series_seek_zoom(31 downto 0) => wreg_series_seek_zoom(31 downto 0),
      wreg_series_seek_zoom_valid => wreg_series_seek_zoom_valid,
      wreg_series_star_trigmode1(31 downto 0) => wreg_series_star_trigmode1(31 downto 0),
      wreg_series_star_trigmode1_valid => wreg_series_star_trigmode1_valid,
      wreg_series_star_trigmode2(31 downto 0) => wreg_series_star_trigmode2(31 downto 0),
      wreg_series_star_trigmode2_valid => wreg_series_star_trigmode2_valid,
      wreg_series_star_trigmode3(31 downto 0) => wreg_series_star_trigmode3(31 downto 0),
      wreg_series_star_trigmode3_valid => wreg_series_star_trigmode3_valid,
      wreg_series_star_trigmode4(31 downto 0) => wreg_series_star_trigmode4(31 downto 0),
      wreg_series_star_trigmode4_valid => wreg_series_star_trigmode4_valid,
      wreg_series_start_ddraddr(31 downto 0) => wreg_series_start_ddraddr(31 downto 0),
      wreg_series_start_ddraddr_valid => wreg_series_start_ddraddr_valid,
      wreg_series_startmode(7 downto 0) => wreg_series_startmode(7 downto 0),
      wreg_series_startmode_valid => wreg_series_startmode_valid,
      wreg_series_stop_ddraddr(31 downto 0) => wreg_series_stop_ddraddr(31 downto 0),
      wreg_series_stop_ddraddr_valid => wreg_series_stop_ddraddr_valid,
      wreg_series_stop_trigmode1(31 downto 0) => wreg_series_stop_trigmode1(31 downto 0),
      wreg_series_stop_trigmode1_valid => wreg_series_stop_trigmode1_valid,
      wreg_series_stop_trigmode2(31 downto 0) => wreg_series_stop_trigmode2(31 downto 0),
      wreg_series_stop_trigmode2_valid => wreg_series_stop_trigmode2_valid,
      wreg_series_stop_trigmode3(31 downto 0) => wreg_series_stop_trigmode3(31 downto 0),
      wreg_series_stop_trigmode3_valid => wreg_series_stop_trigmode3_valid,
      wreg_series_stop_trigmode4(31 downto 0) => wreg_series_stop_trigmode4(31 downto 0),
      wreg_series_stop_trigmode4_valid => wreg_series_stop_trigmode4_valid,
      wreg_series_stopmode(7 downto 0) => wreg_series_stopmode(7 downto 0),
      wreg_series_stopmode_valid => wreg_series_stopmode_valid,
      wreg_series_validmode_data(31 downto 0) => wreg_series_validmode_data(31 downto 0),
      wreg_series_validmode_data_valid => wreg_series_validmode_data_valid,
      wreg_system_ch_sel(7 downto 0) => wreg_system_ch_sel(7 downto 0),
      wreg_system_ch_sel_valid => wreg_system_ch_sel_valid,
      wreg_system_ctrl(7 downto 0) => wreg_system_ctrl(7 downto 0),
      wreg_system_ctrl_valid => wreg_system_ctrl_valid,
      wreg_system_sel_rtc(7 downto 0) => wreg_system_sel_rtc(7 downto 0),
      wreg_system_sel_rtc_valid => wreg_system_sel_rtc_valid,
      wreg_system_set_rtctime(63 downto 0) => wreg_system_set_rtctime(63 downto 0),
      wreg_system_set_rtctime_valid => wreg_system_set_rtctime_valid,
      wreg_system_sync_max(15 downto 0) => wreg_system_sync_max(15 downto 0),
      wreg_system_sync_max_valid => wreg_system_sync_max_valid,
      wreg_system_sync_minfrq(15 downto 0) => wreg_system_sync_minfrq(15 downto 0),
      wreg_system_sync_minfrq_valid => wreg_system_sync_minfrq_valid,
      wreg_system_sync_sel(7 downto 0) => wreg_system_sync_sel(7 downto 0),
      wreg_system_sync_sel_valid => wreg_system_sync_sel_valid
    );
end STRUCTURE;
