////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : Test0077.vf
// /___/   /\     Timestamp : 11/26/2022 03:06:21
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family spartan6 -verilog C:/Users/DreaMxickZen/Desktop/Test_6_00-77_Han2/Test_00_77/Test0077.vf -w C:/Users/DreaMxickZen/Desktop/Test_6_00-77_Han2/Test_00_77/Test0077.sch
//Design Name: Test0077
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale  100 ps / 10 ps

module OR6_HXILINX_Test0077 (O, I0, I1, I2, I3, I4, I5);
    

   output O;

   input I0;
   input I1;
   input I2;
   input I3;
   input I4;
   input I5;

assign O = (I0 || I1 || I2 || I3 || I4 || I5);

endmodule
`timescale  100 ps / 10 ps

module OR7_HXILINX_Test0077 (O, I0, I1, I2, I3, I4, I5, I6);
    

   output O;

   input I0;
   input I1;
   input I2;
   input I3;
   input I4;
   input I5;
   input I6;

assign O = (I0 || I1 || I2 || I3 || I4 || I5 || I6);

endmodule
`timescale 100 ps / 10 ps

module CD4CE_HXILINX_Test0077(CEO, Q0, Q1, Q2, Q3, TC, C, CE, CLR);
   
   parameter TERMINAL_COUNT = 4'b1001;
   
   output             CEO;
   output             Q0;
   output             Q1;
   output             Q2;
   output             Q3;
   output             TC;

   input 	      C;	
   input 	      CE;	
   input 	      CLR;	
   
   reg                Q0;
   reg                Q1;
   reg                Q2;
   reg                Q3;
   
   always @(posedge C or posedge CLR)
     begin
	if (CLR)
	  {Q3, Q2, Q1, Q0} <= 4'b0000;

	else if (CE)
          begin
             if ({Q3,Q2,Q1,Q0} == 4'b1001)
               {Q3,Q2,Q1,Q0} <= 4'b0000;
             else if({Q3,Q2,Q1,Q0} == 4'b1011)
               {Q3,Q2,Q1,Q0} <= 4'b0110;
             else if({Q3,Q2,Q1,Q0} == 4'b1101)
               {Q3,Q2,Q1,Q0} <= 4'b0100;
             else if({Q3,Q2,Q1,Q0} == 4'b1111)
               {Q3,Q2,Q1,Q0} <= 4'b0010;
            
             else
	      {Q3, Q2, Q1,Q0} <= {Q3, Q2, Q1,Q0} + 1;
          end
     end
   
   assign CEO = TC & CE;
   assign TC = CLR ? 1'b0 : ({Q3, Q2, Q1, Q0} == TERMINAL_COUNT);
   
endmodule
`timescale 100 ps / 10 ps

module FJKC_HXILINX_Test0077(Q, C, CLR, J, K);
   
   output             Q;

   input 	      C;	
   input 	      CLR;	
   input              J;
   input              K;
   
   parameter INIT = 1'b0;
   reg                Q = INIT;


   always @(posedge C or posedge CLR)
     begin
	if (CLR)
	  Q <= 1'b0;
	else
        begin
           if(!J)
           begin
              if(K)
              Q <= 1'b0;
           end
           else
           begin
              if(!K)
              Q <= 1'b1;
              else 
              Q <= !Q;
           end
        end
     end
   
endmodule
`timescale  100 ps / 10 ps

module D2_4E_HXILINX_Test0077 (D0, D1, D2, D3, A0, A1, E);
    

   output D0;
   output D1;
   output D2;
   output D3;

   input  A0;
   input  A1;
   input  E;
  
   reg D0;
   reg D1;
   reg D2;
   reg D3;

      always @ (A0 or A1 or E)
      begin
         if(!E)
           {D3, D2, D1, D0} <= 4'b0000;
        else
        begin
           case({A1,A0})
             2'b00 : {D3,D2,D1,D0} <= 4'b0001;
             2'b01 : {D3,D2,D1,D0} <= 4'b0010;
             2'b10 : {D3,D2,D1,D0} <= 4'b0100;
             2'b11 : {D3,D2,D1,D0} <= 4'b1000;
          endcase
        end
     end 

endmodule
`timescale  100 ps / 10 ps

module M2_1_HXILINX_Test0077 (O, D0, D1, S0);
    

   output O;

   input  D0;
   input  D1;
   input  S0;

   reg O;

   always @ ( D0 or D1 or S0)
   begin
      case(S0)
      1'b0 : O <= D0;
      1'b1 : O <= D1;
      endcase
   end
    
endmodule
`timescale  100 ps / 10 ps

module AND7_HXILINX_Test0077 (O, I0, I1, I2, I3, I4, I5, I6);
    

   output O;

   input I0;
   input I1;
   input I2;
   input I3;
   input I4;
   input I5;
   input I6;

assign O = I0 && I1 && I2 && I3 && I4 && I5 && I6;

endmodule
`timescale 1ns / 1ps

module Sevenseg_MUSER_Test0077(A, 
                               B, 
                               C, 
                               D, 
                               a_P41, 
                               b_P40, 
                               c_P35, 
                               d_P34, 
                               e_P32, 
                               f_P29, 
                               g_P27);

    input A;
    input B;
    input C;
    input D;
   output a_P41;
   output b_P40;
   output c_P35;
   output d_P34;
   output e_P32;
   output f_P29;
   output g_P27;
   
   wire XLXN_6;
   wire XLXN_7;
   wire XLXN_9;
   wire XLXN_10;
   wire XLXN_11;
   wire XLXN_12;
   wire XLXN_16;
   wire XLXN_17;
   wire XLXN_18;
   wire XLXN_19;
   wire XLXN_20;
   wire XLXN_21;
   wire XLXN_40;
   wire XLXN_41;
   wire XLXN_42;
   wire XLXN_43;
   wire XLXN_46;
   wire XLXN_47;
   wire XLXN_48;
   wire XLXN_49;
   wire XLXN_50;
   wire XLXN_54;
   wire XLXN_55;
   wire XLXN_56;
   wire XLXN_57;
   wire XLXN_58;
   wire XLXN_59;
   wire XLXN_60;
   wire XLXN_67;
   wire XLXN_68;
   wire XLXN_69;
   wire XLXN_73;
   wire XLXN_74;
   wire XLXN_75;
   wire XLXN_79;
   wire XLXN_80;
   wire XLXN_81;
   wire XLXN_82;
   wire XLXN_83;
   
   AND2B2  XLXI_1 (.I0(C), 
                  .I1(A), 
                  .O(XLXN_6));
   AND3B1  XLXI_2 (.I0(A), 
                  .I1(C), 
                  .I2(D), 
                  .O(XLXN_7));
   AND3B2  XLXI_3 (.I0(B), 
                  .I1(C), 
                  .I2(D), 
                  .O(XLXN_9));
   AND2B1  XLXI_4 (.I0(D), 
                  .I1(B), 
                  .O(XLXN_10));
   AND3B1  XLXI_5 (.I0(D), 
                  .I1(A), 
                  .I2(C), 
                  .O(XLXN_12));
   AND2  XLXI_6 (.I0(B), 
                .I1(C), 
                .O(XLXN_11));
   (* HU_SET = "XLXI_7_0" *) 
   OR6_HXILINX_Test0077  XLXI_7 (.I0(XLXN_12), 
                                .I1(XLXN_11), 
                                .I2(XLXN_10), 
                                .I3(XLXN_9), 
                                .I4(XLXN_7), 
                                .I5(XLXN_6), 
                                .O(a_P41));
   AND2B2  XLXI_9 (.I0(D), 
                  .I1(C), 
                  .O(XLXN_16));
   AND2B2  XLXI_10 (.I0(C), 
                   .I1(A), 
                   .O(XLXN_17));
   AND3B3  XLXI_11 (.I0(D), 
                   .I1(B), 
                   .I2(A), 
                   .O(XLXN_18));
   AND3B1  XLXI_12 (.I0(D), 
                   .I1(B), 
                   .I2(A), 
                   .O(XLXN_19));
   AND3B2  XLXI_13 (.I0(C), 
                   .I1(B), 
                   .I2(D), 
                   .O(XLXN_20));
   AND3B1  XLXI_14 (.I0(B), 
                   .I1(D), 
                   .I2(A), 
                   .O(XLXN_21));
   (* HU_SET = "XLXI_15_1" *) 
   OR6_HXILINX_Test0077  XLXI_15 (.I0(XLXN_21), 
                                 .I1(XLXN_20), 
                                 .I2(XLXN_19), 
                                 .I3(XLXN_18), 
                                 .I4(XLXN_17), 
                                 .I5(XLXN_16), 
                                 .O(b_P40));
   OR5  XLXI_21 (.I0(XLXN_83), 
                .I1(XLXN_82), 
                .I2(XLXN_81), 
                .I3(XLXN_80), 
                .I4(XLXN_79), 
                .O(c_P35));
   AND2B2  XLXI_27 (.I0(C), 
                   .I1(A), 
                   .O(XLXN_43));
   AND2B1  XLXI_28 (.I0(A), 
                   .I1(B), 
                   .O(XLXN_40));
   AND2  XLXI_29 (.I0(D), 
                 .I1(C), 
                 .O(XLXN_41));
   AND3  XLXI_30 (.I0(D), 
                 .I1(B), 
                 .I2(A), 
                 .O(XLXN_42));
   OR4  XLXI_31 (.I0(XLXN_42), 
                .I1(XLXN_41), 
                .I2(XLXN_40), 
                .I3(XLXN_43), 
                .O(e_P32));
   AND2B2  XLXI_32 (.I0(B), 
                   .I1(A), 
                   .O(XLXN_49));
   AND2B1  XLXI_33 (.I0(C), 
                   .I1(D), 
                   .O(XLXN_48));
   AND3B2  XLXI_35 (.I0(D), 
                   .I1(B), 
                   .I2(C), 
                   .O(XLXN_46));
   AND3B2  XLXI_36 (.I0(D), 
                   .I1(A), 
                   .I2(C), 
                   .O(XLXN_47));
   AND2  XLXI_37 (.I0(D), 
                 .I1(B), 
                 .O(XLXN_50));
   OR5  XLXI_38 (.I0(XLXN_50), 
                .I1(XLXN_47), 
                .I2(XLXN_46), 
                .I3(XLXN_48), 
                .I4(XLXN_49), 
                .O(f_P29));
   AND2B1  XLXI_39 (.I0(C), 
                   .I1(D), 
                   .O(XLXN_54));
   AND2B1  XLXI_40 (.I0(A), 
                   .I1(B), 
                   .O(XLXN_55));
   AND3B1  XLXI_41 (.I0(C), 
                   .I1(B), 
                   .I2(A), 
                   .O(XLXN_56));
   AND3B2  XLXI_42 (.I0(D), 
                   .I1(A), 
                   .I2(C), 
                   .O(XLXN_57));
   AND3B1  XLXI_43 (.I0(B), 
                   .I1(C), 
                   .I2(A), 
                   .O(XLXN_58));
   AND2  XLXI_44 (.I0(D), 
                 .I1(B), 
                 .O(XLXN_59));
   AND2  XLXI_45 (.I0(D), 
                 .I1(B), 
                 .O(XLXN_60));
   (* HU_SET = "XLXI_46_2" *) 
   OR7_HXILINX_Test0077  XLXI_46 (.I0(XLXN_60), 
                                 .I1(XLXN_59), 
                                 .I2(XLXN_58), 
                                 .I3(XLXN_57), 
                                 .I4(XLXN_56), 
                                 .I5(XLXN_55), 
                                 .I6(XLXN_54), 
                                 .O(g_P27));
   AND3B2  XLXI_47 (.I0(B), 
                   .I1(A), 
                   .I2(D), 
                   .O(XLXN_68));
   AND3B1  XLXI_48 (.I0(B), 
                   .I1(C), 
                   .I2(A), 
                   .O(XLXN_69));
   AND3B3  XLXI_51 (.I0(D), 
                   .I1(C), 
                   .I2(A), 
                   .O(XLXN_73));
   AND3B1  XLXI_52 (.I0(C), 
                   .I1(B), 
                   .I2(A), 
                   .O(XLXN_67));
   AND3B1  XLXI_54 (.I0(A), 
                   .I1(C), 
                   .I2(B), 
                   .O(XLXN_74));
   AND3B2  XLXI_56 (.I0(B), 
                   .I1(C), 
                   .I2(D), 
                   .O(XLXN_75));
   (* HU_SET = "XLXI_57_3" *) 
   OR6_HXILINX_Test0077  XLXI_57 (.I0(XLXN_73), 
                                 .I1(XLXN_75), 
                                 .I2(XLXN_74), 
                                 .I3(XLXN_69), 
                                 .I4(XLXN_68), 
                                 .I5(XLXN_67), 
                                 .O(d_P34));
   AND2B1  XLXI_58 (.I0(C), 
                   .I1(D), 
                   .O(XLXN_79));
   AND2B1  XLXI_59 (.I0(B), 
                   .I1(A), 
                   .O(XLXN_80));
   AND3B2  XLXI_60 (.I0(D), 
                   .I1(A), 
                   .I2(C), 
                   .O(XLXN_81));
   AND2B2  XLXI_61 (.I0(D), 
                   .I1(B), 
                   .O(XLXN_82));
   AND2B1  XLXI_62 (.I0(D), 
                   .I1(A), 
                   .O(XLXN_83));
endmodule
`timescale 1ns / 1ps

module commonset_MUSER_Test0077(ComGnd0, 
                                ComGnd1, 
                                ComGnd2, 
                                ComGnd3, 
                                ComVcc0, 
                                ComVcc1, 
                                ComVcc2, 
                                ComVcc3);

   output ComGnd0;
   output ComGnd1;
   output ComGnd2;
   output ComGnd3;
   output ComVcc0;
   output ComVcc1;
   output ComVcc2;
   output ComVcc3;
   
   
   VCC  XLXI_1 (.P(ComVcc0));
   GND  XLXI_2 (.G(ComGnd0));
   GND  XLXI_3 (.G(ComGnd1));
   GND  XLXI_4 (.G(ComGnd2));
   GND  XLXI_5 (.G(ComGnd3));
   VCC  XLXI_6 (.P(ComVcc1));
   VCC  XLXI_7 (.P(ComVcc2));
   VCC  XLXI_8 (.P(ComVcc3));
endmodule
`timescale 1ns / 1ps

module MuxA_D_CLK_MUSER_Test0077(A0, 
                                 A1, 
                                 B0, 
                                 B1, 
                                 CLK, 
                                 C0, 
                                 C1, 
                                 D0, 
                                 D1, 
                                 A, 
                                 B, 
                                 C, 
                                 D);

    input A0;
    input A1;
    input B0;
    input B1;
    input CLK;
    input C0;
    input C1;
    input D0;
    input D1;
   output A;
   output B;
   output C;
   output D;
   
   
   (* HU_SET = "XLXI_1_4" *) 
   M2_1_HXILINX_Test0077  XLXI_1 (.D0(A0), 
                                 .D1(A1), 
                                 .S0(CLK), 
                                 .O(A));
   (* HU_SET = "XLXI_2_5" *) 
   M2_1_HXILINX_Test0077  XLXI_2 (.D0(B0), 
                                 .D1(B1), 
                                 .S0(CLK), 
                                 .O(B));
   (* HU_SET = "XLXI_3_6" *) 
   M2_1_HXILINX_Test0077  XLXI_3 (.D0(C0), 
                                 .D1(C1), 
                                 .S0(CLK), 
                                 .O(C));
   (* HU_SET = "XLXI_4_7" *) 
   M2_1_HXILINX_Test0077  XLXI_4 (.D0(D0), 
                                 .D1(D1), 
                                 .S0(CLK), 
                                 .O(D));
endmodule
`timescale 1ns / 1ps

module FFFFISNH_MUSER_Test0077(CLK, 
                               clkswitch, 
                               CLRIN, 
                               A, 
                               B, 
                               C, 
                               D);

    input CLK;
    input clkswitch;
    input CLRIN;
   output A;
   output B;
   output C;
   output D;
   
   wire XLXN_1;
   wire XLXN_5;
   wire XLXN_6;
   wire XLXN_10;
   wire XLXN_17;
   wire XLXN_29;
   wire XLXN_38;
   wire XLXN_42;
   wire XLXN_43;
   wire A_DUMMY;
   wire B_DUMMY;
   wire C_DUMMY;
   wire D_DUMMY;
   
   assign A = A_DUMMY;
   assign B = B_DUMMY;
   assign C = C_DUMMY;
   assign D = D_DUMMY;
   (* HU_SET = "XLXI_1_8" *) 
   FJKC_HXILINX_Test0077  XLXI_1 (.C(XLXN_10), 
                                 .CLR(XLXN_29), 
                                 .J(XLXN_1), 
                                 .K(XLXN_42), 
                                 .Q(D_DUMMY));
   (* HU_SET = "XLXI_2_9" *) 
   FJKC_HXILINX_Test0077  XLXI_2 (.C(XLXN_10), 
                                 .CLR(XLXN_29), 
                                 .J(XLXN_38), 
                                 .K(XLXN_38), 
                                 .Q(C_DUMMY));
   (* HU_SET = "XLXI_3_10" *) 
   FJKC_HXILINX_Test0077  XLXI_3 (.C(XLXN_10), 
                                 .CLR(XLXN_29), 
                                 .J(XLXN_17), 
                                 .K(XLXN_38), 
                                 .Q(B_DUMMY));
   (* HU_SET = "XLXI_4_11" *) 
   FJKC_HXILINX_Test0077  XLXI_4 (.C(XLXN_10), 
                                 .CLR(XLXN_29), 
                                 .J(XLXN_5), 
                                 .K(XLXN_6), 
                                 .Q(A_DUMMY));
   AND2  XLXI_5 (.I0(B_DUMMY), 
                .I1(A_DUMMY), 
                .O(XLXN_38));
   AND3  XLXI_6 (.I0(C_DUMMY), 
                .I1(B_DUMMY), 
                .I2(A_DUMMY), 
                .O(XLXN_1));
   VCC  XLXI_16 (.P(XLXN_5));
   VCC  XLXI_17 (.P(XLXN_6));
   AND2  XLXI_19 (.I0(clkswitch), 
                 .I1(CLK), 
                 .O(XLXN_10));
   AND2  XLXI_21 (.I0(D_DUMMY), 
                 .I1(A_DUMMY), 
                 .O(XLXN_42));
   AND2B1  XLXI_22 (.I0(D_DUMMY), 
                   .I1(A_DUMMY), 
                   .O(XLXN_17));
   VCC  XLXI_24 (.P(XLXN_43));
   AND2  XLXI_25 (.I0(CLRIN), 
                 .I1(XLXN_43), 
                 .O(XLXN_29));
endmodule
`timescale 1ns / 1ps

module Counter_0_to_7_MUSER_Test0077(CLK, 
                                     CLK_IN_VCC, 
                                     Reset, 
                                     A, 
                                     B, 
                                     C, 
                                     TC);

    input CLK;
    input CLK_IN_VCC;
    input Reset;
   output A;
   output B;
   output C;
   output TC;
   
   wire XLXN_13;
   wire XLXN_14;
   wire XLXN_15;
   wire XLXN_41;
   wire XLXN_43;
   wire XLXN_44;
   wire A_DUMMY;
   wire B_DUMMY;
   wire C_DUMMY;
   
   assign A = A_DUMMY;
   assign B = B_DUMMY;
   assign C = C_DUMMY;
   (* HU_SET = "XLXI_4_12" *) 
   CD4CE_HXILINX_Test0077  XLXI_4 (.C(CLK), 
                                  .CE(CLK_IN_VCC), 
                                  .CLR(XLXN_43), 
                                  .CEO(), 
                                  .Q0(A_DUMMY), 
                                  .Q1(B_DUMMY), 
                                  .Q2(C_DUMMY), 
                                  .Q3(XLXN_41), 
                                  .TC(TC));
   AND4  XLXI_6 (.I0(XLXN_41), 
                .I1(XLXN_15), 
                .I2(XLXN_14), 
                .I3(XLXN_13), 
                .O(XLXN_44));
   INV  XLXI_8 (.I(A_DUMMY), 
               .O(XLXN_13));
   INV  XLXI_9 (.I(B_DUMMY), 
               .O(XLXN_14));
   INV  XLXI_10 (.I(C_DUMMY), 
                .O(XLXN_15));
   OR2  XLXI_11 (.I0(XLXN_44), 
                .I1(Reset), 
                .O(XLXN_43));
endmodule
`timescale 1ns / 1ps

module Test0077(OSC, 
                P46, 
                P47, 
                ComSet0, 
                ComSet1, 
                ComSet2, 
                ComSet3, 
                P27, 
                P29, 
                P32, 
                P34, 
                P35, 
                P40, 
                P41, 
                P83);

    input OSC;
    input P46;
    input P47;
   output ComSet0;
   output ComSet1;
   output ComSet2;
   output ComSet3;
   output P27;
   output P29;
   output P32;
   output P34;
   output P35;
   output P40;
   output P41;
   output P83;
   
   wire XLXN_4;
   wire XLXN_5;
   wire XLXN_19;
   wire XLXN_25;
   wire XLXN_26;
   wire XLXN_27;
   wire XLXN_30;
   wire XLXN_35;
   wire XLXN_36;
   wire XLXN_37;
   wire XLXN_38;
   wire XLXN_69;
   wire XLXN_70;
   wire XLXN_71;
   wire XLXN_73;
   wire XLXN_74;
   wire XLXN_79;
   wire XLXN_80;
   wire XLXN_97;
   wire XLXN_102;
   wire XLXN_103;
   wire XLXN_104;
   wire XLXN_105;
   wire XLXN_106;
   wire XLXN_107;
   wire XLXN_108;
   wire XLXN_109;
   wire XLXN_110;
   wire XLXN_111;
   wire XLXN_112;
   wire XLXN_113;
   wire XLXN_114;
   
   Counter_0_to_7_MUSER_Test0077  XLXI_1 (.CLK(XLXN_5), 
                                         .CLK_IN_VCC(P47), 
                                         .Reset(XLXN_97), 
                                         .A(XLXN_109), 
                                         .B(XLXN_110), 
                                         .C(XLXN_111), 
                                         .TC());
   FFFFISNH_MUSER_Test0077  XLXI_2 (.CLK(XLXN_4), 
                                   .clkswitch(P47), 
                                   .CLRIN(XLXN_97), 
                                   .A(XLXN_105), 
                                   .B(XLXN_106), 
                                   .C(XLXN_107), 
                                   .D(XLXN_108));
   DIVIDER10  XLXI_3 (.CLK(OSC), 
                     .Q(XLXN_5));
   DIVIDER25  XLXI_4 (.CLK(OSC), 
                     .Q(XLXN_4));
   MuxA_D_CLK_MUSER_Test0077  XLXI_5 (.A0(XLXN_105), 
                                     .A1(XLXN_109), 
                                     .B0(XLXN_106), 
                                     .B1(XLXN_110), 
                                     .CLK(XLXN_27), 
                                     .C0(XLXN_107), 
                                     .C1(XLXN_111), 
                                     .D0(XLXN_108), 
                                     .D1(XLXN_19), 
                                     .A(XLXN_35), 
                                     .B(XLXN_36), 
                                     .C(XLXN_37), 
                                     .D(XLXN_38));
   GND  XLXI_6 (.G(XLXN_19));
   DIVIDER60  XLXI_7 (.CLK(OSC), 
                     .Q(XLXN_26));
   (* HU_SET = "XLXI_8_13" *) 
   D2_4E_HXILINX_Test0077  XLXI_8 (.A0(XLXN_26), 
                                  .A1(XLXN_25), 
                                  .E(XLXN_30), 
                                  .D0(XLXN_113), 
                                  .D1(XLXN_114), 
                                  .D2(), 
                                  .D3());
   GND  XLXI_9 (.G(XLXN_25));
   DIVIDER60  XLXI_10 (.CLK(OSC), 
                      .Q(XLXN_27));
   VCC  XLXI_11 (.P(XLXN_30));
   commonset_MUSER_Test0077  XLXI_12 (.ComGnd0(), 
                                     .ComGnd1(), 
                                     .ComGnd2(), 
                                     .ComGnd3(), 
                                     .ComVcc0(), 
                                     .ComVcc1(), 
                                     .ComVcc2(ComSet2), 
                                     .ComVcc3(ComSet3));
   Sevenseg_MUSER_Test0077  XLXI_13 (.A(XLXN_35), 
                                    .B(XLXN_36), 
                                    .C(XLXN_37), 
                                    .D(XLXN_38), 
                                    .a_P41(P41), 
                                    .b_P40(P40), 
                                    .c_P35(P35), 
                                    .d_P34(P34), 
                                    .e_P32(P32), 
                                    .f_P29(P29), 
                                    .g_P27(P27));
   OR5  XLXI_21 (.I0(XLXN_74), 
                .I1(XLXN_73), 
                .I2(XLXN_71), 
                .I3(XLXN_70), 
                .I4(XLXN_69), 
                .O(XLXN_80));
   AND2  XLXI_22 (.I0(XLXN_80), 
                 .I1(XLXN_79), 
                 .O(P83));
   INV  XLXI_24 (.I(P47), 
                .O(XLXN_79));
   AND4B4  XLXI_27 (.I0(XLXN_108), 
                   .I1(XLXN_107), 
                   .I2(XLXN_106), 
                   .I3(XLXN_105), 
                   .O(XLXN_69));
   AND4B3  XLXI_29 (.I0(XLXN_108), 
                   .I1(XLXN_107), 
                   .I2(XLXN_105), 
                   .I3(XLXN_106), 
                   .O(XLXN_70));
   AND4B3  XLXI_30 (.I0(XLXN_108), 
                   .I1(XLXN_106), 
                   .I2(XLXN_105), 
                   .I3(XLXN_107), 
                   .O(XLXN_71));
   AND4B2  XLXI_31 (.I0(XLXN_108), 
                   .I1(XLXN_105), 
                   .I2(XLXN_107), 
                   .I3(XLXN_106), 
                   .O(XLXN_73));
   AND4B3  XLXI_32 (.I0(XLXN_107), 
                   .I1(XLXN_106), 
                   .I2(XLXN_105), 
                   .I3(XLXN_108), 
                   .O(XLXN_74));
   (* HU_SET = "XLXI_33_14" *) 
   AND7_HXILINX_Test0077  XLXI_33 (.I0(XLXN_111), 
                                  .I1(XLXN_110), 
                                  .I2(XLXN_109), 
                                  .I3(XLXN_108), 
                                  .I4(XLXN_104), 
                                  .I5(XLXN_103), 
                                  .I6(XLXN_102), 
                                  .O(XLXN_112));
   OR2  XLXI_34 (.I0(XLXN_112), 
                .I1(P46), 
                .O(XLXN_97));
   INV  XLXI_35 (.I(XLXN_105), 
                .O(XLXN_102));
   INV  XLXI_36 (.I(XLXN_106), 
                .O(XLXN_103));
   INV  XLXI_41 (.I(XLXN_107), 
                .O(XLXN_104));
   INV  XLXI_42 (.I(XLXN_113), 
                .O(ComSet0));
   INV  XLXI_43 (.I(XLXN_114), 
                .O(ComSet1));
endmodule
