#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Tue Dec 12 18:23:58 2023
# Process ID: 64164
# Current directory: /home/mikkel/repoes/ESD3/ESD3-Projekt/integration/integration_i2c_pwmGen_pwmCal_mem.runs/synth_1
# Command line: vivado -log flightController.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source flightController.tcl
# Log file: /home/mikkel/repoes/ESD3/ESD3-Projekt/integration/integration_i2c_pwmGen_pwmCal_mem.runs/synth_1/flightController.vds
# Journal file: /home/mikkel/repoes/ESD3/ESD3-Projekt/integration/integration_i2c_pwmGen_pwmCal_mem.runs/synth_1/vivado.jou
# Running On: Mikkel-laptop, OS: Linux, CPU Frequency: 2903.518 MHz, CPU Physical cores: 4, Host memory: 16695 MB
#-----------------------------------------------------------
source flightController.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1274.473 ; gain = 0.023 ; free physical = 2642 ; free virtual = 8894
Command: read_checkpoint -auto_incremental -incremental /home/mikkel/repoes/ESD3/ESD3-Projekt/integration/integration_i2c_pwmGen_pwmCal_mem.srcs/utils_1/imports/synth_1/flightController.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/mikkel/repoes/ESD3/ESD3-Projekt/integration/integration_i2c_pwmGen_pwmCal_mem.srcs/utils_1/imports/synth_1/flightController.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top flightController -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 64202
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1996.188 ; gain = 378.770 ; free physical = 1593 ; free virtual = 7845
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'flightController' [/home/mikkel/repoes/ESD3/ESD3-Projekt/integration/flightController.vhd:49]
INFO: [Synth 8-3491] module 'createCalibration' declared at '/home/mikkel/repoes/ESD3/ESD3-Projekt/EcsPwmCalibration/EcsPwmCalibration.srcs/sources_1/imports/project/createCalibration.vhd:35' bound to instance 'pwmCal' of component 'createCalibration' [/home/mikkel/repoes/ESD3/ESD3-Projekt/integration/flightController.vhd:183]
INFO: [Synth 8-638] synthesizing module 'createCalibration' [/home/mikkel/repoes/ESD3/ESD3-Projekt/EcsPwmCalibration/EcsPwmCalibration.srcs/sources_1/imports/project/createCalibration.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'createCalibration' (0#1) [/home/mikkel/repoes/ESD3/ESD3-Projekt/EcsPwmCalibration/EcsPwmCalibration.srcs/sources_1/imports/project/createCalibration.vhd:45]
INFO: [Synth 8-3491] module 'pwmModule' declared at '/home/mikkel/repoes/ESD3/ESD3-Projekt/PWM_Project/PWM_Project.srcs/sources_1/new/Top.vhd:34' bound to instance 'pwmGen' of component 'pwmModule' [/home/mikkel/repoes/ESD3/ESD3-Projekt/integration/flightController.vhd:191]
INFO: [Synth 8-638] synthesizing module 'pwmModule' [/home/mikkel/repoes/ESD3/ESD3-Projekt/PWM_Project/PWM_Project.srcs/sources_1/new/Top.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'pwmModule' (0#1) [/home/mikkel/repoes/ESD3/ESD3-Projekt/PWM_Project/PWM_Project.srcs/sources_1/new/Top.vhd:43]
	Parameter deviceAddress bound to: 8'b00001000 
INFO: [Synth 8-3491] module 'I2C_EXTERNAL_ACCESS' declared at '/home/mikkel/repoes/ESD3/ESD3-Projekt/I2C_Slave/i2c_external_access.vhd:6' bound to instance 'i2cExternal' of component 'I2C_EXTERNAL_ACCESS' [/home/mikkel/repoes/ESD3/ESD3-Projekt/integration/flightController.vhd:201]
INFO: [Synth 8-638] synthesizing module 'I2C_EXTERNAL_ACCESS' [/home/mikkel/repoes/ESD3/ESD3-Projekt/I2C_Slave/i2c_external_access.vhd:21]
	Parameter deviceAddress bound to: 8'b00001000 
WARNING: [Synth 8-5640] Port 'read_done' is missing in component declaration [/home/mikkel/repoes/ESD3/ESD3-Projekt/I2C_Slave/i2c_external_access.vhd:24]
	Parameter DEVICE bound to: 8'b00001000 
INFO: [Synth 8-3491] module 'I2CSLAVE' declared at '/home/mikkel/repoes/ESD3/ESD3-Projekt/I2C_Slave/i2cslave.vhd:13' bound to instance 'I_I2CITF' of component 'I2CSLAVE' [/home/mikkel/repoes/ESD3/ESD3-Projekt/I2C_Slave/i2c_external_access.vhd:65]
INFO: [Synth 8-638] synthesizing module 'I2CSLAVE' [/home/mikkel/repoes/ESD3/ESD3-Projekt/I2C_Slave/i2cslave.vhd:32]
	Parameter DEVICE bound to: 8'b00001000 
INFO: [Synth 8-256] done synthesizing module 'I2CSLAVE' (0#1) [/home/mikkel/repoes/ESD3/ESD3-Projekt/I2C_Slave/i2cslave.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'I2C_EXTERNAL_ACCESS' (0#1) [/home/mikkel/repoes/ESD3/ESD3-Projekt/I2C_Slave/i2c_external_access.vhd:21]
INFO: [Synth 8-3491] module 'topBrain' declared at '/home/mikkel/repoes/ESD3/ESD3-Projekt/distMatrix/distMatrix.srcs/sources_1/new/topBrain.vhd:35' bound to instance 'DIST_MATRIX' of component 'topBrain' [/home/mikkel/repoes/ESD3/ESD3-Projekt/integration/flightController.vhd:237]
INFO: [Synth 8-638] synthesizing module 'topBrain' [/home/mikkel/repoes/ESD3/ESD3-Projekt/distMatrix/distMatrix.srcs/sources_1/new/topBrain.vhd:51]
INFO: [Synth 8-3491] module 'matrix' declared at '/home/mikkel/repoes/ESD3/ESD3-Projekt/distMatrix/distMatrix.srcs/sources_1/new/matrix.vhd:38' bound to instance 'matrixReloaded' of component 'matrix' [/home/mikkel/repoes/ESD3/ESD3-Projekt/distMatrix/distMatrix.srcs/sources_1/new/topBrain.vhd:98]
INFO: [Synth 8-638] synthesizing module 'matrix' [/home/mikkel/repoes/ESD3/ESD3-Projekt/distMatrix/distMatrix.srcs/sources_1/new/matrix.vhd:53]
INFO: [Synth 8-3491] module 'fpu' declared at '/home/mikkel/repoes/ESD3/ESD3-Projekt/floatProcessUnit/floatProcessUnit.srcs/sources_1/new/fpu.vhd:35' bound to instance 'fpuCalculations' of component 'fpu' [/home/mikkel/repoes/ESD3/ESD3-Projekt/distMatrix/distMatrix.srcs/sources_1/new/matrix.vhd:100]
INFO: [Synth 8-638] synthesizing module 'fpu' [/home/mikkel/repoes/ESD3/ESD3-Projekt/floatProcessUnit/floatProcessUnit.srcs/sources_1/new/fpu.vhd:45]
WARNING: [Synth 8-7143] Equality comparison of non constant with static metalogical value is evaluated as 'false'. This may cause simulation-synthesis differences [/home/mikkel/repoes/ESD3/ESD3-Projekt/floatProcessUnit/floatProcessUnit.srcs/sources_1/new/fpu.vhd:53]
WARNING: [Synth 8-7143] Equality comparison of non constant with static metalogical value is evaluated as 'false'. This may cause simulation-synthesis differences [/home/mikkel/repoes/ESD3/ESD3-Projekt/floatProcessUnit/floatProcessUnit.srcs/sources_1/new/fpu.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'fpu' (0#1) [/home/mikkel/repoes/ESD3/ESD3-Projekt/floatProcessUnit/floatProcessUnit.srcs/sources_1/new/fpu.vhd:45]
INFO: [Synth 8-226] default block is never used [/home/mikkel/repoes/ESD3/ESD3-Projekt/distMatrix/distMatrix.srcs/sources_1/new/matrix.vhd:151]
INFO: [Synth 8-226] default block is never used [/home/mikkel/repoes/ESD3/ESD3-Projekt/distMatrix/distMatrix.srcs/sources_1/new/matrix.vhd:193]
INFO: [Synth 8-226] default block is never used [/home/mikkel/repoes/ESD3/ESD3-Projekt/distMatrix/distMatrix.srcs/sources_1/new/matrix.vhd:234]
INFO: [Synth 8-226] default block is never used [/home/mikkel/repoes/ESD3/ESD3-Projekt/distMatrix/distMatrix.srcs/sources_1/new/matrix.vhd:274]
INFO: [Synth 8-256] done synthesizing module 'matrix' (0#1) [/home/mikkel/repoes/ESD3/ESD3-Projekt/distMatrix/distMatrix.srcs/sources_1/new/matrix.vhd:53]
INFO: [Synth 8-3491] module 'pwmMap' declared at '/home/mikkel/repoes/ESD3/ESD3-Projekt/distMatrix/distMatrix.srcs/sources_1/new/pwmMap.vhd:37' bound to instance 'pwmMapSlave' of component 'pwmMap' [/home/mikkel/repoes/ESD3/ESD3-Projekt/distMatrix/distMatrix.srcs/sources_1/new/topBrain.vhd:113]
INFO: [Synth 8-638] synthesizing module 'pwmMap' [/home/mikkel/repoes/ESD3/ESD3-Projekt/distMatrix/distMatrix.srcs/sources_1/new/pwmMap.vhd:53]
WARNING: [Synth 8-7143] Equality comparison of non constant with static metalogical value is evaluated as 'false'. This may cause simulation-synthesis differences [/home/mikkel/repoes/ESD3/ESD3-Projekt/distMatrix/distMatrix.srcs/sources_1/new/pwmMap.vhd:104]
WARNING: [Synth 8-7143] Equality comparison of non constant with static metalogical value is evaluated as 'false'. This may cause simulation-synthesis differences [/home/mikkel/repoes/ESD3/ESD3-Projekt/distMatrix/distMatrix.srcs/sources_1/new/pwmMap.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'pwmMap' (0#1) [/home/mikkel/repoes/ESD3/ESD3-Projekt/distMatrix/distMatrix.srcs/sources_1/new/pwmMap.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'topBrain' (0#1) [/home/mikkel/repoes/ESD3/ESD3-Projekt/distMatrix/distMatrix.srcs/sources_1/new/topBrain.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'flightController' (0#1) [/home/mikkel/repoes/ESD3/ESD3-Projekt/integration/flightController.vhd:49]
WARNING: [Synth 8-7129] Port scl_sensor in module flightController is either unconnected or has no load
WARNING: [Synth 8-7129] Port sda_sensor in module flightController is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2143.750 ; gain = 526.332 ; free physical = 1417 ; free virtual = 7670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2152.656 ; gain = 535.238 ; free physical = 1409 ; free virtual = 7662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2152.656 ; gain = 535.238 ; free physical = 1409 ; free virtual = 7662
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2152.656 ; gain = 0.000 ; free physical = 1409 ; free virtual = 7662
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mikkel/repoes/ESD3/ESD3-Projekt/integration/integration_i2c_pwmGen_pwmCal_mem.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/mikkel/repoes/ESD3/ESD3-Projekt/integration/integration_i2c_pwmGen_pwmCal_mem.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mikkel/repoes/ESD3/ESD3-Projekt/integration/integration_i2c_pwmGen_pwmCal_mem.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/flightController_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/flightController_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2252.422 ; gain = 0.000 ; free physical = 1400 ; free virtual = 7653
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2252.422 ; gain = 0.000 ; free physical = 1400 ; free virtual = 7653
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2252.422 ; gain = 635.004 ; free physical = 1393 ; free virtual = 7647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2252.422 ; gain = 635.004 ; free physical = 1393 ; free virtual = 7647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2252.422 ; gain = 635.004 ; free physical = 1393 ; free virtual = 7647
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix'
INFO: [Synth 8-802] inferred FSM for state register 'r0state_reg' in module 'matrix'
INFO: [Synth 8-802] inferred FSM for state register 'r1state_reg' in module 'matrix'
INFO: [Synth 8-802] inferred FSM for state register 'r2state_reg' in module 'matrix'
INFO: [Synth 8-802] inferred FSM for state register 'r3state_reg' in module 'matrix'
INFO: [Synth 8-802] inferred FSM for state register 'switch_reg' in module 'pwmMap'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 plusr00 |                              000 |                              000
                 readr00 |                              001 |                              100
                 plusr01 |                              010 |                              001
                 readr01 |                              011 |                              101
                 plusr02 |                              100 |                              010
                 readr02 |                              101 |                              110
                 plusr03 |                              110 |                              011
                 readr03 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r0state_reg' using encoding 'sequential' in module 'matrix'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 plusr10 |                              000 |                              000
                 readr10 |                              001 |                              100
                 plusr11 |                              010 |                              001
                 readr11 |                              011 |                              101
                 plusr12 |                              100 |                              010
                 readr12 |                              101 |                              110
                 plusr13 |                              110 |                              011
                 readr13 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r1state_reg' using encoding 'sequential' in module 'matrix'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 plusr20 |                              000 |                              000
                 readr20 |                              001 |                              100
                 plusr21 |                              010 |                              001
                 readr21 |                              011 |                              101
                 plusr22 |                              100 |                              010
                 readr22 |                              101 |                              110
                 plusr23 |                              110 |                              011
                 readr23 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r2state_reg' using encoding 'sequential' in module 'matrix'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 plusr30 |                              000 |                              000
                 readr30 |                              001 |                              100
                 plusr31 |                              010 |                              001
                 readr31 |                              011 |                              101
                 plusr32 |                              100 |                              010
                 readr32 |                              101 |                              110
                 plusr33 |                              110 |                              011
                 readr33 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r3state_reg' using encoding 'sequential' in module 'matrix'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  multc0 |                             0000 |                             0000
                  readc0 |                             0001 |                             1000
                  multc1 |                             0010 |                             0001
                  readc1 |                             0011 |                             1001
                  multc2 |                             0100 |                             0010
                  readc2 |                             0101 |                             1010
                  multc3 |                             0110 |                             0011
                  readc3 |                             0111 |                             1011
                  plusr0 |                             1000 |                             0100
                  plusr1 |                             1001 |                             0101
                  plusr2 |                             1010 |                             0110
                  plusr3 |                             1011 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matrix'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 descale |                              001 |                               00
                   clamp |                              010 |                               01
                  output |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'switch_reg' using encoding 'one-hot' in module 'pwmMap'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2252.422 ; gain = 635.004 ; free physical = 1389 ; free virtual = 7644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 11    
	   2 Input   31 Bit       Adders := 7     
	   3 Input   28 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 7     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 7     
	   5 Input   10 Bit       Adders := 1     
	   4 Input   10 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 8     
	   3 Input   10 Bit       Adders := 4     
	   3 Input    9 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 17    
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 13    
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 64    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 65    
	   5 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 8     
	  12 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 11    
	  29 Input   29 Bit        Muxes := 7     
	   2 Input   28 Bit        Muxes := 22    
	   2 Input   26 Bit        Muxes := 7     
	  25 Input   25 Bit        Muxes := 6     
	   2 Input   24 Bit        Muxes := 11    
	   2 Input   23 Bit        Muxes := 14    
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 8     
	   4 Input    8 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 46    
	   3 Input    8 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 29    
	   2 Input    4 Bit        Muxes := 17    
	  12 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 20    
	   8 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 13    
	  12 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   8 Input    2 Bit        Muxes := 3     
	  12 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 415   
	   4 Input    1 Bit        Muxes := 14    
	   8 Input    1 Bit        Muxes := 15    
	  12 Input    1 Bit        Muxes := 19    
	   3 Input    1 Bit        Muxes := 9     
	  11 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (A:0xa3d70a)*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+(A:0xa3d70a)*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (A:0xa3d70a)*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+(A:0xa3d70a)*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (A:0xa3d70a)*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+(A:0xa3d70a)*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (A:0xa3d70a)*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+(A:0xa3d70a)*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
WARNING: [Synth 8-7129] Port scl_sensor in module flightController is either unconnected or has no load
WARNING: [Synth 8-7129] Port sda_sensor in module flightController is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2319.367 ; gain = 701.949 ; free physical = 1209 ; free virtual = 7490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fpu         | A*B                       | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu         | (PCIN>>17)+A*B            | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pwmMap      | (A:0xa3d70a)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pwmMap      | (PCIN>>17)+(A:0xa3d70a)*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pwmMap      | (A:0xa3d70a)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pwmMap      | (PCIN>>17)+(A:0xa3d70a)*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pwmMap      | (A:0xa3d70a)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pwmMap      | (PCIN>>17)+(A:0xa3d70a)*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pwmMap      | (A:0xa3d70a)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pwmMap      | (PCIN>>17)+(A:0xa3d70a)*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2319.367 ; gain = 701.949 ; free physical = 1261 ; free virtual = 7531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2319.367 ; gain = 701.949 ; free physical = 1261 ; free virtual = 7531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 2327.367 ; gain = 709.949 ; free physical = 1248 ; free virtual = 7518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 2327.367 ; gain = 709.949 ; free physical = 1244 ; free virtual = 7514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 2327.367 ; gain = 709.949 ; free physical = 1244 ; free virtual = 7514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 2327.367 ; gain = 709.949 ; free physical = 1244 ; free virtual = 7514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 2327.367 ; gain = 709.949 ; free physical = 1244 ; free virtual = 7514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 2327.367 ; gain = 709.949 ; free physical = 1244 ; free virtual = 7514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 2327.367 ; gain = 709.949 ; free physical = 1244 ; free virtual = 7514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fpu         | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu         | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pwmMap      | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pwmMap      | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pwmMap      | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pwmMap      | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pwmMap      | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pwmMap      | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pwmMap      | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pwmMap      | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |  1009|
|3     |DSP48E1 |    10|
|4     |LUT1    |   504|
|5     |LUT2    |  1248|
|6     |LUT3    |  1267|
|7     |LUT4    |  2353|
|8     |LUT5    |  2216|
|9     |LUT6    |  5093|
|10    |MUXF7   |   140|
|11    |FDRE    |  2187|
|12    |FDSE    |    58|
|13    |IBUF    |     3|
|14    |IOBUF   |     1|
|15    |OBUF    |     4|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 2327.367 ; gain = 709.949 ; free physical = 1244 ; free virtual = 7514
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 2327.367 ; gain = 610.184 ; free physical = 1244 ; free virtual = 7514
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 2327.375 ; gain = 709.949 ; free physical = 1244 ; free virtual = 7514
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2330.336 ; gain = 0.000 ; free physical = 1543 ; free virtual = 7813
INFO: [Netlist 29-17] Analyzing 1160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2333.305 ; gain = 0.000 ; free physical = 1539 ; free virtual = 7809
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Synth Design complete | Checksum: f3b1aecf
INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:26 . Memory (MB): peak = 2333.305 ; gain = 1038.988 ; free physical = 1539 ; free virtual = 7809
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1964.826; main = 1647.473; forked = 378.038
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3288.902; main = 2333.305; forked = 969.535
INFO: [Common 17-1381] The checkpoint '/home/mikkel/repoes/ESD3/ESD3-Projekt/integration/integration_i2c_pwmGen_pwmCal_mem.runs/synth_1/flightController.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file flightController_utilization_synth.rpt -pb flightController_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 18:25:36 2023...
