#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jan  8 11:18:51 2021
# Process ID: 2996
# Current directory: D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8720 D:\BELGELER\PROJERLER\VVADO\VERLOG\clk_divider_and_counter\clk_divider_and_counter.xpr
# Log file: D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/vivado.log
# Journal file: D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
file mkdir D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.srcs/constrs_1
file mkdir D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.srcs/constrs_1/new
close [ open D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.srcs/constrs_1/new/counter_constraints.xdc w ]
add_files -fileset constrs_1 D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.srcs/constrs_1/new/counter_constraints.xdc
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
launch_simulation
source count.tcl
add_force {/count/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/count/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/count/rst} -radix hex {1 0ns}
run 10 ns
add_force {/count/rst} -radix hex {0 0ns}
run 10 ns
run 10 ns
run 10 ns
run 100 ns
close_sim
launch_simulation
source count.tcl
add_force {/count/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/count/rst} -radix hex {1 0ns}
run 100 ns
add_force {/count/rst} -radix hex {0 0ns}
run 10 ns
run 100 ns
run 100 ns
close_sim
file mkdir D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.srcs/sim_1/new/counter_tb.v w ]
add_files -fileset sim_1 D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.srcs/sim_1/new/counter_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top counter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source counter_tb.tcl
close_sim
launch_simulation
source counter_tb.tcl
save_wave_config {D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/counter_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/counter_tb_behav.wcfg
set_property xsim.view D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/counter_tb_behav.wcfg [get_filesets sim_1]
close_sim
