I"˝#<p><strong>Full list of publications can be found in my <a href="https://scholar.google.com/citations?user=iBT_uw4AAAAJ&amp;hl=en">google scholar</a></strong></p>

<hr />

<h2 id="selected-journal-papers">Selected Journal Papers</h2>

<h5 id="2022">2022</h5>

<table>
  <tbody>
    <tr>
      <td>[J6]</td>
      <td><strong>Hongxiang Fan</strong>, Martin Ferianc, Zhiqiang Que, Shuanglong Liu, Xinyu Niu, Miguel Rodrigues, Wayne Luk. ‚ÄúFPGA-based Acceleration for Bayesian Convolutional Neural Networks‚Äù, to appear in the <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em> (<strong>TCAD</strong>), 2022.</td>
    </tr>
    <tr>
      <td>[J5]</td>
      <td><strong>Hongxiang Fan</strong>, Martin Ferianc, Zhiqiang Que, Xinyu Niu, Miguel Rodrigues, Wayne Luk. ‚ÄúAccelerating Bayesian Neural Networks via Algorithmic and Hardware Optimizations‚Äù, to appear in the <em>IEEE Transactions on Parallel and Distributed Systems</em> (<strong>TPDS</strong>), 2022.</td>
    </tr>
    <tr>
      <td>[J4]</td>
      <td>Zhiqiang Que, Hiroki Nakahara, Eriko  Nurvitadhi, Andrew  Boutros, <strong>Hongxiang Fan</strong>, Chenglong Zeng, Jiuxi Meng, Kuen Hung Tsoi, Xinyu Niu, Wayne Luk. ‚ÄúRecurrent Neural Networks with Column-wise Matrix-Vector Multiplication on FPGAs‚Äù, <em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</em> (<strong>TVLSI</strong>), Vol 30, Issue 2, February,2022.</td>
    </tr>
  </tbody>
</table>

<h5 id="2021">2021</h5>

<table>
  <tbody>
    <tr>
      <td>[J3]</td>
      <td><strong>Hongxiang Fan</strong>, Shuanglong Liu, Zhiqiang Que, Xinyu Niu, Wayne Luk. ‚ÄúHigh-Performance Acceleration of 2D and 3D CNNs on FPGAs using Static Block Floating-Point‚Äù, <em>IEEE Transactions on Neural Networks and Learning Systems</em> (<strong>TNNLS, IF:12.51</strong>), 2021.</td>
    </tr>
    <tr>
      <td>[J2]</td>
      <td>Shuanglong Liu, <strong>Hongxiang Fan</strong>, Martin Ferianc, Xinyu Niu, Huifeng Shi, and Wayne Luk. ‚ÄúToward Full-Stack Acceleration of Deep Convolutional Neural Networks on FPGAs‚Äù, <em>IEEE Transactions on Neural Networks and Learning Systems</em> (<strong>TNNLS, IF:12.51</strong>), 2021.</td>
    </tr>
  </tbody>
</table>

<h5 id="2018">2018</h5>

<table>
  <tbody>
    <tr>
      <td>[J1]</td>
      <td>Shuanglong Liu, <strong>Hongxiang Fan</strong>, Xinyu Niu, Ho-cheung Ng, Yang Chu, Wayne LUK. ‚ÄúOptimizing CNN-based Segmentation with Deeply Customized Convolutional and Deconvolutional Architectures‚Äù, <em>ACM Transactions on Reconfigurable Technology and Systems</em> (<strong>TRETS</strong>), Vol 11, Issue 3, September, 2018.</td>
    </tr>
  </tbody>
</table>

<hr />

<h2 id="selected-conference-papers">Selected Conference Papers</h2>

<h5 id="2022-1">2022</h5>

<table>
  <tbody>
    <tr>
      <td>[C16]</td>
      <td><strong>Hongxiang Fan</strong>, Ce Guo, Wayne Luk. ‚ÄúOptimizing Quantum Circuit Placement via Machine Learning‚Äù, to appear in the proceedings of the <em>Design Automation Conference</em>, 2022 (<strong>DAC‚Äô22</strong>).</td>
    </tr>
    <tr>
      <td>[C15]</td>
      <td><strong>Hongxiang Fan</strong>, Martin Ferianc, Wayne Luk. ‚ÄúEnabling Fast Uncertainty Estimation by Accelerating Bayesian Transformers‚Äù, to appear in the proceedings of the <em>Design Automation Conference</em>, 2022 (<strong>DAC‚Äô22</strong>).</td>
    </tr>
    <tr>
      <td>[C14]</td>
      <td>Ziwei Wang, Zhiqiang Que, Wayne Luk, <strong>Hongxiang Fan</strong>. ‚ÄúCustomizable FPGA-based Accelerator for Binarized Graph Neural Networks‚Äù, to appear in the proceedings of the <em>IEEE International Symposium on Circuits and Systems</em>, 2022 (<strong>ISCAS‚Äô22</strong>).</td>
    </tr>
    <tr>
      <td>[C13]</td>
      <td><strong>Hongxiang Fan</strong>, Martin Ferianc, Zhiqiang Que, Shuanglong Liu, Xinyu Niu, Wayne Luk. ‚ÄúAlgorithm and Hardware Co-design for Reconfigurable CNN Accelerator‚Äù, in the proceedings of the <em>Asia and South Pacific Design Automation Conference</em>, 2022 (<strong>ASP-DAC‚Äô22</strong>).</td>
    </tr>
  </tbody>
</table>

<h5 id="2021-1">2021</h5>

<table>
  <tbody>
    <tr>
      <td>[C12]</td>
      <td>Martin Ferianc, Zhiqiang Que, <strong>Hongxiang Fan</strong>, Wayne Luk, Miguel Rodrigues. ‚ÄúOptimizing Bayesian Recurrent Neural Networks on an FPGA-based Accelerator‚Äù, in the proceedings of the <em>IEEE International Conference on Field-Programmable Technology</em>, 2021 (<strong>FPT‚Äô21</strong>).</td>
    </tr>
  </tbody>
</table>

<table>
  <tbody>
    <tr>
      <td>[C11]</td>
      <td>Shuanglong Liu, <strong>Hongxiang Fan</strong>, Wayne Luk. ‚ÄúAccelerating Fully Spectral CNNs with Adaptive Activation Functions‚Äù, in the proceedings of the <em>Design, Automation and Test in Europe Conference and Exhibition</em>, 2021 (<strong>DATE‚Äô21</strong>).</td>
    </tr>
  </tbody>
</table>

<table>
  <tbody>
    <tr>
      <td>[C10]</td>
      <td><strong>Hongxiang Fan</strong>, Martin Ferianc, Miguel Rodrigues, Hongyu Zhou, Xinyu Niu, Wayne Luk. ‚ÄúHigh-Performance FPGA-based Accelerator for Bayesian Neural Networks‚Äù, in the proceedings of the <em>Design Automation Conference</em>, 2021 (<strong>DAC‚Äô21</strong>).</td>
    </tr>
  </tbody>
</table>

<h5 id="2020">2020</h5>

<table>
  <tbody>
    <tr>
      <td>[C9]</td>
      <td><strong>Hongxiang Fan</strong>, Martin Ferianc, Shuanglong Liu, Zhiqiang Que, Xinyu Niu, Wayne Luk. ‚ÄúOptimizing FPGA-Based CNN Accelerator Using Differentiable Neural Architecture Search‚Äù, in the proceedings of the <em>IEEE International Conference on Computer Design</em>, 2020 (<strong>ICCD‚Äô20</strong>).</td>
    </tr>
  </tbody>
</table>

<table>
  <tbody>
    <tr>
      <td>[C8]</td>
      <td>Zhiqiang Que, Hiroki Nakahara, Eriko Nurvitadhi, <strong>Hongxiang Fan</strong>, Chenglong Zeng, Jiuxi Meng, Xinyu Niu, Wayne Luk. ‚ÄúOptimizing Reconfigurable Recurrent Neural Networks‚Äù, in the proceedings of the <em>IEEE Annual International Symposium on Field-Programmable Custom Computing Machines</em>, 2020 (<strong>FCCM‚Äô20</strong>).</td>
    </tr>
  </tbody>
</table>

<table>
  <tbody>
    <tr>
      <td>[C7]</td>
      <td>Zhiqiang Que, <strong>Hongxiang Fan</strong>, Jiuxi Meng, Xinyu Niu, Wayne Luk. ‚ÄúCGM-LSTM: A Coarse-Grained Multi-LSTM Accelerator Architecture on A Single FPGA‚Äù, in the proceedings of the <em>IEEE International Conference on Field-Programmable Technology</em>, 2020 (<strong>FPT‚Äô20</strong>).</td>
    </tr>
  </tbody>
</table>

<h5 id="2019">2019</h5>

<table>
  <tbody>
    <tr>
      <td>[C6]</td>
      <td><strong>Hongxiang Fan</strong>, Martin Ferianc, Wayne Luk. ‚ÄúStatic Block Floating-Point Quantization for Convolutional Neural Networks on FPGA‚Äù, in the proceedings of the <em>IEEE International Conference on Field-Programmable Technology</em>, 2019 (<strong>FPT‚Äô19</strong>).</td>
    </tr>
  </tbody>
</table>

<table>
  <tbody>
    <tr>
      <td>[C5]</td>
      <td><strong>Hongxiang Fan</strong>, Cheng Luo, Chenglong Zeng, Martin Ferianc, Zhiqiang Que, Shuanglong Liu, Xinyu Niu, Wayne Luk. ‚ÄúF-E3D: FPGA-based Acceleration of An Efficient 3D Convolutional Neural Networkfor Human Action Recognition‚Äù, in the proceedings of the <em>IEEE International Conference on Application-specific Systems, Architectures and Processors</em>, 2019 (<strong>ASAP‚Äô19</strong>), <a href="https://asap2019.csl.cornell.edu/program.html"><strong>Best Paper Nomination</strong></a>.</td>
    </tr>
  </tbody>
</table>

<h5 id="2018-1">2018</h5>

<table>
  <tbody>
    <tr>
      <td>[C4]</td>
      <td><strong>Hongxiang Fan</strong>, Martin Ferianc, Wayne Luk. ‚ÄúA Real-Time Object Detection Accelerator with Compressed SSDLite on FPGA‚Äù, in the proceedings of the <em>IEEE International Conference on Field-Programmable Technology</em>, 2018 (<strong>FPT‚Äô18</strong>), <a href="http://www.fpt18.sakura.ne.jp/program.html"><strong>Best Paper Nomination</strong></a>.</td>
    </tr>
  </tbody>
</table>

<table>
  <tbody>
    <tr>
      <td>[C3]</td>
      <td>Shuanglong Liu, Chenglong Zeng, <strong>Hongxiang Fan</strong>, Wayne Luk. ‚ÄúMemory-Efficient Architecture for Accelerating Generative Networks on FPGAs‚Äù, in the proceedings of the <em>IEEE International Conference on Field-Programmable Technology</em>, 2018 (<strong>FPT‚Äô18</strong>).</td>
    </tr>
  </tbody>
</table>

<table>
  <tbody>
    <tr>
      <td>[C2]</td>
      <td><strong>Hongxiang Fan</strong>, Ho-cheung Ng, Wayne Luk. ‚ÄúReconfigurable Acceleration of 3D-CNNs for Human Action Recognition with Block Floating-Point Representation‚Äù, in the proceedings of the <em>IEEE International Conference on Field Programmable Logic and Applications</em>, 2018 (<strong>FPL‚Äô18</strong>).</td>
    </tr>
  </tbody>
</table>

<h5 id="2017">2017</h5>

<table>
  <tbody>
    <tr>
      <td>[C1]</td>
      <td><strong>Hongxiang Fan</strong>, Xinyu Niu, Qiang Liu, Wayne Luk. ‚ÄúF-C3D: FPGA-based 3-Dimensional Convolutional Neural Network‚Äù, in the proceedings of the <em>IEEE International Conference on Field Programmable Logic and Applications</em>, 2017 (<strong>FPL‚Äô17</strong>).</td>
    </tr>
  </tbody>
</table>

<hr />
:ET