root@finn_dev_eveneiha:/home/eveneiha/finn/workspace/finn# python finn_build.py 
🧪 Thresholds Before streamline:
- MultiThreshold_0_param0: min=-1.0134375095367432, max=1.0054888725280762
- MultiThreshold_1_param0: min=-5.7010297775268555, max=5.656315803527832
- MultiThreshold_2_param0: min=0.017701823264360428, max=9.010228157043457
- MultiThreshold_3_param0: min=-9.10604476928711, max=9.034624099731445
- MultiThreshold_4_param0: min=-7.847347259521484, max=7.785799026489258
- MultiThreshold_5_param0: min=0.008307892829179764, max=4.22871732711792
- MultiThreshold_6_param0: min=-4.345507621765137, max=4.31142520904541
- MultiThreshold_7_param0: min=-1.5232014656066895, max=1.5112547874450684
- MultiThreshold_8_param0: min=0.005811078939586878, max=2.957839250564575
- MultiThreshold_9_param0: min=-1.4134830236434937, max=1.4023969173431396
📐📐📐📐📐 Original input shape: [1, 8, 65, 1]
📐📐📐📐📐 Updated output shape: [1, 8, 17, 1]
📐📐📐📐📐 Set normal/folded shape:  [1, 8, 17, 1] [1, 8, 17, 1, 1]
🔀 Skipping over Mul node: Mul_0
📐 Original Mul output shape : [1, 8, 65, 1]
📐 Updated Mul output shape to [1, 8, 17, 1]
📐 Set StreamingSlice output shape: [1, 8, 17, 1]
  FINN Attr start_idx: 0
  FINN Attr slice_length: 17
  FINN Attr axis: 2
  FINN Attr step: 4
  FINN Attr input_shape: [1, 8, 65, 1]
  FINN Attr output_shape: [1, 8, 17, 1]
----------------------------------------------------
🧪 Thresholds after streamline:
- MultiThreshold_0_param0: min=-1.0134375095367432, max=1.0054888725280762
- MultiThreshold_1_param0: min=-44367.0, max=56548.0
- MultiThreshold_2_param0: min=-405.0, max=140582.0
- MultiThreshold_3_param0: min=0.0, max=256.0
- MultiThreshold_4_param0: min=-39421.0, max=40977.0
- MultiThreshold_6_param0: min=0.0, max=256.0
- MultiThreshold_7_param0: min=-56458.0, max=37819.0
- MultiThreshold_8_param0: min=-30117.0, max=518766.0
- MultiThreshold_9_param0: min=0.0, max=121.0
- MultiThreshold_5_param0: min=-1685.83837890625, max=66685.109375
/usr/local/lib/python3.10/dist-packages/qonnx/transformation/infer_data_layouts.py:127: UserWarning: Assuming 4D input is NCHW
  warnings.warn("Assuming 4D input is NCHW")
🔧 Rewired StreamingSlice_0.input[0] to MatMul_3_out0 (patched over Transpose_7)
✅ Inserted 'Transpose_7' before 'MultiThreshold_5', patched consumers.
🚀 Found node StreamingSlice_0 (StreamingSlice) to convert output tensor(s) to NHWC.
📐 Updated output StreamingSlice_0_out0 normal shape from [1, 8, 17, 1] to [1, 17, 1, 8]
📐 Updateed input_shape attr of StreamingSlice_0 input shape from [1, 65, 1, 8] to [1, 65, 1, 8]
📐 Skipping non-4D output StreamingSlice_0_out0 with shape [1, 8, 17, 1]
📐 Skipping non-4D output StreamingSlice_0_out0 with shape [1, 8, 17, 1]
📐 Skipping non-4D output StreamingSlice_0_out0 with shape [1, 8, 17, 1]
📐 Skipping non-4D output StreamingSlice_0_out0 with shape [1, 8, 17, 1]
Attempting to update axis based on layout change...
✅ Updated attribute axis of StreamingSlice_0 from 2 to 1 for NHWC.
📐 Updated folded shape [1, 8, 17, 1, 1] -> [1, 17, 1, 8, 1]
No changes made to the model.
INT8
UINT8
INT8
INT8
UINT8
INT8
INT8
UINT8
INT8
/home/eveneiha/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_0: INT32 -> INT18 
  warnings.warn(warn_str)
/home/eveneiha/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_1: INT32 -> INT19 
  warnings.warn(warn_str)
/home/eveneiha/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_3: INT32 -> INT19 
  warnings.warn(warn_str)
/home/eveneiha/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_4: INT32 -> INT20 
  warnings.warn(warn_str)
/home/eveneiha/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_6: INT32 -> INT20 
  warnings.warn(warn_str)
/home/eveneiha/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_7: INT32 -> INT21 
  warnings.warn(warn_str)
0: MultiThreshold_0 (MultiThreshold) - domain: qonnx.custom_op.general
1: Transpose_0 (Transpose) - domain: 
2: ConvolutionInputGenerator_0 (ConvolutionInputGenerator) - domain: finn.custom_op.fpgadataflow
3: MVAU_0 (MVAU) - domain: finn.custom_op.fpgadataflow
4: Thresholding_0 (Thresholding) - domain: finn.custom_op.fpgadataflow
5: ConvolutionInputGenerator_1 (ConvolutionInputGenerator) - domain: finn.custom_op.fpgadataflow
6: MVAU_1 (MVAU) - domain: finn.custom_op.fpgadataflow
7: Thresholding_1 (Thresholding) - domain: finn.custom_op.fpgadataflow
8: Thresholding_2 (Thresholding) - domain: finn.custom_op.fpgadataflow
9: ConvolutionInputGenerator_2 (ConvolutionInputGenerator) - domain: finn.custom_op.fpgadataflow
10: MVAU_2 (MVAU) - domain: finn.custom_op.fpgadataflow
11: Thresholding_3 (Thresholding) - domain: finn.custom_op.fpgadataflow
12: ConvolutionInputGenerator_3 (ConvolutionInputGenerator) - domain: finn.custom_op.fpgadataflow
13: MVAU_3 (MVAU) - domain: finn.custom_op.fpgadataflow
14: StreamingSlice_0 (StreamingSlice) - domain: finn.custom_op.fpgadataflow
15: Thresholding_4 (Thresholding) - domain: finn.custom_op.fpgadataflow
16: Thresholding_5 (Thresholding) - domain: finn.custom_op.fpgadataflow
17: ConvolutionInputGenerator_4 (ConvolutionInputGenerator) - domain: finn.custom_op.fpgadataflow
18: MVAU_4 (MVAU) - domain: finn.custom_op.fpgadataflow
19: Thresholding_6 (Thresholding) - domain: finn.custom_op.fpgadataflow
20: ConvolutionInputGenerator_5 (ConvolutionInputGenerator) - domain: finn.custom_op.fpgadataflow
21: MVAU_5 (MVAU) - domain: finn.custom_op.fpgadataflow
22: Thresholding_7 (Thresholding) - domain: finn.custom_op.fpgadataflow
23: Thresholding_8 (Thresholding) - domain: finn.custom_op.fpgadataflow
24: MVAU_6 (MVAU) - domain: finn.custom_op.fpgadataflow
25: Transpose_1 (Transpose) - domain: 
26: Mul_0 (Mul) - domain: 
27: Reshape_0 (Reshape) - domain: 
StreamingSlice StreamingSlice_hls_0: Input/Output FINN DataType: INT20
StreamingSlice StreamingSlice_hls_0: HLS DataType: ap_int<20>
StreamingSlice StreamingSlice_hls_0: NumChannels passed to HLS: 1
Generated C++ wrapper: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0.cpp
Copying /home/eveneiha/finn/src/finn/custom_op/fpgadataflow/hls/streaming_slice.hpp to /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/streaming_slice.hpp
Generated HLS Tcl script: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/run_hls.tcl
Running HLS command: cd /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2 && vitis_hls -f run_hls.tcl

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed May  7 12:16:56 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
/tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcl8.6/tzdata/Europe/Dublin can't be opened.
INFO: [HLS 200-10] For user 'root' on host 'finn_dev_eveneiha' (Linux_x86_64 version 6.8.0-52-generic) on Wed May 07 12:16:58 +0000 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.1 LTS
INFO: [HLS 200-10] In directory '/home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project StreamingSlice_top_Slice_0_prj 
INFO: [HLS 200-10] Creating and opening project '/home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj'.
INFO: [HLS 200-1510] Running: set_top StreamingSlice_top_Slice_0 
INFO: [HLS 200-1510] Running: add_files StreamingSlice_top_Slice_0.cpp 
INFO: [HLS 200-10] Adding design file 'StreamingSlice_top_Slice_0.cpp' to the project
INFO: [HLS 200-1510] Running: add_files streaming_slice.hpp -cflags -I./ 
INFO: [HLS 200-10] Adding design file 'streaming_slice.hpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10.0 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 236.070 MB.
INFO: [HLS 200-10] Analyzing design file 'StreamingSlice_top_Slice_0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.12 seconds. CPU system time: 0.72 seconds. Elapsed time: 2.99 seconds; current allocated memory: 237.879 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< ReadInputHLoop> at ./streaming_slice.hpp:24:5 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.65 seconds. CPU system time: 0.52 seconds. Elapsed time: 6.96 seconds; current allocated memory: 247.523 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 247.523 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 247.523 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 247.633 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 269.059 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.312 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'StreamingSlice_top_Slice_0' ...
WARNING: [SYN 201-103] Legalizing function name 'StreamingSlice<ap_int<20>, 65u, 1u, 17u, 0u, 4u>' to 'StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'ReadInputHLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 270.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingSlice_top_Slice_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s' pipeline 'ReadInputHLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingSlice_top_Slice_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'StreamingSlice_top_Slice_0/in0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'StreamingSlice_top_Slice_0/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'StreamingSlice_top_Slice_0' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingSlice_top_Slice_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 270.301 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 272.152 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 273.672 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for StreamingSlice_top_Slice_0.
INFO: [VLOG 209-307] Generating Verilog RTL for StreamingSlice_top_Slice_0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.94 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:10; Allocated memory: 37.602 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -output /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/export.zip -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed May  7 12:17:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/solution1_data.json outdir=/home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/impl/ip srcdir=/home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/impl/ip/misc
INFO: Copied 7 verilog file(s) to /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/impl/ip/hdl/verilog
INFO: Copied 4 vhdl file(s) to /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/impl/ip/hdl/vhdl
INFO: Import ports from HDL: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/impl/ip/hdl/vhdl/StreamingSlice_top_Slice_0.vhd (StreamingSlice_top_Slice_0)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add axi4stream interface in0
INFO: Add axi4stream interface out_r
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/impl/ip/component.xml
INFO: Created IP archive /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/StreamingSlice_top_Slice_0_prj/solution1/impl/ip/xilinx_com_hls_StreamingSlice_top_Slice_0_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Wed May  7 12:17:19 2025...
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:20; Allocated memory: 4.094 MB.
INFO: [HLS 200-112] Total CPU user time: 14.85 seconds. Total CPU system time: 2.77 seconds. Total elapsed time: 33.15 seconds; peak allocated memory: 277.766 MB.
HLS exit code: 0
Found IP archive: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/export.zip
Unzipping to: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/ip
Running unzip: unzip -oq /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/export.zip -d /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/ip
✅ Generated and unzipped StreamingSlice HLS IP in /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/ip
✅ HLS project generation complete for StreamingSlice_hls_0 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingSlice_hls_0
  warnings.warn("Using pre-existing IP for %s" % node.name)
🧹 Generating IP for StreamingFIFO_rtl_0 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_0_4jogz34i
[connect_clk_rst] Handling node: StreamingFIFO_rtl_0 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for ConvolutionInputGenerator_rtl_0 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_4o_w_h9z
[connect_clk_rst] Handling node: ConvolutionInputGenerator_rtl_0 (op_type=ConvolutionInputGenerator_rtl)
🧹 Generating IP for StreamingFIFO_rtl_1 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_1_9zofwul7
[connect_clk_rst] Handling node: StreamingFIFO_rtl_1 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for MVAU_rtl_0 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_MVAU_rtl_0_lqjuz2ux
[connect_clk_rst] Handling node: MVAU_rtl_0 (op_type=MVAU_rtl)
🧹 Generating IP for StreamingFIFO_rtl_2 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_2_r332xlpn
[connect_clk_rst] Handling node: StreamingFIFO_rtl_2 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for Thresholding_rtl_0 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_Thresholding_rtl_0_qg5pnq2g
[connect_clk_rst] Handling node: Thresholding_rtl_0 (op_type=Thresholding_rtl)
🧹 Generating IP for StreamingFIFO_rtl_3 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_3_r22w53hx
[connect_clk_rst] Handling node: StreamingFIFO_rtl_3 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataWidthConverter_rtl_0 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_ep3lxu_4
[connect_clk_rst] Handling node: StreamingDataWidthConverter_rtl_0 (op_type=StreamingDataWidthConverter_rtl)
🧹 Generating IP for StreamingFIFO_rtl_4 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_4_mb_kw5nt
[connect_clk_rst] Handling node: StreamingFIFO_rtl_4 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for ConvolutionInputGenerator_rtl_1 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_9kidz9ym
[connect_clk_rst] Handling node: ConvolutionInputGenerator_rtl_1 (op_type=ConvolutionInputGenerator_rtl)
🧹 Generating IP for StreamingFIFO_rtl_5 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_5_1z2qzdqo
[connect_clk_rst] Handling node: StreamingFIFO_rtl_5 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataWidthConverter_rtl_1 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qbfx3o_n
[connect_clk_rst] Handling node: StreamingDataWidthConverter_rtl_1 (op_type=StreamingDataWidthConverter_rtl)
🧹 Generating IP for StreamingFIFO_rtl_6 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_6_skqb5tbc
[connect_clk_rst] Handling node: StreamingFIFO_rtl_6 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for MVAU_rtl_1 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_MVAU_rtl_1_2z_ckh2l
[connect_clk_rst] Handling node: MVAU_rtl_1 (op_type=MVAU_rtl)
🧹 Generating IP for StreamingFIFO_rtl_7 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_7_j6ga4fst
[connect_clk_rst] Handling node: StreamingFIFO_rtl_7 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for Thresholding_rtl_1 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_Thresholding_rtl_1_cyj3m9k9
[connect_clk_rst] Handling node: Thresholding_rtl_1 (op_type=Thresholding_rtl)
🧹 Generating IP for StreamingFIFO_rtl_8 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_8_kluuo75w
[connect_clk_rst] Handling node: StreamingFIFO_rtl_8 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for Thresholding_rtl_2 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_Thresholding_rtl_2_q_0k9ldw
[connect_clk_rst] Handling node: Thresholding_rtl_2 (op_type=Thresholding_rtl)
🧹 Generating IP for StreamingFIFO_rtl_9 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_9_8hhj1wyn
[connect_clk_rst] Handling node: StreamingFIFO_rtl_9 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataWidthConverter_rtl_2 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_mtsqe3pd
[connect_clk_rst] Handling node: StreamingDataWidthConverter_rtl_2 (op_type=StreamingDataWidthConverter_rtl)
🧹 Generating IP for StreamingFIFO_rtl_10 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_10_7jfql_60
[connect_clk_rst] Handling node: StreamingFIFO_rtl_10 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for ConvolutionInputGenerator_rtl_2 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_al6g6pu8
[connect_clk_rst] Handling node: ConvolutionInputGenerator_rtl_2 (op_type=ConvolutionInputGenerator_rtl)
🧹 Generating IP for StreamingFIFO_rtl_11 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_11_y18l2brr
[connect_clk_rst] Handling node: StreamingFIFO_rtl_11 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataWidthConverter_rtl_3 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_n347_ihp
[connect_clk_rst] Handling node: StreamingDataWidthConverter_rtl_3 (op_type=StreamingDataWidthConverter_rtl)
🧹 Generating IP for StreamingFIFO_rtl_12 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_12_6wxoo9em
[connect_clk_rst] Handling node: StreamingFIFO_rtl_12 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for MVAU_rtl_2 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_MVAU_rtl_2_vfjgb_15
[connect_clk_rst] Handling node: MVAU_rtl_2 (op_type=MVAU_rtl)
🧹 Generating IP for StreamingFIFO_rtl_13 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_13_bi08p45n
[connect_clk_rst] Handling node: StreamingFIFO_rtl_13 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for Thresholding_rtl_3 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_Thresholding_rtl_3_785rxvqh
[connect_clk_rst] Handling node: Thresholding_rtl_3 (op_type=Thresholding_rtl)
🧹 Generating IP for StreamingFIFO_rtl_14 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_14_0lk3wg5z
[connect_clk_rst] Handling node: StreamingFIFO_rtl_14 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataWidthConverter_rtl_4 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_zcp2piwd
[connect_clk_rst] Handling node: StreamingDataWidthConverter_rtl_4 (op_type=StreamingDataWidthConverter_rtl)
🧹 Generating IP for StreamingFIFO_rtl_15 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_15_r4g4frbf
[connect_clk_rst] Handling node: StreamingFIFO_rtl_15 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for ConvolutionInputGenerator_rtl_3 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_kfwus4c2
[connect_clk_rst] Handling node: ConvolutionInputGenerator_rtl_3 (op_type=ConvolutionInputGenerator_rtl)
🧹 Generating IP for StreamingFIFO_rtl_16 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_16_uy_ex529
[connect_clk_rst] Handling node: StreamingFIFO_rtl_16 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataWidthConverter_rtl_5 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_370950ft
[connect_clk_rst] Handling node: StreamingDataWidthConverter_rtl_5 (op_type=StreamingDataWidthConverter_rtl)
🧹 Generating IP for StreamingFIFO_rtl_17 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_17_7x9jveud
[connect_clk_rst] Handling node: StreamingFIFO_rtl_17 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for MVAU_rtl_3 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_MVAU_rtl_3_zbe7wq64
[connect_clk_rst] Handling node: MVAU_rtl_3 (op_type=MVAU_rtl)
🧹 Generating IP for StreamingFIFO_rtl_18 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_18_yeudriil
[connect_clk_rst] Handling node: StreamingFIFO_rtl_18 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingSlice_hls_0 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/ip
Using IP Path for IPI: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/ip
Instantiating IP with VLNV: xilinx.com:hls:StreamingSlice_top_Slice_0:1.0
[connect_clk_rst] Handling node: StreamingSlice_hls_0 (op_type=StreamingSlice_hls)
🧹 Generating IP for StreamingFIFO_rtl_19 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_19_riqdjgny
[connect_clk_rst] Handling node: StreamingFIFO_rtl_19 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for Thresholding_rtl_4 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_Thresholding_rtl_4_zr7lkodu
[connect_clk_rst] Handling node: Thresholding_rtl_4 (op_type=Thresholding_rtl)
🧹 Generating IP for StreamingFIFO_rtl_20 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_20_5cdqo_96
[connect_clk_rst] Handling node: StreamingFIFO_rtl_20 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for Thresholding_rtl_5 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_Thresholding_rtl_5_so1cvpo3
[connect_clk_rst] Handling node: Thresholding_rtl_5 (op_type=Thresholding_rtl)
🧹 Generating IP for StreamingFIFO_rtl_21 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_21_2f2h4n_1
[connect_clk_rst] Handling node: StreamingFIFO_rtl_21 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataWidthConverter_rtl_6 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_3_gdeieu
[connect_clk_rst] Handling node: StreamingDataWidthConverter_rtl_6 (op_type=StreamingDataWidthConverter_rtl)
🧹 Generating IP for StreamingFIFO_rtl_22 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_22_6kzj7y3j
[connect_clk_rst] Handling node: StreamingFIFO_rtl_22 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for ConvolutionInputGenerator_rtl_4 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_q_seirl_
[connect_clk_rst] Handling node: ConvolutionInputGenerator_rtl_4 (op_type=ConvolutionInputGenerator_rtl)
🧹 Generating IP for StreamingFIFO_rtl_23 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_23_ehycssfj
[connect_clk_rst] Handling node: StreamingFIFO_rtl_23 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataWidthConverter_rtl_7 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_k8987rh_
[connect_clk_rst] Handling node: StreamingDataWidthConverter_rtl_7 (op_type=StreamingDataWidthConverter_rtl)
🧹 Generating IP for StreamingFIFO_rtl_24 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_24_935_lxem
[connect_clk_rst] Handling node: StreamingFIFO_rtl_24 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for MVAU_rtl_4 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_MVAU_rtl_4_mn3g9k5f
[connect_clk_rst] Handling node: MVAU_rtl_4 (op_type=MVAU_rtl)
🧹 Generating IP for StreamingFIFO_rtl_25 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_25_8wjvb2ql
[connect_clk_rst] Handling node: StreamingFIFO_rtl_25 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for Thresholding_rtl_6 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_Thresholding_rtl_6_1sco28ue
[connect_clk_rst] Handling node: Thresholding_rtl_6 (op_type=Thresholding_rtl)
🧹 Generating IP for StreamingFIFO_rtl_26 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_26_s3pzzyca
[connect_clk_rst] Handling node: StreamingFIFO_rtl_26 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataWidthConverter_rtl_8 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_rm_v0k0w
[connect_clk_rst] Handling node: StreamingDataWidthConverter_rtl_8 (op_type=StreamingDataWidthConverter_rtl)
🧹 Generating IP for StreamingFIFO_rtl_27 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_27_e4hnvvkq
[connect_clk_rst] Handling node: StreamingFIFO_rtl_27 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for ConvolutionInputGenerator_rtl_5 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_sm_ayevb
[connect_clk_rst] Handling node: ConvolutionInputGenerator_rtl_5 (op_type=ConvolutionInputGenerator_rtl)
🧹 Generating IP for StreamingFIFO_rtl_28 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_28_ki0j99ke
[connect_clk_rst] Handling node: StreamingFIFO_rtl_28 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataWidthConverter_rtl_9 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_9d8nuvpn
[connect_clk_rst] Handling node: StreamingDataWidthConverter_rtl_9 (op_type=StreamingDataWidthConverter_rtl)
🧹 Generating IP for StreamingFIFO_rtl_29 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_29_iviov7uv
[connect_clk_rst] Handling node: StreamingFIFO_rtl_29 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for MVAU_rtl_5 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_MVAU_rtl_5_kzig7osk
[connect_clk_rst] Handling node: MVAU_rtl_5 (op_type=MVAU_rtl)
🧹 Generating IP for StreamingFIFO_rtl_30 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_30_btlhkv2_
[connect_clk_rst] Handling node: StreamingFIFO_rtl_30 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for Thresholding_rtl_7 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_Thresholding_rtl_7_0w6sisax
[connect_clk_rst] Handling node: Thresholding_rtl_7 (op_type=Thresholding_rtl)
🧹 Generating IP for StreamingFIFO_rtl_31 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_31_esjcqdc2
[connect_clk_rst] Handling node: StreamingFIFO_rtl_31 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for Thresholding_rtl_8 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_Thresholding_rtl_8_wqu0e6fl
[connect_clk_rst] Handling node: Thresholding_rtl_8 (op_type=Thresholding_rtl)
🧹 Generating IP for StreamingFIFO_rtl_32 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_32_e0kucugp
[connect_clk_rst] Handling node: StreamingFIFO_rtl_32 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for MVAU_rtl_6 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_MVAU_rtl_6_vg3v056r
[connect_clk_rst] Handling node: MVAU_rtl_6 (op_type=MVAU_rtl)
🧹 Generating IP for StreamingFIFO_rtl_33 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingFIFO_rtl_33_1x0zq5ge
[connect_clk_rst] Handling node: StreamingFIFO_rtl_33 (op_type=StreamingFIFO_rtl)
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3807:8: Duplicate declaration of module: 'thresholding_axi'
 3807 | module thresholding_axi #(
      |        ^~~~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3499:8: ... Location of original declaration
 3499 | module thresholding_axi #(
      |        ^~~~~~~~~~~~~~~~
                 ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
                 ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4000:8: Duplicate declaration of module: 'dwc'
 4000 | module dwc #(
      |        ^~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:559:8: ... Location of original declaration
  559 | module dwc #(
      |        ^~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:5742:8: Duplicate declaration of module: 'thresholding'
 5742 | module thresholding #(
      |        ^~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4306:8: ... Location of original declaration
 4306 | module thresholding #(
      |        ^~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:6098:8: Duplicate declaration of module: 'dwc'
 6098 | module dwc #(
      |        ^~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:559:8: ... Location of original declaration
  559 | module dwc #(
      |        ^~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:6422:8: Duplicate declaration of module: 'thresholding'
 6422 | module thresholding #(
      |        ^~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4306:8: ... Location of original declaration
 4306 | module thresholding #(
      |        ^~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:6948:8: Duplicate declaration of module: 'thresholding'
 6948 | module thresholding #(
      |        ^~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4306:8: ... Location of original declaration
 4306 | module thresholding #(
      |        ^~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:7732:8: Duplicate declaration of module: 'thresholding_axi'
 7732 | module thresholding_axi #(
      |        ^~~~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3499:8: ... Location of original declaration
 3499 | module thresholding_axi #(
      |        ^~~~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:8156:8: Duplicate declaration of module: 'axi4lite_if'
 8156 | module axi4lite_if
      |        ^~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3137:8: ... Location of original declaration
 3137 | module axi4lite_if
      |        ^~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:9613:8: Duplicate declaration of module: 'axi4lite_if'
 9613 | module axi4lite_if
      |        ^~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3137:8: ... Location of original declaration
 3137 | module axi4lite_if
      |        ^~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:10963:8: Duplicate declaration of module: 'dwc'
10963 | module dwc #(
      |        ^~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:559:8: ... Location of original declaration
  559 | module dwc #(
      |        ^~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:12426:8: Duplicate declaration of module: 'dwc_axi'
12426 | module dwc_axi #(
      |        ^~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:6259:8: ... Location of original declaration
 6259 | module dwc_axi #(
      |        ^~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:12813:8: Duplicate declaration of module: 'thresholding_axi'
12813 | module thresholding_axi #(
      |        ^~~~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3499:8: ... Location of original declaration
 3499 | module thresholding_axi #(
      |        ^~~~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13538:8: Duplicate declaration of module: 'dwc_axi'
13538 | module dwc_axi #(
      |        ^~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:6259:8: ... Location of original declaration
 6259 | module dwc_axi #(
      |        ^~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13938:8: Duplicate declaration of module: 'thresholding'
13938 | module thresholding #(
      |        ^~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4306:8: ... Location of original declaration
 4306 | module thresholding #(
      |        ^~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:16986:8: Duplicate declaration of module: 'axi4lite_if'
16986 | module axi4lite_if
      |        ^~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3137:8: ... Location of original declaration
 3137 | module axi4lite_if
      |        ^~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:17982:8: Duplicate declaration of module: 'swg_controller'
17982 | module swg_controller
      |        ^~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13287:8: ... Location of original declaration
13287 | module swg_controller
      |        ^~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:18097:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
18097 | module swg_cyclic_buffer_addressable #(
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13402:8: ... Location of original declaration
13402 | module swg_cyclic_buffer_addressable #(
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:18124:8: Duplicate declaration of module: 'swg_reg_buffer'
18124 | module swg_reg_buffer
      |        ^~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13429:8: ... Location of original declaration
13429 | module swg_reg_buffer
      |        ^~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:18153:8: Duplicate declaration of module: 'swg_ram_buffer'
18153 | module swg_ram_buffer
      |        ^~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13458:8: ... Location of original declaration
13458 | module swg_ram_buffer
      |        ^~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:18240:8: Duplicate declaration of module: 'thresholding_axi'
18240 | module thresholding_axi #(
      |        ^~~~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3499:8: ... Location of original declaration
 3499 | module thresholding_axi #(
      |        ^~~~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:18819:8: Duplicate declaration of module: 'dwc'
18819 | module dwc #(
      |        ^~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:559:8: ... Location of original declaration
  559 | module dwc #(
      |        ^~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:19671:8: Duplicate declaration of module: 'thresholding'
19671 | module thresholding #(
      |        ^~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4306:8: ... Location of original declaration
 4306 | module thresholding #(
      |        ^~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:20339:8: Duplicate declaration of module: 'dwc'
20339 | module dwc #(
      |        ^~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:559:8: ... Location of original declaration
  559 | module dwc #(
      |        ^~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:22101:8: Duplicate declaration of module: 'thresholding_axi'
22101 | module thresholding_axi #(
      |        ^~~~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3499:8: ... Location of original declaration
 3499 | module thresholding_axi #(
      |        ^~~~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:23015:8: Duplicate declaration of module: 'thresholding'
23015 | module thresholding #(
      |        ^~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4306:8: ... Location of original declaration
 4306 | module thresholding #(
      |        ^~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:23371:8: Duplicate declaration of module: 'dwc_axi'
23371 | module dwc_axi #(
      |        ^~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:6259:8: ... Location of original declaration
 6259 | module dwc_axi #(
      |        ^~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:23439:8: Duplicate declaration of module: 'swg_controller'
23439 | module swg_controller
      |        ^~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13287:8: ... Location of original declaration
13287 | module swg_controller
      |        ^~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:23554:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
23554 | module swg_cyclic_buffer_addressable #(
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13402:8: ... Location of original declaration
13402 | module swg_cyclic_buffer_addressable #(
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:23581:8: Duplicate declaration of module: 'swg_reg_buffer'
23581 | module swg_reg_buffer
      |        ^~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13429:8: ... Location of original declaration
13429 | module swg_reg_buffer
      |        ^~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:23610:8: Duplicate declaration of module: 'swg_ram_buffer'
23610 | module swg_ram_buffer
      |        ^~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13458:8: ... Location of original declaration
13458 | module swg_ram_buffer
      |        ^~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25596:8: Duplicate declaration of module: 'dwc_axi'
25596 | module dwc_axi #(
      |        ^~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:6259:8: ... Location of original declaration
 6259 | module dwc_axi #(
      |        ^~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:30849:8: Duplicate declaration of module: 'axi4lite_if'
30849 | module axi4lite_if
      |        ^~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3137:8: ... Location of original declaration
 3137 | module axi4lite_if
      |        ^~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:31359:8: Duplicate declaration of module: 'axi4lite_if'
31359 | module axi4lite_if
      |        ^~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3137:8: ... Location of original declaration
 3137 | module axi4lite_if
      |        ^~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:32491:8: Duplicate declaration of module: 'thresholding_axi'
32491 | module thresholding_axi #(
      |        ^~~~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3499:8: ... Location of original declaration
 3499 | module thresholding_axi #(
      |        ^~~~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:32684:8: Duplicate declaration of module: 'dwc_axi'
32684 | module dwc_axi #(
      |        ^~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:6259:8: ... Location of original declaration
 6259 | module dwc_axi #(
      |        ^~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:33188:8: Duplicate declaration of module: 'swg_controller'
33188 | module swg_controller
      |        ^~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13287:8: ... Location of original declaration
13287 | module swg_controller
      |        ^~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:33303:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
33303 | module swg_cyclic_buffer_addressable #(
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13402:8: ... Location of original declaration
13402 | module swg_cyclic_buffer_addressable #(
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:33330:8: Duplicate declaration of module: 'swg_reg_buffer'
33330 | module swg_reg_buffer
      |        ^~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13429:8: ... Location of original declaration
13429 | module swg_reg_buffer
      |        ^~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:33359:8: Duplicate declaration of module: 'swg_ram_buffer'
33359 | module swg_ram_buffer
      |        ^~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13458:8: ... Location of original declaration
13458 | module swg_ram_buffer
      |        ^~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:33439:8: Duplicate declaration of module: 'dwc_axi'
33439 | module dwc_axi #(
      |        ^~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:6259:8: ... Location of original declaration
 6259 | module dwc_axi #(
      |        ^~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:33623:8: Duplicate declaration of module: 'thresholding_axi'
33623 | module thresholding_axi #(
      |        ^~~~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3499:8: ... Location of original declaration
 3499 | module thresholding_axi #(
      |        ^~~~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:34127:8: Duplicate declaration of module: 'swg_controller'
34127 | module swg_controller
      |        ^~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13287:8: ... Location of original declaration
13287 | module swg_controller
      |        ^~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:34242:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
34242 | module swg_cyclic_buffer_addressable #(
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13402:8: ... Location of original declaration
13402 | module swg_cyclic_buffer_addressable #(
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:34269:8: Duplicate declaration of module: 'swg_reg_buffer'
34269 | module swg_reg_buffer
      |        ^~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13429:8: ... Location of original declaration
13429 | module swg_reg_buffer
      |        ^~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:34298:8: Duplicate declaration of module: 'swg_ram_buffer'
34298 | module swg_ram_buffer
      |        ^~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13458:8: ... Location of original declaration
13458 | module swg_ram_buffer
      |        ^~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:35333:8: Duplicate declaration of module: 'axi4lite_if'
35333 | module axi4lite_if
      |        ^~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3137:8: ... Location of original declaration
 3137 | module axi4lite_if
      |        ^~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:35703:8: Duplicate declaration of module: 'thresholding'
35703 | module thresholding #(
      |        ^~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4306:8: ... Location of original declaration
 4306 | module thresholding #(
      |        ^~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:36066:8: Duplicate declaration of module: 'thresholding_axi'
36066 | module thresholding_axi #(
      |        ^~~~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3499:8: ... Location of original declaration
 3499 | module thresholding_axi #(
      |        ^~~~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:36663:8: Duplicate declaration of module: 'swg_controller'
36663 | module swg_controller
      |        ^~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13287:8: ... Location of original declaration
13287 | module swg_controller
      |        ^~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:36778:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
36778 | module swg_cyclic_buffer_addressable #(
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13402:8: ... Location of original declaration
13402 | module swg_cyclic_buffer_addressable #(
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:36805:8: Duplicate declaration of module: 'swg_reg_buffer'
36805 | module swg_reg_buffer
      |        ^~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13429:8: ... Location of original declaration
13429 | module swg_reg_buffer
      |        ^~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:36834:8: Duplicate declaration of module: 'swg_ram_buffer'
36834 | module swg_ram_buffer
      |        ^~~~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13458:8: ... Location of original declaration
13458 | module swg_ram_buffer
      |        ^~~~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37594:8: Duplicate declaration of module: 'dwc'
37594 | module dwc #(
      |        ^~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:559:8: ... Location of original declaration
  559 | module dwc #(
      |        ^~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37939:8: Duplicate declaration of module: 'dwc_axi'
37939 | module dwc_axi #(
      |        ^~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:6259:8: ... Location of original declaration
 6259 | module dwc_axi #(
      |        ^~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:38599:8: Duplicate declaration of module: 'axi4lite_if'
38599 | module axi4lite_if
      |        ^~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3137:8: ... Location of original declaration
 3137 | module axi4lite_if
      |        ^~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:38815:8: Duplicate declaration of module: 'dwc'
38815 | module dwc #(
      |        ^~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:559:8: ... Location of original declaration
  559 | module dwc #(
      |        ^~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:38974:8: Duplicate declaration of module: 'axi4lite_if'
38974 | module axi4lite_if
      |        ^~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3137:8: ... Location of original declaration
 3137 | module axi4lite_if
      |        ^~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39561:8: Duplicate declaration of module: 'axi4lite_if'
39561 | module axi4lite_if
      |        ^~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3137:8: ... Location of original declaration
 3137 | module axi4lite_if
      |        ^~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:41331:8: Duplicate declaration of module: 'dwc'
41331 | module dwc #(
      |        ^~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:559:8: ... Location of original declaration
  559 | module dwc #(
      |        ^~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:41881:8: Duplicate declaration of module: 'dwc_axi'
41881 | module dwc_axi #(
      |        ^~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:6259:8: ... Location of original declaration
 6259 | module dwc_axi #(
      |        ^~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:42404:8: Duplicate declaration of module: 'dwc_axi'
42404 | module dwc_axi #(
      |        ^~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:6259:8: ... Location of original declaration
 6259 | module dwc_axi #(
      |        ^~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:42804:8: Duplicate declaration of module: 'thresholding'
42804 | module thresholding #(
      |        ^~~~~~~~~~~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4306:8: ... Location of original declaration
 4306 | module thresholding #(
      |        ^~~~~~~~~~~~
%Warning-MODDUP: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:43269:8: Duplicate declaration of module: 'dwc'
43269 | module dwc #(
      |        ^~~
                 /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:559:8: ... Location of original declaration
  559 | module dwc #(
      |        ^~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25693:34: Cell has missing pin: 'awready'
25693 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25693:34: Cell has missing pin: 'wready'
25693 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25693:34: Cell has missing pin: 'bvalid'
25693 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25693:34: Cell has missing pin: 'bresp'
25693 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25693:34: Cell has missing pin: 'arready'
25693 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25693:34: Cell has missing pin: 'rvalid'
25693 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25693:34: Cell has missing pin: 'rresp'
25693 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25693:34: Cell has missing pin: 'rdata'
25693 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25762:34: Cell has missing pin: 'awready'
25762 |   finn_design_MVAU_rtl_1_wstrm_0 MVAU_rtl_1_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25762:34: Cell has missing pin: 'wready'
25762 |   finn_design_MVAU_rtl_1_wstrm_0 MVAU_rtl_1_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25762:34: Cell has missing pin: 'bvalid'
25762 |   finn_design_MVAU_rtl_1_wstrm_0 MVAU_rtl_1_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25762:34: Cell has missing pin: 'bresp'
25762 |   finn_design_MVAU_rtl_1_wstrm_0 MVAU_rtl_1_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25762:34: Cell has missing pin: 'arready'
25762 |   finn_design_MVAU_rtl_1_wstrm_0 MVAU_rtl_1_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25762:34: Cell has missing pin: 'rvalid'
25762 |   finn_design_MVAU_rtl_1_wstrm_0 MVAU_rtl_1_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25762:34: Cell has missing pin: 'rresp'
25762 |   finn_design_MVAU_rtl_1_wstrm_0 MVAU_rtl_1_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25762:34: Cell has missing pin: 'rdata'
25762 |   finn_design_MVAU_rtl_1_wstrm_0 MVAU_rtl_1_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25831:34: Cell has missing pin: 'awready'
25831 |   finn_design_MVAU_rtl_2_wstrm_0 MVAU_rtl_2_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25831:34: Cell has missing pin: 'wready'
25831 |   finn_design_MVAU_rtl_2_wstrm_0 MVAU_rtl_2_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25831:34: Cell has missing pin: 'bvalid'
25831 |   finn_design_MVAU_rtl_2_wstrm_0 MVAU_rtl_2_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25831:34: Cell has missing pin: 'bresp'
25831 |   finn_design_MVAU_rtl_2_wstrm_0 MVAU_rtl_2_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25831:34: Cell has missing pin: 'arready'
25831 |   finn_design_MVAU_rtl_2_wstrm_0 MVAU_rtl_2_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25831:34: Cell has missing pin: 'rvalid'
25831 |   finn_design_MVAU_rtl_2_wstrm_0 MVAU_rtl_2_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25831:34: Cell has missing pin: 'rresp'
25831 |   finn_design_MVAU_rtl_2_wstrm_0 MVAU_rtl_2_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25831:34: Cell has missing pin: 'rdata'
25831 |   finn_design_MVAU_rtl_2_wstrm_0 MVAU_rtl_2_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25900:34: Cell has missing pin: 'awready'
25900 |   finn_design_MVAU_rtl_3_wstrm_0 MVAU_rtl_3_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25900:34: Cell has missing pin: 'wready'
25900 |   finn_design_MVAU_rtl_3_wstrm_0 MVAU_rtl_3_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25900:34: Cell has missing pin: 'bvalid'
25900 |   finn_design_MVAU_rtl_3_wstrm_0 MVAU_rtl_3_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25900:34: Cell has missing pin: 'bresp'
25900 |   finn_design_MVAU_rtl_3_wstrm_0 MVAU_rtl_3_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25900:34: Cell has missing pin: 'arready'
25900 |   finn_design_MVAU_rtl_3_wstrm_0 MVAU_rtl_3_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25900:34: Cell has missing pin: 'rvalid'
25900 |   finn_design_MVAU_rtl_3_wstrm_0 MVAU_rtl_3_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25900:34: Cell has missing pin: 'rresp'
25900 |   finn_design_MVAU_rtl_3_wstrm_0 MVAU_rtl_3_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25900:34: Cell has missing pin: 'rdata'
25900 |   finn_design_MVAU_rtl_3_wstrm_0 MVAU_rtl_3_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25969:34: Cell has missing pin: 'awready'
25969 |   finn_design_MVAU_rtl_4_wstrm_0 MVAU_rtl_4_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25969:34: Cell has missing pin: 'wready'
25969 |   finn_design_MVAU_rtl_4_wstrm_0 MVAU_rtl_4_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25969:34: Cell has missing pin: 'bvalid'
25969 |   finn_design_MVAU_rtl_4_wstrm_0 MVAU_rtl_4_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25969:34: Cell has missing pin: 'bresp'
25969 |   finn_design_MVAU_rtl_4_wstrm_0 MVAU_rtl_4_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25969:34: Cell has missing pin: 'arready'
25969 |   finn_design_MVAU_rtl_4_wstrm_0 MVAU_rtl_4_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25969:34: Cell has missing pin: 'rvalid'
25969 |   finn_design_MVAU_rtl_4_wstrm_0 MVAU_rtl_4_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25969:34: Cell has missing pin: 'rresp'
25969 |   finn_design_MVAU_rtl_4_wstrm_0 MVAU_rtl_4_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:25969:34: Cell has missing pin: 'rdata'
25969 |   finn_design_MVAU_rtl_4_wstrm_0 MVAU_rtl_4_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26038:34: Cell has missing pin: 'awready'
26038 |   finn_design_MVAU_rtl_5_wstrm_0 MVAU_rtl_5_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26038:34: Cell has missing pin: 'wready'
26038 |   finn_design_MVAU_rtl_5_wstrm_0 MVAU_rtl_5_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26038:34: Cell has missing pin: 'bvalid'
26038 |   finn_design_MVAU_rtl_5_wstrm_0 MVAU_rtl_5_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26038:34: Cell has missing pin: 'bresp'
26038 |   finn_design_MVAU_rtl_5_wstrm_0 MVAU_rtl_5_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26038:34: Cell has missing pin: 'arready'
26038 |   finn_design_MVAU_rtl_5_wstrm_0 MVAU_rtl_5_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26038:34: Cell has missing pin: 'rvalid'
26038 |   finn_design_MVAU_rtl_5_wstrm_0 MVAU_rtl_5_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26038:34: Cell has missing pin: 'rresp'
26038 |   finn_design_MVAU_rtl_5_wstrm_0 MVAU_rtl_5_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26038:34: Cell has missing pin: 'rdata'
26038 |   finn_design_MVAU_rtl_5_wstrm_0 MVAU_rtl_5_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26107:34: Cell has missing pin: 'awready'
26107 |   finn_design_MVAU_rtl_6_wstrm_0 MVAU_rtl_6_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26107:34: Cell has missing pin: 'wready'
26107 |   finn_design_MVAU_rtl_6_wstrm_0 MVAU_rtl_6_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26107:34: Cell has missing pin: 'bvalid'
26107 |   finn_design_MVAU_rtl_6_wstrm_0 MVAU_rtl_6_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26107:34: Cell has missing pin: 'bresp'
26107 |   finn_design_MVAU_rtl_6_wstrm_0 MVAU_rtl_6_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26107:34: Cell has missing pin: 'arready'
26107 |   finn_design_MVAU_rtl_6_wstrm_0 MVAU_rtl_6_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26107:34: Cell has missing pin: 'rvalid'
26107 |   finn_design_MVAU_rtl_6_wstrm_0 MVAU_rtl_6_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26107:34: Cell has missing pin: 'rresp'
26107 |   finn_design_MVAU_rtl_6_wstrm_0 MVAU_rtl_6_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26107:34: Cell has missing pin: 'rdata'
26107 |   finn_design_MVAU_rtl_6_wstrm_0 MVAU_rtl_6_wstrm
      |                                  ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26703:37: Cell has missing pin: 'count'
26703 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
      |                                     ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26713:37: Cell has missing pin: 'count'
26713 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
      |                                     ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26723:38: Cell has missing pin: 'count'
26723 |   finn_design_StreamingFIFO_rtl_10_0 StreamingFIFO_rtl_10
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26733:38: Cell has missing pin: 'count'
26733 |   finn_design_StreamingFIFO_rtl_11_0 StreamingFIFO_rtl_11
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26743:38: Cell has missing pin: 'count'
26743 |   finn_design_StreamingFIFO_rtl_12_0 StreamingFIFO_rtl_12
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26753:38: Cell has missing pin: 'count'
26753 |   finn_design_StreamingFIFO_rtl_13_0 StreamingFIFO_rtl_13
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26763:38: Cell has missing pin: 'count'
26763 |   finn_design_StreamingFIFO_rtl_14_0 StreamingFIFO_rtl_14
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26773:38: Cell has missing pin: 'count'
26773 |   finn_design_StreamingFIFO_rtl_15_0 StreamingFIFO_rtl_15
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26783:38: Cell has missing pin: 'count'
26783 |   finn_design_StreamingFIFO_rtl_16_0 StreamingFIFO_rtl_16
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26793:38: Cell has missing pin: 'count'
26793 |   finn_design_StreamingFIFO_rtl_17_0 StreamingFIFO_rtl_17
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26803:38: Cell has missing pin: 'count'
26803 |   finn_design_StreamingFIFO_rtl_18_0 StreamingFIFO_rtl_18
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26813:38: Cell has missing pin: 'count'
26813 |   finn_design_StreamingFIFO_rtl_19_0 StreamingFIFO_rtl_19
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26823:37: Cell has missing pin: 'count'
26823 |   finn_design_StreamingFIFO_rtl_2_0 StreamingFIFO_rtl_2
      |                                     ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26833:38: Cell has missing pin: 'count'
26833 |   finn_design_StreamingFIFO_rtl_20_0 StreamingFIFO_rtl_20
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26843:38: Cell has missing pin: 'count'
26843 |   finn_design_StreamingFIFO_rtl_21_0 StreamingFIFO_rtl_21
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26853:38: Cell has missing pin: 'count'
26853 |   finn_design_StreamingFIFO_rtl_22_0 StreamingFIFO_rtl_22
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26863:38: Cell has missing pin: 'count'
26863 |   finn_design_StreamingFIFO_rtl_23_0 StreamingFIFO_rtl_23
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26873:38: Cell has missing pin: 'count'
26873 |   finn_design_StreamingFIFO_rtl_24_0 StreamingFIFO_rtl_24
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26883:38: Cell has missing pin: 'count'
26883 |   finn_design_StreamingFIFO_rtl_25_0 StreamingFIFO_rtl_25
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26893:38: Cell has missing pin: 'count'
26893 |   finn_design_StreamingFIFO_rtl_26_0 StreamingFIFO_rtl_26
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26903:38: Cell has missing pin: 'count'
26903 |   finn_design_StreamingFIFO_rtl_27_0 StreamingFIFO_rtl_27
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26913:38: Cell has missing pin: 'count'
26913 |   finn_design_StreamingFIFO_rtl_28_0 StreamingFIFO_rtl_28
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26923:38: Cell has missing pin: 'count'
26923 |   finn_design_StreamingFIFO_rtl_29_0 StreamingFIFO_rtl_29
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26933:37: Cell has missing pin: 'count'
26933 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
      |                                     ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26943:38: Cell has missing pin: 'count'
26943 |   finn_design_StreamingFIFO_rtl_30_0 StreamingFIFO_rtl_30
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26953:38: Cell has missing pin: 'count'
26953 |   finn_design_StreamingFIFO_rtl_31_0 StreamingFIFO_rtl_31
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26963:38: Cell has missing pin: 'count'
26963 |   finn_design_StreamingFIFO_rtl_32_0 StreamingFIFO_rtl_32
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26973:38: Cell has missing pin: 'count'
26973 |   finn_design_StreamingFIFO_rtl_33_0 StreamingFIFO_rtl_33
      |                                      ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26983:37: Cell has missing pin: 'count'
26983 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
      |                                     ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:26993:37: Cell has missing pin: 'count'
26993 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
      |                                     ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27003:37: Cell has missing pin: 'count'
27003 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
      |                                     ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27013:37: Cell has missing pin: 'count'
27013 |   finn_design_StreamingFIFO_rtl_7_0 StreamingFIFO_rtl_7
      |                                     ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27023:37: Cell has missing pin: 'count'
27023 |   finn_design_StreamingFIFO_rtl_8_0 StreamingFIFO_rtl_8
      |                                     ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27033:37: Cell has missing pin: 'count'
27033 |   finn_design_StreamingFIFO_rtl_9_0 StreamingFIFO_rtl_9
      |                                     ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27052:36: Cell has missing pin: 's_axilite_AWREADY'
27052 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27052:36: Cell has missing pin: 's_axilite_WREADY'
27052 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27052:36: Cell has missing pin: 's_axilite_BVALID'
27052 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27052:36: Cell has missing pin: 's_axilite_BRESP'
27052 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27052:36: Cell has missing pin: 's_axilite_ARREADY'
27052 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27052:36: Cell has missing pin: 's_axilite_RVALID'
27052 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27052:36: Cell has missing pin: 's_axilite_RDATA'
27052 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27052:36: Cell has missing pin: 's_axilite_RRESP'
27052 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27070:36: Cell has missing pin: 's_axilite_AWREADY'
27070 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27070:36: Cell has missing pin: 's_axilite_WREADY'
27070 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27070:36: Cell has missing pin: 's_axilite_BVALID'
27070 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27070:36: Cell has missing pin: 's_axilite_BRESP'
27070 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27070:36: Cell has missing pin: 's_axilite_ARREADY'
27070 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27070:36: Cell has missing pin: 's_axilite_RVALID'
27070 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27070:36: Cell has missing pin: 's_axilite_RDATA'
27070 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27070:36: Cell has missing pin: 's_axilite_RRESP'
27070 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27088:36: Cell has missing pin: 's_axilite_AWREADY'
27088 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27088:36: Cell has missing pin: 's_axilite_WREADY'
27088 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27088:36: Cell has missing pin: 's_axilite_BVALID'
27088 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27088:36: Cell has missing pin: 's_axilite_BRESP'
27088 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27088:36: Cell has missing pin: 's_axilite_ARREADY'
27088 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27088:36: Cell has missing pin: 's_axilite_RVALID'
27088 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27088:36: Cell has missing pin: 's_axilite_RDATA'
27088 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27088:36: Cell has missing pin: 's_axilite_RRESP'
27088 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27106:36: Cell has missing pin: 's_axilite_AWREADY'
27106 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27106:36: Cell has missing pin: 's_axilite_WREADY'
27106 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27106:36: Cell has missing pin: 's_axilite_BVALID'
27106 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27106:36: Cell has missing pin: 's_axilite_BRESP'
27106 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27106:36: Cell has missing pin: 's_axilite_ARREADY'
27106 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27106:36: Cell has missing pin: 's_axilite_RVALID'
27106 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27106:36: Cell has missing pin: 's_axilite_RDATA'
27106 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27106:36: Cell has missing pin: 's_axilite_RRESP'
27106 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27124:36: Cell has missing pin: 's_axilite_AWREADY'
27124 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27124:36: Cell has missing pin: 's_axilite_WREADY'
27124 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27124:36: Cell has missing pin: 's_axilite_BVALID'
27124 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27124:36: Cell has missing pin: 's_axilite_BRESP'
27124 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27124:36: Cell has missing pin: 's_axilite_ARREADY'
27124 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27124:36: Cell has missing pin: 's_axilite_RVALID'
27124 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27124:36: Cell has missing pin: 's_axilite_RDATA'
27124 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27124:36: Cell has missing pin: 's_axilite_RRESP'
27124 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27142:36: Cell has missing pin: 's_axilite_AWREADY'
27142 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27142:36: Cell has missing pin: 's_axilite_WREADY'
27142 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27142:36: Cell has missing pin: 's_axilite_BVALID'
27142 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27142:36: Cell has missing pin: 's_axilite_BRESP'
27142 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27142:36: Cell has missing pin: 's_axilite_ARREADY'
27142 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27142:36: Cell has missing pin: 's_axilite_RVALID'
27142 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27142:36: Cell has missing pin: 's_axilite_RDATA'
27142 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27142:36: Cell has missing pin: 's_axilite_RRESP'
27142 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27160:36: Cell has missing pin: 's_axilite_AWREADY'
27160 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27160:36: Cell has missing pin: 's_axilite_WREADY'
27160 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27160:36: Cell has missing pin: 's_axilite_BVALID'
27160 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27160:36: Cell has missing pin: 's_axilite_BRESP'
27160 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27160:36: Cell has missing pin: 's_axilite_ARREADY'
27160 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27160:36: Cell has missing pin: 's_axilite_RVALID'
27160 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27160:36: Cell has missing pin: 's_axilite_RDATA'
27160 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27160:36: Cell has missing pin: 's_axilite_RRESP'
27160 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27178:36: Cell has missing pin: 's_axilite_AWREADY'
27178 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27178:36: Cell has missing pin: 's_axilite_WREADY'
27178 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27178:36: Cell has missing pin: 's_axilite_BVALID'
27178 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27178:36: Cell has missing pin: 's_axilite_BRESP'
27178 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27178:36: Cell has missing pin: 's_axilite_ARREADY'
27178 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27178:36: Cell has missing pin: 's_axilite_RVALID'
27178 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27178:36: Cell has missing pin: 's_axilite_RDATA'
27178 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27178:36: Cell has missing pin: 's_axilite_RRESP'
27178 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27196:36: Cell has missing pin: 's_axilite_AWREADY'
27196 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27196:36: Cell has missing pin: 's_axilite_WREADY'
27196 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27196:36: Cell has missing pin: 's_axilite_BVALID'
27196 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27196:36: Cell has missing pin: 's_axilite_BRESP'
27196 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27196:36: Cell has missing pin: 's_axilite_ARREADY'
27196 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27196:36: Cell has missing pin: 's_axilite_RVALID'
27196 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27196:36: Cell has missing pin: 's_axilite_RDATA'
27196 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27196:36: Cell has missing pin: 's_axilite_RRESP'
27196 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
      |                                    ^~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: /home/eveneiha/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   32 | package swg;
      |         ^~~
                       /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2108:8: ... Location of module with timescale
 2108 | module StreamingSlice_top_Slice_0_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:75:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   75 | module Q_srl (clock, reset, i_d, i_v, i_r, o_d, o_v, o_r, count, maxcount);
      |        ^~~~~
                       /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2108:8: ... Location of module with timescale
 2108 | module StreamingSlice_top_Slice_0_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:373:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  373 | module finn_design_StreamingFIFO_rtl_10_0 (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2108:8: ... Location of module with timescale
 2108 | module StreamingSlice_top_Slice_0_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:458:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  458 | module MVAU_rtl_0 #(
      |        ^~~~~~~~~~
                       /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2108:8: ... Location of module with timescale
 2108 | module StreamingSlice_top_Slice_0_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:559:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  559 | module dwc #(
      |        ^~~
                       /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2108:8: ... Location of module with timescale
 2108 | module StreamingSlice_top_Slice_0_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:718:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  718 | module StreamingFIFO_rtl_4(
      |        ^~~~~~~~~~~~~~~~~~~
                       /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2108:8: ... Location of module with timescale
 2108 | module StreamingSlice_top_Slice_0_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:793:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  793 | module StreamingFIFO_rtl_19(
      |        ^~~~~~~~~~~~~~~~~~~~
                       /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2108:8: ... Location of module with timescale
 2108 | module StreamingSlice_top_Slice_0_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:868:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  868 | module StreamingFIFO_rtl_5(
      |        ^~~~~~~~~~~~~~~~~~~
                       /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2108:8: ... Location of module with timescale
 2108 | module StreamingSlice_top_Slice_0_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:1281:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1281 | module finn_design_StreamingFIFO_rtl_11_0 (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2108:8: ... Location of module with timescale
 2108 | module StreamingSlice_top_Slice_0_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:1390:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1390 | module finn_design_StreamingSlice_hls_0_0 (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2108:8: ... Location of module with timescale
 2108 | module StreamingSlice_top_Slice_0_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:1496:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1496 | module finn_design_StreamingFIFO_rtl_18_0 (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2108:8: ... Location of module with timescale
 2108 | module StreamingSlice_top_Slice_0_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:1578:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1578 | module ConvolutionInputGenerator_rtl_1_impl #(
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2108:8: ... Location of module with timescale
 2108 | module StreamingSlice_top_Slice_0_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:30395:21: Operator VAR 'SIMD_UNEVEN' expects 1 bits on the Initial value, but Initial value's MODDIV generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
30395 |  localparam bit     SIMD_UNEVEN = SIMD % 2
      |                     ^~~~~~~~~~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:30512:69: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'PUMPED_COMPUTE' generates 1 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
30512 |   localparam int unsigned  DSP_SIMD = EFFECTIVE_SIMD/(PUMPED_COMPUTE+1);
      |                                                                     ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:30624:3: Operator GENCASE expects 144 bits on the Case expression, but Case expression's VARREF 'COMPUTE_CORE' generates 120 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
30624 |   case(COMPUTE_CORE)
      |   ^~~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4384:55: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'DEEP_PIPELINE' generates 1 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
 4384 |  localparam int unsigned  MAX_PENDING = (DEEP_PIPELINE+1)*N + 3;
      |                                                       ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4472:25: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'DEPTH_TRIGGER_URAM' generates 32 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
 4472 |      DEPTH_TRIGGER_URAM && (DEPTH >= DEPTH_TRIGGER_URAM)? "ultra" :
      |                         ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4473:25: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'DEPTH_TRIGGER_BRAM' generates 32 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
 4473 |      DEPTH_TRIGGER_BRAM && (DEPTH >= DEPTH_TRIGGER_BRAM)? "block" :
      |                         ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4475:25: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'DEPTH_TRIGGER_BRAM' generates 32 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
 4475 |      DEPTH_TRIGGER_BRAM && (DEPTH >= 64)? "distributed" : "auto";
      |                         ^~
%Warning-UNPACKED: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37446:10: Unsupported: Unpacked struct/union
                                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6_wstrm.inst.core.mem
37446 |  typedef struct {
      |          ^~~~~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37469:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 7 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6_wstrm.inst.core.mem
37469 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
      |                                    ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37469:22: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6_wstrm.inst.core.mem
37469 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
      |                      ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37474:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 7 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6_wstrm.inst.core.mem
37474 |        ptr_eff.val == DEPTH-2;
      |                    ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37497:19: Operator PATMEMBER expects 7 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6_wstrm.inst.core.mem
37497 |      Ptr[1] <= '{ val: config_address, lst: 'x };
      |                   ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3268:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 8 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6_wstrm.inst.core.config_if
 3268 |     assign internal_rdata = ip_rdata;
      |                           ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39233:20: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 4 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
39233 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
      |                    ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39233:11: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
39233 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
      |           ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39234:26: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 4 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
39234 |     Last  <= (((LEN-2) & ~Count) == 0) && ((LEN&1) || !Last);
      |                          ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39234:52: Logical operator LOGOR expects 1 bit on the LHS, but LHS's AND generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
39234 |     Last  <= (((LEN-2) & ~Count) == 0) && ((LEN&1) || !Last);
      |                                                    ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39263:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 3 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
39263 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
      |                       ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39263:13: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
39263 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
      |             ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39264:28: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 3 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
39264 |      RepLst <= (((REP-2) & ~RepCnt) == 0) && ((REP&1) || !RepLst);
      |                            ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39264:55: Logical operator LOGOR expects 1 bit on the LHS, but LHS's AND generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
39264 |      RepLst <= (((REP-2) & ~RepCnt) == 0) && ((REP&1) || !RepLst);
      |                                                       ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39298:17: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's SHIFTR generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
39298 |   assign irdy = !((WP-FP) >> AWIDTH);
      |                 ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39324:16: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RP' generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
39324 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
      |                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39324:10: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
39324 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
      |          ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39325:16: Operator ADD expects 5 bits on the RHS, but RHS's VARREF 'last_rep' generates 1 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
39325 |       FP <= FP + last_rep;
      |                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37469:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 12 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5_wstrm.inst.core.mem
37469 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
      |                                    ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37469:22: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5_wstrm.inst.core.mem
37469 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
      |                      ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37474:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 12 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5_wstrm.inst.core.mem
37474 |        ptr_eff.val == DEPTH-2;
      |                    ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37497:19: Operator PATMEMBER expects 12 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5_wstrm.inst.core.mem
37497 |      Ptr[1] <= '{ val: config_address, lst: 'x };
      |                   ^~~
%Warning-LITENDIAN: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:28481:8: Little bit endian vector: left < right of bit range: [1:5]
                                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.blkDsp.genblk2.core
28481 |  logic [1:5] L = '0;
      |        ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:28534:44: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's ARRAYSEL generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.blkDsp.genblk2.core
28534 |       dd[D[pe + PE_REM] +: WEIGHT_WIDTH-1] = ww[pe];
      |                                            ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:28556:29: Operator SUB expects 30 bits on the LHS, but LHS's VARREF 'dd' generates 27 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.blkDsp.genblk2.core
28556 |      else if(en)  AD1 <= dd - aa;
      |                             ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:28556:23: Operator ASSIGNDLY expects 27 bits on the Assign RHS, but Assign RHS's SUB generates 30 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.blkDsp.genblk2.core
28556 |      else if(en)  AD1 <= dd - aa;
      |                       ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:28574:28: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'M2' generates 46 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.blkDsp.genblk2.core
28574 |      else if(en)  P3 <= M2 + (L[3]? 0 : P3);
      |                            ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:28942:20: Operator SUB expects 21 bits on the RHS, but RHS's VARREF 'hi4' generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.blkDsp.genblk2.core
28942 |     Res5[1] <= up4 - hi4;
      |                    ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:28943:56: Operator ADD expects 22 bits on the RHS, but RHS's SIGNED generates 17 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.blkDsp.genblk2.core
28943 |     Res5[0] <= $signed({ hi4, {(D[1] - D[0]){1'b0}} }) + $signed({ 1'b0, lo4 });
      |                                                        ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:28943:13: Operator ASSIGNDLY expects 21 bits on the Assign RHS, but Assign RHS's ADD generates 22 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.blkDsp.genblk2.core
28943 |     Res5[0] <= $signed({ hi4, {(D[1] - D[0]){1'b0}} }) + $signed({ 1'b0, lo4 });
      |             ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39233:20: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.activation_replay
39233 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
      |                    ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39233:11: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.activation_replay
39233 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
      |           ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39234:26: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.activation_replay
39234 |     Last  <= (((LEN-2) & ~Count) == 0) && ((LEN&1) || !Last);
      |                          ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39263:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 4 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.activation_replay
39263 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
      |                       ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39263:13: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.activation_replay
39263 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
      |             ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39264:28: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 4 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.activation_replay
39264 |      RepLst <= (((REP-2) & ~RepCnt) == 0) && ((REP&1) || !RepLst);
      |                            ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39298:17: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's SHIFTR generates 9 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.activation_replay
39298 |   assign irdy = !((WP-FP) >> AWIDTH);
      |                 ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39324:16: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RP' generates 9 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.activation_replay
39324 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
      |                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39324:10: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.activation_replay
39324 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
      |          ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39325:16: Operator ADD expects 9 bits on the RHS, but RHS's VARREF 'last_rep' generates 1 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.activation_replay
39325 |       FP <= FP + last_rep;
      |                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37469:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 11 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_4.MVAU_rtl_4_wstrm.inst.core.mem
37469 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
      |                                    ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37469:22: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_4.MVAU_rtl_4_wstrm.inst.core.mem
37469 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
      |                      ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37474:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 11 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_4.MVAU_rtl_4_wstrm.inst.core.mem
37474 |        ptr_eff.val == DEPTH-2;
      |                    ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37497:19: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_4.MVAU_rtl_4_wstrm.inst.core.mem
37497 |      Ptr[1] <= '{ val: config_address, lst: 'x };
      |                   ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39233:20: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 7 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_4.MVAU_rtl_4.inst.inst.activation_replay
39233 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
      |                    ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39233:11: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_4.MVAU_rtl_4.inst.inst.activation_replay
39233 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
      |           ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39234:26: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 7 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_4.MVAU_rtl_4.inst.inst.activation_replay
39234 |     Last  <= (((LEN-2) & ~Count) == 0) && ((LEN&1) || !Last);
      |                          ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39298:17: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's SHIFTR generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_4.MVAU_rtl_4.inst.inst.activation_replay
39298 |   assign irdy = !((WP-FP) >> AWIDTH);
      |                 ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39324:16: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RP' generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_4.MVAU_rtl_4.inst.inst.activation_replay
39324 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
      |                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39324:10: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_4.MVAU_rtl_4.inst.inst.activation_replay
39324 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
      |          ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39325:16: Operator ADD expects 8 bits on the RHS, but RHS's VARREF 'last_rep' generates 1 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_4.MVAU_rtl_4.inst.inst.activation_replay
39325 |       FP <= FP + last_rep;
      |                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37469:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 10 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_3.MVAU_rtl_3_wstrm.inst.core.mem
37469 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
      |                                    ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37469:22: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_3.MVAU_rtl_3_wstrm.inst.core.mem
37469 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
      |                      ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37474:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 10 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_3.MVAU_rtl_3_wstrm.inst.core.mem
37474 |        ptr_eff.val == DEPTH-2;
      |                    ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37497:19: Operator PATMEMBER expects 10 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_3.MVAU_rtl_3_wstrm.inst.core.mem
37497 |      Ptr[1] <= '{ val: config_address, lst: 'x };
      |                   ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:28942:20: Operator SUB expects 20 bits on the RHS, but RHS's VARREF 'hi4' generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_3.MVAU_rtl_3.inst.inst.blkDsp.genblk2.core
28942 |     Res5[1] <= up4 - hi4;
      |                    ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:28943:56: Operator ADD expects 21 bits on the RHS, but RHS's SIGNED generates 17 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_3.MVAU_rtl_3.inst.inst.blkDsp.genblk2.core
28943 |     Res5[0] <= $signed({ hi4, {(D[1] - D[0]){1'b0}} }) + $signed({ 1'b0, lo4 });
      |                                                        ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:28943:13: Operator ASSIGNDLY expects 20 bits on the Assign RHS, but Assign RHS's ADD generates 21 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_3.MVAU_rtl_3.inst.inst.blkDsp.genblk2.core
28943 |     Res5[0] <= $signed({ hi4, {(D[1] - D[0]){1'b0}} }) + $signed({ 1'b0, lo4 });
      |             ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37469:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 9 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2_wstrm.inst.core.mem
37469 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
      |                                    ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37469:22: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2_wstrm.inst.core.mem
37469 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
      |                      ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37474:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 9 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2_wstrm.inst.core.mem
37474 |        ptr_eff.val == DEPTH-2;
      |                    ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37497:19: Operator PATMEMBER expects 9 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2_wstrm.inst.core.mem
37497 |      Ptr[1] <= '{ val: config_address, lst: 'x };
      |                   ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39233:20: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2.inst.inst.activation_replay
39233 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
      |                    ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39233:11: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2.inst.inst.activation_replay
39233 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
      |           ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39234:26: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2.inst.inst.activation_replay
39234 |     Last  <= (((LEN-2) & ~Count) == 0) && ((LEN&1) || !Last);
      |                          ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39298:17: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's SHIFTR generates 7 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2.inst.inst.activation_replay
39298 |   assign irdy = !((WP-FP) >> AWIDTH);
      |                 ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39324:16: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RP' generates 7 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2.inst.inst.activation_replay
39324 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
      |                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39324:10: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2.inst.inst.activation_replay
39324 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
      |          ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39325:16: Operator ADD expects 7 bits on the RHS, but RHS's VARREF 'last_rep' generates 1 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2.inst.inst.activation_replay
39325 |       FP <= FP + last_rep;
      |                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37469:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1_wstrm.inst.core.mem
37469 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
      |                                    ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37469:22: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1_wstrm.inst.core.mem
37469 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
      |                      ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37474:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1_wstrm.inst.core.mem
37474 |        ptr_eff.val == DEPTH-2;
      |                    ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37497:19: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1_wstrm.inst.core.mem
37497 |      Ptr[1] <= '{ val: config_address, lst: 'x };
      |                   ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:28942:20: Operator SUB expects 19 bits on the RHS, but RHS's VARREF 'hi4' generates 4 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1.inst.inst.blkDsp.genblk2.core
28942 |     Res5[1] <= up4 - hi4;
      |                    ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:28943:56: Operator ADD expects 20 bits on the RHS, but RHS's SIGNED generates 17 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1.inst.inst.blkDsp.genblk2.core
28943 |     Res5[0] <= $signed({ hi4, {(D[1] - D[0]){1'b0}} }) + $signed({ 1'b0, lo4 });
      |                                                        ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:28943:13: Operator ASSIGNDLY expects 19 bits on the Assign RHS, but Assign RHS's ADD generates 20 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1.inst.inst.blkDsp.genblk2.core
28943 |     Res5[0] <= $signed({ hi4, {(D[1] - D[0]){1'b0}} }) + $signed({ 1'b0, lo4 });
      |             ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39263:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 2 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1.inst.inst.activation_replay
39263 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
      |                       ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39263:13: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1.inst.inst.activation_replay
39263 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
      |             ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:39264:28: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 2 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1.inst.inst.activation_replay
39264 |      RepLst <= (((REP-2) & ~RepCnt) == 0) && ((REP&1) || !RepLst);
      |                            ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37469:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
37469 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
      |                                    ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37469:22: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
37469 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
      |                      ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37474:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
37474 |        ptr_eff.val == DEPTH-2;
      |                    ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:37497:19: Operator PATMEMBER expects 6 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
37497 |      Ptr[1] <= '{ val: config_address, lst: 'x };
      |                   ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:28942:20: Operator SUB expects 18 bits on the RHS, but RHS's VARREF 'hi4' generates 3 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
28942 |     Res5[1] <= up4 - hi4;
      |                    ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:28943:56: Operator ADD expects 19 bits on the RHS, but RHS's SIGNED generates 17 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
28943 |     Res5[0] <= $signed({ hi4, {(D[1] - D[0]){1'b0}} }) + $signed({ 1'b0, lo4 });
      |                                                        ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:28943:13: Operator ASSIGNDLY expects 18 bits on the Assign RHS, but Assign RHS's ADD generates 19 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
28943 |     Res5[0] <= $signed({ hi4, {(D[1] - D[0]){1'b0}} }) + $signed({ 1'b0, lo4 });
      |             ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4389:63: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core.impl
 4389 |   logic signed [$clog2(MAX_PENDING):0]  GuardSem = MAX_PENDING-1;  
      |                                                               ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4392:22: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core.impl
 4392 |    if(rst)  GuardSem <= MAX_PENDING-1;
      |                      ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4437:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 4 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core.impl
 4437 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
      |                       ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4437:13: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core.impl
 4437 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
      |             ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4438:23: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 4 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core.impl
 4438 |      CnlLst <= CnlCnt == CF-2;
      |                       ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4465:29: Operator EQ expects 32 or 2 bits on the LHS, but LHS's SEL generates 1 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core.impl
 4465 |    uwire  cs = (p.ptr[SN:0] == 2**SN-1);
      |                             ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4596:17: Operator LTS expects 32 bits on the LHS, but LHS's VARREF 'APtr' generates 6 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core.impl
 4596 |     assert(APtr < $signed(A_DEPTH-1)) else begin
      |                 ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4600:36: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's SEL generates 12 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core.impl
 4600 |     foreach(pipe[pe])  ADat[0][pe] <= pipe[pe][N].ptr;
      |                                    ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4614:17: Bit extraction of array[17:0] requires 5 bit index, not 6 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core.impl
 4614 |     BDat <= ADat[APtr];
      |                 ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4621:31: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 8 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core.impl
 4621 |    assign odat[pe] = BDat[pe] + BIAS;
      |                               ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4621:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core.impl
 4621 |    assign odat[pe] = BDat[pe] + BIAS;
      |                    ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4437:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 3 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_5.inst.core.impl
 4437 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
      |                       ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4437:13: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_5.inst.core.impl
 4437 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
      |             ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4438:23: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 3 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_5.inst.core.impl
 4438 |      CnlLst <= CnlCnt == CF-2;
      |                       ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4600:36: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's SEL generates 11 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_5.inst.core.impl
 4600 |     foreach(pipe[pe])  ADat[0][pe] <= pipe[pe][N].ptr;
      |                                    ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4437:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 2 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_2.inst.core.impl
 4437 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
      |                       ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4437:13: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_2.inst.core.impl
 4437 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
      |             ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4438:23: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 2 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_2.inst.core.impl
 4438 |      CnlLst <= CnlCnt == CF-2;
      |                       ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:4600:36: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's SEL generates 10 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_2.inst.core.impl
 4600 |     foreach(pipe[pe])  ADat[0][pe] <= pipe[pe][N].ptr;
      |                                    ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:631:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
                                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_9.inst.impl.core
  631 |    if(IBITS % OBITS) begin
      |    ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:660:11: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_9.inst.impl.core
  660 |      acnt = ivld? -K+1 : 1;
      |           ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:666:18: Operator ADD expects 5 bits on the RHS, but RHS's VARREF 'ainc' generates 1 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_9.inst.impl.core
  666 |     ACnt <= acnt + ainc;
      |                  ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:587:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
                                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_8.inst.impl.core
  587 |    if(OBITS % IBITS) begin
      |    ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:597:32: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_8.inst.impl.core
  597 |   logic [$clog2(K):0]  ACnt = K-1;  
      |                                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:603:10: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_8.inst.impl.core
  603 |     ACnt <= K-1;
      |          ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:608:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 5 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_8.inst.impl.core
  608 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
      |                                                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:608:48: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_8.inst.impl.core
  608 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
      |                                                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:660:11: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_5.inst.impl.core
  660 |      acnt = ivld? -K+1 : 1;
      |           ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:666:18: Operator ADD expects 4 bits on the RHS, but RHS's VARREF 'ainc' generates 1 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_5.inst.impl.core
  666 |     ACnt <= acnt + ainc;
      |                  ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:597:32: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_4.inst.impl.core
  597 |   logic [$clog2(K):0]  ACnt = K-1;  
      |                                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:603:10: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_4.inst.impl.core
  603 |     ACnt <= K-1;
      |          ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:608:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 4 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_4.inst.impl.core
  608 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
      |                                                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:608:48: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_4.inst.impl.core
  608 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
      |                                                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:660:11: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
  660 |      acnt = ivld? -K+1 : 1;
      |           ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:666:18: Operator ADD expects 3 bits on the RHS, but RHS's VARREF 'ainc' generates 1 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
  666 |     ACnt <= acnt + ainc;
      |                  ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:597:32: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
  597 |   logic [$clog2(K):0]  ACnt = K-1;  
      |                                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:603:10: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
  603 |     ACnt <= K-1;
      |          ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:608:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 3 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
  608 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
      |                                                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:608:48: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
  608 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
      |                                                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3424:4: Output port connection 'ip_addr' expects 9 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6_wstrm.inst.core
 3424 |   .ip_addr(config_address),
      |    ^~~~~~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:30433:75: Operator EQ expects 144 bits on the LHS, but LHS's VARREF 'COMPUTE_CORE' generates 120 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst
30433 |    if (!(SIGNED_ACTIVATIONS == 1 && ACTIVATION_WIDTH == 9 && COMPUTE_CORE == "mvu_vvu_8sx9_dsp58")) begin
      |                                                                           ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:30438:20: Operator EQ expects 144 bits on the LHS, but LHS's VARREF 'COMPUTE_CORE' generates 120 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst
30438 |   if (COMPUTE_CORE == "mvu_vvu_8sx9_dsp58") begin
      |                    ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:30448:21: Operator NEQ expects 144 bits on the LHS, but LHS's VARREF 'COMPUTE_CORE' generates 120 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst
30448 |    if (COMPUTE_CORE != "mvu_vvu_8sx9_dsp58" && COMPUTE_CORE != "mvu_vvu_lut") begin
      |                     ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3424:4: Output port connection 'ip_addr' expects 14 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5_wstrm.inst.core
 3424 |   .ip_addr(config_address),
      |    ^~~~~~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3424:4: Output port connection 'ip_addr' expects 13 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_4.MVAU_rtl_4_wstrm.inst.core
 3424 |   .ip_addr(config_address),
      |    ^~~~~~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3424:4: Output port connection 'ip_addr' expects 12 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_3.MVAU_rtl_3_wstrm.inst.core
 3424 |   .ip_addr(config_address),
      |    ^~~~~~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3424:4: Output port connection 'ip_addr' expects 11 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2_wstrm.inst.core
 3424 |   .ip_addr(config_address),
      |    ^~~~~~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3424:4: Output port connection 'ip_addr' expects 10 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1_wstrm.inst.core
 3424 |   .ip_addr(config_address),
      |    ^~~~~~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:3424:4: Output port connection 'ip_addr' expects 8 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core
 3424 |   .ip_addr(config_address),
      |    ^~~~~~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13322:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
13322 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
      |                                                                              ^~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13323:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
13323 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
      |                                                                              ^~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13324:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
13324 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;
      |                                                                              ^~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13325:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
13325 |     logic signed [$clog2(LOOP_KW_ITERATIONS  +2)+1-1:0]  Counter_loop_kw   = LOOP_KW_ITERATIONS;
      |                                                                              ^~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13326:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
13326 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;
      |                                                                              ^~~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13332:41: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
13332 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;
      |                                         ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13333:41: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
13333 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;
      |                                         ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13334:41: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
13334 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;
      |                                         ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13335:41: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
13335 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;
      |                                         ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13336:41: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
13336 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;
      |                                         ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13342:22: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
13342 |     assign tail_incr =
      |                      ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13368:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
13368 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
      |                               ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13369:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
13369 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
      |                               ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13370:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
13370 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;
      |                               ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13371:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
13371 |             Counter_loop_kw   <= LOOP_KW_ITERATIONS;
      |                               ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13372:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
13372 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
      |                               ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13379:39: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
13379 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
      |                                       ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13382:41: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
13382 |                         Counter_loop_kw <= LOOP_KW_ITERATIONS;
      |                                         ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13385:45: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
13385 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;
      |                                             ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13388:48: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
13388 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
      |                                                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13390:54: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
13390 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
      |                                                      ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13322:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
13322 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
      |                                                                              ^~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13368:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
13368 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
      |                               ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13390:54: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
13390 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
      |                                                      ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13322:78: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
13322 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
      |                                                                              ^~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13368:31: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
13368 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
      |                               ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13390:54: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
13390 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
      |                                                      ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13322:78: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
13322 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
      |                                                                              ^~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13368:31: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
13368 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
      |                               ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13390:54: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
13390 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
      |                                                      ^~
%Warning-STMTDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:17891:2: Unsupported: Ignoring delay on this delayed statement.
                                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingSlice_hls_0.inst.grp_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s_fu_28.flow_control_loop_pipe_sequential_init_U
17891 | #0 ap_loop_init_int = 1'b1;
      |  ^
%Warning-STMTDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:17892:2: Unsupported: Ignoring delay on this delayed statement.
                                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingSlice_hls_0.inst.grp_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s_fu_28.flow_control_loop_pipe_sequential_init_U
17892 | #0 ap_done_cache = 1'b0;
      |  ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:190:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
  190 |         srlo_       <=  'bx;
      |                     ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:193:21: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
  193 |         addr_       <=  'bx;
      |                     ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:206:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
  206 |    srlo_       <= 'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:216:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
  216 |    srlo_       <= 'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:230:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
  230 |    srlo_       <= 'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:237:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
  237 |    srlo_       <= 'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:250:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
  250 |    srlo_       <= 'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:268:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
  268 |    srlo_       <= 'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:282:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
  282 |    srlo_       <= 'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:299:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
  299 |    srlo_       <=  'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:302:16: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
  302 |    addr_       <=  'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:190:21: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
  190 |         srlo_       <=  'bx;
      |                     ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:206:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
  206 |    srlo_       <= 'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:216:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
  216 |    srlo_       <= 'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:230:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
  230 |    srlo_       <= 'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:237:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
  237 |    srlo_       <= 'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:250:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
  250 |    srlo_       <= 'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:268:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
  268 |    srlo_       <= 'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:282:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
  282 |    srlo_       <= 'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:299:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
  299 |    srlo_       <=  'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:193:21: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
  193 |         addr_       <=  'bx;
      |                     ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:302:16: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
  302 |    addr_       <=  'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:193:21: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
  193 |         addr_       <=  'bx;
      |                     ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:302:16: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
  302 |    addr_       <=  'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:183:9: Bit extraction of array[3:0] requires 2 bit index, not 3 bits.
                                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_33.inst.impl
  183 |      srl[a_] = srl[a_-1];
      |         ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:193:21: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_33.inst.impl
  193 |         addr_       <=  'bx;
      |                     ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:257:22: Bit extraction of array[3:0] requires 2 bit index, not 3 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_33.inst.impl
  257 |    srlo_       <= srl[addr];
      |                      ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:275:22: Bit extraction of array[3:0] requires 2 bit index, not 3 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_33.inst.impl
  275 |    srlo_       <= srl[addr];
      |                      ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:289:22: Bit extraction of array[3:0] requires 2 bit index, not 3 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_33.inst.impl
  289 |    srlo_       <= srl[addr];
      |                      ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:302:16: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_33.inst.impl
  302 |    addr_       <=  'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:125:54: Operator EQ expects 32 or 5 bits on the LHS, but LHS's VARREF 'addr_' generates 4 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_31.inst.impl
  125 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
      |                                                      ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:182:10: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 5 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_31.inst.impl
  182 |   for (a_=depth-2; a_>0; a_=a_-1) begin
      |          ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:193:21: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_31.inst.impl
  193 |         addr_       <=  'bx;
      |                     ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:302:16: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_31.inst.impl
  302 |    addr_       <=  'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:193:21: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
  193 |         addr_       <=  'bx;
      |                     ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:302:16: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
  302 |    addr_       <=  'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:183:9: Bit extraction of array[7:0] requires 3 bit index, not 4 bits.
                                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
  183 |      srl[a_] = srl[a_-1];
      |         ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:190:25: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
  190 |         srlo_       <=  'bx;
      |                         ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:206:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
  206 |    srlo_       <= 'bx;
      |                   ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:216:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
  216 |    srlo_       <= 'bx;
      |                   ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:230:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
  230 |    srlo_       <= 'bx;
      |                   ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:237:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
  237 |    srlo_       <= 'bx;
      |                   ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:250:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
  250 |    srlo_       <= 'bx;
      |                   ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:257:22: Bit extraction of array[7:0] requires 3 bit index, not 4 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
  257 |    srlo_       <= srl[addr];
      |                      ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:268:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
  268 |    srlo_       <= 'bx;
      |                   ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:275:22: Bit extraction of array[7:0] requires 3 bit index, not 4 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
  275 |    srlo_       <= srl[addr];
      |                      ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:282:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
  282 |    srlo_       <= 'bx;
      |                   ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:289:22: Bit extraction of array[7:0] requires 3 bit index, not 4 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
  289 |    srlo_       <= srl[addr];
      |                      ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:299:20: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst.impl
  299 |    srlo_       <=  'bx;
      |                    ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:193:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_26.inst.impl
  193 |         addr_       <=  'bx;
      |                     ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:302:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_26.inst.impl
  302 |    addr_       <=  'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:190:25: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_23.inst.impl
  190 |         srlo_       <=  'bx;
      |                         ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:193:21: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_23.inst.impl
  193 |         addr_       <=  'bx;
      |                     ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:206:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_23.inst.impl
  206 |    srlo_       <= 'bx;
      |                   ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:216:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_23.inst.impl
  216 |    srlo_       <= 'bx;
      |                   ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:230:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_23.inst.impl
  230 |    srlo_       <= 'bx;
      |                   ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:237:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_23.inst.impl
  237 |    srlo_       <= 'bx;
      |                   ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:250:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_23.inst.impl
  250 |    srlo_       <= 'bx;
      |                   ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:268:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_23.inst.impl
  268 |    srlo_       <= 'bx;
      |                   ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:282:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_23.inst.impl
  282 |    srlo_       <= 'bx;
      |                   ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:299:20: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_23.inst.impl
  299 |    srlo_       <=  'bx;
      |                    ^~~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:302:16: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_23.inst.impl
  302 |    addr_       <=  'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:183:9: Bit extraction of array[15:0] requires 4 bit index, not 5 bits.
                                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_22.inst.impl
  183 |      srl[a_] = srl[a_-1];
      |         ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:193:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_22.inst.impl
  193 |         addr_       <=  'bx;
      |                     ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:257:22: Bit extraction of array[15:0] requires 4 bit index, not 5 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_22.inst.impl
  257 |    srlo_       <= srl[addr];
      |                      ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:275:22: Bit extraction of array[15:0] requires 4 bit index, not 5 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_22.inst.impl
  275 |    srlo_       <= srl[addr];
      |                      ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:289:22: Bit extraction of array[15:0] requires 4 bit index, not 5 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_22.inst.impl
  289 |    srlo_       <= srl[addr];
      |                      ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:302:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_22.inst.impl
  302 |    addr_       <=  'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:193:21: Operator ASSIGNDLY expects 13 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_17.inst.impl
  193 |         addr_       <=  'bx;
      |                     ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:302:16: Operator ASSIGNDLY expects 13 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_17.inst.impl
  302 |    addr_       <=  'bx;
      |                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:24334:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
24334 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
      |                                                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:24338:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
24338 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
      |                                                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:24338:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
24338 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
      |                                                                          ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:24339:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
24339 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
      |                                                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:24339:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
24339 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
      |                                                                          ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:24346:37: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
24346 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
      |                                     ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:24372:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 4 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
24372 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
      |                                                                               ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:24375:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
24375 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
      |                                          ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:24379:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
24379 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
      |                                           ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:24398:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
24398 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
      |                         ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:24398:43: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
24398 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
      |                                           ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:24400:45: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's ADD generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
24400 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
      |                                             ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:24403:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 4 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
24403 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
      |                                                           ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:24410:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
24410 |                 if (Current_elem == LAST_WRITE_ELEM)
      |                                  ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:24427:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
24427 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
      |                                                                       ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:29509:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
29509 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
      |                                                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:29513:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
29513 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
      |                                                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:29513:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
29513 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
      |                                                                          ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:29514:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
29514 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
      |                                                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:29514:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
29514 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
      |                                                                          ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:29521:37: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
29521 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
      |                                     ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:29547:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 4 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
29547 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
      |                                                                               ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:29550:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
29550 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
      |                                          ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:29554:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
29554 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
      |                                           ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:29573:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
29573 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
      |                         ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:29573:43: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
29573 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
      |                                           ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:29575:45: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's ADD generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
29575 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
      |                                             ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:29578:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 4 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
29578 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
      |                                                           ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:29585:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
29585 |                 if (Current_elem == LAST_WRITE_ELEM)
      |                                  ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:29602:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
29602 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
      |                                                                       ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:20706:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
20706 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
      |                                                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:20710:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
20710 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
      |                                                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:20710:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
20710 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
      |                                                                          ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:20711:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
20711 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
      |                                                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:20711:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
20711 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
      |                                                                          ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:20718:37: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
20718 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
      |                                     ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:20744:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 4 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
20744 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
      |                                                                               ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:20747:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
20747 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
      |                                          ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:20751:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
20751 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
      |                                           ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:20770:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
20770 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
      |                         ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:20770:43: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
20770 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
      |                                           ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:20772:45: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's ADD generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
20772 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
      |                                             ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:20775:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 4 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
20775 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
      |                                                           ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:20779:70: Operator ADD expects 8 bits on the RHS, but RHS's VARREF 'tail_incr' generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
20779 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
      |                                                                      ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:20785:59: Operator ADD expects 8 bits on the RHS, but RHS's VARREF 'addr_incr' generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
20785 |                     Current_elem <= $signed(Current_elem) + addr_incr;
      |                                                           ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:20782:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
20782 |                 if (Current_elem == LAST_WRITE_ELEM)
      |                                  ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:20799:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
20799 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
      |                                                                       ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:22703:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
22703 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
      |                                                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:22707:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
22707 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
      |                                                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:22707:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
22707 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
      |                                                                          ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:22708:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
22708 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
      |                                                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:22708:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
22708 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
      |                                                                          ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:22715:37: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
22715 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
      |                                     ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:22741:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 4 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
22741 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
      |                                                                               ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:22744:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
22744 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
      |                                          ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:22748:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
22748 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
      |                                           ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:22767:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
22767 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
      |                         ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:22767:43: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
22767 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
      |                                           ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:22769:45: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's ADD generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
22769 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
      |                                             ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:22772:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 4 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
22772 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
      |                                                           ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:22776:70: Operator ADD expects 8 bits on the RHS, but RHS's VARREF 'tail_incr' generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
22776 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
      |                                                                      ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:22782:59: Operator ADD expects 8 bits on the RHS, but RHS's VARREF 'addr_incr' generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
22782 |                     Current_elem <= $signed(Current_elem) + addr_incr;
      |                                                           ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:22779:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
22779 |                 if (Current_elem == LAST_WRITE_ELEM)
      |                                  ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:22796:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 8 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
22796 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
      |                                                                       ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:1678:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
 1678 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
      |                                                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:1682:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
 1682 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
      |                                                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:1682:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 10 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
 1682 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
      |                                                                          ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:1683:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
 1683 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
      |                                                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:1683:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 10 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
 1683 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
      |                                                                          ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:1690:37: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 5 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
 1690 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
      |                                     ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:1716:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 4 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
 1716 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
      |                                                                               ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:1719:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
 1719 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
      |                                          ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:1723:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
 1723 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
      |                                           ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:1742:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 6 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
 1742 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
      |                         ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:1742:43: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
 1742 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
      |                                           ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:1744:45: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's ADD generates 6 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
 1744 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
      |                                             ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:1747:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 4 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
 1747 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
      |                                                           ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:1751:70: Operator ADD expects 10 bits on the RHS, but RHS's VARREF 'tail_incr' generates 5 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
 1751 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
      |                                                                      ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:1757:59: Operator ADD expects 10 bits on the RHS, but RHS's VARREF 'addr_incr' generates 5 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
 1757 |                     Current_elem <= $signed(Current_elem) + addr_incr;
      |                                                           ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:1754:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 10 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
 1754 |                 if (Current_elem == LAST_WRITE_ELEM)
      |                                  ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:1771:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
 1771 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
      |                                                                       ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27614:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
27614 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
      |                                                ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27618:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
27618 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
      |                                                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27618:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 11 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
27618 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
      |                                                                          ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27619:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
27619 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
      |                                                ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27619:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 11 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
27619 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
      |                                                                          ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27626:37: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
27626 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
      |                                     ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27652:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 4 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
27652 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
      |                                                                               ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27655:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
27655 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
      |                                          ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27659:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
27659 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
      |                                           ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27678:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
27678 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
      |                         ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27678:43: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
27678 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
      |                                           ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27680:45: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's ADD generates 6 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
27680 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
      |                                             ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27683:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 4 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
27683 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
      |                                                           ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27687:70: Operator ADD expects 11 bits on the RHS, but RHS's VARREF 'tail_incr' generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
27687 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
      |                                                                      ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27693:59: Operator ADD expects 11 bits on the RHS, but RHS's VARREF 'addr_incr' generates 5 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
27693 |                     Current_elem <= $signed(Current_elem) + addr_incr;
      |                                                           ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27690:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 11 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
27690 |                 if (Current_elem == LAST_WRITE_ELEM)
      |                                  ^~
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:27707:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
27707 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
      |                                                                       ^~
%Warning-STMTDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2200:2: Unsupported: Ignoring delay on this delayed statement.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingSlice_hls_0.inst.grp_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s_fu_28
 2200 | #0 ap_CS_fsm = 1'd1;
      |  ^
%Warning-STMTDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2201:2: Unsupported: Ignoring delay on this delayed statement.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingSlice_hls_0.inst.grp_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s_fu_28
 2201 | #0 ap_enable_reg_pp0_iter1 = 1'b0;
      |  ^
%Warning-STMTDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2202:2: Unsupported: Ignoring delay on this delayed statement.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingSlice_hls_0.inst.grp_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s_fu_28
 2202 | #0 ap_enable_reg_pp0_iter2 = 1'b0;
      |  ^
%Warning-STMTDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2203:2: Unsupported: Ignoring delay on this delayed statement.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingSlice_hls_0.inst.grp_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s_fu_28
 2203 | #0 ap_enable_reg_pp0_iter3 = 1'b0;
      |  ^
%Warning-STMTDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2204:2: Unsupported: Ignoring delay on this delayed statement.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingSlice_hls_0.inst.grp_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s_fu_28
 2204 | #0 h_output_count_fu_44 = 32'd0;
      |  ^
%Warning-STMTDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2205:2: Unsupported: Ignoring delay on this delayed statement.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingSlice_hls_0.inst.grp_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s_fu_28
 2205 | #0 h_input_idx_fu_48 = 7'd0;
      |  ^
%Warning-STMTDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2206:2: Unsupported: Ignoring delay on this delayed statement.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingSlice_hls_0.inst.grp_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s_fu_28
 2206 | #0 total_elements_read_fu_52 = 32'd0;
      |  ^
%Warning-STMTDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2207:2: Unsupported: Ignoring delay on this delayed statement.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingSlice_hls_0.inst.grp_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s_fu_28
 2207 | #0 ap_done_reg = 1'b0;
      |  ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2413:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingSlice_hls_0.inst.grp_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s_fu_28
 2413 |             ap_NS_fsm = 'bx;
      |                       ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:2484:20: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's VARREF 'trunc_ln41_reg_209_pp0_iter2_reg' generates 20 bits.
                                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingSlice_hls_0.inst.grp_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s_fu_28
 2484 | assign out_r_TDATA = trunc_ln41_reg_209_pp0_iter2_reg;
      |                    ^
%Warning-STMTDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:41983:2: Unsupported: Ignoring delay on this delayed statement.
                                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingSlice_hls_0.inst
41983 | #0 grp_StreamingSlice_ap_int_20_65u_1u_17u_0u_4u_s_fu_28_ap_start_reg = 1'b0;
      |  ^
%Warning-STMTDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:41984:2: Unsupported: Ignoring delay on this delayed statement.
                                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingSlice_hls_0.inst
41984 | #0 ap_CS_fsm = 4'd1;
      |  ^
%Warning-WIDTH: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:42101:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingSlice_hls_0.inst
42101 |             ap_NS_fsm = 'bx;
      |                       ^
%Warning-CASEINCOMPLETE: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:13330:16: Case values incompletely covered (example pattern 0x6)
13330 |         unique case (State)
      |                ^~~~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:190:21: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  190 |         srlo_       <=  'bx;
      |                     ^~
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:191:21: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  191 |         shift_en_o_ <= 1'bx;
      |                     ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:192:21: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  192 |         shift_en_   <= 1'bx;
      |                     ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:193:21: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  193 |         addr_       <=  'bx;
      |                     ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:194:21: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  194 |         state_      <= 2'bx;
      |                     ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:199:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  199 |    srlo_       <= i_d;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:200:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  200 |    shift_en_o_ <= 1;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:201:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  201 |    shift_en_   <= 1'bx;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:202:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  202 |    addr_       <= 0;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:203:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  203 |    state_      <= state_one;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:206:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  206 |    srlo_       <= 'bx;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:207:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  207 |    shift_en_o_ <= 0;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:208:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  208 |    shift_en_   <= 1'bx;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:209:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  209 |    addr_       <= 0;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:210:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  210 |    state_      <= state_empty;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:216:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  216 |    srlo_       <= 'bx;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:217:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  217 |    shift_en_o_ <= 0;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:218:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  218 |    shift_en_   <= 1;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:219:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  219 |    addr_       <= 0;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:220:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  220 |    state_      <= state_more;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:223:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  223 |    srlo_       <= i_d;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:224:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  224 |    shift_en_o_ <= 1;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:225:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  225 |    shift_en_   <= 1;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:226:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  226 |    addr_       <= 0;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:227:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  227 |    state_      <= state_one;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:230:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  230 |    srlo_       <= 'bx;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:231:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  231 |    shift_en_o_ <= 0;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:232:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  232 |    shift_en_   <= 1'bx;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:233:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  233 |    addr_       <= 0;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:234:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  234 |    state_      <= state_one;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:237:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  237 |    srlo_       <= 'bx;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:238:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  238 |    shift_en_o_ <= 0;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:239:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  239 |    shift_en_   <= 1'bx;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:240:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  240 |    addr_       <= 0;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:241:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  241 |    state_      <= state_empty;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:250:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  250 |    srlo_       <= 'bx;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:251:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  251 |    shift_en_o_ <= 0;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:252:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  252 |    shift_en_   <= 0;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:253:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  253 |    addr_       <= addr;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:254:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  254 |    state_      <= state_more;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:257:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  257 |    srlo_       <= srl[addr];
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:258:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  258 |    shift_en_o_ <= 1;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:259:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  259 |    shift_en_   <= 0;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:262:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  262 |    addr_       <= addr_zero_ ? 0         : addr-1;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:263:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  263 |    state_      <= addr_zero_ ? state_one : state_more;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:268:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  268 |    srlo_       <= 'bx;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:269:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  269 |    shift_en_o_ <= 0;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:270:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  270 |    shift_en_   <= 1;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:271:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  271 |    addr_       <= addr+1;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:272:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  272 |    state_      <= state_more;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:275:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  275 |    srlo_       <= srl[addr];
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:276:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  276 |    shift_en_o_ <= 1;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:277:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  277 |    shift_en_   <= 1;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:278:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  278 |    addr_       <= addr;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:279:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  279 |    state_      <= state_more;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:282:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  282 |    srlo_       <= 'bx;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:283:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  283 |    shift_en_o_ <= 0;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:284:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  284 |    shift_en_   <= 0;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:285:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  285 |    addr_       <= addr;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:286:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  286 |    state_      <= state_more;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:289:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  289 |    srlo_       <= srl[addr];
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:290:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  290 |    shift_en_o_ <= 1;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:291:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  291 |    shift_en_   <= 0;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:292:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  292 |    addr_       <= addr_zero_ ? 0         : addr-1;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:293:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  293 |    state_      <= addr_zero_ ? state_one : state_more;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:299:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  299 |    srlo_       <=  'bx;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:300:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  300 |    shift_en_o_ <= 1'bx;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:301:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  301 |    shift_en_   <= 1'bx;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:302:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  302 |    addr_       <=  'bx;
      |                ^~
%Warning-COMBDLY: /home/eveneiha/finn/finn_host_build_dir/vivado_stitch_proj_ujm2_0q2/finn_design_wrapper.v:303:16: Non-blocking assignment '<=' in combinational logic process
                                                                                                                  : ... This will be executed as a blocking assignment '='!
  303 |    state_      <= 2'bx;
      |                ^~
make: Entering directory '/home/eveneiha/finn/finn_host_build_dir/verilator_fifosim_xklnth2_'
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilator_fifosim.o verilator_fifosim.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper__Syms.o
g++    verilator_fifosim.o verilated.o verilated_threads.o Vfinn_design_wrapper__ALL.a    -pthread -lpthread -latomic   -o Vfinn_design_wrapper
rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
make: Leaving directory '/home/eveneiha/finn/finn_host_build_dir/verilator_fifosim_xklnth2_'
Simulation starting
Number of inputs to write 1330
Number of outputs to expect 10
No-output timeout clock cycles 100000000
Elapsed iters 1000 inps 895 outs 0
Elapsed since last report = 0[s]
Elapsed iters 2000 inps 1117 outs 0
Elapsed since last report = 0[s]
All inputs written at cycle 2965
Elapsed iters 3000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 4000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 5000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 6000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 7000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 8000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 9000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 10000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 11000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 12000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 13000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 14000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 15000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 16000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 17000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 18000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 19000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 20000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 21000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 22000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 23000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 24000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 25000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 26000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 27000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 28000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 29000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 30000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 31000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 32000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 33000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 34000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 35000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 36000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 37000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 38000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 39000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 40000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 41000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 42000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 43000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 44000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 45000 inps 1330 outs 0
Elapsed since last report = 0[s]
Elapsed iters 46000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 47000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 48000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 49000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 50000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 51000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 52000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 53000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 54000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 55000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 56000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 57000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 58000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 59000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 60000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 61000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 62000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 63000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 64000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 65000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 66000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 67000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 68000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 69000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 70000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 71000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 72000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 73000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 74000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 75000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 76000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 77000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 78000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 79000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 80000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 81000 inps 1330 outs 5
Elapsed since last report = 0[s]
Elapsed iters 82000 inps 1330 outs 5
Elapsed since last report = 0[s]
Simulation finished
Number of inputs consumed 1330
Number of outputs produced 10
Number of clock cycles 82569
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/floorplan.py:107: UserWarning: 69 nodes have no entry in the provided floorplan, SLR was set to -1
  warnings.warn(
🧹 Generating IP for StreamingDataflowPartition_0_IODMA_hls_0 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_hls_0_7yrgakjc/project_StreamingDataflowPartition_0_IODMA_hls_0/sol1/impl/ip
[connect_clk_rst] Handling node: StreamingDataflowPartition_0_IODMA_hls_0 (op_type=IODMA_hls)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_0
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_rtl_0
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_0
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_0
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_1
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_1
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_rtl_1
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_1
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_2
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_2
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_2
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_3
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_rtl_2
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_3
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_4
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_3
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_5
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_rtl_3
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingSlice_hls_0
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_4
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_5
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_6
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_4
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_7
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_rtl_4
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_6
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_8
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_5
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_9
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_rtl_5
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_7
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_8
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_rtl_6
  warnings.warn("Using pre-existing code for %s" % node.name)
/home/eveneiha/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingSlice_hls_0
  warnings.warn("Using pre-existing IP for %s" % node.name)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_0 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_0_oowz1koc
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_0 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_0 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_4o_w_h9z
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_0 (op_type=ConvolutionInputGenerator_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_1 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_1_kuxknn50
/home/eveneiha/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingDataflowPartition_1_StreamingFIFO_rtl_1: rounding-up FIFO depth from 2961 to 4096 for impl_style=vivado
  warnings.warn(
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_1 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_MVAU_rtl_0 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_MVAU_rtl_0_lqjuz2ux
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_MVAU_rtl_0 (op_type=MVAU_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_2 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_2_clr1xgso
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_2 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_Thresholding_rtl_0 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_Thresholding_rtl_0_qg5pnq2g
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_Thresholding_rtl_0 (op_type=Thresholding_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_3 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_3_f5fq5h_v
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_3 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_0 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_ep3lxu_4
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_0 (op_type=StreamingDataWidthConverter_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_4 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_4_cwdsrf7_
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_4 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_1 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_9kidz9ym
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_1 (op_type=ConvolutionInputGenerator_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_5 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_5_mwzhccuo
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_5 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_1 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_qbfx3o_n
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_1 (op_type=StreamingDataWidthConverter_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_6 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_6_b1o0egvp
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_6 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_MVAU_rtl_1 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_MVAU_rtl_1_2z_ckh2l
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_MVAU_rtl_1 (op_type=MVAU_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_7 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_7_tppb4gm7
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_7 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_Thresholding_rtl_1 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_Thresholding_rtl_1_cyj3m9k9
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_Thresholding_rtl_1 (op_type=Thresholding_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_8 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_8_uh1jcdnp
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_8 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_Thresholding_rtl_2 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_Thresholding_rtl_2_q_0k9ldw
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_Thresholding_rtl_2 (op_type=Thresholding_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_9 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_9_ic6vg9km
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_9 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_2 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_mtsqe3pd
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_2 (op_type=StreamingDataWidthConverter_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_10 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_10_t41bue58
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_10 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_2 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_al6g6pu8
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_2 (op_type=ConvolutionInputGenerator_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_11 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_11_tw_c1czq
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_11 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_3 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_n347_ihp
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_3 (op_type=StreamingDataWidthConverter_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_12 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_12_d913ehup
/home/eveneiha/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingDataflowPartition_1_StreamingFIFO_rtl_12: rounding-up FIFO depth from 2452 to 4096 for impl_style=vivado
  warnings.warn(
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_12 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_MVAU_rtl_2 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_MVAU_rtl_2_vfjgb_15
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_MVAU_rtl_2 (op_type=MVAU_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_13 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_13__3t5pm4s
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_13 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_Thresholding_rtl_3 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_Thresholding_rtl_3_785rxvqh
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_Thresholding_rtl_3 (op_type=Thresholding_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_14 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_14_2vfdpj2n
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_14 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_4 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_zcp2piwd
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_4 (op_type=StreamingDataWidthConverter_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_15 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_15_7t9ih84e
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_15 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_3 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_kfwus4c2
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_3 (op_type=ConvolutionInputGenerator_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_16 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_16_ujmaphme
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_16 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_5 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_370950ft
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_5 (op_type=StreamingDataWidthConverter_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_17 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_17_0_xvlavu
/home/eveneiha/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingDataflowPartition_1_StreamingFIFO_rtl_17: rounding-up FIFO depth from 4336 to 8192 for impl_style=vivado
  warnings.warn(
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_17 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_MVAU_rtl_3 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_MVAU_rtl_3_zbe7wq64
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_MVAU_rtl_3 (op_type=MVAU_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_18 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_18_h_6n_a47
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_18 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingSlice_hls_0 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/ip
Using IP Path for IPI: /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingSlice_hls_0vbc598s2/ip
Instantiating IP with VLNV: xilinx.com:hls:StreamingSlice_top_Slice_0:1.0
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingSlice_hls_0 (op_type=StreamingSlice_hls)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_19 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_19_pi57rlw1
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_19 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_Thresholding_rtl_4 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_Thresholding_rtl_4_zr7lkodu
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_Thresholding_rtl_4 (op_type=Thresholding_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_20 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_20_6svlx1vd
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_20 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_Thresholding_rtl_5 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_Thresholding_rtl_5_so1cvpo3
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_Thresholding_rtl_5 (op_type=Thresholding_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_21 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_21_ug55jdep
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_21 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_6 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_3_gdeieu
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_6 (op_type=StreamingDataWidthConverter_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_22 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_22_flfrrf7c
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_22 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_4 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_q_seirl_
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_4 (op_type=ConvolutionInputGenerator_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_23 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_23_756vbx0i
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_23 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_7 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_k8987rh_
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_7 (op_type=StreamingDataWidthConverter_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_24 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_24_rbr7qay1
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_24 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_MVAU_rtl_4 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_MVAU_rtl_4_mn3g9k5f
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_MVAU_rtl_4 (op_type=MVAU_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_25 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_25_nzb7f1hh
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_25 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_Thresholding_rtl_6 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_Thresholding_rtl_6_1sco28ue
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_Thresholding_rtl_6 (op_type=Thresholding_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_26 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_26_yvcz2c3k
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_26 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_8 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_rm_v0k0w
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_8 (op_type=StreamingDataWidthConverter_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_27 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_27_h4791h1g
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_27 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_5 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_sm_ayevb
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_5 (op_type=ConvolutionInputGenerator_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_28 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_28_n4k2avqv
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_28 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_9 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_9d8nuvpn
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_9 (op_type=StreamingDataWidthConverter_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_29 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_29_sgqye84b
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_29 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_MVAU_rtl_5 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_MVAU_rtl_5_kzig7osk
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_MVAU_rtl_5 (op_type=MVAU_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_30 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_30_8p13zxjx
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_30 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_Thresholding_rtl_7 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_Thresholding_rtl_7_0w6sisax
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_Thresholding_rtl_7 (op_type=Thresholding_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_31 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_31_1frv4q0t
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_31 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_Thresholding_rtl_8 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_Thresholding_rtl_8_wqu0e6fl
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_Thresholding_rtl_8 (op_type=Thresholding_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_32 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_32_52jrsxr9
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_32 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_MVAU_rtl_6 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_MVAU_rtl_6_vg3v056r
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_MVAU_rtl_6 (op_type=MVAU_rtl)
🧹 Generating IP for StreamingDataflowPartition_1_StreamingFIFO_rtl_33 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_rtl_33_kyfarjvg
[connect_clk_rst] Handling node: StreamingDataflowPartition_1_StreamingFIFO_rtl_33 (op_type=StreamingFIFO_rtl)
🧹 Generating IP for StreamingDataflowPartition_2_IODMA_hls_0 at /home/eveneiha/finn/finn_host_build_dir/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_hls_0_b8jqdo5x/project_StreamingDataflowPartition_2_IODMA_hls_0/sol1/impl/ip
[connect_clk_rst] Handling node: StreamingDataflowPartition_2_IODMA_hls_0 (op_type=IODMA_hls)
['onnx', 'hls.app', 'finn_build.py', 'slice_node', 'util.py', '__pycache__', 'vitis_hls.log', 'deploy.py', 'output_dir', 'tcn_POSTSYNTH.onnx', 'finn_build_dev.py', 'openai_transform.py']

========================================
        🎉 FINN BUILD COMPLETE 🎉
========================================
Your accelerator has been successfully built
and is ready for deployment to your PYNQ board.
========================================

root@finn_dev_eveneiha:/home/eveneiha/finn/workspace/finn# python deploy.py 
📂 Copying driver files from: /home/eveneiha/finn/finn_host_build_dir/pynq_driver_s2dng8y1
✅ Driver files copied.
✅ Added input.npy and labels.npy to deploy folder.
✅ FINN build complete! Archive stored at: /home/eveneiha/finn/workspace/fpga/deploy_v44/deploy-on-pynq.zip
root@finn_dev_eveneiha:/home/eveneiha/finn/workspace/finn# cd ..
root@finn_dev_eveneiha:/home/eveneiha/finn/workspace# cd fpga/deploy_v44
root@finn_dev_eveneiha:/home/eveneiha/finn/workspace/fpga/deploy_v44# scp deploy-on-pynq.zip xilinx@192.168.2.99:/home/xilinx
xilinx@192.168.2.99's password: 
deploy-on-pynq.zip                                                 100%   48MB   6.6MB/s   00:07    
root@finn_dev_eveneiha:/home/eveneiha/finn/workspace/fpga/deploy_v4root@finn_dev_eveneiha:/home/eveneiha/finn/workspace/fpga/deploy_v4roroot@finn_dev_eveneiha:/home/eveneiha/finn/workspace/fpga/deploy_v44root@finn_dev_eveneihroot@finn_deroot@finn_dev_eveneiha:/root@finnroot@finn_deroot@finn_dev_evenroot@finnroot@froorooroot@froot@finn_deroot@finnroot@finn_derooroorooroot@finn_dev_eveneiha:/home/eveneiha/finn/workspace/fpga/deploy_v44# 
