//
// Copyright (c) 2016 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//  * Redistributions of source code must retain the above copyright
//    notice, this list of conditions and the following disclaimer.
//  * Redistributions in binary form must reproduce the above copyright
//    notice, this list of conditions and the following disclaimer in the
//    documentation and/or other materials provided with the distribution.
//  * Neither the name of NVIDIA CORPORATION nor the names of its
//    contributors may be used to endorse or promote products derived
//    from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS ``AS IS'' AND ANY
// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
// PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR
// CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
// OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___AREIC_DIST_H_INC_
#define ___AREIC_DIST_H_INC_

// Register EIC_DIST_GICD_CTLR_0
#define EIC_DIST_GICD_CTLR_0                    _MK_ADDR_CONST(0x1000)
#define EIC_DIST_GICD_CTLR_0_SECURE                     0x0
#define EIC_DIST_GICD_CTLR_0_SCR                        0
#define EIC_DIST_GICD_CTLR_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_CTLR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CTLR_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define EIC_DIST_GICD_CTLR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CTLR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CTLR_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define EIC_DIST_GICD_CTLR_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define EIC_DIST_GICD_CTLR_0_EnableGrp1a_SHIFT                  _MK_SHIFT_CONST(1)
#define EIC_DIST_GICD_CTLR_0_EnableGrp1a_FIELD                  _MK_FIELD_CONST(0x1, EIC_DIST_GICD_CTLR_0_EnableGrp1a_SHIFT)
#define EIC_DIST_GICD_CTLR_0_EnableGrp1a_RANGE                  1:1
#define EIC_DIST_GICD_CTLR_0_EnableGrp1a_WOFFSET                        0x0
#define EIC_DIST_GICD_CTLR_0_EnableGrp1a_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CTLR_0_EnableGrp1a_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EIC_DIST_GICD_CTLR_0_EnableGrp1a_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CTLR_0_EnableGrp1a_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_CTLR_0_EnableGrp0a_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_CTLR_0_EnableGrp0a_FIELD                  _MK_FIELD_CONST(0x1, EIC_DIST_GICD_CTLR_0_EnableGrp0a_SHIFT)
#define EIC_DIST_GICD_CTLR_0_EnableGrp0a_RANGE                  0:0
#define EIC_DIST_GICD_CTLR_0_EnableGrp0a_WOFFSET                        0x0
#define EIC_DIST_GICD_CTLR_0_EnableGrp0a_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CTLR_0_EnableGrp0a_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EIC_DIST_GICD_CTLR_0_EnableGrp0a_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CTLR_0_EnableGrp0a_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_TYPER_0
#define EIC_DIST_GICD_TYPER_0                   _MK_ADDR_CONST(0x1004)
#define EIC_DIST_GICD_TYPER_0_SECURE                    0x0
#define EIC_DIST_GICD_TYPER_0_SCR                       0
#define EIC_DIST_GICD_TYPER_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_TYPER_0_RESET_VAL                         _MK_MASK_CONST(0xfca4)
#define EIC_DIST_GICD_TYPER_0_RESET_MASK                        _MK_MASK_CONST(0xfcff)
#define EIC_DIST_GICD_TYPER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_TYPER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_TYPER_0_READ_MASK                         _MK_MASK_CONST(0xfcff)
#define EIC_DIST_GICD_TYPER_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_TYPER_0_LSPIa_SHIFT                       _MK_SHIFT_CONST(11)
#define EIC_DIST_GICD_TYPER_0_LSPIa_FIELD                       _MK_FIELD_CONST(0x1f, EIC_DIST_GICD_TYPER_0_LSPIa_SHIFT)
#define EIC_DIST_GICD_TYPER_0_LSPIa_RANGE                       15:11
#define EIC_DIST_GICD_TYPER_0_LSPIa_WOFFSET                     0x0
#define EIC_DIST_GICD_TYPER_0_LSPIa_DEFAULT                     _MK_MASK_CONST(0x1f)
#define EIC_DIST_GICD_TYPER_0_LSPIa_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define EIC_DIST_GICD_TYPER_0_LSPIa_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_TYPER_0_LSPIa_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_TYPER_0_SecurityExtn_SHIFT                        _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_TYPER_0_SecurityExtn_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_TYPER_0_SecurityExtn_SHIFT)
#define EIC_DIST_GICD_TYPER_0_SecurityExtn_RANGE                        10:10
#define EIC_DIST_GICD_TYPER_0_SecurityExtn_WOFFSET                      0x0
#define EIC_DIST_GICD_TYPER_0_SecurityExtn_DEFAULT                      _MK_MASK_CONST(0x1)
#define EIC_DIST_GICD_TYPER_0_SecurityExtn_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EIC_DIST_GICD_TYPER_0_SecurityExtn_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_TYPER_0_SecurityExtn_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_TYPER_0_ITLinesNumber_SHIFT                       _MK_SHIFT_CONST(5)
#define EIC_DIST_GICD_TYPER_0_ITLinesNumber_FIELD                       _MK_FIELD_CONST(0x7, EIC_DIST_GICD_TYPER_0_ITLinesNumber_SHIFT)
#define EIC_DIST_GICD_TYPER_0_ITLinesNumber_RANGE                       7:5
#define EIC_DIST_GICD_TYPER_0_ITLinesNumber_WOFFSET                     0x0
#define EIC_DIST_GICD_TYPER_0_ITLinesNumber_DEFAULT                     _MK_MASK_CONST(0x5)
#define EIC_DIST_GICD_TYPER_0_ITLinesNumber_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EIC_DIST_GICD_TYPER_0_ITLinesNumber_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_TYPER_0_ITLinesNumber_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_TYPER_0_CPUNumber_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_TYPER_0_CPUNumber_FIELD                   _MK_FIELD_CONST(0x1f, EIC_DIST_GICD_TYPER_0_CPUNumber_SHIFT)
#define EIC_DIST_GICD_TYPER_0_CPUNumber_RANGE                   4:0
#define EIC_DIST_GICD_TYPER_0_CPUNumber_WOFFSET                 0x0
#define EIC_DIST_GICD_TYPER_0_CPUNumber_DEFAULT                 _MK_MASK_CONST(0x4)
#define EIC_DIST_GICD_TYPER_0_CPUNumber_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define EIC_DIST_GICD_TYPER_0_CPUNumber_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_TYPER_0_CPUNumber_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IIDR_0
#define EIC_DIST_GICD_IIDR_0                    _MK_ADDR_CONST(0x1008)
#define EIC_DIST_GICD_IIDR_0_SECURE                     0x0
#define EIC_DIST_GICD_IIDR_0_SCR                        0
#define EIC_DIST_GICD_IIDR_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IIDR_0_RESET_VAL                  _MK_MASK_CONST(0x43b)
#define EIC_DIST_GICD_IIDR_0_RESET_MASK                         _MK_MASK_CONST(0xff0fffff)
#define EIC_DIST_GICD_IIDR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IIDR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IIDR_0_READ_MASK                  _MK_MASK_CONST(0xff0fffff)
#define EIC_DIST_GICD_IIDR_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IIDR_0_ProductID_SHIFT                    _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IIDR_0_ProductID_FIELD                    _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IIDR_0_ProductID_SHIFT)
#define EIC_DIST_GICD_IIDR_0_ProductID_RANGE                    31:24
#define EIC_DIST_GICD_IIDR_0_ProductID_WOFFSET                  0x0
#define EIC_DIST_GICD_IIDR_0_ProductID_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IIDR_0_ProductID_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define EIC_DIST_GICD_IIDR_0_ProductID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IIDR_0_ProductID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IIDR_0_Variant_SHIFT                      _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IIDR_0_Variant_FIELD                      _MK_FIELD_CONST(0xf, EIC_DIST_GICD_IIDR_0_Variant_SHIFT)
#define EIC_DIST_GICD_IIDR_0_Variant_RANGE                      19:16
#define EIC_DIST_GICD_IIDR_0_Variant_WOFFSET                    0x0
#define EIC_DIST_GICD_IIDR_0_Variant_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IIDR_0_Variant_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define EIC_DIST_GICD_IIDR_0_Variant_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IIDR_0_Variant_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IIDR_0_Revision_SHIFT                     _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_IIDR_0_Revision_FIELD                     _MK_FIELD_CONST(0xf, EIC_DIST_GICD_IIDR_0_Revision_SHIFT)
#define EIC_DIST_GICD_IIDR_0_Revision_RANGE                     15:12
#define EIC_DIST_GICD_IIDR_0_Revision_WOFFSET                   0x0
#define EIC_DIST_GICD_IIDR_0_Revision_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IIDR_0_Revision_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EIC_DIST_GICD_IIDR_0_Revision_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IIDR_0_Revision_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IIDR_0_Implementer_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IIDR_0_Implementer_FIELD                  _MK_FIELD_CONST(0xfff, EIC_DIST_GICD_IIDR_0_Implementer_SHIFT)
#define EIC_DIST_GICD_IIDR_0_Implementer_RANGE                  11:0
#define EIC_DIST_GICD_IIDR_0_Implementer_WOFFSET                        0x0
#define EIC_DIST_GICD_IIDR_0_Implementer_DEFAULT                        _MK_MASK_CONST(0x43b)
#define EIC_DIST_GICD_IIDR_0_Implementer_DEFAULT_MASK                   _MK_MASK_CONST(0xfff)
#define EIC_DIST_GICD_IIDR_0_Implementer_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IIDR_0_Implementer_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 4108 [0x100c]

// Reserved address 4112 [0x1010]

// Reserved address 4116 [0x1014]

// Reserved address 4120 [0x1018]

// Reserved address 4124 [0x101c]

// Reserved address 4128 [0x1020]

// Reserved address 4132 [0x1024]

// Reserved address 4136 [0x1028]

// Reserved address 4140 [0x102c]

// Reserved address 4144 [0x1030]

// Reserved address 4148 [0x1034]

// Reserved address 4152 [0x1038]

// Reserved address 4156 [0x103c]

// Reserved address 4160 [0x1040]

// Reserved address 4164 [0x1044]

// Reserved address 4168 [0x1048]

// Reserved address 4172 [0x104c]

// Reserved address 4176 [0x1050]

// Reserved address 4180 [0x1054]

// Reserved address 4184 [0x1058]

// Reserved address 4188 [0x105c]

// Reserved address 4192 [0x1060]

// Reserved address 4196 [0x1064]

// Reserved address 4200 [0x1068]

// Reserved address 4204 [0x106c]

// Reserved address 4208 [0x1070]

// Reserved address 4212 [0x1074]

// Reserved address 4216 [0x1078]

// Reserved address 4220 [0x107c]

// Register EIC_DIST_GICD_IGROUPR0_0
#define EIC_DIST_GICD_IGROUPR0_0                        _MK_ADDR_CONST(0x1080)
#define EIC_DIST_GICD_IGROUPR0_0_SECURE                         0x0
#define EIC_DIST_GICD_IGROUPR0_0_SCR                    0
#define EIC_DIST_GICD_IGROUPR0_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_IGROUPR0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR0_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR0_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR0_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR0_0_Set_enable_SHIFT                       _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR0_0_Set_enable_FIELD                       _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR0_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR0_0_Set_enable_RANGE                       31:0
#define EIC_DIST_GICD_IGROUPR0_0_Set_enable_WOFFSET                     0x0
#define EIC_DIST_GICD_IGROUPR0_0_Set_enable_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR0_0_Set_enable_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR0_0_Set_enable_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR0_0_Set_enable_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR1_0
#define EIC_DIST_GICD_IGROUPR1_0                        _MK_ADDR_CONST(0x1084)
#define EIC_DIST_GICD_IGROUPR1_0_SECURE                         0x0
#define EIC_DIST_GICD_IGROUPR1_0_SCR                    0
#define EIC_DIST_GICD_IGROUPR1_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_IGROUPR1_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR1_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR1_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR1_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR1_0_Set_enable_SHIFT                       _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR1_0_Set_enable_FIELD                       _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR1_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR1_0_Set_enable_RANGE                       31:0
#define EIC_DIST_GICD_IGROUPR1_0_Set_enable_WOFFSET                     0x0
#define EIC_DIST_GICD_IGROUPR1_0_Set_enable_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR1_0_Set_enable_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR1_0_Set_enable_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR1_0_Set_enable_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR2_0
#define EIC_DIST_GICD_IGROUPR2_0                        _MK_ADDR_CONST(0x1088)
#define EIC_DIST_GICD_IGROUPR2_0_SECURE                         0x0
#define EIC_DIST_GICD_IGROUPR2_0_SCR                    0
#define EIC_DIST_GICD_IGROUPR2_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_IGROUPR2_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR2_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR2_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR2_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR2_0_Set_enable_SHIFT                       _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR2_0_Set_enable_FIELD                       _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR2_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR2_0_Set_enable_RANGE                       31:0
#define EIC_DIST_GICD_IGROUPR2_0_Set_enable_WOFFSET                     0x0
#define EIC_DIST_GICD_IGROUPR2_0_Set_enable_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR2_0_Set_enable_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR2_0_Set_enable_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR2_0_Set_enable_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR3_0
#define EIC_DIST_GICD_IGROUPR3_0                        _MK_ADDR_CONST(0x108c)
#define EIC_DIST_GICD_IGROUPR3_0_SECURE                         0x0
#define EIC_DIST_GICD_IGROUPR3_0_SCR                    0
#define EIC_DIST_GICD_IGROUPR3_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_IGROUPR3_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR3_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR3_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR3_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR3_0_Set_enable_SHIFT                       _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR3_0_Set_enable_FIELD                       _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR3_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR3_0_Set_enable_RANGE                       31:0
#define EIC_DIST_GICD_IGROUPR3_0_Set_enable_WOFFSET                     0x0
#define EIC_DIST_GICD_IGROUPR3_0_Set_enable_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR3_0_Set_enable_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR3_0_Set_enable_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR3_0_Set_enable_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR4_0
#define EIC_DIST_GICD_IGROUPR4_0                        _MK_ADDR_CONST(0x1090)
#define EIC_DIST_GICD_IGROUPR4_0_SECURE                         0x0
#define EIC_DIST_GICD_IGROUPR4_0_SCR                    0
#define EIC_DIST_GICD_IGROUPR4_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_IGROUPR4_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR4_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR4_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR4_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR4_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR4_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR4_0_Set_enable_SHIFT                       _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR4_0_Set_enable_FIELD                       _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR4_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR4_0_Set_enable_RANGE                       31:0
#define EIC_DIST_GICD_IGROUPR4_0_Set_enable_WOFFSET                     0x0
#define EIC_DIST_GICD_IGROUPR4_0_Set_enable_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR4_0_Set_enable_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR4_0_Set_enable_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR4_0_Set_enable_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR5_0
#define EIC_DIST_GICD_IGROUPR5_0                        _MK_ADDR_CONST(0x1094)
#define EIC_DIST_GICD_IGROUPR5_0_SECURE                         0x0
#define EIC_DIST_GICD_IGROUPR5_0_SCR                    0
#define EIC_DIST_GICD_IGROUPR5_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_IGROUPR5_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR5_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR5_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR5_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR5_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR5_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR5_0_Set_enable_SHIFT                       _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR5_0_Set_enable_FIELD                       _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR5_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR5_0_Set_enable_RANGE                       31:0
#define EIC_DIST_GICD_IGROUPR5_0_Set_enable_WOFFSET                     0x0
#define EIC_DIST_GICD_IGROUPR5_0_Set_enable_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR5_0_Set_enable_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR5_0_Set_enable_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR5_0_Set_enable_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR6_0
#define EIC_DIST_GICD_IGROUPR6_0                        _MK_ADDR_CONST(0x1098)
#define EIC_DIST_GICD_IGROUPR6_0_SECURE                         0x0
#define EIC_DIST_GICD_IGROUPR6_0_SCR                    0
#define EIC_DIST_GICD_IGROUPR6_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_IGROUPR6_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR6_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR6_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR6_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR6_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR6_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR6_0_Set_enable_SHIFT                       _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR6_0_Set_enable_FIELD                       _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR6_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR6_0_Set_enable_RANGE                       31:0
#define EIC_DIST_GICD_IGROUPR6_0_Set_enable_WOFFSET                     0x0
#define EIC_DIST_GICD_IGROUPR6_0_Set_enable_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR6_0_Set_enable_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR6_0_Set_enable_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR6_0_Set_enable_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR7_0
#define EIC_DIST_GICD_IGROUPR7_0                        _MK_ADDR_CONST(0x109c)
#define EIC_DIST_GICD_IGROUPR7_0_SECURE                         0x0
#define EIC_DIST_GICD_IGROUPR7_0_SCR                    0
#define EIC_DIST_GICD_IGROUPR7_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_IGROUPR7_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR7_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR7_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR7_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR7_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR7_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR7_0_Set_enable_SHIFT                       _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR7_0_Set_enable_FIELD                       _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR7_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR7_0_Set_enable_RANGE                       31:0
#define EIC_DIST_GICD_IGROUPR7_0_Set_enable_WOFFSET                     0x0
#define EIC_DIST_GICD_IGROUPR7_0_Set_enable_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR7_0_Set_enable_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR7_0_Set_enable_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR7_0_Set_enable_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR8_0
#define EIC_DIST_GICD_IGROUPR8_0                        _MK_ADDR_CONST(0x10a0)
#define EIC_DIST_GICD_IGROUPR8_0_SECURE                         0x0
#define EIC_DIST_GICD_IGROUPR8_0_SCR                    0
#define EIC_DIST_GICD_IGROUPR8_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_IGROUPR8_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR8_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR8_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR8_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR8_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR8_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR8_0_Set_enable_SHIFT                       _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR8_0_Set_enable_FIELD                       _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR8_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR8_0_Set_enable_RANGE                       31:0
#define EIC_DIST_GICD_IGROUPR8_0_Set_enable_WOFFSET                     0x0
#define EIC_DIST_GICD_IGROUPR8_0_Set_enable_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR8_0_Set_enable_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR8_0_Set_enable_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR8_0_Set_enable_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR9_0
#define EIC_DIST_GICD_IGROUPR9_0                        _MK_ADDR_CONST(0x10a4)
#define EIC_DIST_GICD_IGROUPR9_0_SECURE                         0x0
#define EIC_DIST_GICD_IGROUPR9_0_SCR                    0
#define EIC_DIST_GICD_IGROUPR9_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_IGROUPR9_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR9_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR9_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR9_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR9_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR9_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR9_0_Set_enable_SHIFT                       _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR9_0_Set_enable_FIELD                       _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR9_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR9_0_Set_enable_RANGE                       31:0
#define EIC_DIST_GICD_IGROUPR9_0_Set_enable_WOFFSET                     0x0
#define EIC_DIST_GICD_IGROUPR9_0_Set_enable_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR9_0_Set_enable_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR9_0_Set_enable_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR9_0_Set_enable_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR10_0
#define EIC_DIST_GICD_IGROUPR10_0                       _MK_ADDR_CONST(0x10a8)
#define EIC_DIST_GICD_IGROUPR10_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR10_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR10_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR10_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR10_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR10_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR10_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR10_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR10_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR10_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR10_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR10_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR10_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR10_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR10_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR10_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR10_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR10_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR11_0
#define EIC_DIST_GICD_IGROUPR11_0                       _MK_ADDR_CONST(0x10ac)
#define EIC_DIST_GICD_IGROUPR11_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR11_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR11_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR11_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR11_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR11_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR11_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR11_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR11_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR11_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR11_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR11_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR11_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR11_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR11_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR11_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR11_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR11_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR12_0
#define EIC_DIST_GICD_IGROUPR12_0                       _MK_ADDR_CONST(0x10b0)
#define EIC_DIST_GICD_IGROUPR12_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR12_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR12_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR12_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR12_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR12_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR12_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR12_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR12_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR12_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR12_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR12_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR12_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR12_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR12_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR12_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR12_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR12_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR13_0
#define EIC_DIST_GICD_IGROUPR13_0                       _MK_ADDR_CONST(0x10b4)
#define EIC_DIST_GICD_IGROUPR13_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR13_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR13_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR13_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR13_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR13_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR13_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR13_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR13_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR13_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR13_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR13_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR13_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR13_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR13_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR13_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR13_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR13_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR14_0
#define EIC_DIST_GICD_IGROUPR14_0                       _MK_ADDR_CONST(0x10b8)
#define EIC_DIST_GICD_IGROUPR14_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR14_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR14_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR14_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR14_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR14_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR14_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR14_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR14_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR14_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR14_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR14_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR14_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR14_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR14_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR14_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR14_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR14_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR15_0
#define EIC_DIST_GICD_IGROUPR15_0                       _MK_ADDR_CONST(0x10bc)
#define EIC_DIST_GICD_IGROUPR15_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR15_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR15_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR15_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR15_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR15_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR15_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR15_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR15_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR15_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR15_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR15_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR15_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR15_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR15_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR15_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR15_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR15_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR16_0
#define EIC_DIST_GICD_IGROUPR16_0                       _MK_ADDR_CONST(0x10c0)
#define EIC_DIST_GICD_IGROUPR16_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR16_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR16_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR16_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR16_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR16_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR16_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR16_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR16_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR16_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR16_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR16_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR16_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR16_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR16_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR16_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR16_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR16_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR17_0
#define EIC_DIST_GICD_IGROUPR17_0                       _MK_ADDR_CONST(0x10c4)
#define EIC_DIST_GICD_IGROUPR17_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR17_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR17_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR17_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR17_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR17_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR17_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR17_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR17_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR17_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR17_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR17_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR17_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR17_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR17_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR17_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR17_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR17_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR18_0
#define EIC_DIST_GICD_IGROUPR18_0                       _MK_ADDR_CONST(0x10c8)
#define EIC_DIST_GICD_IGROUPR18_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR18_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR18_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR18_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR18_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR18_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR18_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR18_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR18_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR18_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR18_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR18_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR18_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR18_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR18_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR18_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR18_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR18_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR19_0
#define EIC_DIST_GICD_IGROUPR19_0                       _MK_ADDR_CONST(0x10cc)
#define EIC_DIST_GICD_IGROUPR19_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR19_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR19_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR19_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR19_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR19_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR19_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR19_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR19_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR19_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR19_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR19_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR19_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR19_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR19_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR19_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR19_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR19_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR20_0
#define EIC_DIST_GICD_IGROUPR20_0                       _MK_ADDR_CONST(0x10d0)
#define EIC_DIST_GICD_IGROUPR20_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR20_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR20_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR20_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR20_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR20_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR20_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR20_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR20_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR20_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR20_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR20_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR20_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR20_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR20_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR20_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR20_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR20_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR21_0
#define EIC_DIST_GICD_IGROUPR21_0                       _MK_ADDR_CONST(0x10d4)
#define EIC_DIST_GICD_IGROUPR21_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR21_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR21_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR21_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR21_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR21_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR21_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR21_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR21_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR21_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR21_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR21_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR21_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR21_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR21_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR21_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR21_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR21_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR22_0
#define EIC_DIST_GICD_IGROUPR22_0                       _MK_ADDR_CONST(0x10d8)
#define EIC_DIST_GICD_IGROUPR22_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR22_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR22_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR22_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR22_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR22_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR22_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR22_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR22_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR22_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR22_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR22_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR22_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR22_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR22_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR22_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR22_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR22_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR23_0
#define EIC_DIST_GICD_IGROUPR23_0                       _MK_ADDR_CONST(0x10dc)
#define EIC_DIST_GICD_IGROUPR23_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR23_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR23_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR23_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR23_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR23_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR23_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR23_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR23_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR23_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR23_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR23_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR23_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR23_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR23_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR23_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR23_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR23_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR24_0
#define EIC_DIST_GICD_IGROUPR24_0                       _MK_ADDR_CONST(0x10e0)
#define EIC_DIST_GICD_IGROUPR24_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR24_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR24_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR24_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR24_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR24_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR24_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR24_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR24_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR24_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR24_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR24_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR24_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR24_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR24_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR24_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR24_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR24_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR25_0
#define EIC_DIST_GICD_IGROUPR25_0                       _MK_ADDR_CONST(0x10e4)
#define EIC_DIST_GICD_IGROUPR25_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR25_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR25_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR25_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR25_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR25_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR25_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR25_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR25_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR25_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR25_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR25_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR25_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR25_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR25_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR25_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR25_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR25_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR26_0
#define EIC_DIST_GICD_IGROUPR26_0                       _MK_ADDR_CONST(0x10e8)
#define EIC_DIST_GICD_IGROUPR26_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR26_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR26_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR26_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR26_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR26_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR26_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR26_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR26_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR26_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR26_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR26_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR26_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR26_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR26_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR26_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR26_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR26_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR27_0
#define EIC_DIST_GICD_IGROUPR27_0                       _MK_ADDR_CONST(0x10ec)
#define EIC_DIST_GICD_IGROUPR27_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR27_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR27_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR27_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR27_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR27_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR27_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR27_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR27_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR27_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR27_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR27_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR27_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR27_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR27_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR27_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR27_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR27_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR28_0
#define EIC_DIST_GICD_IGROUPR28_0                       _MK_ADDR_CONST(0x10f0)
#define EIC_DIST_GICD_IGROUPR28_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR28_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR28_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR28_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR28_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR28_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR28_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR28_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR28_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR28_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR28_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR28_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR28_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR28_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR28_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR28_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR28_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR28_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR29_0
#define EIC_DIST_GICD_IGROUPR29_0                       _MK_ADDR_CONST(0x10f4)
#define EIC_DIST_GICD_IGROUPR29_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR29_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR29_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR29_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR29_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR29_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR29_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR29_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR29_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR29_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR29_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR29_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR29_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR29_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR29_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR29_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR29_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR29_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR30_0
#define EIC_DIST_GICD_IGROUPR30_0                       _MK_ADDR_CONST(0x10f8)
#define EIC_DIST_GICD_IGROUPR30_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR30_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR30_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR30_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR30_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR30_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR30_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR30_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR30_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR30_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR30_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR30_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR30_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR30_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR30_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR30_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR30_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR30_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IGROUPR31_0
#define EIC_DIST_GICD_IGROUPR31_0                       _MK_ADDR_CONST(0x10fc)
#define EIC_DIST_GICD_IGROUPR31_0_SECURE                        0x0
#define EIC_DIST_GICD_IGROUPR31_0_SCR                   0
#define EIC_DIST_GICD_IGROUPR31_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_IGROUPR31_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR31_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR31_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR31_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR31_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR31_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR31_0_Set_enable_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IGROUPR31_0_Set_enable_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_IGROUPR31_0_Set_enable_SHIFT)
#define EIC_DIST_GICD_IGROUPR31_0_Set_enable_RANGE                      31:0
#define EIC_DIST_GICD_IGROUPR31_0_Set_enable_WOFFSET                    0x0
#define EIC_DIST_GICD_IGROUPR31_0_Set_enable_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR31_0_Set_enable_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IGROUPR31_0_Set_enable_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IGROUPR31_0_Set_enable_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER0_0
#define EIC_DIST_GICD_ISENABLER0_0                      _MK_ADDR_CONST(0x1100)
#define EIC_DIST_GICD_ISENABLER0_0_SECURE                       0x0
#define EIC_DIST_GICD_ISENABLER0_0_SCR                  0
#define EIC_DIST_GICD_ISENABLER0_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ISENABLER0_0_RESET_VAL                    _MK_MASK_CONST(0xffff)
#define EIC_DIST_GICD_ISENABLER0_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER0_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER0_0_set_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER0_0_set_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER0_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER0_0_set_RANGE                    31:0
#define EIC_DIST_GICD_ISENABLER0_0_set_WOFFSET                  0x0
#define EIC_DIST_GICD_ISENABLER0_0_set_DEFAULT                  _MK_MASK_CONST(0xffff)
#define EIC_DIST_GICD_ISENABLER0_0_set_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER0_0_set_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER0_0_set_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER1_0
#define EIC_DIST_GICD_ISENABLER1_0                      _MK_ADDR_CONST(0x1104)
#define EIC_DIST_GICD_ISENABLER1_0_SECURE                       0x0
#define EIC_DIST_GICD_ISENABLER1_0_SCR                  0
#define EIC_DIST_GICD_ISENABLER1_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ISENABLER1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER1_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER1_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER1_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER1_0_set_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER1_0_set_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER1_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER1_0_set_RANGE                    31:0
#define EIC_DIST_GICD_ISENABLER1_0_set_WOFFSET                  0x0
#define EIC_DIST_GICD_ISENABLER1_0_set_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER1_0_set_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER1_0_set_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER1_0_set_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER2_0
#define EIC_DIST_GICD_ISENABLER2_0                      _MK_ADDR_CONST(0x1108)
#define EIC_DIST_GICD_ISENABLER2_0_SECURE                       0x0
#define EIC_DIST_GICD_ISENABLER2_0_SCR                  0
#define EIC_DIST_GICD_ISENABLER2_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ISENABLER2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER2_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER2_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER2_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER2_0_set_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER2_0_set_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER2_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER2_0_set_RANGE                    31:0
#define EIC_DIST_GICD_ISENABLER2_0_set_WOFFSET                  0x0
#define EIC_DIST_GICD_ISENABLER2_0_set_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER2_0_set_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER2_0_set_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER2_0_set_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER3_0
#define EIC_DIST_GICD_ISENABLER3_0                      _MK_ADDR_CONST(0x110c)
#define EIC_DIST_GICD_ISENABLER3_0_SECURE                       0x0
#define EIC_DIST_GICD_ISENABLER3_0_SCR                  0
#define EIC_DIST_GICD_ISENABLER3_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ISENABLER3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER3_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER3_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER3_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER3_0_set_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER3_0_set_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER3_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER3_0_set_RANGE                    31:0
#define EIC_DIST_GICD_ISENABLER3_0_set_WOFFSET                  0x0
#define EIC_DIST_GICD_ISENABLER3_0_set_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER3_0_set_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER3_0_set_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER3_0_set_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER4_0
#define EIC_DIST_GICD_ISENABLER4_0                      _MK_ADDR_CONST(0x1110)
#define EIC_DIST_GICD_ISENABLER4_0_SECURE                       0x0
#define EIC_DIST_GICD_ISENABLER4_0_SCR                  0
#define EIC_DIST_GICD_ISENABLER4_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ISENABLER4_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER4_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER4_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER4_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER4_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER4_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER4_0_set_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER4_0_set_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER4_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER4_0_set_RANGE                    31:0
#define EIC_DIST_GICD_ISENABLER4_0_set_WOFFSET                  0x0
#define EIC_DIST_GICD_ISENABLER4_0_set_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER4_0_set_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER4_0_set_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER4_0_set_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER5_0
#define EIC_DIST_GICD_ISENABLER5_0                      _MK_ADDR_CONST(0x1114)
#define EIC_DIST_GICD_ISENABLER5_0_SECURE                       0x0
#define EIC_DIST_GICD_ISENABLER5_0_SCR                  0
#define EIC_DIST_GICD_ISENABLER5_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ISENABLER5_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER5_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER5_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER5_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER5_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER5_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER5_0_set_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER5_0_set_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER5_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER5_0_set_RANGE                    31:0
#define EIC_DIST_GICD_ISENABLER5_0_set_WOFFSET                  0x0
#define EIC_DIST_GICD_ISENABLER5_0_set_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER5_0_set_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER5_0_set_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER5_0_set_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER6_0
#define EIC_DIST_GICD_ISENABLER6_0                      _MK_ADDR_CONST(0x1118)
#define EIC_DIST_GICD_ISENABLER6_0_SECURE                       0x0
#define EIC_DIST_GICD_ISENABLER6_0_SCR                  0
#define EIC_DIST_GICD_ISENABLER6_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ISENABLER6_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER6_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER6_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER6_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER6_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER6_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER6_0_set_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER6_0_set_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER6_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER6_0_set_RANGE                    31:0
#define EIC_DIST_GICD_ISENABLER6_0_set_WOFFSET                  0x0
#define EIC_DIST_GICD_ISENABLER6_0_set_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER6_0_set_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER6_0_set_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER6_0_set_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER7_0
#define EIC_DIST_GICD_ISENABLER7_0                      _MK_ADDR_CONST(0x111c)
#define EIC_DIST_GICD_ISENABLER7_0_SECURE                       0x0
#define EIC_DIST_GICD_ISENABLER7_0_SCR                  0
#define EIC_DIST_GICD_ISENABLER7_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ISENABLER7_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER7_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER7_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER7_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER7_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER7_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER7_0_set_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER7_0_set_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER7_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER7_0_set_RANGE                    31:0
#define EIC_DIST_GICD_ISENABLER7_0_set_WOFFSET                  0x0
#define EIC_DIST_GICD_ISENABLER7_0_set_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER7_0_set_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER7_0_set_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER7_0_set_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER8_0
#define EIC_DIST_GICD_ISENABLER8_0                      _MK_ADDR_CONST(0x1120)
#define EIC_DIST_GICD_ISENABLER8_0_SECURE                       0x0
#define EIC_DIST_GICD_ISENABLER8_0_SCR                  0
#define EIC_DIST_GICD_ISENABLER8_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ISENABLER8_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER8_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER8_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER8_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER8_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER8_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER8_0_set_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER8_0_set_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER8_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER8_0_set_RANGE                    31:0
#define EIC_DIST_GICD_ISENABLER8_0_set_WOFFSET                  0x0
#define EIC_DIST_GICD_ISENABLER8_0_set_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER8_0_set_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER8_0_set_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER8_0_set_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER9_0
#define EIC_DIST_GICD_ISENABLER9_0                      _MK_ADDR_CONST(0x1124)
#define EIC_DIST_GICD_ISENABLER9_0_SECURE                       0x0
#define EIC_DIST_GICD_ISENABLER9_0_SCR                  0
#define EIC_DIST_GICD_ISENABLER9_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ISENABLER9_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER9_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER9_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER9_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER9_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER9_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER9_0_set_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER9_0_set_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER9_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER9_0_set_RANGE                    31:0
#define EIC_DIST_GICD_ISENABLER9_0_set_WOFFSET                  0x0
#define EIC_DIST_GICD_ISENABLER9_0_set_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER9_0_set_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER9_0_set_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER9_0_set_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER10_0
#define EIC_DIST_GICD_ISENABLER10_0                     _MK_ADDR_CONST(0x1128)
#define EIC_DIST_GICD_ISENABLER10_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER10_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER10_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER10_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER10_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER10_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER10_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER10_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER10_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER10_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER10_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER10_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER10_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER10_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER10_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER10_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER10_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER10_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER11_0
#define EIC_DIST_GICD_ISENABLER11_0                     _MK_ADDR_CONST(0x112c)
#define EIC_DIST_GICD_ISENABLER11_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER11_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER11_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER11_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER11_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER11_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER11_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER11_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER11_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER11_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER11_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER11_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER11_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER11_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER11_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER11_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER11_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER11_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER12_0
#define EIC_DIST_GICD_ISENABLER12_0                     _MK_ADDR_CONST(0x1130)
#define EIC_DIST_GICD_ISENABLER12_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER12_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER12_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER12_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER12_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER12_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER12_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER12_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER12_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER12_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER12_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER12_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER12_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER12_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER12_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER12_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER12_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER12_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER13_0
#define EIC_DIST_GICD_ISENABLER13_0                     _MK_ADDR_CONST(0x1134)
#define EIC_DIST_GICD_ISENABLER13_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER13_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER13_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER13_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER13_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER13_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER13_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER13_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER13_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER13_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER13_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER13_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER13_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER13_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER13_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER13_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER13_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER13_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER14_0
#define EIC_DIST_GICD_ISENABLER14_0                     _MK_ADDR_CONST(0x1138)
#define EIC_DIST_GICD_ISENABLER14_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER14_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER14_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER14_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER14_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER14_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER14_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER14_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER14_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER14_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER14_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER14_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER14_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER14_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER14_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER14_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER14_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER14_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER15_0
#define EIC_DIST_GICD_ISENABLER15_0                     _MK_ADDR_CONST(0x113c)
#define EIC_DIST_GICD_ISENABLER15_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER15_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER15_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER15_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER15_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER15_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER15_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER15_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER15_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER15_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER15_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER15_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER15_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER15_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER15_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER15_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER15_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER15_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER16_0
#define EIC_DIST_GICD_ISENABLER16_0                     _MK_ADDR_CONST(0x1140)
#define EIC_DIST_GICD_ISENABLER16_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER16_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER16_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER16_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER16_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER16_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER16_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER16_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER16_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER16_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER16_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER16_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER16_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER16_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER16_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER16_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER16_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER16_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER17_0
#define EIC_DIST_GICD_ISENABLER17_0                     _MK_ADDR_CONST(0x1144)
#define EIC_DIST_GICD_ISENABLER17_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER17_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER17_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER17_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER17_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER17_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER17_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER17_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER17_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER17_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER17_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER17_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER17_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER17_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER17_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER17_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER17_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER17_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER18_0
#define EIC_DIST_GICD_ISENABLER18_0                     _MK_ADDR_CONST(0x1148)
#define EIC_DIST_GICD_ISENABLER18_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER18_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER18_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER18_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER18_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER18_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER18_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER18_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER18_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER18_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER18_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER18_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER18_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER18_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER18_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER18_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER18_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER18_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER19_0
#define EIC_DIST_GICD_ISENABLER19_0                     _MK_ADDR_CONST(0x114c)
#define EIC_DIST_GICD_ISENABLER19_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER19_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER19_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER19_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER19_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER19_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER19_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER19_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER19_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER19_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER19_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER19_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER19_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER19_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER19_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER19_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER19_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER19_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER20_0
#define EIC_DIST_GICD_ISENABLER20_0                     _MK_ADDR_CONST(0x1150)
#define EIC_DIST_GICD_ISENABLER20_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER20_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER20_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER20_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER20_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER20_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER20_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER20_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER20_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER20_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER20_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER20_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER20_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER20_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER20_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER20_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER20_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER20_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER21_0
#define EIC_DIST_GICD_ISENABLER21_0                     _MK_ADDR_CONST(0x1154)
#define EIC_DIST_GICD_ISENABLER21_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER21_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER21_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER21_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER21_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER21_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER21_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER21_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER21_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER21_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER21_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER21_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER21_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER21_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER21_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER21_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER21_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER21_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER22_0
#define EIC_DIST_GICD_ISENABLER22_0                     _MK_ADDR_CONST(0x1158)
#define EIC_DIST_GICD_ISENABLER22_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER22_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER22_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER22_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER22_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER22_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER22_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER22_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER22_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER22_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER22_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER22_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER22_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER22_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER22_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER22_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER22_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER22_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER23_0
#define EIC_DIST_GICD_ISENABLER23_0                     _MK_ADDR_CONST(0x115c)
#define EIC_DIST_GICD_ISENABLER23_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER23_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER23_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER23_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER23_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER23_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER23_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER23_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER23_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER23_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER23_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER23_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER23_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER23_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER23_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER23_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER23_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER23_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER24_0
#define EIC_DIST_GICD_ISENABLER24_0                     _MK_ADDR_CONST(0x1160)
#define EIC_DIST_GICD_ISENABLER24_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER24_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER24_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER24_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER24_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER24_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER24_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER24_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER24_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER24_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER24_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER24_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER24_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER24_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER24_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER24_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER24_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER24_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER25_0
#define EIC_DIST_GICD_ISENABLER25_0                     _MK_ADDR_CONST(0x1164)
#define EIC_DIST_GICD_ISENABLER25_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER25_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER25_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER25_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER25_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER25_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER25_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER25_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER25_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER25_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER25_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER25_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER25_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER25_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER25_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER25_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER25_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER25_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER26_0
#define EIC_DIST_GICD_ISENABLER26_0                     _MK_ADDR_CONST(0x1168)
#define EIC_DIST_GICD_ISENABLER26_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER26_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER26_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER26_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER26_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER26_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER26_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER26_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER26_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER26_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER26_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER26_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER26_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER26_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER26_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER26_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER26_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER26_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER27_0
#define EIC_DIST_GICD_ISENABLER27_0                     _MK_ADDR_CONST(0x116c)
#define EIC_DIST_GICD_ISENABLER27_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER27_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER27_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER27_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER27_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER27_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER27_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER27_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER27_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER27_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER27_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER27_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER27_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER27_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER27_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER27_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER27_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER27_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER28_0
#define EIC_DIST_GICD_ISENABLER28_0                     _MK_ADDR_CONST(0x1170)
#define EIC_DIST_GICD_ISENABLER28_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER28_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER28_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER28_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER28_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER28_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER28_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER28_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER28_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER28_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER28_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER28_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER28_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER28_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER28_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER28_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER28_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER28_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER29_0
#define EIC_DIST_GICD_ISENABLER29_0                     _MK_ADDR_CONST(0x1174)
#define EIC_DIST_GICD_ISENABLER29_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER29_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER29_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER29_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER29_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER29_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER29_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER29_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER29_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER29_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER29_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER29_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER29_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER29_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER29_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER29_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER29_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER29_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER30_0
#define EIC_DIST_GICD_ISENABLER30_0                     _MK_ADDR_CONST(0x1178)
#define EIC_DIST_GICD_ISENABLER30_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER30_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER30_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER30_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER30_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER30_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER30_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER30_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER30_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER30_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER30_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER30_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER30_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER30_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER30_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER30_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER30_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER30_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISENABLER31_0
#define EIC_DIST_GICD_ISENABLER31_0                     _MK_ADDR_CONST(0x117c)
#define EIC_DIST_GICD_ISENABLER31_0_SECURE                      0x0
#define EIC_DIST_GICD_ISENABLER31_0_SCR                         0
#define EIC_DIST_GICD_ISENABLER31_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISENABLER31_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER31_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER31_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER31_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER31_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER31_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER31_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISENABLER31_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISENABLER31_0_set_SHIFT)
#define EIC_DIST_GICD_ISENABLER31_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISENABLER31_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISENABLER31_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER31_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISENABLER31_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISENABLER31_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER0_0
#define EIC_DIST_GICD_ICENABLER0_0                      _MK_ADDR_CONST(0x1180)
#define EIC_DIST_GICD_ICENABLER0_0_SECURE                       0x0
#define EIC_DIST_GICD_ICENABLER0_0_SCR                  0
#define EIC_DIST_GICD_ICENABLER0_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ICENABLER0_0_RESET_VAL                    _MK_MASK_CONST(0xffff)
#define EIC_DIST_GICD_ICENABLER0_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER0_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER0_0_clear_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER0_0_clear_FIELD                  _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER0_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER0_0_clear_RANGE                  31:0
#define EIC_DIST_GICD_ICENABLER0_0_clear_WOFFSET                        0x0
#define EIC_DIST_GICD_ICENABLER0_0_clear_DEFAULT                        _MK_MASK_CONST(0xffff)
#define EIC_DIST_GICD_ICENABLER0_0_clear_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER0_0_clear_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER0_0_clear_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER1_0
#define EIC_DIST_GICD_ICENABLER1_0                      _MK_ADDR_CONST(0x1184)
#define EIC_DIST_GICD_ICENABLER1_0_SECURE                       0x0
#define EIC_DIST_GICD_ICENABLER1_0_SCR                  0
#define EIC_DIST_GICD_ICENABLER1_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ICENABLER1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER1_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER1_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER1_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER1_0_clear_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER1_0_clear_FIELD                  _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER1_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER1_0_clear_RANGE                  31:0
#define EIC_DIST_GICD_ICENABLER1_0_clear_WOFFSET                        0x0
#define EIC_DIST_GICD_ICENABLER1_0_clear_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER1_0_clear_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER1_0_clear_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER1_0_clear_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER2_0
#define EIC_DIST_GICD_ICENABLER2_0                      _MK_ADDR_CONST(0x1188)
#define EIC_DIST_GICD_ICENABLER2_0_SECURE                       0x0
#define EIC_DIST_GICD_ICENABLER2_0_SCR                  0
#define EIC_DIST_GICD_ICENABLER2_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ICENABLER2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER2_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER2_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER2_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER2_0_clear_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER2_0_clear_FIELD                  _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER2_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER2_0_clear_RANGE                  31:0
#define EIC_DIST_GICD_ICENABLER2_0_clear_WOFFSET                        0x0
#define EIC_DIST_GICD_ICENABLER2_0_clear_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER2_0_clear_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER2_0_clear_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER2_0_clear_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER3_0
#define EIC_DIST_GICD_ICENABLER3_0                      _MK_ADDR_CONST(0x118c)
#define EIC_DIST_GICD_ICENABLER3_0_SECURE                       0x0
#define EIC_DIST_GICD_ICENABLER3_0_SCR                  0
#define EIC_DIST_GICD_ICENABLER3_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ICENABLER3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER3_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER3_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER3_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER3_0_clear_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER3_0_clear_FIELD                  _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER3_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER3_0_clear_RANGE                  31:0
#define EIC_DIST_GICD_ICENABLER3_0_clear_WOFFSET                        0x0
#define EIC_DIST_GICD_ICENABLER3_0_clear_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER3_0_clear_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER3_0_clear_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER3_0_clear_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER4_0
#define EIC_DIST_GICD_ICENABLER4_0                      _MK_ADDR_CONST(0x1190)
#define EIC_DIST_GICD_ICENABLER4_0_SECURE                       0x0
#define EIC_DIST_GICD_ICENABLER4_0_SCR                  0
#define EIC_DIST_GICD_ICENABLER4_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ICENABLER4_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER4_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER4_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER4_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER4_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER4_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER4_0_clear_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER4_0_clear_FIELD                  _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER4_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER4_0_clear_RANGE                  31:0
#define EIC_DIST_GICD_ICENABLER4_0_clear_WOFFSET                        0x0
#define EIC_DIST_GICD_ICENABLER4_0_clear_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER4_0_clear_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER4_0_clear_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER4_0_clear_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER5_0
#define EIC_DIST_GICD_ICENABLER5_0                      _MK_ADDR_CONST(0x1194)
#define EIC_DIST_GICD_ICENABLER5_0_SECURE                       0x0
#define EIC_DIST_GICD_ICENABLER5_0_SCR                  0
#define EIC_DIST_GICD_ICENABLER5_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ICENABLER5_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER5_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER5_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER5_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER5_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER5_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER5_0_clear_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER5_0_clear_FIELD                  _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER5_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER5_0_clear_RANGE                  31:0
#define EIC_DIST_GICD_ICENABLER5_0_clear_WOFFSET                        0x0
#define EIC_DIST_GICD_ICENABLER5_0_clear_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER5_0_clear_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER5_0_clear_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER5_0_clear_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER6_0
#define EIC_DIST_GICD_ICENABLER6_0                      _MK_ADDR_CONST(0x1198)
#define EIC_DIST_GICD_ICENABLER6_0_SECURE                       0x0
#define EIC_DIST_GICD_ICENABLER6_0_SCR                  0
#define EIC_DIST_GICD_ICENABLER6_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ICENABLER6_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER6_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER6_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER6_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER6_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER6_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER6_0_clear_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER6_0_clear_FIELD                  _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER6_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER6_0_clear_RANGE                  31:0
#define EIC_DIST_GICD_ICENABLER6_0_clear_WOFFSET                        0x0
#define EIC_DIST_GICD_ICENABLER6_0_clear_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER6_0_clear_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER6_0_clear_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER6_0_clear_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER7_0
#define EIC_DIST_GICD_ICENABLER7_0                      _MK_ADDR_CONST(0x119c)
#define EIC_DIST_GICD_ICENABLER7_0_SECURE                       0x0
#define EIC_DIST_GICD_ICENABLER7_0_SCR                  0
#define EIC_DIST_GICD_ICENABLER7_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ICENABLER7_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER7_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER7_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER7_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER7_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER7_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER7_0_clear_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER7_0_clear_FIELD                  _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER7_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER7_0_clear_RANGE                  31:0
#define EIC_DIST_GICD_ICENABLER7_0_clear_WOFFSET                        0x0
#define EIC_DIST_GICD_ICENABLER7_0_clear_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER7_0_clear_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER7_0_clear_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER7_0_clear_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER8_0
#define EIC_DIST_GICD_ICENABLER8_0                      _MK_ADDR_CONST(0x11a0)
#define EIC_DIST_GICD_ICENABLER8_0_SECURE                       0x0
#define EIC_DIST_GICD_ICENABLER8_0_SCR                  0
#define EIC_DIST_GICD_ICENABLER8_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ICENABLER8_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER8_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER8_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER8_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER8_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER8_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER8_0_clear_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER8_0_clear_FIELD                  _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER8_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER8_0_clear_RANGE                  31:0
#define EIC_DIST_GICD_ICENABLER8_0_clear_WOFFSET                        0x0
#define EIC_DIST_GICD_ICENABLER8_0_clear_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER8_0_clear_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER8_0_clear_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER8_0_clear_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER9_0
#define EIC_DIST_GICD_ICENABLER9_0                      _MK_ADDR_CONST(0x11a4)
#define EIC_DIST_GICD_ICENABLER9_0_SECURE                       0x0
#define EIC_DIST_GICD_ICENABLER9_0_SCR                  0
#define EIC_DIST_GICD_ICENABLER9_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ICENABLER9_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER9_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER9_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER9_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER9_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER9_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER9_0_clear_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER9_0_clear_FIELD                  _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER9_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER9_0_clear_RANGE                  31:0
#define EIC_DIST_GICD_ICENABLER9_0_clear_WOFFSET                        0x0
#define EIC_DIST_GICD_ICENABLER9_0_clear_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER9_0_clear_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER9_0_clear_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER9_0_clear_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER10_0
#define EIC_DIST_GICD_ICENABLER10_0                     _MK_ADDR_CONST(0x11a8)
#define EIC_DIST_GICD_ICENABLER10_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER10_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER10_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER10_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER10_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER10_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER10_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER10_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER10_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER10_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER10_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER10_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER10_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER10_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER10_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER10_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER10_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER10_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER11_0
#define EIC_DIST_GICD_ICENABLER11_0                     _MK_ADDR_CONST(0x11ac)
#define EIC_DIST_GICD_ICENABLER11_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER11_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER11_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER11_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER11_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER11_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER11_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER11_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER11_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER11_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER11_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER11_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER11_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER11_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER11_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER11_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER11_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER11_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER12_0
#define EIC_DIST_GICD_ICENABLER12_0                     _MK_ADDR_CONST(0x11b0)
#define EIC_DIST_GICD_ICENABLER12_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER12_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER12_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER12_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER12_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER12_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER12_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER12_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER12_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER12_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER12_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER12_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER12_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER12_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER12_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER12_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER12_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER12_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER13_0
#define EIC_DIST_GICD_ICENABLER13_0                     _MK_ADDR_CONST(0x11b4)
#define EIC_DIST_GICD_ICENABLER13_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER13_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER13_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER13_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER13_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER13_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER13_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER13_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER13_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER13_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER13_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER13_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER13_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER13_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER13_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER13_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER13_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER13_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER14_0
#define EIC_DIST_GICD_ICENABLER14_0                     _MK_ADDR_CONST(0x11b8)
#define EIC_DIST_GICD_ICENABLER14_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER14_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER14_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER14_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER14_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER14_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER14_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER14_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER14_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER14_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER14_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER14_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER14_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER14_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER14_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER14_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER14_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER14_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER15_0
#define EIC_DIST_GICD_ICENABLER15_0                     _MK_ADDR_CONST(0x11bc)
#define EIC_DIST_GICD_ICENABLER15_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER15_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER15_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER15_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER15_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER15_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER15_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER15_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER15_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER15_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER15_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER15_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER15_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER15_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER15_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER15_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER15_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER15_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER16_0
#define EIC_DIST_GICD_ICENABLER16_0                     _MK_ADDR_CONST(0x11c0)
#define EIC_DIST_GICD_ICENABLER16_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER16_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER16_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER16_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER16_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER16_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER16_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER16_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER16_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER16_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER16_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER16_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER16_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER16_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER16_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER16_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER16_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER16_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER17_0
#define EIC_DIST_GICD_ICENABLER17_0                     _MK_ADDR_CONST(0x11c4)
#define EIC_DIST_GICD_ICENABLER17_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER17_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER17_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER17_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER17_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER17_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER17_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER17_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER17_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER17_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER17_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER17_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER17_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER17_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER17_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER17_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER17_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER17_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER18_0
#define EIC_DIST_GICD_ICENABLER18_0                     _MK_ADDR_CONST(0x11c8)
#define EIC_DIST_GICD_ICENABLER18_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER18_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER18_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER18_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER18_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER18_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER18_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER18_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER18_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER18_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER18_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER18_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER18_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER18_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER18_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER18_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER18_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER18_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER19_0
#define EIC_DIST_GICD_ICENABLER19_0                     _MK_ADDR_CONST(0x11cc)
#define EIC_DIST_GICD_ICENABLER19_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER19_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER19_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER19_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER19_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER19_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER19_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER19_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER19_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER19_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER19_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER19_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER19_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER19_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER19_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER19_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER19_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER19_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER20_0
#define EIC_DIST_GICD_ICENABLER20_0                     _MK_ADDR_CONST(0x11d0)
#define EIC_DIST_GICD_ICENABLER20_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER20_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER20_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER20_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER20_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER20_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER20_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER20_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER20_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER20_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER20_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER20_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER20_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER20_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER20_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER20_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER20_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER20_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER21_0
#define EIC_DIST_GICD_ICENABLER21_0                     _MK_ADDR_CONST(0x11d4)
#define EIC_DIST_GICD_ICENABLER21_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER21_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER21_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER21_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER21_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER21_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER21_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER21_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER21_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER21_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER21_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER21_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER21_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER21_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER21_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER21_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER21_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER21_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER22_0
#define EIC_DIST_GICD_ICENABLER22_0                     _MK_ADDR_CONST(0x11d8)
#define EIC_DIST_GICD_ICENABLER22_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER22_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER22_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER22_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER22_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER22_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER22_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER22_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER22_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER22_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER22_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER22_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER22_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER22_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER22_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER22_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER22_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER22_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER23_0
#define EIC_DIST_GICD_ICENABLER23_0                     _MK_ADDR_CONST(0x11dc)
#define EIC_DIST_GICD_ICENABLER23_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER23_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER23_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER23_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER23_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER23_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER23_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER23_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER23_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER23_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER23_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER23_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER23_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER23_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER23_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER23_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER23_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER23_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER24_0
#define EIC_DIST_GICD_ICENABLER24_0                     _MK_ADDR_CONST(0x11e0)
#define EIC_DIST_GICD_ICENABLER24_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER24_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER24_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER24_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER24_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER24_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER24_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER24_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER24_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER24_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER24_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER24_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER24_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER24_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER24_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER24_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER24_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER24_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER25_0
#define EIC_DIST_GICD_ICENABLER25_0                     _MK_ADDR_CONST(0x11e4)
#define EIC_DIST_GICD_ICENABLER25_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER25_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER25_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER25_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER25_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER25_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER25_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER25_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER25_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER25_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER25_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER25_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER25_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER25_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER25_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER25_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER25_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER25_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER26_0
#define EIC_DIST_GICD_ICENABLER26_0                     _MK_ADDR_CONST(0x11e8)
#define EIC_DIST_GICD_ICENABLER26_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER26_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER26_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER26_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER26_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER26_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER26_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER26_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER26_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER26_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER26_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER26_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER26_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER26_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER26_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER26_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER26_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER26_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER27_0
#define EIC_DIST_GICD_ICENABLER27_0                     _MK_ADDR_CONST(0x11ec)
#define EIC_DIST_GICD_ICENABLER27_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER27_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER27_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER27_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER27_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER27_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER27_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER27_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER27_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER27_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER27_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER27_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER27_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER27_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER27_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER27_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER27_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER27_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER28_0
#define EIC_DIST_GICD_ICENABLER28_0                     _MK_ADDR_CONST(0x11f0)
#define EIC_DIST_GICD_ICENABLER28_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER28_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER28_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER28_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER28_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER28_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER28_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER28_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER28_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER28_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER28_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER28_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER28_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER28_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER28_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER28_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER28_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER28_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER29_0
#define EIC_DIST_GICD_ICENABLER29_0                     _MK_ADDR_CONST(0x11f4)
#define EIC_DIST_GICD_ICENABLER29_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER29_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER29_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER29_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER29_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER29_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER29_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER29_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER29_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER29_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER29_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER29_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER29_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER29_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER29_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER29_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER29_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER29_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER30_0
#define EIC_DIST_GICD_ICENABLER30_0                     _MK_ADDR_CONST(0x11f8)
#define EIC_DIST_GICD_ICENABLER30_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER30_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER30_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER30_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER30_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER30_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER30_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER30_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER30_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER30_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER30_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER30_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER30_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER30_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER30_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER30_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER30_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER30_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICENABLER31_0
#define EIC_DIST_GICD_ICENABLER31_0                     _MK_ADDR_CONST(0x11fc)
#define EIC_DIST_GICD_ICENABLER31_0_SECURE                      0x0
#define EIC_DIST_GICD_ICENABLER31_0_SCR                         0
#define EIC_DIST_GICD_ICENABLER31_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICENABLER31_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER31_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER31_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER31_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER31_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER31_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER31_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICENABLER31_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICENABLER31_0_clear_SHIFT)
#define EIC_DIST_GICD_ICENABLER31_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICENABLER31_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICENABLER31_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER31_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICENABLER31_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICENABLER31_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR0_0
#define EIC_DIST_GICD_ISPENDR0_0                        _MK_ADDR_CONST(0x1200)
#define EIC_DIST_GICD_ISPENDR0_0_SECURE                         0x0
#define EIC_DIST_GICD_ISPENDR0_0_SCR                    0
#define EIC_DIST_GICD_ISPENDR0_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_ISPENDR0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR0_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR0_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR0_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR0_0_set_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR0_0_set_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR0_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR0_0_set_RANGE                      31:0
#define EIC_DIST_GICD_ISPENDR0_0_set_WOFFSET                    0x0
#define EIC_DIST_GICD_ISPENDR0_0_set_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR0_0_set_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR0_0_set_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR0_0_set_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR1_0
#define EIC_DIST_GICD_ISPENDR1_0                        _MK_ADDR_CONST(0x1204)
#define EIC_DIST_GICD_ISPENDR1_0_SECURE                         0x0
#define EIC_DIST_GICD_ISPENDR1_0_SCR                    0
#define EIC_DIST_GICD_ISPENDR1_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_ISPENDR1_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR1_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR1_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR1_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR1_0_set_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR1_0_set_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR1_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR1_0_set_RANGE                      31:0
#define EIC_DIST_GICD_ISPENDR1_0_set_WOFFSET                    0x0
#define EIC_DIST_GICD_ISPENDR1_0_set_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR1_0_set_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR1_0_set_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR1_0_set_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR2_0
#define EIC_DIST_GICD_ISPENDR2_0                        _MK_ADDR_CONST(0x1208)
#define EIC_DIST_GICD_ISPENDR2_0_SECURE                         0x0
#define EIC_DIST_GICD_ISPENDR2_0_SCR                    0
#define EIC_DIST_GICD_ISPENDR2_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_ISPENDR2_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR2_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR2_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR2_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR2_0_set_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR2_0_set_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR2_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR2_0_set_RANGE                      31:0
#define EIC_DIST_GICD_ISPENDR2_0_set_WOFFSET                    0x0
#define EIC_DIST_GICD_ISPENDR2_0_set_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR2_0_set_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR2_0_set_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR2_0_set_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR3_0
#define EIC_DIST_GICD_ISPENDR3_0                        _MK_ADDR_CONST(0x120c)
#define EIC_DIST_GICD_ISPENDR3_0_SECURE                         0x0
#define EIC_DIST_GICD_ISPENDR3_0_SCR                    0
#define EIC_DIST_GICD_ISPENDR3_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_ISPENDR3_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR3_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR3_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR3_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR3_0_set_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR3_0_set_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR3_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR3_0_set_RANGE                      31:0
#define EIC_DIST_GICD_ISPENDR3_0_set_WOFFSET                    0x0
#define EIC_DIST_GICD_ISPENDR3_0_set_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR3_0_set_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR3_0_set_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR3_0_set_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR4_0
#define EIC_DIST_GICD_ISPENDR4_0                        _MK_ADDR_CONST(0x1210)
#define EIC_DIST_GICD_ISPENDR4_0_SECURE                         0x0
#define EIC_DIST_GICD_ISPENDR4_0_SCR                    0
#define EIC_DIST_GICD_ISPENDR4_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_ISPENDR4_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR4_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR4_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR4_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR4_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR4_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR4_0_set_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR4_0_set_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR4_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR4_0_set_RANGE                      31:0
#define EIC_DIST_GICD_ISPENDR4_0_set_WOFFSET                    0x0
#define EIC_DIST_GICD_ISPENDR4_0_set_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR4_0_set_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR4_0_set_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR4_0_set_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR5_0
#define EIC_DIST_GICD_ISPENDR5_0                        _MK_ADDR_CONST(0x1214)
#define EIC_DIST_GICD_ISPENDR5_0_SECURE                         0x0
#define EIC_DIST_GICD_ISPENDR5_0_SCR                    0
#define EIC_DIST_GICD_ISPENDR5_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_ISPENDR5_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR5_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR5_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR5_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR5_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR5_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR5_0_set_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR5_0_set_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR5_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR5_0_set_RANGE                      31:0
#define EIC_DIST_GICD_ISPENDR5_0_set_WOFFSET                    0x0
#define EIC_DIST_GICD_ISPENDR5_0_set_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR5_0_set_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR5_0_set_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR5_0_set_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR6_0
#define EIC_DIST_GICD_ISPENDR6_0                        _MK_ADDR_CONST(0x1218)
#define EIC_DIST_GICD_ISPENDR6_0_SECURE                         0x0
#define EIC_DIST_GICD_ISPENDR6_0_SCR                    0
#define EIC_DIST_GICD_ISPENDR6_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_ISPENDR6_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR6_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR6_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR6_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR6_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR6_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR6_0_set_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR6_0_set_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR6_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR6_0_set_RANGE                      31:0
#define EIC_DIST_GICD_ISPENDR6_0_set_WOFFSET                    0x0
#define EIC_DIST_GICD_ISPENDR6_0_set_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR6_0_set_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR6_0_set_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR6_0_set_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR7_0
#define EIC_DIST_GICD_ISPENDR7_0                        _MK_ADDR_CONST(0x121c)
#define EIC_DIST_GICD_ISPENDR7_0_SECURE                         0x0
#define EIC_DIST_GICD_ISPENDR7_0_SCR                    0
#define EIC_DIST_GICD_ISPENDR7_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_ISPENDR7_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR7_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR7_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR7_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR7_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR7_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR7_0_set_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR7_0_set_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR7_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR7_0_set_RANGE                      31:0
#define EIC_DIST_GICD_ISPENDR7_0_set_WOFFSET                    0x0
#define EIC_DIST_GICD_ISPENDR7_0_set_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR7_0_set_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR7_0_set_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR7_0_set_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR8_0
#define EIC_DIST_GICD_ISPENDR8_0                        _MK_ADDR_CONST(0x1220)
#define EIC_DIST_GICD_ISPENDR8_0_SECURE                         0x0
#define EIC_DIST_GICD_ISPENDR8_0_SCR                    0
#define EIC_DIST_GICD_ISPENDR8_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_ISPENDR8_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR8_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR8_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR8_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR8_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR8_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR8_0_set_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR8_0_set_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR8_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR8_0_set_RANGE                      31:0
#define EIC_DIST_GICD_ISPENDR8_0_set_WOFFSET                    0x0
#define EIC_DIST_GICD_ISPENDR8_0_set_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR8_0_set_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR8_0_set_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR8_0_set_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR9_0
#define EIC_DIST_GICD_ISPENDR9_0                        _MK_ADDR_CONST(0x1224)
#define EIC_DIST_GICD_ISPENDR9_0_SECURE                         0x0
#define EIC_DIST_GICD_ISPENDR9_0_SCR                    0
#define EIC_DIST_GICD_ISPENDR9_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_ISPENDR9_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR9_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR9_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR9_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR9_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR9_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR9_0_set_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR9_0_set_FIELD                      _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR9_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR9_0_set_RANGE                      31:0
#define EIC_DIST_GICD_ISPENDR9_0_set_WOFFSET                    0x0
#define EIC_DIST_GICD_ISPENDR9_0_set_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR9_0_set_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR9_0_set_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR9_0_set_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR10_0
#define EIC_DIST_GICD_ISPENDR10_0                       _MK_ADDR_CONST(0x1228)
#define EIC_DIST_GICD_ISPENDR10_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR10_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR10_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR10_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR10_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR10_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR10_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR10_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR10_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR10_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR10_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR10_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR10_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR10_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR10_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR10_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR10_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR10_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR11_0
#define EIC_DIST_GICD_ISPENDR11_0                       _MK_ADDR_CONST(0x122c)
#define EIC_DIST_GICD_ISPENDR11_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR11_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR11_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR11_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR11_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR11_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR11_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR11_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR11_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR11_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR11_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR11_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR11_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR11_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR11_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR11_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR11_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR11_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR12_0
#define EIC_DIST_GICD_ISPENDR12_0                       _MK_ADDR_CONST(0x1230)
#define EIC_DIST_GICD_ISPENDR12_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR12_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR12_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR12_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR12_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR12_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR12_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR12_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR12_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR12_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR12_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR12_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR12_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR12_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR12_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR12_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR12_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR12_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR13_0
#define EIC_DIST_GICD_ISPENDR13_0                       _MK_ADDR_CONST(0x1234)
#define EIC_DIST_GICD_ISPENDR13_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR13_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR13_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR13_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR13_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR13_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR13_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR13_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR13_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR13_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR13_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR13_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR13_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR13_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR13_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR13_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR13_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR13_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR14_0
#define EIC_DIST_GICD_ISPENDR14_0                       _MK_ADDR_CONST(0x1238)
#define EIC_DIST_GICD_ISPENDR14_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR14_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR14_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR14_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR14_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR14_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR14_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR14_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR14_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR14_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR14_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR14_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR14_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR14_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR14_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR14_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR14_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR14_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR15_0
#define EIC_DIST_GICD_ISPENDR15_0                       _MK_ADDR_CONST(0x123c)
#define EIC_DIST_GICD_ISPENDR15_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR15_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR15_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR15_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR15_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR15_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR15_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR15_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR15_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR15_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR15_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR15_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR15_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR15_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR15_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR15_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR15_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR15_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR16_0
#define EIC_DIST_GICD_ISPENDR16_0                       _MK_ADDR_CONST(0x1240)
#define EIC_DIST_GICD_ISPENDR16_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR16_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR16_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR16_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR16_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR16_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR16_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR16_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR16_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR16_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR16_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR16_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR16_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR16_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR16_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR16_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR16_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR16_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR17_0
#define EIC_DIST_GICD_ISPENDR17_0                       _MK_ADDR_CONST(0x1244)
#define EIC_DIST_GICD_ISPENDR17_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR17_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR17_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR17_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR17_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR17_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR17_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR17_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR17_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR17_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR17_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR17_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR17_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR17_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR17_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR17_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR17_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR17_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR18_0
#define EIC_DIST_GICD_ISPENDR18_0                       _MK_ADDR_CONST(0x1248)
#define EIC_DIST_GICD_ISPENDR18_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR18_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR18_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR18_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR18_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR18_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR18_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR18_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR18_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR18_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR18_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR18_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR18_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR18_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR18_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR18_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR18_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR18_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR19_0
#define EIC_DIST_GICD_ISPENDR19_0                       _MK_ADDR_CONST(0x124c)
#define EIC_DIST_GICD_ISPENDR19_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR19_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR19_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR19_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR19_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR19_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR19_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR19_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR19_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR19_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR19_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR19_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR19_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR19_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR19_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR19_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR19_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR19_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR20_0
#define EIC_DIST_GICD_ISPENDR20_0                       _MK_ADDR_CONST(0x1250)
#define EIC_DIST_GICD_ISPENDR20_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR20_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR20_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR20_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR20_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR20_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR20_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR20_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR20_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR20_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR20_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR20_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR20_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR20_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR20_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR20_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR20_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR20_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR21_0
#define EIC_DIST_GICD_ISPENDR21_0                       _MK_ADDR_CONST(0x1254)
#define EIC_DIST_GICD_ISPENDR21_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR21_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR21_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR21_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR21_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR21_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR21_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR21_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR21_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR21_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR21_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR21_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR21_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR21_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR21_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR21_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR21_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR21_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR22_0
#define EIC_DIST_GICD_ISPENDR22_0                       _MK_ADDR_CONST(0x1258)
#define EIC_DIST_GICD_ISPENDR22_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR22_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR22_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR22_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR22_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR22_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR22_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR22_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR22_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR22_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR22_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR22_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR22_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR22_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR22_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR22_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR22_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR22_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR23_0
#define EIC_DIST_GICD_ISPENDR23_0                       _MK_ADDR_CONST(0x125c)
#define EIC_DIST_GICD_ISPENDR23_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR23_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR23_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR23_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR23_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR23_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR23_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR23_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR23_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR23_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR23_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR23_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR23_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR23_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR23_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR23_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR23_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR23_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR24_0
#define EIC_DIST_GICD_ISPENDR24_0                       _MK_ADDR_CONST(0x1260)
#define EIC_DIST_GICD_ISPENDR24_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR24_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR24_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR24_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR24_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR24_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR24_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR24_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR24_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR24_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR24_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR24_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR24_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR24_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR24_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR24_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR24_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR24_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR25_0
#define EIC_DIST_GICD_ISPENDR25_0                       _MK_ADDR_CONST(0x1264)
#define EIC_DIST_GICD_ISPENDR25_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR25_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR25_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR25_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR25_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR25_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR25_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR25_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR25_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR25_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR25_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR25_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR25_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR25_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR25_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR25_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR25_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR25_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR26_0
#define EIC_DIST_GICD_ISPENDR26_0                       _MK_ADDR_CONST(0x1268)
#define EIC_DIST_GICD_ISPENDR26_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR26_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR26_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR26_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR26_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR26_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR26_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR26_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR26_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR26_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR26_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR26_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR26_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR26_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR26_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR26_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR26_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR26_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR27_0
#define EIC_DIST_GICD_ISPENDR27_0                       _MK_ADDR_CONST(0x126c)
#define EIC_DIST_GICD_ISPENDR27_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR27_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR27_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR27_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR27_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR27_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR27_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR27_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR27_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR27_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR27_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR27_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR27_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR27_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR27_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR27_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR27_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR27_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR28_0
#define EIC_DIST_GICD_ISPENDR28_0                       _MK_ADDR_CONST(0x1270)
#define EIC_DIST_GICD_ISPENDR28_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR28_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR28_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR28_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR28_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR28_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR28_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR28_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR28_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR28_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR28_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR28_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR28_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR28_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR28_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR28_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR28_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR28_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR29_0
#define EIC_DIST_GICD_ISPENDR29_0                       _MK_ADDR_CONST(0x1274)
#define EIC_DIST_GICD_ISPENDR29_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR29_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR29_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR29_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR29_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR29_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR29_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR29_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR29_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR29_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR29_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR29_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR29_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR29_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR29_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR29_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR29_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR29_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR30_0
#define EIC_DIST_GICD_ISPENDR30_0                       _MK_ADDR_CONST(0x1278)
#define EIC_DIST_GICD_ISPENDR30_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR30_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR30_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR30_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR30_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR30_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR30_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR30_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR30_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR30_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR30_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR30_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR30_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR30_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR30_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR30_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR30_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR30_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISPENDR31_0
#define EIC_DIST_GICD_ISPENDR31_0                       _MK_ADDR_CONST(0x127c)
#define EIC_DIST_GICD_ISPENDR31_0_SECURE                        0x0
#define EIC_DIST_GICD_ISPENDR31_0_SCR                   0
#define EIC_DIST_GICD_ISPENDR31_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ISPENDR31_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR31_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR31_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR31_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR31_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR31_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR31_0_set_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISPENDR31_0_set_FIELD                     _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISPENDR31_0_set_SHIFT)
#define EIC_DIST_GICD_ISPENDR31_0_set_RANGE                     31:0
#define EIC_DIST_GICD_ISPENDR31_0_set_WOFFSET                   0x0
#define EIC_DIST_GICD_ISPENDR31_0_set_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR31_0_set_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISPENDR31_0_set_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISPENDR31_0_set_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR0_0
#define EIC_DIST_GICD_ICPENDR0_0                        _MK_ADDR_CONST(0x1280)
#define EIC_DIST_GICD_ICPENDR0_0_SECURE                         0x0
#define EIC_DIST_GICD_ICPENDR0_0_SCR                    0
#define EIC_DIST_GICD_ICPENDR0_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_ICPENDR0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR0_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR0_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR0_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR0_0_clear_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR0_0_clear_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR0_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR0_0_clear_RANGE                    31:0
#define EIC_DIST_GICD_ICPENDR0_0_clear_WOFFSET                  0x0
#define EIC_DIST_GICD_ICPENDR0_0_clear_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR0_0_clear_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR0_0_clear_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR0_0_clear_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR1_0
#define EIC_DIST_GICD_ICPENDR1_0                        _MK_ADDR_CONST(0x1284)
#define EIC_DIST_GICD_ICPENDR1_0_SECURE                         0x0
#define EIC_DIST_GICD_ICPENDR1_0_SCR                    0
#define EIC_DIST_GICD_ICPENDR1_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_ICPENDR1_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR1_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR1_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR1_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR1_0_clear_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR1_0_clear_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR1_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR1_0_clear_RANGE                    31:0
#define EIC_DIST_GICD_ICPENDR1_0_clear_WOFFSET                  0x0
#define EIC_DIST_GICD_ICPENDR1_0_clear_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR1_0_clear_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR1_0_clear_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR1_0_clear_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR2_0
#define EIC_DIST_GICD_ICPENDR2_0                        _MK_ADDR_CONST(0x1288)
#define EIC_DIST_GICD_ICPENDR2_0_SECURE                         0x0
#define EIC_DIST_GICD_ICPENDR2_0_SCR                    0
#define EIC_DIST_GICD_ICPENDR2_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_ICPENDR2_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR2_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR2_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR2_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR2_0_clear_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR2_0_clear_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR2_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR2_0_clear_RANGE                    31:0
#define EIC_DIST_GICD_ICPENDR2_0_clear_WOFFSET                  0x0
#define EIC_DIST_GICD_ICPENDR2_0_clear_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR2_0_clear_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR2_0_clear_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR2_0_clear_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR3_0
#define EIC_DIST_GICD_ICPENDR3_0                        _MK_ADDR_CONST(0x128c)
#define EIC_DIST_GICD_ICPENDR3_0_SECURE                         0x0
#define EIC_DIST_GICD_ICPENDR3_0_SCR                    0
#define EIC_DIST_GICD_ICPENDR3_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_ICPENDR3_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR3_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR3_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR3_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR3_0_clear_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR3_0_clear_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR3_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR3_0_clear_RANGE                    31:0
#define EIC_DIST_GICD_ICPENDR3_0_clear_WOFFSET                  0x0
#define EIC_DIST_GICD_ICPENDR3_0_clear_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR3_0_clear_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR3_0_clear_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR3_0_clear_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR4_0
#define EIC_DIST_GICD_ICPENDR4_0                        _MK_ADDR_CONST(0x1290)
#define EIC_DIST_GICD_ICPENDR4_0_SECURE                         0x0
#define EIC_DIST_GICD_ICPENDR4_0_SCR                    0
#define EIC_DIST_GICD_ICPENDR4_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_ICPENDR4_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR4_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR4_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR4_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR4_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR4_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR4_0_clear_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR4_0_clear_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR4_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR4_0_clear_RANGE                    31:0
#define EIC_DIST_GICD_ICPENDR4_0_clear_WOFFSET                  0x0
#define EIC_DIST_GICD_ICPENDR4_0_clear_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR4_0_clear_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR4_0_clear_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR4_0_clear_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR5_0
#define EIC_DIST_GICD_ICPENDR5_0                        _MK_ADDR_CONST(0x1294)
#define EIC_DIST_GICD_ICPENDR5_0_SECURE                         0x0
#define EIC_DIST_GICD_ICPENDR5_0_SCR                    0
#define EIC_DIST_GICD_ICPENDR5_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_ICPENDR5_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR5_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR5_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR5_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR5_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR5_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR5_0_clear_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR5_0_clear_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR5_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR5_0_clear_RANGE                    31:0
#define EIC_DIST_GICD_ICPENDR5_0_clear_WOFFSET                  0x0
#define EIC_DIST_GICD_ICPENDR5_0_clear_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR5_0_clear_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR5_0_clear_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR5_0_clear_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR6_0
#define EIC_DIST_GICD_ICPENDR6_0                        _MK_ADDR_CONST(0x1298)
#define EIC_DIST_GICD_ICPENDR6_0_SECURE                         0x0
#define EIC_DIST_GICD_ICPENDR6_0_SCR                    0
#define EIC_DIST_GICD_ICPENDR6_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_ICPENDR6_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR6_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR6_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR6_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR6_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR6_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR6_0_clear_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR6_0_clear_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR6_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR6_0_clear_RANGE                    31:0
#define EIC_DIST_GICD_ICPENDR6_0_clear_WOFFSET                  0x0
#define EIC_DIST_GICD_ICPENDR6_0_clear_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR6_0_clear_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR6_0_clear_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR6_0_clear_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR7_0
#define EIC_DIST_GICD_ICPENDR7_0                        _MK_ADDR_CONST(0x129c)
#define EIC_DIST_GICD_ICPENDR7_0_SECURE                         0x0
#define EIC_DIST_GICD_ICPENDR7_0_SCR                    0
#define EIC_DIST_GICD_ICPENDR7_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_ICPENDR7_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR7_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR7_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR7_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR7_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR7_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR7_0_clear_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR7_0_clear_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR7_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR7_0_clear_RANGE                    31:0
#define EIC_DIST_GICD_ICPENDR7_0_clear_WOFFSET                  0x0
#define EIC_DIST_GICD_ICPENDR7_0_clear_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR7_0_clear_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR7_0_clear_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR7_0_clear_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR8_0
#define EIC_DIST_GICD_ICPENDR8_0                        _MK_ADDR_CONST(0x12a0)
#define EIC_DIST_GICD_ICPENDR8_0_SECURE                         0x0
#define EIC_DIST_GICD_ICPENDR8_0_SCR                    0
#define EIC_DIST_GICD_ICPENDR8_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_ICPENDR8_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR8_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR8_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR8_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR8_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR8_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR8_0_clear_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR8_0_clear_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR8_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR8_0_clear_RANGE                    31:0
#define EIC_DIST_GICD_ICPENDR8_0_clear_WOFFSET                  0x0
#define EIC_DIST_GICD_ICPENDR8_0_clear_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR8_0_clear_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR8_0_clear_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR8_0_clear_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR9_0
#define EIC_DIST_GICD_ICPENDR9_0                        _MK_ADDR_CONST(0x12a4)
#define EIC_DIST_GICD_ICPENDR9_0_SECURE                         0x0
#define EIC_DIST_GICD_ICPENDR9_0_SCR                    0
#define EIC_DIST_GICD_ICPENDR9_0_WORD_COUNT                     0x1
#define EIC_DIST_GICD_ICPENDR9_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR9_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR9_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR9_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR9_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR9_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR9_0_clear_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR9_0_clear_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR9_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR9_0_clear_RANGE                    31:0
#define EIC_DIST_GICD_ICPENDR9_0_clear_WOFFSET                  0x0
#define EIC_DIST_GICD_ICPENDR9_0_clear_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR9_0_clear_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR9_0_clear_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR9_0_clear_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR10_0
#define EIC_DIST_GICD_ICPENDR10_0                       _MK_ADDR_CONST(0x12a8)
#define EIC_DIST_GICD_ICPENDR10_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR10_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR10_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR10_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR10_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR10_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR10_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR10_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR10_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR10_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR10_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR10_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR10_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR10_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR10_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR10_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR10_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR10_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR11_0
#define EIC_DIST_GICD_ICPENDR11_0                       _MK_ADDR_CONST(0x12ac)
#define EIC_DIST_GICD_ICPENDR11_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR11_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR11_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR11_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR11_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR11_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR11_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR11_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR11_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR11_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR11_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR11_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR11_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR11_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR11_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR11_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR11_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR11_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR12_0
#define EIC_DIST_GICD_ICPENDR12_0                       _MK_ADDR_CONST(0x12b0)
#define EIC_DIST_GICD_ICPENDR12_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR12_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR12_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR12_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR12_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR12_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR12_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR12_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR12_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR12_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR12_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR12_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR12_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR12_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR12_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR12_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR12_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR12_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR13_0
#define EIC_DIST_GICD_ICPENDR13_0                       _MK_ADDR_CONST(0x12b4)
#define EIC_DIST_GICD_ICPENDR13_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR13_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR13_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR13_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR13_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR13_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR13_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR13_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR13_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR13_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR13_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR13_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR13_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR13_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR13_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR13_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR13_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR13_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR14_0
#define EIC_DIST_GICD_ICPENDR14_0                       _MK_ADDR_CONST(0x12b8)
#define EIC_DIST_GICD_ICPENDR14_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR14_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR14_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR14_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR14_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR14_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR14_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR14_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR14_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR14_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR14_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR14_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR14_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR14_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR14_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR14_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR14_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR14_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR15_0
#define EIC_DIST_GICD_ICPENDR15_0                       _MK_ADDR_CONST(0x12bc)
#define EIC_DIST_GICD_ICPENDR15_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR15_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR15_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR15_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR15_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR15_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR15_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR15_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR15_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR15_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR15_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR15_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR15_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR15_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR15_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR15_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR15_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR15_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR16_0
#define EIC_DIST_GICD_ICPENDR16_0                       _MK_ADDR_CONST(0x12c0)
#define EIC_DIST_GICD_ICPENDR16_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR16_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR16_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR16_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR16_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR16_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR16_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR16_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR16_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR16_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR16_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR16_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR16_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR16_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR16_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR16_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR16_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR16_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR17_0
#define EIC_DIST_GICD_ICPENDR17_0                       _MK_ADDR_CONST(0x12c4)
#define EIC_DIST_GICD_ICPENDR17_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR17_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR17_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR17_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR17_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR17_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR17_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR17_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR17_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR17_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR17_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR17_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR17_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR17_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR17_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR17_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR17_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR17_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR18_0
#define EIC_DIST_GICD_ICPENDR18_0                       _MK_ADDR_CONST(0x12c8)
#define EIC_DIST_GICD_ICPENDR18_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR18_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR18_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR18_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR18_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR18_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR18_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR18_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR18_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR18_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR18_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR18_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR18_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR18_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR18_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR18_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR18_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR18_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR19_0
#define EIC_DIST_GICD_ICPENDR19_0                       _MK_ADDR_CONST(0x12cc)
#define EIC_DIST_GICD_ICPENDR19_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR19_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR19_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR19_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR19_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR19_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR19_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR19_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR19_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR19_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR19_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR19_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR19_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR19_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR19_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR19_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR19_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR19_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR20_0
#define EIC_DIST_GICD_ICPENDR20_0                       _MK_ADDR_CONST(0x12d0)
#define EIC_DIST_GICD_ICPENDR20_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR20_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR20_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR20_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR20_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR20_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR20_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR20_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR20_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR20_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR20_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR20_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR20_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR20_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR20_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR20_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR20_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR20_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR21_0
#define EIC_DIST_GICD_ICPENDR21_0                       _MK_ADDR_CONST(0x12d4)
#define EIC_DIST_GICD_ICPENDR21_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR21_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR21_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR21_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR21_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR21_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR21_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR21_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR21_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR21_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR21_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR21_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR21_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR21_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR21_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR21_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR21_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR21_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR22_0
#define EIC_DIST_GICD_ICPENDR22_0                       _MK_ADDR_CONST(0x12d8)
#define EIC_DIST_GICD_ICPENDR22_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR22_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR22_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR22_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR22_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR22_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR22_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR22_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR22_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR22_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR22_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR22_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR22_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR22_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR22_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR22_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR22_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR22_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR23_0
#define EIC_DIST_GICD_ICPENDR23_0                       _MK_ADDR_CONST(0x12dc)
#define EIC_DIST_GICD_ICPENDR23_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR23_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR23_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR23_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR23_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR23_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR23_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR23_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR23_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR23_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR23_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR23_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR23_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR23_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR23_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR23_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR23_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR23_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR24_0
#define EIC_DIST_GICD_ICPENDR24_0                       _MK_ADDR_CONST(0x12e0)
#define EIC_DIST_GICD_ICPENDR24_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR24_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR24_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR24_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR24_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR24_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR24_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR24_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR24_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR24_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR24_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR24_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR24_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR24_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR24_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR24_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR24_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR24_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR25_0
#define EIC_DIST_GICD_ICPENDR25_0                       _MK_ADDR_CONST(0x12e4)
#define EIC_DIST_GICD_ICPENDR25_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR25_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR25_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR25_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR25_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR25_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR25_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR25_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR25_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR25_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR25_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR25_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR25_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR25_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR25_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR25_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR25_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR25_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR26_0
#define EIC_DIST_GICD_ICPENDR26_0                       _MK_ADDR_CONST(0x12e8)
#define EIC_DIST_GICD_ICPENDR26_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR26_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR26_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR26_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR26_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR26_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR26_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR26_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR26_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR26_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR26_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR26_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR26_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR26_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR26_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR26_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR26_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR26_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR27_0
#define EIC_DIST_GICD_ICPENDR27_0                       _MK_ADDR_CONST(0x12ec)
#define EIC_DIST_GICD_ICPENDR27_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR27_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR27_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR27_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR27_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR27_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR27_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR27_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR27_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR27_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR27_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR27_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR27_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR27_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR27_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR27_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR27_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR27_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR28_0
#define EIC_DIST_GICD_ICPENDR28_0                       _MK_ADDR_CONST(0x12f0)
#define EIC_DIST_GICD_ICPENDR28_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR28_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR28_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR28_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR28_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR28_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR28_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR28_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR28_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR28_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR28_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR28_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR28_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR28_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR28_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR28_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR28_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR28_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR29_0
#define EIC_DIST_GICD_ICPENDR29_0                       _MK_ADDR_CONST(0x12f4)
#define EIC_DIST_GICD_ICPENDR29_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR29_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR29_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR29_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR29_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR29_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR29_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR29_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR29_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR29_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR29_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR29_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR29_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR29_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR29_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR29_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR29_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR29_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR30_0
#define EIC_DIST_GICD_ICPENDR30_0                       _MK_ADDR_CONST(0x12f8)
#define EIC_DIST_GICD_ICPENDR30_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR30_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR30_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR30_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR30_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR30_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR30_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR30_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR30_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR30_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR30_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR30_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR30_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR30_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR30_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR30_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR30_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR30_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICPENDR31_0
#define EIC_DIST_GICD_ICPENDR31_0                       _MK_ADDR_CONST(0x12fc)
#define EIC_DIST_GICD_ICPENDR31_0_SECURE                        0x0
#define EIC_DIST_GICD_ICPENDR31_0_SCR                   0
#define EIC_DIST_GICD_ICPENDR31_0_WORD_COUNT                    0x1
#define EIC_DIST_GICD_ICPENDR31_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR31_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR31_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR31_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR31_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR31_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR31_0_clear_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICPENDR31_0_clear_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICPENDR31_0_clear_SHIFT)
#define EIC_DIST_GICD_ICPENDR31_0_clear_RANGE                   31:0
#define EIC_DIST_GICD_ICPENDR31_0_clear_WOFFSET                 0x0
#define EIC_DIST_GICD_ICPENDR31_0_clear_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR31_0_clear_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICPENDR31_0_clear_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICPENDR31_0_clear_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER0_0
#define EIC_DIST_GICD_ISACTIVER0_0                      _MK_ADDR_CONST(0x1300)
#define EIC_DIST_GICD_ISACTIVER0_0_SECURE                       0x0
#define EIC_DIST_GICD_ISACTIVER0_0_SCR                  0
#define EIC_DIST_GICD_ISACTIVER0_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ISACTIVER0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER0_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER0_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER0_0_set_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER0_0_set_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER0_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER0_0_set_RANGE                    31:0
#define EIC_DIST_GICD_ISACTIVER0_0_set_WOFFSET                  0x0
#define EIC_DIST_GICD_ISACTIVER0_0_set_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER0_0_set_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER0_0_set_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER0_0_set_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER1_0
#define EIC_DIST_GICD_ISACTIVER1_0                      _MK_ADDR_CONST(0x1304)
#define EIC_DIST_GICD_ISACTIVER1_0_SECURE                       0x0
#define EIC_DIST_GICD_ISACTIVER1_0_SCR                  0
#define EIC_DIST_GICD_ISACTIVER1_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ISACTIVER1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER1_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER1_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER1_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER1_0_set_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER1_0_set_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER1_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER1_0_set_RANGE                    31:0
#define EIC_DIST_GICD_ISACTIVER1_0_set_WOFFSET                  0x0
#define EIC_DIST_GICD_ISACTIVER1_0_set_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER1_0_set_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER1_0_set_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER1_0_set_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER2_0
#define EIC_DIST_GICD_ISACTIVER2_0                      _MK_ADDR_CONST(0x1308)
#define EIC_DIST_GICD_ISACTIVER2_0_SECURE                       0x0
#define EIC_DIST_GICD_ISACTIVER2_0_SCR                  0
#define EIC_DIST_GICD_ISACTIVER2_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ISACTIVER2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER2_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER2_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER2_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER2_0_set_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER2_0_set_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER2_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER2_0_set_RANGE                    31:0
#define EIC_DIST_GICD_ISACTIVER2_0_set_WOFFSET                  0x0
#define EIC_DIST_GICD_ISACTIVER2_0_set_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER2_0_set_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER2_0_set_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER2_0_set_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER3_0
#define EIC_DIST_GICD_ISACTIVER3_0                      _MK_ADDR_CONST(0x130c)
#define EIC_DIST_GICD_ISACTIVER3_0_SECURE                       0x0
#define EIC_DIST_GICD_ISACTIVER3_0_SCR                  0
#define EIC_DIST_GICD_ISACTIVER3_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ISACTIVER3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER3_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER3_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER3_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER3_0_set_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER3_0_set_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER3_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER3_0_set_RANGE                    31:0
#define EIC_DIST_GICD_ISACTIVER3_0_set_WOFFSET                  0x0
#define EIC_DIST_GICD_ISACTIVER3_0_set_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER3_0_set_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER3_0_set_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER3_0_set_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER4_0
#define EIC_DIST_GICD_ISACTIVER4_0                      _MK_ADDR_CONST(0x1310)
#define EIC_DIST_GICD_ISACTIVER4_0_SECURE                       0x0
#define EIC_DIST_GICD_ISACTIVER4_0_SCR                  0
#define EIC_DIST_GICD_ISACTIVER4_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ISACTIVER4_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER4_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER4_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER4_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER4_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER4_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER4_0_set_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER4_0_set_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER4_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER4_0_set_RANGE                    31:0
#define EIC_DIST_GICD_ISACTIVER4_0_set_WOFFSET                  0x0
#define EIC_DIST_GICD_ISACTIVER4_0_set_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER4_0_set_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER4_0_set_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER4_0_set_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER5_0
#define EIC_DIST_GICD_ISACTIVER5_0                      _MK_ADDR_CONST(0x1314)
#define EIC_DIST_GICD_ISACTIVER5_0_SECURE                       0x0
#define EIC_DIST_GICD_ISACTIVER5_0_SCR                  0
#define EIC_DIST_GICD_ISACTIVER5_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ISACTIVER5_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER5_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER5_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER5_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER5_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER5_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER5_0_set_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER5_0_set_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER5_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER5_0_set_RANGE                    31:0
#define EIC_DIST_GICD_ISACTIVER5_0_set_WOFFSET                  0x0
#define EIC_DIST_GICD_ISACTIVER5_0_set_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER5_0_set_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER5_0_set_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER5_0_set_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER6_0
#define EIC_DIST_GICD_ISACTIVER6_0                      _MK_ADDR_CONST(0x1318)
#define EIC_DIST_GICD_ISACTIVER6_0_SECURE                       0x0
#define EIC_DIST_GICD_ISACTIVER6_0_SCR                  0
#define EIC_DIST_GICD_ISACTIVER6_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ISACTIVER6_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER6_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER6_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER6_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER6_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER6_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER6_0_set_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER6_0_set_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER6_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER6_0_set_RANGE                    31:0
#define EIC_DIST_GICD_ISACTIVER6_0_set_WOFFSET                  0x0
#define EIC_DIST_GICD_ISACTIVER6_0_set_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER6_0_set_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER6_0_set_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER6_0_set_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER7_0
#define EIC_DIST_GICD_ISACTIVER7_0                      _MK_ADDR_CONST(0x131c)
#define EIC_DIST_GICD_ISACTIVER7_0_SECURE                       0x0
#define EIC_DIST_GICD_ISACTIVER7_0_SCR                  0
#define EIC_DIST_GICD_ISACTIVER7_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ISACTIVER7_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER7_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER7_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER7_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER7_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER7_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER7_0_set_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER7_0_set_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER7_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER7_0_set_RANGE                    31:0
#define EIC_DIST_GICD_ISACTIVER7_0_set_WOFFSET                  0x0
#define EIC_DIST_GICD_ISACTIVER7_0_set_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER7_0_set_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER7_0_set_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER7_0_set_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER8_0
#define EIC_DIST_GICD_ISACTIVER8_0                      _MK_ADDR_CONST(0x1320)
#define EIC_DIST_GICD_ISACTIVER8_0_SECURE                       0x0
#define EIC_DIST_GICD_ISACTIVER8_0_SCR                  0
#define EIC_DIST_GICD_ISACTIVER8_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ISACTIVER8_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER8_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER8_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER8_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER8_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER8_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER8_0_set_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER8_0_set_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER8_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER8_0_set_RANGE                    31:0
#define EIC_DIST_GICD_ISACTIVER8_0_set_WOFFSET                  0x0
#define EIC_DIST_GICD_ISACTIVER8_0_set_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER8_0_set_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER8_0_set_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER8_0_set_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER9_0
#define EIC_DIST_GICD_ISACTIVER9_0                      _MK_ADDR_CONST(0x1324)
#define EIC_DIST_GICD_ISACTIVER9_0_SECURE                       0x0
#define EIC_DIST_GICD_ISACTIVER9_0_SCR                  0
#define EIC_DIST_GICD_ISACTIVER9_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ISACTIVER9_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER9_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER9_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER9_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER9_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER9_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER9_0_set_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER9_0_set_FIELD                    _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER9_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER9_0_set_RANGE                    31:0
#define EIC_DIST_GICD_ISACTIVER9_0_set_WOFFSET                  0x0
#define EIC_DIST_GICD_ISACTIVER9_0_set_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER9_0_set_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER9_0_set_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER9_0_set_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER10_0
#define EIC_DIST_GICD_ISACTIVER10_0                     _MK_ADDR_CONST(0x1328)
#define EIC_DIST_GICD_ISACTIVER10_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER10_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER10_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER10_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER10_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER10_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER10_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER10_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER10_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER10_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER10_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER10_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER10_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER10_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER10_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER10_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER10_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER10_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER11_0
#define EIC_DIST_GICD_ISACTIVER11_0                     _MK_ADDR_CONST(0x132c)
#define EIC_DIST_GICD_ISACTIVER11_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER11_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER11_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER11_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER11_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER11_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER11_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER11_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER11_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER11_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER11_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER11_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER11_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER11_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER11_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER11_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER11_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER11_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER12_0
#define EIC_DIST_GICD_ISACTIVER12_0                     _MK_ADDR_CONST(0x1330)
#define EIC_DIST_GICD_ISACTIVER12_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER12_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER12_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER12_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER12_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER12_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER12_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER12_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER12_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER12_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER12_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER12_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER12_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER12_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER12_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER12_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER12_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER12_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER13_0
#define EIC_DIST_GICD_ISACTIVER13_0                     _MK_ADDR_CONST(0x1334)
#define EIC_DIST_GICD_ISACTIVER13_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER13_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER13_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER13_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER13_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER13_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER13_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER13_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER13_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER13_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER13_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER13_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER13_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER13_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER13_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER13_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER13_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER13_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER14_0
#define EIC_DIST_GICD_ISACTIVER14_0                     _MK_ADDR_CONST(0x1338)
#define EIC_DIST_GICD_ISACTIVER14_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER14_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER14_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER14_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER14_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER14_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER14_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER14_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER14_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER14_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER14_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER14_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER14_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER14_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER14_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER14_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER14_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER14_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER15_0
#define EIC_DIST_GICD_ISACTIVER15_0                     _MK_ADDR_CONST(0x133c)
#define EIC_DIST_GICD_ISACTIVER15_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER15_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER15_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER15_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER15_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER15_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER15_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER15_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER15_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER15_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER15_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER15_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER15_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER15_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER15_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER15_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER15_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER15_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER16_0
#define EIC_DIST_GICD_ISACTIVER16_0                     _MK_ADDR_CONST(0x1340)
#define EIC_DIST_GICD_ISACTIVER16_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER16_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER16_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER16_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER16_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER16_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER16_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER16_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER16_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER16_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER16_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER16_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER16_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER16_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER16_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER16_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER16_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER16_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER17_0
#define EIC_DIST_GICD_ISACTIVER17_0                     _MK_ADDR_CONST(0x1344)
#define EIC_DIST_GICD_ISACTIVER17_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER17_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER17_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER17_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER17_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER17_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER17_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER17_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER17_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER17_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER17_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER17_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER17_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER17_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER17_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER17_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER17_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER17_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER18_0
#define EIC_DIST_GICD_ISACTIVER18_0                     _MK_ADDR_CONST(0x1348)
#define EIC_DIST_GICD_ISACTIVER18_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER18_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER18_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER18_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER18_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER18_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER18_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER18_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER18_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER18_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER18_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER18_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER18_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER18_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER18_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER18_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER18_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER18_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER19_0
#define EIC_DIST_GICD_ISACTIVER19_0                     _MK_ADDR_CONST(0x134c)
#define EIC_DIST_GICD_ISACTIVER19_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER19_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER19_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER19_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER19_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER19_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER19_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER19_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER19_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER19_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER19_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER19_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER19_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER19_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER19_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER19_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER19_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER19_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER20_0
#define EIC_DIST_GICD_ISACTIVER20_0                     _MK_ADDR_CONST(0x1350)
#define EIC_DIST_GICD_ISACTIVER20_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER20_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER20_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER20_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER20_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER20_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER20_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER20_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER20_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER20_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER20_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER20_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER20_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER20_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER20_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER20_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER20_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER20_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER21_0
#define EIC_DIST_GICD_ISACTIVER21_0                     _MK_ADDR_CONST(0x1354)
#define EIC_DIST_GICD_ISACTIVER21_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER21_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER21_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER21_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER21_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER21_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER21_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER21_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER21_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER21_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER21_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER21_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER21_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER21_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER21_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER21_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER21_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER21_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER22_0
#define EIC_DIST_GICD_ISACTIVER22_0                     _MK_ADDR_CONST(0x1358)
#define EIC_DIST_GICD_ISACTIVER22_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER22_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER22_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER22_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER22_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER22_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER22_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER22_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER22_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER22_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER22_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER22_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER22_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER22_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER22_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER22_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER22_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER22_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER23_0
#define EIC_DIST_GICD_ISACTIVER23_0                     _MK_ADDR_CONST(0x135c)
#define EIC_DIST_GICD_ISACTIVER23_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER23_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER23_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER23_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER23_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER23_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER23_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER23_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER23_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER23_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER23_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER23_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER23_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER23_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER23_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER23_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER23_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER23_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER24_0
#define EIC_DIST_GICD_ISACTIVER24_0                     _MK_ADDR_CONST(0x1360)
#define EIC_DIST_GICD_ISACTIVER24_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER24_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER24_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER24_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER24_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER24_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER24_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER24_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER24_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER24_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER24_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER24_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER24_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER24_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER24_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER24_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER24_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER24_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER25_0
#define EIC_DIST_GICD_ISACTIVER25_0                     _MK_ADDR_CONST(0x1364)
#define EIC_DIST_GICD_ISACTIVER25_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER25_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER25_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER25_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER25_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER25_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER25_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER25_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER25_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER25_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER25_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER25_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER25_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER25_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER25_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER25_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER25_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER25_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER26_0
#define EIC_DIST_GICD_ISACTIVER26_0                     _MK_ADDR_CONST(0x1368)
#define EIC_DIST_GICD_ISACTIVER26_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER26_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER26_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER26_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER26_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER26_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER26_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER26_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER26_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER26_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER26_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER26_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER26_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER26_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER26_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER26_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER26_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER26_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER27_0
#define EIC_DIST_GICD_ISACTIVER27_0                     _MK_ADDR_CONST(0x136c)
#define EIC_DIST_GICD_ISACTIVER27_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER27_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER27_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER27_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER27_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER27_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER27_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER27_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER27_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER27_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER27_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER27_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER27_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER27_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER27_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER27_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER27_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER27_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER28_0
#define EIC_DIST_GICD_ISACTIVER28_0                     _MK_ADDR_CONST(0x1370)
#define EIC_DIST_GICD_ISACTIVER28_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER28_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER28_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER28_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER28_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER28_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER28_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER28_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER28_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER28_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER28_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER28_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER28_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER28_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER28_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER28_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER28_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER28_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER29_0
#define EIC_DIST_GICD_ISACTIVER29_0                     _MK_ADDR_CONST(0x1374)
#define EIC_DIST_GICD_ISACTIVER29_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER29_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER29_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER29_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER29_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER29_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER29_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER29_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER29_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER29_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER29_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER29_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER29_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER29_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER29_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER29_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER29_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER29_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER30_0
#define EIC_DIST_GICD_ISACTIVER30_0                     _MK_ADDR_CONST(0x1378)
#define EIC_DIST_GICD_ISACTIVER30_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER30_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER30_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER30_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER30_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER30_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER30_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER30_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER30_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER30_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER30_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER30_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER30_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER30_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER30_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER30_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER30_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER30_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ISACTIVER31_0
#define EIC_DIST_GICD_ISACTIVER31_0                     _MK_ADDR_CONST(0x137c)
#define EIC_DIST_GICD_ISACTIVER31_0_SECURE                      0x0
#define EIC_DIST_GICD_ISACTIVER31_0_SCR                         0
#define EIC_DIST_GICD_ISACTIVER31_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ISACTIVER31_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER31_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER31_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER31_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER31_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER31_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER31_0_set_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ISACTIVER31_0_set_FIELD                   _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ISACTIVER31_0_set_SHIFT)
#define EIC_DIST_GICD_ISACTIVER31_0_set_RANGE                   31:0
#define EIC_DIST_GICD_ISACTIVER31_0_set_WOFFSET                 0x0
#define EIC_DIST_GICD_ISACTIVER31_0_set_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER31_0_set_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ISACTIVER31_0_set_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ISACTIVER31_0_set_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER0_0
#define EIC_DIST_GICD_ICACTIVER0_0                      _MK_ADDR_CONST(0x1380)
#define EIC_DIST_GICD_ICACTIVER0_0_SECURE                       0x0
#define EIC_DIST_GICD_ICACTIVER0_0_SCR                  0
#define EIC_DIST_GICD_ICACTIVER0_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ICACTIVER0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER0_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER0_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER0_0_clear_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER0_0_clear_FIELD                  _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER0_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER0_0_clear_RANGE                  31:0
#define EIC_DIST_GICD_ICACTIVER0_0_clear_WOFFSET                        0x0
#define EIC_DIST_GICD_ICACTIVER0_0_clear_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER0_0_clear_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER0_0_clear_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER0_0_clear_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER1_0
#define EIC_DIST_GICD_ICACTIVER1_0                      _MK_ADDR_CONST(0x1384)
#define EIC_DIST_GICD_ICACTIVER1_0_SECURE                       0x0
#define EIC_DIST_GICD_ICACTIVER1_0_SCR                  0
#define EIC_DIST_GICD_ICACTIVER1_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ICACTIVER1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER1_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER1_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER1_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER1_0_clear_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER1_0_clear_FIELD                  _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER1_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER1_0_clear_RANGE                  31:0
#define EIC_DIST_GICD_ICACTIVER1_0_clear_WOFFSET                        0x0
#define EIC_DIST_GICD_ICACTIVER1_0_clear_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER1_0_clear_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER1_0_clear_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER1_0_clear_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER2_0
#define EIC_DIST_GICD_ICACTIVER2_0                      _MK_ADDR_CONST(0x1388)
#define EIC_DIST_GICD_ICACTIVER2_0_SECURE                       0x0
#define EIC_DIST_GICD_ICACTIVER2_0_SCR                  0
#define EIC_DIST_GICD_ICACTIVER2_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ICACTIVER2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER2_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER2_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER2_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER2_0_clear_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER2_0_clear_FIELD                  _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER2_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER2_0_clear_RANGE                  31:0
#define EIC_DIST_GICD_ICACTIVER2_0_clear_WOFFSET                        0x0
#define EIC_DIST_GICD_ICACTIVER2_0_clear_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER2_0_clear_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER2_0_clear_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER2_0_clear_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER3_0
#define EIC_DIST_GICD_ICACTIVER3_0                      _MK_ADDR_CONST(0x138c)
#define EIC_DIST_GICD_ICACTIVER3_0_SECURE                       0x0
#define EIC_DIST_GICD_ICACTIVER3_0_SCR                  0
#define EIC_DIST_GICD_ICACTIVER3_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ICACTIVER3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER3_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER3_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER3_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER3_0_clear_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER3_0_clear_FIELD                  _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER3_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER3_0_clear_RANGE                  31:0
#define EIC_DIST_GICD_ICACTIVER3_0_clear_WOFFSET                        0x0
#define EIC_DIST_GICD_ICACTIVER3_0_clear_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER3_0_clear_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER3_0_clear_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER3_0_clear_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER4_0
#define EIC_DIST_GICD_ICACTIVER4_0                      _MK_ADDR_CONST(0x1390)
#define EIC_DIST_GICD_ICACTIVER4_0_SECURE                       0x0
#define EIC_DIST_GICD_ICACTIVER4_0_SCR                  0
#define EIC_DIST_GICD_ICACTIVER4_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ICACTIVER4_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER4_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER4_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER4_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER4_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER4_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER4_0_clear_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER4_0_clear_FIELD                  _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER4_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER4_0_clear_RANGE                  31:0
#define EIC_DIST_GICD_ICACTIVER4_0_clear_WOFFSET                        0x0
#define EIC_DIST_GICD_ICACTIVER4_0_clear_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER4_0_clear_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER4_0_clear_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER4_0_clear_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER5_0
#define EIC_DIST_GICD_ICACTIVER5_0                      _MK_ADDR_CONST(0x1394)
#define EIC_DIST_GICD_ICACTIVER5_0_SECURE                       0x0
#define EIC_DIST_GICD_ICACTIVER5_0_SCR                  0
#define EIC_DIST_GICD_ICACTIVER5_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ICACTIVER5_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER5_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER5_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER5_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER5_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER5_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER5_0_clear_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER5_0_clear_FIELD                  _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER5_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER5_0_clear_RANGE                  31:0
#define EIC_DIST_GICD_ICACTIVER5_0_clear_WOFFSET                        0x0
#define EIC_DIST_GICD_ICACTIVER5_0_clear_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER5_0_clear_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER5_0_clear_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER5_0_clear_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER6_0
#define EIC_DIST_GICD_ICACTIVER6_0                      _MK_ADDR_CONST(0x1398)
#define EIC_DIST_GICD_ICACTIVER6_0_SECURE                       0x0
#define EIC_DIST_GICD_ICACTIVER6_0_SCR                  0
#define EIC_DIST_GICD_ICACTIVER6_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ICACTIVER6_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER6_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER6_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER6_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER6_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER6_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER6_0_clear_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER6_0_clear_FIELD                  _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER6_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER6_0_clear_RANGE                  31:0
#define EIC_DIST_GICD_ICACTIVER6_0_clear_WOFFSET                        0x0
#define EIC_DIST_GICD_ICACTIVER6_0_clear_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER6_0_clear_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER6_0_clear_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER6_0_clear_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER7_0
#define EIC_DIST_GICD_ICACTIVER7_0                      _MK_ADDR_CONST(0x139c)
#define EIC_DIST_GICD_ICACTIVER7_0_SECURE                       0x0
#define EIC_DIST_GICD_ICACTIVER7_0_SCR                  0
#define EIC_DIST_GICD_ICACTIVER7_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ICACTIVER7_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER7_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER7_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER7_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER7_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER7_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER7_0_clear_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER7_0_clear_FIELD                  _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER7_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER7_0_clear_RANGE                  31:0
#define EIC_DIST_GICD_ICACTIVER7_0_clear_WOFFSET                        0x0
#define EIC_DIST_GICD_ICACTIVER7_0_clear_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER7_0_clear_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER7_0_clear_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER7_0_clear_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER8_0
#define EIC_DIST_GICD_ICACTIVER8_0                      _MK_ADDR_CONST(0x13a0)
#define EIC_DIST_GICD_ICACTIVER8_0_SECURE                       0x0
#define EIC_DIST_GICD_ICACTIVER8_0_SCR                  0
#define EIC_DIST_GICD_ICACTIVER8_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ICACTIVER8_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER8_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER8_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER8_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER8_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER8_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER8_0_clear_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER8_0_clear_FIELD                  _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER8_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER8_0_clear_RANGE                  31:0
#define EIC_DIST_GICD_ICACTIVER8_0_clear_WOFFSET                        0x0
#define EIC_DIST_GICD_ICACTIVER8_0_clear_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER8_0_clear_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER8_0_clear_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER8_0_clear_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER9_0
#define EIC_DIST_GICD_ICACTIVER9_0                      _MK_ADDR_CONST(0x13a4)
#define EIC_DIST_GICD_ICACTIVER9_0_SECURE                       0x0
#define EIC_DIST_GICD_ICACTIVER9_0_SCR                  0
#define EIC_DIST_GICD_ICACTIVER9_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ICACTIVER9_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER9_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER9_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER9_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER9_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER9_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER9_0_clear_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER9_0_clear_FIELD                  _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER9_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER9_0_clear_RANGE                  31:0
#define EIC_DIST_GICD_ICACTIVER9_0_clear_WOFFSET                        0x0
#define EIC_DIST_GICD_ICACTIVER9_0_clear_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER9_0_clear_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER9_0_clear_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER9_0_clear_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER10_0
#define EIC_DIST_GICD_ICACTIVER10_0                     _MK_ADDR_CONST(0x13a8)
#define EIC_DIST_GICD_ICACTIVER10_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER10_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER10_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER10_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER10_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER10_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER10_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER10_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER10_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER10_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER10_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER10_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER10_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER10_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER10_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER10_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER10_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER10_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER11_0
#define EIC_DIST_GICD_ICACTIVER11_0                     _MK_ADDR_CONST(0x13ac)
#define EIC_DIST_GICD_ICACTIVER11_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER11_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER11_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER11_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER11_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER11_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER11_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER11_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER11_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER11_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER11_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER11_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER11_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER11_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER11_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER11_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER11_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER11_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER12_0
#define EIC_DIST_GICD_ICACTIVER12_0                     _MK_ADDR_CONST(0x13b0)
#define EIC_DIST_GICD_ICACTIVER12_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER12_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER12_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER12_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER12_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER12_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER12_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER12_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER12_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER12_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER12_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER12_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER12_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER12_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER12_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER12_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER12_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER12_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER13_0
#define EIC_DIST_GICD_ICACTIVER13_0                     _MK_ADDR_CONST(0x13b4)
#define EIC_DIST_GICD_ICACTIVER13_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER13_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER13_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER13_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER13_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER13_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER13_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER13_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER13_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER13_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER13_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER13_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER13_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER13_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER13_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER13_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER13_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER13_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER14_0
#define EIC_DIST_GICD_ICACTIVER14_0                     _MK_ADDR_CONST(0x13b8)
#define EIC_DIST_GICD_ICACTIVER14_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER14_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER14_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER14_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER14_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER14_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER14_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER14_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER14_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER14_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER14_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER14_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER14_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER14_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER14_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER14_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER14_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER14_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER15_0
#define EIC_DIST_GICD_ICACTIVER15_0                     _MK_ADDR_CONST(0x13bc)
#define EIC_DIST_GICD_ICACTIVER15_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER15_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER15_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER15_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER15_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER15_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER15_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER15_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER15_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER15_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER15_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER15_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER15_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER15_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER15_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER15_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER15_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER15_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER16_0
#define EIC_DIST_GICD_ICACTIVER16_0                     _MK_ADDR_CONST(0x13c0)
#define EIC_DIST_GICD_ICACTIVER16_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER16_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER16_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER16_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER16_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER16_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER16_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER16_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER16_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER16_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER16_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER16_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER16_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER16_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER16_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER16_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER16_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER16_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER17_0
#define EIC_DIST_GICD_ICACTIVER17_0                     _MK_ADDR_CONST(0x13c4)
#define EIC_DIST_GICD_ICACTIVER17_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER17_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER17_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER17_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER17_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER17_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER17_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER17_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER17_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER17_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER17_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER17_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER17_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER17_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER17_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER17_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER17_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER17_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER18_0
#define EIC_DIST_GICD_ICACTIVER18_0                     _MK_ADDR_CONST(0x13c8)
#define EIC_DIST_GICD_ICACTIVER18_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER18_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER18_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER18_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER18_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER18_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER18_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER18_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER18_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER18_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER18_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER18_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER18_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER18_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER18_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER18_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER18_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER18_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER19_0
#define EIC_DIST_GICD_ICACTIVER19_0                     _MK_ADDR_CONST(0x13cc)
#define EIC_DIST_GICD_ICACTIVER19_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER19_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER19_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER19_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER19_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER19_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER19_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER19_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER19_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER19_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER19_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER19_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER19_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER19_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER19_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER19_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER19_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER19_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER20_0
#define EIC_DIST_GICD_ICACTIVER20_0                     _MK_ADDR_CONST(0x13d0)
#define EIC_DIST_GICD_ICACTIVER20_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER20_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER20_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER20_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER20_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER20_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER20_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER20_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER20_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER20_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER20_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER20_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER20_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER20_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER20_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER20_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER20_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER20_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER21_0
#define EIC_DIST_GICD_ICACTIVER21_0                     _MK_ADDR_CONST(0x13d4)
#define EIC_DIST_GICD_ICACTIVER21_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER21_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER21_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER21_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER21_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER21_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER21_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER21_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER21_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER21_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER21_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER21_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER21_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER21_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER21_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER21_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER21_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER21_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER22_0
#define EIC_DIST_GICD_ICACTIVER22_0                     _MK_ADDR_CONST(0x13d8)
#define EIC_DIST_GICD_ICACTIVER22_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER22_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER22_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER22_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER22_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER22_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER22_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER22_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER22_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER22_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER22_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER22_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER22_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER22_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER22_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER22_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER22_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER22_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER23_0
#define EIC_DIST_GICD_ICACTIVER23_0                     _MK_ADDR_CONST(0x13dc)
#define EIC_DIST_GICD_ICACTIVER23_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER23_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER23_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER23_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER23_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER23_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER23_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER23_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER23_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER23_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER23_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER23_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER23_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER23_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER23_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER23_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER23_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER23_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER24_0
#define EIC_DIST_GICD_ICACTIVER24_0                     _MK_ADDR_CONST(0x13e0)
#define EIC_DIST_GICD_ICACTIVER24_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER24_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER24_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER24_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER24_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER24_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER24_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER24_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER24_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER24_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER24_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER24_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER24_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER24_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER24_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER24_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER24_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER24_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER25_0
#define EIC_DIST_GICD_ICACTIVER25_0                     _MK_ADDR_CONST(0x13e4)
#define EIC_DIST_GICD_ICACTIVER25_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER25_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER25_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER25_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER25_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER25_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER25_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER25_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER25_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER25_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER25_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER25_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER25_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER25_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER25_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER25_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER25_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER25_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER26_0
#define EIC_DIST_GICD_ICACTIVER26_0                     _MK_ADDR_CONST(0x13e8)
#define EIC_DIST_GICD_ICACTIVER26_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER26_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER26_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER26_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER26_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER26_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER26_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER26_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER26_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER26_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER26_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER26_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER26_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER26_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER26_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER26_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER26_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER26_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER27_0
#define EIC_DIST_GICD_ICACTIVER27_0                     _MK_ADDR_CONST(0x13ec)
#define EIC_DIST_GICD_ICACTIVER27_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER27_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER27_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER27_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER27_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER27_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER27_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER27_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER27_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER27_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER27_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER27_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER27_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER27_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER27_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER27_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER27_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER27_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER28_0
#define EIC_DIST_GICD_ICACTIVER28_0                     _MK_ADDR_CONST(0x13f0)
#define EIC_DIST_GICD_ICACTIVER28_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER28_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER28_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER28_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER28_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER28_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER28_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER28_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER28_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER28_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER28_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER28_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER28_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER28_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER28_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER28_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER28_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER28_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER29_0
#define EIC_DIST_GICD_ICACTIVER29_0                     _MK_ADDR_CONST(0x13f4)
#define EIC_DIST_GICD_ICACTIVER29_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER29_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER29_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER29_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER29_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER29_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER29_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER29_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER29_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER29_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER29_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER29_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER29_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER29_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER29_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER29_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER29_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER29_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER30_0
#define EIC_DIST_GICD_ICACTIVER30_0                     _MK_ADDR_CONST(0x13f8)
#define EIC_DIST_GICD_ICACTIVER30_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER30_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER30_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER30_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER30_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER30_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER30_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER30_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER30_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER30_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER30_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER30_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER30_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER30_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER30_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER30_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER30_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER30_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICACTIVER31_0
#define EIC_DIST_GICD_ICACTIVER31_0                     _MK_ADDR_CONST(0x13fc)
#define EIC_DIST_GICD_ICACTIVER31_0_SECURE                      0x0
#define EIC_DIST_GICD_ICACTIVER31_0_SCR                         0
#define EIC_DIST_GICD_ICACTIVER31_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ICACTIVER31_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER31_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER31_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER31_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER31_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER31_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER31_0_clear_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICACTIVER31_0_clear_FIELD                 _MK_FIELD_CONST(0xffffffff, EIC_DIST_GICD_ICACTIVER31_0_clear_SHIFT)
#define EIC_DIST_GICD_ICACTIVER31_0_clear_RANGE                 31:0
#define EIC_DIST_GICD_ICACTIVER31_0_clear_WOFFSET                       0x0
#define EIC_DIST_GICD_ICACTIVER31_0_clear_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER31_0_clear_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICACTIVER31_0_clear_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICACTIVER31_0_clear_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR0_0
#define EIC_DIST_GICD_IPRIORITYR0_0                     _MK_ADDR_CONST(0x1400)
#define EIC_DIST_GICD_IPRIORITYR0_0_SECURE                      0x0
#define EIC_DIST_GICD_IPRIORITYR0_0_SCR                         0
#define EIC_DIST_GICD_IPRIORITYR0_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_IPRIORITYR0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR0_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR0_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR0_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR1_0
#define EIC_DIST_GICD_IPRIORITYR1_0                     _MK_ADDR_CONST(0x1404)
#define EIC_DIST_GICD_IPRIORITYR1_0_SECURE                      0x0
#define EIC_DIST_GICD_IPRIORITYR1_0_SCR                         0
#define EIC_DIST_GICD_IPRIORITYR1_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_IPRIORITYR1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR1_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR1_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR1_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR1_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR2_0
#define EIC_DIST_GICD_IPRIORITYR2_0                     _MK_ADDR_CONST(0x1408)
#define EIC_DIST_GICD_IPRIORITYR2_0_SECURE                      0x0
#define EIC_DIST_GICD_IPRIORITYR2_0_SCR                         0
#define EIC_DIST_GICD_IPRIORITYR2_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_IPRIORITYR2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR2_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR2_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR2_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR2_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR3_0
#define EIC_DIST_GICD_IPRIORITYR3_0                     _MK_ADDR_CONST(0x140c)
#define EIC_DIST_GICD_IPRIORITYR3_0_SECURE                      0x0
#define EIC_DIST_GICD_IPRIORITYR3_0_SCR                         0
#define EIC_DIST_GICD_IPRIORITYR3_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_IPRIORITYR3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR3_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR3_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR3_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR3_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR4_0
#define EIC_DIST_GICD_IPRIORITYR4_0                     _MK_ADDR_CONST(0x1410)
#define EIC_DIST_GICD_IPRIORITYR4_0_SECURE                      0x0
#define EIC_DIST_GICD_IPRIORITYR4_0_SCR                         0
#define EIC_DIST_GICD_IPRIORITYR4_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_IPRIORITYR4_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR4_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR4_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR4_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR4_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR4_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR4_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR5_0
#define EIC_DIST_GICD_IPRIORITYR5_0                     _MK_ADDR_CONST(0x1414)
#define EIC_DIST_GICD_IPRIORITYR5_0_SECURE                      0x0
#define EIC_DIST_GICD_IPRIORITYR5_0_SCR                         0
#define EIC_DIST_GICD_IPRIORITYR5_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_IPRIORITYR5_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR5_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR5_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR5_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR5_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR5_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR5_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR6_0
#define EIC_DIST_GICD_IPRIORITYR6_0                     _MK_ADDR_CONST(0x1418)
#define EIC_DIST_GICD_IPRIORITYR6_0_SECURE                      0x0
#define EIC_DIST_GICD_IPRIORITYR6_0_SCR                         0
#define EIC_DIST_GICD_IPRIORITYR6_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_IPRIORITYR6_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR6_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR6_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR6_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR6_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR6_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR6_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR7_0
#define EIC_DIST_GICD_IPRIORITYR7_0                     _MK_ADDR_CONST(0x141c)
#define EIC_DIST_GICD_IPRIORITYR7_0_SECURE                      0x0
#define EIC_DIST_GICD_IPRIORITYR7_0_SCR                         0
#define EIC_DIST_GICD_IPRIORITYR7_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_IPRIORITYR7_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR7_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR7_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR7_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR7_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR7_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR7_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR8_0
#define EIC_DIST_GICD_IPRIORITYR8_0                     _MK_ADDR_CONST(0x1420)
#define EIC_DIST_GICD_IPRIORITYR8_0_SECURE                      0x0
#define EIC_DIST_GICD_IPRIORITYR8_0_SCR                         0
#define EIC_DIST_GICD_IPRIORITYR8_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_IPRIORITYR8_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR8_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR8_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR8_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR8_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR8_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR8_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR9_0
#define EIC_DIST_GICD_IPRIORITYR9_0                     _MK_ADDR_CONST(0x1424)
#define EIC_DIST_GICD_IPRIORITYR9_0_SECURE                      0x0
#define EIC_DIST_GICD_IPRIORITYR9_0_SCR                         0
#define EIC_DIST_GICD_IPRIORITYR9_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_IPRIORITYR9_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR9_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR9_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR9_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR9_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR9_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR9_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR10_0
#define EIC_DIST_GICD_IPRIORITYR10_0                    _MK_ADDR_CONST(0x1428)
#define EIC_DIST_GICD_IPRIORITYR10_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR10_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR10_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR10_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR10_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR10_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR10_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR10_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR10_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR10_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR11_0
#define EIC_DIST_GICD_IPRIORITYR11_0                    _MK_ADDR_CONST(0x142c)
#define EIC_DIST_GICD_IPRIORITYR11_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR11_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR11_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR11_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR11_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR11_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR11_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR11_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR11_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR11_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR12_0
#define EIC_DIST_GICD_IPRIORITYR12_0                    _MK_ADDR_CONST(0x1430)
#define EIC_DIST_GICD_IPRIORITYR12_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR12_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR12_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR12_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR12_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR12_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR12_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR12_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR12_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR12_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR13_0
#define EIC_DIST_GICD_IPRIORITYR13_0                    _MK_ADDR_CONST(0x1434)
#define EIC_DIST_GICD_IPRIORITYR13_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR13_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR13_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR13_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR13_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR13_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR13_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR13_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR13_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR13_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR14_0
#define EIC_DIST_GICD_IPRIORITYR14_0                    _MK_ADDR_CONST(0x1438)
#define EIC_DIST_GICD_IPRIORITYR14_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR14_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR14_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR14_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR14_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR14_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR14_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR14_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR14_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR14_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR15_0
#define EIC_DIST_GICD_IPRIORITYR15_0                    _MK_ADDR_CONST(0x143c)
#define EIC_DIST_GICD_IPRIORITYR15_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR15_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR15_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR15_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR15_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR15_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR15_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR15_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR15_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR15_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR16_0
#define EIC_DIST_GICD_IPRIORITYR16_0                    _MK_ADDR_CONST(0x1440)
#define EIC_DIST_GICD_IPRIORITYR16_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR16_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR16_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR16_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR16_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR16_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR16_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR16_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR16_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR16_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR17_0
#define EIC_DIST_GICD_IPRIORITYR17_0                    _MK_ADDR_CONST(0x1444)
#define EIC_DIST_GICD_IPRIORITYR17_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR17_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR17_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR17_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR17_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR17_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR17_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR17_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR17_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR17_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR18_0
#define EIC_DIST_GICD_IPRIORITYR18_0                    _MK_ADDR_CONST(0x1448)
#define EIC_DIST_GICD_IPRIORITYR18_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR18_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR18_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR18_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR18_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR18_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR18_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR18_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR18_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR18_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR19_0
#define EIC_DIST_GICD_IPRIORITYR19_0                    _MK_ADDR_CONST(0x144c)
#define EIC_DIST_GICD_IPRIORITYR19_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR19_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR19_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR19_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR19_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR19_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR19_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR19_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR19_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR19_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR20_0
#define EIC_DIST_GICD_IPRIORITYR20_0                    _MK_ADDR_CONST(0x1450)
#define EIC_DIST_GICD_IPRIORITYR20_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR20_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR20_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR20_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR20_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR20_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR20_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR20_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR20_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR20_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR21_0
#define EIC_DIST_GICD_IPRIORITYR21_0                    _MK_ADDR_CONST(0x1454)
#define EIC_DIST_GICD_IPRIORITYR21_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR21_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR21_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR21_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR21_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR21_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR21_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR21_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR21_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR21_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR22_0
#define EIC_DIST_GICD_IPRIORITYR22_0                    _MK_ADDR_CONST(0x1458)
#define EIC_DIST_GICD_IPRIORITYR22_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR22_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR22_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR22_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR22_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR22_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR22_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR22_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR22_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR22_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR23_0
#define EIC_DIST_GICD_IPRIORITYR23_0                    _MK_ADDR_CONST(0x145c)
#define EIC_DIST_GICD_IPRIORITYR23_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR23_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR23_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR23_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR23_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR23_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR23_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR23_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR23_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR23_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR24_0
#define EIC_DIST_GICD_IPRIORITYR24_0                    _MK_ADDR_CONST(0x1460)
#define EIC_DIST_GICD_IPRIORITYR24_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR24_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR24_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR24_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR24_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR24_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR24_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR24_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR24_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR24_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR25_0
#define EIC_DIST_GICD_IPRIORITYR25_0                    _MK_ADDR_CONST(0x1464)
#define EIC_DIST_GICD_IPRIORITYR25_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR25_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR25_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR25_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR25_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR25_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR25_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR25_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR25_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR25_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR26_0
#define EIC_DIST_GICD_IPRIORITYR26_0                    _MK_ADDR_CONST(0x1468)
#define EIC_DIST_GICD_IPRIORITYR26_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR26_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR26_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR26_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR26_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR26_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR26_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR26_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR26_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR26_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR27_0
#define EIC_DIST_GICD_IPRIORITYR27_0                    _MK_ADDR_CONST(0x146c)
#define EIC_DIST_GICD_IPRIORITYR27_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR27_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR27_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR27_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR27_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR27_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR27_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR27_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR27_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR27_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR28_0
#define EIC_DIST_GICD_IPRIORITYR28_0                    _MK_ADDR_CONST(0x1470)
#define EIC_DIST_GICD_IPRIORITYR28_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR28_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR28_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR28_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR28_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR28_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR28_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR28_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR28_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR28_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR29_0
#define EIC_DIST_GICD_IPRIORITYR29_0                    _MK_ADDR_CONST(0x1474)
#define EIC_DIST_GICD_IPRIORITYR29_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR29_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR29_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR29_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR29_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR29_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR29_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR29_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR29_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR29_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR30_0
#define EIC_DIST_GICD_IPRIORITYR30_0                    _MK_ADDR_CONST(0x1478)
#define EIC_DIST_GICD_IPRIORITYR30_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR30_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR30_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR30_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR30_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR30_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR30_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR30_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR30_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR30_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR31_0
#define EIC_DIST_GICD_IPRIORITYR31_0                    _MK_ADDR_CONST(0x147c)
#define EIC_DIST_GICD_IPRIORITYR31_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR31_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR31_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR31_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR31_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR31_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR31_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR31_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR31_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR31_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR32_0
#define EIC_DIST_GICD_IPRIORITYR32_0                    _MK_ADDR_CONST(0x1480)
#define EIC_DIST_GICD_IPRIORITYR32_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR32_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR32_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR32_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR32_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR32_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR32_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR32_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR32_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR32_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR33_0
#define EIC_DIST_GICD_IPRIORITYR33_0                    _MK_ADDR_CONST(0x1484)
#define EIC_DIST_GICD_IPRIORITYR33_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR33_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR33_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR33_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR33_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR33_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR33_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR33_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR33_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR33_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR34_0
#define EIC_DIST_GICD_IPRIORITYR34_0                    _MK_ADDR_CONST(0x1488)
#define EIC_DIST_GICD_IPRIORITYR34_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR34_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR34_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR34_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR34_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR34_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR34_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR34_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR34_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR34_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR35_0
#define EIC_DIST_GICD_IPRIORITYR35_0                    _MK_ADDR_CONST(0x148c)
#define EIC_DIST_GICD_IPRIORITYR35_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR35_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR35_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR35_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR35_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR35_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR35_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR35_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR35_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR35_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR36_0
#define EIC_DIST_GICD_IPRIORITYR36_0                    _MK_ADDR_CONST(0x1490)
#define EIC_DIST_GICD_IPRIORITYR36_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR36_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR36_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR36_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR36_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR36_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR36_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR36_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR36_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR36_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR37_0
#define EIC_DIST_GICD_IPRIORITYR37_0                    _MK_ADDR_CONST(0x1494)
#define EIC_DIST_GICD_IPRIORITYR37_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR37_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR37_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR37_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR37_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR37_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR37_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR37_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR37_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR37_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR38_0
#define EIC_DIST_GICD_IPRIORITYR38_0                    _MK_ADDR_CONST(0x1498)
#define EIC_DIST_GICD_IPRIORITYR38_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR38_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR38_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR38_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR38_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR38_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR38_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR38_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR38_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR38_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR39_0
#define EIC_DIST_GICD_IPRIORITYR39_0                    _MK_ADDR_CONST(0x149c)
#define EIC_DIST_GICD_IPRIORITYR39_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR39_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR39_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR39_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR39_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR39_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR39_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR39_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR39_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR39_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR40_0
#define EIC_DIST_GICD_IPRIORITYR40_0                    _MK_ADDR_CONST(0x14a0)
#define EIC_DIST_GICD_IPRIORITYR40_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR40_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR40_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR40_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR40_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR40_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR40_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR40_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR40_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR40_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR41_0
#define EIC_DIST_GICD_IPRIORITYR41_0                    _MK_ADDR_CONST(0x14a4)
#define EIC_DIST_GICD_IPRIORITYR41_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR41_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR41_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR41_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR41_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR41_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR41_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR41_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR41_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR41_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR42_0
#define EIC_DIST_GICD_IPRIORITYR42_0                    _MK_ADDR_CONST(0x14a8)
#define EIC_DIST_GICD_IPRIORITYR42_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR42_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR42_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR42_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR42_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR42_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR42_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR42_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR42_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR42_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR43_0
#define EIC_DIST_GICD_IPRIORITYR43_0                    _MK_ADDR_CONST(0x14ac)
#define EIC_DIST_GICD_IPRIORITYR43_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR43_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR43_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR43_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR43_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR43_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR43_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR43_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR43_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR43_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR44_0
#define EIC_DIST_GICD_IPRIORITYR44_0                    _MK_ADDR_CONST(0x14b0)
#define EIC_DIST_GICD_IPRIORITYR44_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR44_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR44_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR44_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR44_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR44_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR44_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR44_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR44_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR44_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR45_0
#define EIC_DIST_GICD_IPRIORITYR45_0                    _MK_ADDR_CONST(0x14b4)
#define EIC_DIST_GICD_IPRIORITYR45_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR45_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR45_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR45_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR45_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR45_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR45_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR45_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR45_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR45_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR46_0
#define EIC_DIST_GICD_IPRIORITYR46_0                    _MK_ADDR_CONST(0x14b8)
#define EIC_DIST_GICD_IPRIORITYR46_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR46_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR46_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR46_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR46_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR46_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR46_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR46_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR46_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR46_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR47_0
#define EIC_DIST_GICD_IPRIORITYR47_0                    _MK_ADDR_CONST(0x14bc)
#define EIC_DIST_GICD_IPRIORITYR47_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR47_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR47_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR47_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR47_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR47_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR47_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR47_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR47_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR47_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR48_0
#define EIC_DIST_GICD_IPRIORITYR48_0                    _MK_ADDR_CONST(0x14c0)
#define EIC_DIST_GICD_IPRIORITYR48_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR48_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR48_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR48_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR48_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR48_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR48_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR48_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR48_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR48_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR49_0
#define EIC_DIST_GICD_IPRIORITYR49_0                    _MK_ADDR_CONST(0x14c4)
#define EIC_DIST_GICD_IPRIORITYR49_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR49_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR49_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR49_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR49_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR49_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR49_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR49_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR49_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR49_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR50_0
#define EIC_DIST_GICD_IPRIORITYR50_0                    _MK_ADDR_CONST(0x14c8)
#define EIC_DIST_GICD_IPRIORITYR50_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR50_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR50_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR50_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR50_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR50_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR50_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR50_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR50_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR50_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR51_0
#define EIC_DIST_GICD_IPRIORITYR51_0                    _MK_ADDR_CONST(0x14cc)
#define EIC_DIST_GICD_IPRIORITYR51_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR51_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR51_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR51_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR51_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR51_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR51_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR51_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR51_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR51_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR52_0
#define EIC_DIST_GICD_IPRIORITYR52_0                    _MK_ADDR_CONST(0x14d0)
#define EIC_DIST_GICD_IPRIORITYR52_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR52_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR52_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR52_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR52_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR52_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR52_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR52_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR52_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR52_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR53_0
#define EIC_DIST_GICD_IPRIORITYR53_0                    _MK_ADDR_CONST(0x14d4)
#define EIC_DIST_GICD_IPRIORITYR53_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR53_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR53_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR53_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR53_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR53_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR53_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR53_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR53_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR53_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR54_0
#define EIC_DIST_GICD_IPRIORITYR54_0                    _MK_ADDR_CONST(0x14d8)
#define EIC_DIST_GICD_IPRIORITYR54_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR54_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR54_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR54_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR54_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR54_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR54_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR54_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR54_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR54_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR55_0
#define EIC_DIST_GICD_IPRIORITYR55_0                    _MK_ADDR_CONST(0x14dc)
#define EIC_DIST_GICD_IPRIORITYR55_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR55_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR55_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR55_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR55_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR55_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR55_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR55_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR55_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR55_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR56_0
#define EIC_DIST_GICD_IPRIORITYR56_0                    _MK_ADDR_CONST(0x14e0)
#define EIC_DIST_GICD_IPRIORITYR56_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR56_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR56_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR56_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR56_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR56_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR56_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR56_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR56_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR56_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR57_0
#define EIC_DIST_GICD_IPRIORITYR57_0                    _MK_ADDR_CONST(0x14e4)
#define EIC_DIST_GICD_IPRIORITYR57_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR57_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR57_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR57_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR57_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR57_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR57_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR57_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR57_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR57_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR58_0
#define EIC_DIST_GICD_IPRIORITYR58_0                    _MK_ADDR_CONST(0x14e8)
#define EIC_DIST_GICD_IPRIORITYR58_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR58_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR58_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR58_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR58_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR58_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR58_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR58_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR58_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR58_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR59_0
#define EIC_DIST_GICD_IPRIORITYR59_0                    _MK_ADDR_CONST(0x14ec)
#define EIC_DIST_GICD_IPRIORITYR59_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR59_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR59_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR59_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR59_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR59_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR59_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR59_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR59_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR59_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR60_0
#define EIC_DIST_GICD_IPRIORITYR60_0                    _MK_ADDR_CONST(0x14f0)
#define EIC_DIST_GICD_IPRIORITYR60_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR60_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR60_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR60_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR60_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR60_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR60_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR60_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR60_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR60_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR61_0
#define EIC_DIST_GICD_IPRIORITYR61_0                    _MK_ADDR_CONST(0x14f4)
#define EIC_DIST_GICD_IPRIORITYR61_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR61_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR61_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR61_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR61_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR61_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR61_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR61_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR61_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR61_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR62_0
#define EIC_DIST_GICD_IPRIORITYR62_0                    _MK_ADDR_CONST(0x14f8)
#define EIC_DIST_GICD_IPRIORITYR62_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR62_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR62_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR62_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR62_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR62_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR62_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR62_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR62_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR62_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR63_0
#define EIC_DIST_GICD_IPRIORITYR63_0                    _MK_ADDR_CONST(0x14fc)
#define EIC_DIST_GICD_IPRIORITYR63_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR63_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR63_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR63_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR63_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR63_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR63_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR63_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR63_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR63_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR64_0
#define EIC_DIST_GICD_IPRIORITYR64_0                    _MK_ADDR_CONST(0x1500)
#define EIC_DIST_GICD_IPRIORITYR64_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR64_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR64_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR64_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR64_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR64_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR64_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR64_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR64_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR64_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR65_0
#define EIC_DIST_GICD_IPRIORITYR65_0                    _MK_ADDR_CONST(0x1504)
#define EIC_DIST_GICD_IPRIORITYR65_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR65_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR65_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR65_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR65_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR65_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR65_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR65_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR65_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR65_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR66_0
#define EIC_DIST_GICD_IPRIORITYR66_0                    _MK_ADDR_CONST(0x1508)
#define EIC_DIST_GICD_IPRIORITYR66_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR66_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR66_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR66_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR66_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR66_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR66_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR66_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR66_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR66_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR67_0
#define EIC_DIST_GICD_IPRIORITYR67_0                    _MK_ADDR_CONST(0x150c)
#define EIC_DIST_GICD_IPRIORITYR67_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR67_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR67_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR67_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR67_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR67_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR67_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR67_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR67_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR67_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR68_0
#define EIC_DIST_GICD_IPRIORITYR68_0                    _MK_ADDR_CONST(0x1510)
#define EIC_DIST_GICD_IPRIORITYR68_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR68_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR68_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR68_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR68_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR68_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR68_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR68_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR68_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR68_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR69_0
#define EIC_DIST_GICD_IPRIORITYR69_0                    _MK_ADDR_CONST(0x1514)
#define EIC_DIST_GICD_IPRIORITYR69_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR69_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR69_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR69_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR69_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR69_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR69_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR69_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR69_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR69_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR70_0
#define EIC_DIST_GICD_IPRIORITYR70_0                    _MK_ADDR_CONST(0x1518)
#define EIC_DIST_GICD_IPRIORITYR70_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR70_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR70_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR70_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR70_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR70_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR70_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR70_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR70_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR70_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR71_0
#define EIC_DIST_GICD_IPRIORITYR71_0                    _MK_ADDR_CONST(0x151c)
#define EIC_DIST_GICD_IPRIORITYR71_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR71_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR71_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR71_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR71_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR71_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR71_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR71_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR71_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR71_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR72_0
#define EIC_DIST_GICD_IPRIORITYR72_0                    _MK_ADDR_CONST(0x1520)
#define EIC_DIST_GICD_IPRIORITYR72_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR72_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR72_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR72_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR72_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR72_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR72_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR72_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR72_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR72_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR73_0
#define EIC_DIST_GICD_IPRIORITYR73_0                    _MK_ADDR_CONST(0x1524)
#define EIC_DIST_GICD_IPRIORITYR73_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR73_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR73_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR73_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR73_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR73_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR73_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR73_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR73_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR73_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR74_0
#define EIC_DIST_GICD_IPRIORITYR74_0                    _MK_ADDR_CONST(0x1528)
#define EIC_DIST_GICD_IPRIORITYR74_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR74_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR74_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR74_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR74_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR74_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR74_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR74_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR74_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR74_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR75_0
#define EIC_DIST_GICD_IPRIORITYR75_0                    _MK_ADDR_CONST(0x152c)
#define EIC_DIST_GICD_IPRIORITYR75_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR75_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR75_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR75_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR75_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR75_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR75_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR75_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR75_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR75_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR76_0
#define EIC_DIST_GICD_IPRIORITYR76_0                    _MK_ADDR_CONST(0x1530)
#define EIC_DIST_GICD_IPRIORITYR76_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR76_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR76_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR76_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR76_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR76_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR76_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR76_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR76_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR76_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR77_0
#define EIC_DIST_GICD_IPRIORITYR77_0                    _MK_ADDR_CONST(0x1534)
#define EIC_DIST_GICD_IPRIORITYR77_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR77_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR77_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR77_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR77_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR77_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR77_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR77_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR77_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR77_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR78_0
#define EIC_DIST_GICD_IPRIORITYR78_0                    _MK_ADDR_CONST(0x1538)
#define EIC_DIST_GICD_IPRIORITYR78_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR78_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR78_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR78_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR78_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR78_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR78_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR78_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR78_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR78_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR79_0
#define EIC_DIST_GICD_IPRIORITYR79_0                    _MK_ADDR_CONST(0x153c)
#define EIC_DIST_GICD_IPRIORITYR79_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR79_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR79_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR79_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR79_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR79_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR79_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR79_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR79_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR79_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR80_0
#define EIC_DIST_GICD_IPRIORITYR80_0                    _MK_ADDR_CONST(0x1540)
#define EIC_DIST_GICD_IPRIORITYR80_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR80_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR80_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR80_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR80_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR80_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR80_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR80_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR80_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR80_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR81_0
#define EIC_DIST_GICD_IPRIORITYR81_0                    _MK_ADDR_CONST(0x1544)
#define EIC_DIST_GICD_IPRIORITYR81_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR81_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR81_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR81_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR81_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR81_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR81_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR81_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR81_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR81_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR82_0
#define EIC_DIST_GICD_IPRIORITYR82_0                    _MK_ADDR_CONST(0x1548)
#define EIC_DIST_GICD_IPRIORITYR82_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR82_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR82_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR82_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR82_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR82_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR82_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR82_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR82_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR82_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR83_0
#define EIC_DIST_GICD_IPRIORITYR83_0                    _MK_ADDR_CONST(0x154c)
#define EIC_DIST_GICD_IPRIORITYR83_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR83_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR83_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR83_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR83_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR83_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR83_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR83_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR83_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR83_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR84_0
#define EIC_DIST_GICD_IPRIORITYR84_0                    _MK_ADDR_CONST(0x1550)
#define EIC_DIST_GICD_IPRIORITYR84_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR84_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR84_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR84_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR84_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR84_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR84_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR84_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR84_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR84_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR85_0
#define EIC_DIST_GICD_IPRIORITYR85_0                    _MK_ADDR_CONST(0x1554)
#define EIC_DIST_GICD_IPRIORITYR85_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR85_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR85_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR85_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR85_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR85_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR85_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR85_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR85_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR85_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR86_0
#define EIC_DIST_GICD_IPRIORITYR86_0                    _MK_ADDR_CONST(0x1558)
#define EIC_DIST_GICD_IPRIORITYR86_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR86_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR86_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR86_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR86_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR86_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR86_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR86_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR86_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR86_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR87_0
#define EIC_DIST_GICD_IPRIORITYR87_0                    _MK_ADDR_CONST(0x155c)
#define EIC_DIST_GICD_IPRIORITYR87_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR87_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR87_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR87_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR87_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR87_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR87_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR87_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR87_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR87_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR88_0
#define EIC_DIST_GICD_IPRIORITYR88_0                    _MK_ADDR_CONST(0x1560)
#define EIC_DIST_GICD_IPRIORITYR88_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR88_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR88_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR88_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR88_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR88_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR88_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR88_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR88_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR88_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR89_0
#define EIC_DIST_GICD_IPRIORITYR89_0                    _MK_ADDR_CONST(0x1564)
#define EIC_DIST_GICD_IPRIORITYR89_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR89_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR89_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR89_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR89_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR89_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR89_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR89_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR89_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR89_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR90_0
#define EIC_DIST_GICD_IPRIORITYR90_0                    _MK_ADDR_CONST(0x1568)
#define EIC_DIST_GICD_IPRIORITYR90_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR90_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR90_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR90_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR90_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR90_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR90_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR90_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR90_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR90_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR91_0
#define EIC_DIST_GICD_IPRIORITYR91_0                    _MK_ADDR_CONST(0x156c)
#define EIC_DIST_GICD_IPRIORITYR91_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR91_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR91_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR91_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR91_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR91_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR91_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR91_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR91_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR91_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR92_0
#define EIC_DIST_GICD_IPRIORITYR92_0                    _MK_ADDR_CONST(0x1570)
#define EIC_DIST_GICD_IPRIORITYR92_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR92_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR92_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR92_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR92_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR92_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR92_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR92_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR92_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR92_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR93_0
#define EIC_DIST_GICD_IPRIORITYR93_0                    _MK_ADDR_CONST(0x1574)
#define EIC_DIST_GICD_IPRIORITYR93_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR93_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR93_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR93_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR93_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR93_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR93_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR93_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR93_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR93_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR94_0
#define EIC_DIST_GICD_IPRIORITYR94_0                    _MK_ADDR_CONST(0x1578)
#define EIC_DIST_GICD_IPRIORITYR94_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR94_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR94_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR94_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR94_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR94_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR94_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR94_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR94_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR94_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR95_0
#define EIC_DIST_GICD_IPRIORITYR95_0                    _MK_ADDR_CONST(0x157c)
#define EIC_DIST_GICD_IPRIORITYR95_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR95_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR95_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR95_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR95_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR95_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR95_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR95_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR95_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR95_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR96_0
#define EIC_DIST_GICD_IPRIORITYR96_0                    _MK_ADDR_CONST(0x1580)
#define EIC_DIST_GICD_IPRIORITYR96_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR96_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR96_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR96_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR96_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR96_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR96_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR96_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR96_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR96_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR97_0
#define EIC_DIST_GICD_IPRIORITYR97_0                    _MK_ADDR_CONST(0x1584)
#define EIC_DIST_GICD_IPRIORITYR97_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR97_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR97_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR97_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR97_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR97_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR97_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR97_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR97_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR97_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR98_0
#define EIC_DIST_GICD_IPRIORITYR98_0                    _MK_ADDR_CONST(0x1588)
#define EIC_DIST_GICD_IPRIORITYR98_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR98_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR98_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR98_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR98_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR98_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR98_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR98_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR98_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR98_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR99_0
#define EIC_DIST_GICD_IPRIORITYR99_0                    _MK_ADDR_CONST(0x158c)
#define EIC_DIST_GICD_IPRIORITYR99_0_SECURE                     0x0
#define EIC_DIST_GICD_IPRIORITYR99_0_SCR                        0
#define EIC_DIST_GICD_IPRIORITYR99_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_IPRIORITYR99_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR99_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR99_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR99_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR99_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR99_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset3_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset3_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset3_RANGE                 31:24
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset3_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset2_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset2_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset2_RANGE                 23:16
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset2_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset1_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset1_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset1_RANGE                 15:8
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset1_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset0_FIELD                 _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset0_RANGE                 7:0
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset0_WOFFSET                       0x0
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR99_0_Byte_offset0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR100_0
#define EIC_DIST_GICD_IPRIORITYR100_0                   _MK_ADDR_CONST(0x1590)
#define EIC_DIST_GICD_IPRIORITYR100_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR100_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR100_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR100_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR100_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR100_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR100_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR100_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR100_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR100_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR101_0
#define EIC_DIST_GICD_IPRIORITYR101_0                   _MK_ADDR_CONST(0x1594)
#define EIC_DIST_GICD_IPRIORITYR101_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR101_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR101_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR101_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR101_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR101_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR101_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR101_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR101_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR101_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR102_0
#define EIC_DIST_GICD_IPRIORITYR102_0                   _MK_ADDR_CONST(0x1598)
#define EIC_DIST_GICD_IPRIORITYR102_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR102_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR102_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR102_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR102_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR102_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR102_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR102_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR102_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR102_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR103_0
#define EIC_DIST_GICD_IPRIORITYR103_0                   _MK_ADDR_CONST(0x159c)
#define EIC_DIST_GICD_IPRIORITYR103_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR103_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR103_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR103_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR103_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR103_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR103_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR103_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR103_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR103_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR104_0
#define EIC_DIST_GICD_IPRIORITYR104_0                   _MK_ADDR_CONST(0x15a0)
#define EIC_DIST_GICD_IPRIORITYR104_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR104_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR104_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR104_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR104_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR104_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR104_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR104_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR104_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR104_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR105_0
#define EIC_DIST_GICD_IPRIORITYR105_0                   _MK_ADDR_CONST(0x15a4)
#define EIC_DIST_GICD_IPRIORITYR105_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR105_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR105_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR105_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR105_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR105_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR105_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR105_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR105_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR105_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR106_0
#define EIC_DIST_GICD_IPRIORITYR106_0                   _MK_ADDR_CONST(0x15a8)
#define EIC_DIST_GICD_IPRIORITYR106_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR106_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR106_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR106_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR106_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR106_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR106_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR106_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR106_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR106_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR107_0
#define EIC_DIST_GICD_IPRIORITYR107_0                   _MK_ADDR_CONST(0x15ac)
#define EIC_DIST_GICD_IPRIORITYR107_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR107_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR107_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR107_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR107_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR107_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR107_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR107_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR107_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR107_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR108_0
#define EIC_DIST_GICD_IPRIORITYR108_0                   _MK_ADDR_CONST(0x15b0)
#define EIC_DIST_GICD_IPRIORITYR108_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR108_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR108_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR108_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR108_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR108_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR108_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR108_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR108_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR108_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR109_0
#define EIC_DIST_GICD_IPRIORITYR109_0                   _MK_ADDR_CONST(0x15b4)
#define EIC_DIST_GICD_IPRIORITYR109_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR109_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR109_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR109_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR109_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR109_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR109_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR109_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR109_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR109_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR110_0
#define EIC_DIST_GICD_IPRIORITYR110_0                   _MK_ADDR_CONST(0x15b8)
#define EIC_DIST_GICD_IPRIORITYR110_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR110_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR110_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR110_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR110_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR110_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR110_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR110_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR110_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR110_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR111_0
#define EIC_DIST_GICD_IPRIORITYR111_0                   _MK_ADDR_CONST(0x15bc)
#define EIC_DIST_GICD_IPRIORITYR111_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR111_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR111_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR111_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR111_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR111_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR111_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR111_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR111_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR111_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR112_0
#define EIC_DIST_GICD_IPRIORITYR112_0                   _MK_ADDR_CONST(0x15c0)
#define EIC_DIST_GICD_IPRIORITYR112_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR112_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR112_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR112_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR112_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR112_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR112_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR112_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR112_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR112_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR113_0
#define EIC_DIST_GICD_IPRIORITYR113_0                   _MK_ADDR_CONST(0x15c4)
#define EIC_DIST_GICD_IPRIORITYR113_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR113_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR113_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR113_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR113_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR113_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR113_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR113_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR113_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR113_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR114_0
#define EIC_DIST_GICD_IPRIORITYR114_0                   _MK_ADDR_CONST(0x15c8)
#define EIC_DIST_GICD_IPRIORITYR114_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR114_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR114_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR114_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR114_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR114_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR114_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR114_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR114_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR114_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR115_0
#define EIC_DIST_GICD_IPRIORITYR115_0                   _MK_ADDR_CONST(0x15cc)
#define EIC_DIST_GICD_IPRIORITYR115_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR115_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR115_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR115_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR115_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR115_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR115_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR115_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR115_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR115_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR116_0
#define EIC_DIST_GICD_IPRIORITYR116_0                   _MK_ADDR_CONST(0x15d0)
#define EIC_DIST_GICD_IPRIORITYR116_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR116_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR116_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR116_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR116_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR116_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR116_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR116_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR116_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR116_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR117_0
#define EIC_DIST_GICD_IPRIORITYR117_0                   _MK_ADDR_CONST(0x15d4)
#define EIC_DIST_GICD_IPRIORITYR117_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR117_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR117_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR117_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR117_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR117_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR117_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR117_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR117_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR117_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR118_0
#define EIC_DIST_GICD_IPRIORITYR118_0                   _MK_ADDR_CONST(0x15d8)
#define EIC_DIST_GICD_IPRIORITYR118_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR118_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR118_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR118_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR118_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR118_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR118_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR118_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR118_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR118_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR119_0
#define EIC_DIST_GICD_IPRIORITYR119_0                   _MK_ADDR_CONST(0x15dc)
#define EIC_DIST_GICD_IPRIORITYR119_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR119_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR119_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR119_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR119_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR119_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR119_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR119_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR119_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR119_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR120_0
#define EIC_DIST_GICD_IPRIORITYR120_0                   _MK_ADDR_CONST(0x15e0)
#define EIC_DIST_GICD_IPRIORITYR120_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR120_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR120_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR120_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR120_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR120_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR120_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR120_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR120_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR120_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR121_0
#define EIC_DIST_GICD_IPRIORITYR121_0                   _MK_ADDR_CONST(0x15e4)
#define EIC_DIST_GICD_IPRIORITYR121_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR121_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR121_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR121_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR121_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR121_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR121_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR121_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR121_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR121_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR122_0
#define EIC_DIST_GICD_IPRIORITYR122_0                   _MK_ADDR_CONST(0x15e8)
#define EIC_DIST_GICD_IPRIORITYR122_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR122_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR122_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR122_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR122_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR122_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR122_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR122_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR122_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR122_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR123_0
#define EIC_DIST_GICD_IPRIORITYR123_0                   _MK_ADDR_CONST(0x15ec)
#define EIC_DIST_GICD_IPRIORITYR123_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR123_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR123_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR123_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR123_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR123_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR123_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR123_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR123_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR123_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR124_0
#define EIC_DIST_GICD_IPRIORITYR124_0                   _MK_ADDR_CONST(0x15f0)
#define EIC_DIST_GICD_IPRIORITYR124_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR124_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR124_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR124_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR124_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR124_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR124_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR124_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR124_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR124_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR125_0
#define EIC_DIST_GICD_IPRIORITYR125_0                   _MK_ADDR_CONST(0x15f4)
#define EIC_DIST_GICD_IPRIORITYR125_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR125_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR125_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR125_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR125_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR125_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR125_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR125_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR125_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR125_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR126_0
#define EIC_DIST_GICD_IPRIORITYR126_0                   _MK_ADDR_CONST(0x15f8)
#define EIC_DIST_GICD_IPRIORITYR126_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR126_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR126_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR126_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR126_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR126_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR126_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR126_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR126_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR126_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR127_0
#define EIC_DIST_GICD_IPRIORITYR127_0                   _MK_ADDR_CONST(0x15fc)
#define EIC_DIST_GICD_IPRIORITYR127_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR127_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR127_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR127_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR127_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR127_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR127_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR127_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR127_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR127_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR128_0
#define EIC_DIST_GICD_IPRIORITYR128_0                   _MK_ADDR_CONST(0x1600)
#define EIC_DIST_GICD_IPRIORITYR128_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR128_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR128_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR128_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR128_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR128_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR128_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR128_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR128_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR128_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR129_0
#define EIC_DIST_GICD_IPRIORITYR129_0                   _MK_ADDR_CONST(0x1604)
#define EIC_DIST_GICD_IPRIORITYR129_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR129_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR129_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR129_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR129_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR129_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR129_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR129_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR129_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR129_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR130_0
#define EIC_DIST_GICD_IPRIORITYR130_0                   _MK_ADDR_CONST(0x1608)
#define EIC_DIST_GICD_IPRIORITYR130_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR130_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR130_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR130_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR130_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR130_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR130_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR130_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR130_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR130_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR131_0
#define EIC_DIST_GICD_IPRIORITYR131_0                   _MK_ADDR_CONST(0x160c)
#define EIC_DIST_GICD_IPRIORITYR131_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR131_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR131_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR131_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR131_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR131_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR131_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR131_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR131_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR131_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR132_0
#define EIC_DIST_GICD_IPRIORITYR132_0                   _MK_ADDR_CONST(0x1610)
#define EIC_DIST_GICD_IPRIORITYR132_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR132_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR132_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR132_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR132_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR132_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR132_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR132_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR132_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR132_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR133_0
#define EIC_DIST_GICD_IPRIORITYR133_0                   _MK_ADDR_CONST(0x1614)
#define EIC_DIST_GICD_IPRIORITYR133_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR133_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR133_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR133_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR133_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR133_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR133_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR133_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR133_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR133_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR134_0
#define EIC_DIST_GICD_IPRIORITYR134_0                   _MK_ADDR_CONST(0x1618)
#define EIC_DIST_GICD_IPRIORITYR134_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR134_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR134_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR134_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR134_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR134_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR134_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR134_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR134_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR134_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR135_0
#define EIC_DIST_GICD_IPRIORITYR135_0                   _MK_ADDR_CONST(0x161c)
#define EIC_DIST_GICD_IPRIORITYR135_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR135_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR135_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR135_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR135_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR135_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR135_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR135_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR135_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR135_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR136_0
#define EIC_DIST_GICD_IPRIORITYR136_0                   _MK_ADDR_CONST(0x1620)
#define EIC_DIST_GICD_IPRIORITYR136_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR136_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR136_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR136_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR136_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR136_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR136_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR136_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR136_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR136_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR137_0
#define EIC_DIST_GICD_IPRIORITYR137_0                   _MK_ADDR_CONST(0x1624)
#define EIC_DIST_GICD_IPRIORITYR137_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR137_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR137_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR137_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR137_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR137_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR137_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR137_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR137_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR137_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR138_0
#define EIC_DIST_GICD_IPRIORITYR138_0                   _MK_ADDR_CONST(0x1628)
#define EIC_DIST_GICD_IPRIORITYR138_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR138_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR138_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR138_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR138_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR138_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR138_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR138_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR138_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR138_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR139_0
#define EIC_DIST_GICD_IPRIORITYR139_0                   _MK_ADDR_CONST(0x162c)
#define EIC_DIST_GICD_IPRIORITYR139_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR139_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR139_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR139_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR139_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR139_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR139_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR139_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR139_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR139_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR140_0
#define EIC_DIST_GICD_IPRIORITYR140_0                   _MK_ADDR_CONST(0x1630)
#define EIC_DIST_GICD_IPRIORITYR140_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR140_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR140_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR140_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR140_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR140_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR140_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR140_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR140_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR140_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR141_0
#define EIC_DIST_GICD_IPRIORITYR141_0                   _MK_ADDR_CONST(0x1634)
#define EIC_DIST_GICD_IPRIORITYR141_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR141_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR141_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR141_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR141_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR141_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR141_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR141_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR141_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR141_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR142_0
#define EIC_DIST_GICD_IPRIORITYR142_0                   _MK_ADDR_CONST(0x1638)
#define EIC_DIST_GICD_IPRIORITYR142_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR142_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR142_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR142_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR142_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR142_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR142_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR142_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR142_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR142_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR143_0
#define EIC_DIST_GICD_IPRIORITYR143_0                   _MK_ADDR_CONST(0x163c)
#define EIC_DIST_GICD_IPRIORITYR143_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR143_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR143_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR143_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR143_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR143_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR143_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR143_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR143_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR143_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR144_0
#define EIC_DIST_GICD_IPRIORITYR144_0                   _MK_ADDR_CONST(0x1640)
#define EIC_DIST_GICD_IPRIORITYR144_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR144_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR144_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR144_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR144_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR144_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR144_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR144_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR144_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR144_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR145_0
#define EIC_DIST_GICD_IPRIORITYR145_0                   _MK_ADDR_CONST(0x1644)
#define EIC_DIST_GICD_IPRIORITYR145_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR145_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR145_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR145_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR145_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR145_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR145_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR145_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR145_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR145_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR146_0
#define EIC_DIST_GICD_IPRIORITYR146_0                   _MK_ADDR_CONST(0x1648)
#define EIC_DIST_GICD_IPRIORITYR146_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR146_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR146_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR146_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR146_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR146_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR146_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR146_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR146_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR146_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR147_0
#define EIC_DIST_GICD_IPRIORITYR147_0                   _MK_ADDR_CONST(0x164c)
#define EIC_DIST_GICD_IPRIORITYR147_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR147_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR147_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR147_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR147_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR147_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR147_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR147_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR147_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR147_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR148_0
#define EIC_DIST_GICD_IPRIORITYR148_0                   _MK_ADDR_CONST(0x1650)
#define EIC_DIST_GICD_IPRIORITYR148_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR148_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR148_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR148_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR148_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR148_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR148_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR148_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR148_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR148_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR149_0
#define EIC_DIST_GICD_IPRIORITYR149_0                   _MK_ADDR_CONST(0x1654)
#define EIC_DIST_GICD_IPRIORITYR149_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR149_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR149_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR149_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR149_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR149_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR149_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR149_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR149_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR149_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR150_0
#define EIC_DIST_GICD_IPRIORITYR150_0                   _MK_ADDR_CONST(0x1658)
#define EIC_DIST_GICD_IPRIORITYR150_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR150_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR150_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR150_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR150_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR150_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR150_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR150_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR150_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR150_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR151_0
#define EIC_DIST_GICD_IPRIORITYR151_0                   _MK_ADDR_CONST(0x165c)
#define EIC_DIST_GICD_IPRIORITYR151_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR151_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR151_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR151_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR151_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR151_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR151_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR151_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR151_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR151_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR152_0
#define EIC_DIST_GICD_IPRIORITYR152_0                   _MK_ADDR_CONST(0x1660)
#define EIC_DIST_GICD_IPRIORITYR152_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR152_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR152_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR152_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR152_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR152_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR152_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR152_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR152_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR152_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR153_0
#define EIC_DIST_GICD_IPRIORITYR153_0                   _MK_ADDR_CONST(0x1664)
#define EIC_DIST_GICD_IPRIORITYR153_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR153_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR153_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR153_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR153_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR153_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR153_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR153_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR153_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR153_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR154_0
#define EIC_DIST_GICD_IPRIORITYR154_0                   _MK_ADDR_CONST(0x1668)
#define EIC_DIST_GICD_IPRIORITYR154_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR154_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR154_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR154_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR154_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR154_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR154_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR154_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR154_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR154_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR155_0
#define EIC_DIST_GICD_IPRIORITYR155_0                   _MK_ADDR_CONST(0x166c)
#define EIC_DIST_GICD_IPRIORITYR155_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR155_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR155_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR155_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR155_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR155_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR155_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR155_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR155_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR155_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR156_0
#define EIC_DIST_GICD_IPRIORITYR156_0                   _MK_ADDR_CONST(0x1670)
#define EIC_DIST_GICD_IPRIORITYR156_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR156_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR156_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR156_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR156_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR156_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR156_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR156_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR156_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR156_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR157_0
#define EIC_DIST_GICD_IPRIORITYR157_0                   _MK_ADDR_CONST(0x1674)
#define EIC_DIST_GICD_IPRIORITYR157_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR157_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR157_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR157_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR157_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR157_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR157_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR157_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR157_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR157_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR158_0
#define EIC_DIST_GICD_IPRIORITYR158_0                   _MK_ADDR_CONST(0x1678)
#define EIC_DIST_GICD_IPRIORITYR158_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR158_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR158_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR158_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR158_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR158_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR158_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR158_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR158_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR158_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR159_0
#define EIC_DIST_GICD_IPRIORITYR159_0                   _MK_ADDR_CONST(0x167c)
#define EIC_DIST_GICD_IPRIORITYR159_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR159_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR159_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR159_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR159_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR159_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR159_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR159_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR159_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR159_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR160_0
#define EIC_DIST_GICD_IPRIORITYR160_0                   _MK_ADDR_CONST(0x1680)
#define EIC_DIST_GICD_IPRIORITYR160_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR160_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR160_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR160_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR160_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR160_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR160_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR160_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR160_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR160_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR161_0
#define EIC_DIST_GICD_IPRIORITYR161_0                   _MK_ADDR_CONST(0x1684)
#define EIC_DIST_GICD_IPRIORITYR161_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR161_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR161_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR161_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR161_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR161_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR161_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR161_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR161_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR161_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR162_0
#define EIC_DIST_GICD_IPRIORITYR162_0                   _MK_ADDR_CONST(0x1688)
#define EIC_DIST_GICD_IPRIORITYR162_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR162_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR162_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR162_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR162_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR162_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR162_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR162_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR162_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR162_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR163_0
#define EIC_DIST_GICD_IPRIORITYR163_0                   _MK_ADDR_CONST(0x168c)
#define EIC_DIST_GICD_IPRIORITYR163_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR163_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR163_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR163_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR163_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR163_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR163_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR163_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR163_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR163_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR164_0
#define EIC_DIST_GICD_IPRIORITYR164_0                   _MK_ADDR_CONST(0x1690)
#define EIC_DIST_GICD_IPRIORITYR164_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR164_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR164_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR164_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR164_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR164_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR164_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR164_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR164_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR164_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR165_0
#define EIC_DIST_GICD_IPRIORITYR165_0                   _MK_ADDR_CONST(0x1694)
#define EIC_DIST_GICD_IPRIORITYR165_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR165_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR165_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR165_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR165_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR165_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR165_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR165_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR165_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR165_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR166_0
#define EIC_DIST_GICD_IPRIORITYR166_0                   _MK_ADDR_CONST(0x1698)
#define EIC_DIST_GICD_IPRIORITYR166_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR166_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR166_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR166_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR166_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR166_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR166_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR166_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR166_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR166_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR167_0
#define EIC_DIST_GICD_IPRIORITYR167_0                   _MK_ADDR_CONST(0x169c)
#define EIC_DIST_GICD_IPRIORITYR167_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR167_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR167_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR167_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR167_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR167_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR167_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR167_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR167_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR167_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR168_0
#define EIC_DIST_GICD_IPRIORITYR168_0                   _MK_ADDR_CONST(0x16a0)
#define EIC_DIST_GICD_IPRIORITYR168_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR168_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR168_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR168_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR168_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR168_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR168_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR168_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR168_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR168_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR169_0
#define EIC_DIST_GICD_IPRIORITYR169_0                   _MK_ADDR_CONST(0x16a4)
#define EIC_DIST_GICD_IPRIORITYR169_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR169_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR169_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR169_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR169_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR169_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR169_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR169_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR169_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR169_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR170_0
#define EIC_DIST_GICD_IPRIORITYR170_0                   _MK_ADDR_CONST(0x16a8)
#define EIC_DIST_GICD_IPRIORITYR170_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR170_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR170_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR170_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR170_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR170_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR170_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR170_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR170_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR170_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR171_0
#define EIC_DIST_GICD_IPRIORITYR171_0                   _MK_ADDR_CONST(0x16ac)
#define EIC_DIST_GICD_IPRIORITYR171_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR171_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR171_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR171_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR171_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR171_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR171_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR171_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR171_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR171_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR172_0
#define EIC_DIST_GICD_IPRIORITYR172_0                   _MK_ADDR_CONST(0x16b0)
#define EIC_DIST_GICD_IPRIORITYR172_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR172_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR172_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR172_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR172_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR172_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR172_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR172_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR172_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR172_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR173_0
#define EIC_DIST_GICD_IPRIORITYR173_0                   _MK_ADDR_CONST(0x16b4)
#define EIC_DIST_GICD_IPRIORITYR173_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR173_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR173_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR173_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR173_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR173_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR173_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR173_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR173_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR173_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR174_0
#define EIC_DIST_GICD_IPRIORITYR174_0                   _MK_ADDR_CONST(0x16b8)
#define EIC_DIST_GICD_IPRIORITYR174_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR174_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR174_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR174_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR174_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR174_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR174_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR174_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR174_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR174_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR175_0
#define EIC_DIST_GICD_IPRIORITYR175_0                   _MK_ADDR_CONST(0x16bc)
#define EIC_DIST_GICD_IPRIORITYR175_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR175_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR175_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR175_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR175_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR175_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR175_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR175_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR175_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR175_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR176_0
#define EIC_DIST_GICD_IPRIORITYR176_0                   _MK_ADDR_CONST(0x16c0)
#define EIC_DIST_GICD_IPRIORITYR176_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR176_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR176_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR176_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR176_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR176_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR176_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR176_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR176_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR176_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR177_0
#define EIC_DIST_GICD_IPRIORITYR177_0                   _MK_ADDR_CONST(0x16c4)
#define EIC_DIST_GICD_IPRIORITYR177_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR177_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR177_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR177_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR177_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR177_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR177_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR177_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR177_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR177_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR178_0
#define EIC_DIST_GICD_IPRIORITYR178_0                   _MK_ADDR_CONST(0x16c8)
#define EIC_DIST_GICD_IPRIORITYR178_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR178_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR178_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR178_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR178_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR178_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR178_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR178_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR178_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR178_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR179_0
#define EIC_DIST_GICD_IPRIORITYR179_0                   _MK_ADDR_CONST(0x16cc)
#define EIC_DIST_GICD_IPRIORITYR179_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR179_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR179_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR179_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR179_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR179_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR179_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR179_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR179_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR179_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR180_0
#define EIC_DIST_GICD_IPRIORITYR180_0                   _MK_ADDR_CONST(0x16d0)
#define EIC_DIST_GICD_IPRIORITYR180_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR180_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR180_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR180_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR180_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR180_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR180_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR180_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR180_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR180_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR181_0
#define EIC_DIST_GICD_IPRIORITYR181_0                   _MK_ADDR_CONST(0x16d4)
#define EIC_DIST_GICD_IPRIORITYR181_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR181_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR181_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR181_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR181_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR181_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR181_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR181_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR181_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR181_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR182_0
#define EIC_DIST_GICD_IPRIORITYR182_0                   _MK_ADDR_CONST(0x16d8)
#define EIC_DIST_GICD_IPRIORITYR182_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR182_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR182_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR182_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR182_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR182_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR182_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR182_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR182_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR182_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR183_0
#define EIC_DIST_GICD_IPRIORITYR183_0                   _MK_ADDR_CONST(0x16dc)
#define EIC_DIST_GICD_IPRIORITYR183_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR183_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR183_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR183_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR183_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR183_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR183_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR183_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR183_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR183_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR184_0
#define EIC_DIST_GICD_IPRIORITYR184_0                   _MK_ADDR_CONST(0x16e0)
#define EIC_DIST_GICD_IPRIORITYR184_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR184_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR184_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR184_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR184_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR184_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR184_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR184_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR184_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR184_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR185_0
#define EIC_DIST_GICD_IPRIORITYR185_0                   _MK_ADDR_CONST(0x16e4)
#define EIC_DIST_GICD_IPRIORITYR185_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR185_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR185_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR185_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR185_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR185_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR185_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR185_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR185_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR185_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR186_0
#define EIC_DIST_GICD_IPRIORITYR186_0                   _MK_ADDR_CONST(0x16e8)
#define EIC_DIST_GICD_IPRIORITYR186_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR186_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR186_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR186_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR186_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR186_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR186_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR186_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR186_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR186_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR187_0
#define EIC_DIST_GICD_IPRIORITYR187_0                   _MK_ADDR_CONST(0x16ec)
#define EIC_DIST_GICD_IPRIORITYR187_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR187_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR187_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR187_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR187_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR187_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR187_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR187_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR187_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR187_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR188_0
#define EIC_DIST_GICD_IPRIORITYR188_0                   _MK_ADDR_CONST(0x16f0)
#define EIC_DIST_GICD_IPRIORITYR188_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR188_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR188_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR188_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR188_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR188_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR188_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR188_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR188_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR188_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR189_0
#define EIC_DIST_GICD_IPRIORITYR189_0                   _MK_ADDR_CONST(0x16f4)
#define EIC_DIST_GICD_IPRIORITYR189_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR189_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR189_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR189_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR189_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR189_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR189_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR189_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR189_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR189_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR190_0
#define EIC_DIST_GICD_IPRIORITYR190_0                   _MK_ADDR_CONST(0x16f8)
#define EIC_DIST_GICD_IPRIORITYR190_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR190_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR190_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR190_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR190_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR190_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR190_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR190_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR190_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR190_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR191_0
#define EIC_DIST_GICD_IPRIORITYR191_0                   _MK_ADDR_CONST(0x16fc)
#define EIC_DIST_GICD_IPRIORITYR191_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR191_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR191_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR191_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR191_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR191_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR191_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR191_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR191_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR191_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR192_0
#define EIC_DIST_GICD_IPRIORITYR192_0                   _MK_ADDR_CONST(0x1700)
#define EIC_DIST_GICD_IPRIORITYR192_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR192_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR192_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR192_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR192_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR192_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR192_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR192_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR192_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR192_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR193_0
#define EIC_DIST_GICD_IPRIORITYR193_0                   _MK_ADDR_CONST(0x1704)
#define EIC_DIST_GICD_IPRIORITYR193_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR193_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR193_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR193_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR193_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR193_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR193_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR193_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR193_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR193_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR194_0
#define EIC_DIST_GICD_IPRIORITYR194_0                   _MK_ADDR_CONST(0x1708)
#define EIC_DIST_GICD_IPRIORITYR194_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR194_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR194_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR194_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR194_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR194_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR194_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR194_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR194_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR194_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR195_0
#define EIC_DIST_GICD_IPRIORITYR195_0                   _MK_ADDR_CONST(0x170c)
#define EIC_DIST_GICD_IPRIORITYR195_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR195_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR195_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR195_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR195_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR195_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR195_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR195_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR195_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR195_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR196_0
#define EIC_DIST_GICD_IPRIORITYR196_0                   _MK_ADDR_CONST(0x1710)
#define EIC_DIST_GICD_IPRIORITYR196_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR196_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR196_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR196_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR196_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR196_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR196_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR196_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR196_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR196_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR197_0
#define EIC_DIST_GICD_IPRIORITYR197_0                   _MK_ADDR_CONST(0x1714)
#define EIC_DIST_GICD_IPRIORITYR197_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR197_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR197_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR197_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR197_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR197_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR197_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR197_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR197_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR197_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR198_0
#define EIC_DIST_GICD_IPRIORITYR198_0                   _MK_ADDR_CONST(0x1718)
#define EIC_DIST_GICD_IPRIORITYR198_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR198_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR198_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR198_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR198_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR198_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR198_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR198_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR198_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR198_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR199_0
#define EIC_DIST_GICD_IPRIORITYR199_0                   _MK_ADDR_CONST(0x171c)
#define EIC_DIST_GICD_IPRIORITYR199_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR199_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR199_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR199_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR199_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR199_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR199_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR199_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR199_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR199_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR200_0
#define EIC_DIST_GICD_IPRIORITYR200_0                   _MK_ADDR_CONST(0x1720)
#define EIC_DIST_GICD_IPRIORITYR200_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR200_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR200_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR200_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR200_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR200_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR200_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR200_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR200_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR200_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR201_0
#define EIC_DIST_GICD_IPRIORITYR201_0                   _MK_ADDR_CONST(0x1724)
#define EIC_DIST_GICD_IPRIORITYR201_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR201_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR201_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR201_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR201_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR201_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR201_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR201_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR201_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR201_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR202_0
#define EIC_DIST_GICD_IPRIORITYR202_0                   _MK_ADDR_CONST(0x1728)
#define EIC_DIST_GICD_IPRIORITYR202_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR202_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR202_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR202_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR202_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR202_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR202_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR202_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR202_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR202_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR203_0
#define EIC_DIST_GICD_IPRIORITYR203_0                   _MK_ADDR_CONST(0x172c)
#define EIC_DIST_GICD_IPRIORITYR203_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR203_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR203_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR203_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR203_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR203_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR203_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR203_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR203_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR203_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR204_0
#define EIC_DIST_GICD_IPRIORITYR204_0                   _MK_ADDR_CONST(0x1730)
#define EIC_DIST_GICD_IPRIORITYR204_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR204_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR204_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR204_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR204_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR204_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR204_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR204_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR204_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR204_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR205_0
#define EIC_DIST_GICD_IPRIORITYR205_0                   _MK_ADDR_CONST(0x1734)
#define EIC_DIST_GICD_IPRIORITYR205_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR205_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR205_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR205_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR205_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR205_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR205_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR205_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR205_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR205_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR206_0
#define EIC_DIST_GICD_IPRIORITYR206_0                   _MK_ADDR_CONST(0x1738)
#define EIC_DIST_GICD_IPRIORITYR206_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR206_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR206_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR206_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR206_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR206_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR206_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR206_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR206_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR206_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR207_0
#define EIC_DIST_GICD_IPRIORITYR207_0                   _MK_ADDR_CONST(0x173c)
#define EIC_DIST_GICD_IPRIORITYR207_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR207_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR207_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR207_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR207_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR207_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR207_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR207_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR207_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR207_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR208_0
#define EIC_DIST_GICD_IPRIORITYR208_0                   _MK_ADDR_CONST(0x1740)
#define EIC_DIST_GICD_IPRIORITYR208_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR208_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR208_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR208_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR208_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR208_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR208_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR208_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR208_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR208_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR209_0
#define EIC_DIST_GICD_IPRIORITYR209_0                   _MK_ADDR_CONST(0x1744)
#define EIC_DIST_GICD_IPRIORITYR209_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR209_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR209_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR209_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR209_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR209_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR209_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR209_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR209_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR209_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR210_0
#define EIC_DIST_GICD_IPRIORITYR210_0                   _MK_ADDR_CONST(0x1748)
#define EIC_DIST_GICD_IPRIORITYR210_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR210_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR210_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR210_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR210_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR210_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR210_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR210_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR210_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR210_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR211_0
#define EIC_DIST_GICD_IPRIORITYR211_0                   _MK_ADDR_CONST(0x174c)
#define EIC_DIST_GICD_IPRIORITYR211_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR211_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR211_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR211_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR211_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR211_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR211_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR211_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR211_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR211_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR212_0
#define EIC_DIST_GICD_IPRIORITYR212_0                   _MK_ADDR_CONST(0x1750)
#define EIC_DIST_GICD_IPRIORITYR212_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR212_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR212_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR212_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR212_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR212_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR212_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR212_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR212_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR212_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR213_0
#define EIC_DIST_GICD_IPRIORITYR213_0                   _MK_ADDR_CONST(0x1754)
#define EIC_DIST_GICD_IPRIORITYR213_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR213_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR213_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR213_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR213_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR213_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR213_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR213_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR213_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR213_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR214_0
#define EIC_DIST_GICD_IPRIORITYR214_0                   _MK_ADDR_CONST(0x1758)
#define EIC_DIST_GICD_IPRIORITYR214_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR214_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR214_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR214_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR214_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR214_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR214_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR214_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR214_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR214_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR215_0
#define EIC_DIST_GICD_IPRIORITYR215_0                   _MK_ADDR_CONST(0x175c)
#define EIC_DIST_GICD_IPRIORITYR215_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR215_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR215_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR215_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR215_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR215_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR215_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR215_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR215_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR215_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR216_0
#define EIC_DIST_GICD_IPRIORITYR216_0                   _MK_ADDR_CONST(0x1760)
#define EIC_DIST_GICD_IPRIORITYR216_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR216_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR216_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR216_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR216_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR216_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR216_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR216_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR216_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR216_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR217_0
#define EIC_DIST_GICD_IPRIORITYR217_0                   _MK_ADDR_CONST(0x1764)
#define EIC_DIST_GICD_IPRIORITYR217_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR217_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR217_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR217_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR217_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR217_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR217_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR217_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR217_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR217_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR218_0
#define EIC_DIST_GICD_IPRIORITYR218_0                   _MK_ADDR_CONST(0x1768)
#define EIC_DIST_GICD_IPRIORITYR218_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR218_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR218_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR218_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR218_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR218_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR218_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR218_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR218_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR218_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR219_0
#define EIC_DIST_GICD_IPRIORITYR219_0                   _MK_ADDR_CONST(0x176c)
#define EIC_DIST_GICD_IPRIORITYR219_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR219_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR219_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR219_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR219_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR219_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR219_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR219_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR219_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR219_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR220_0
#define EIC_DIST_GICD_IPRIORITYR220_0                   _MK_ADDR_CONST(0x1770)
#define EIC_DIST_GICD_IPRIORITYR220_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR220_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR220_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR220_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR220_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR220_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR220_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR220_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR220_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR220_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR221_0
#define EIC_DIST_GICD_IPRIORITYR221_0                   _MK_ADDR_CONST(0x1774)
#define EIC_DIST_GICD_IPRIORITYR221_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR221_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR221_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR221_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR221_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR221_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR221_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR221_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR221_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR221_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR222_0
#define EIC_DIST_GICD_IPRIORITYR222_0                   _MK_ADDR_CONST(0x1778)
#define EIC_DIST_GICD_IPRIORITYR222_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR222_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR222_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR222_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR222_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR222_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR222_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR222_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR222_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR222_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR223_0
#define EIC_DIST_GICD_IPRIORITYR223_0                   _MK_ADDR_CONST(0x177c)
#define EIC_DIST_GICD_IPRIORITYR223_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR223_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR223_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR223_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR223_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR223_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR223_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR223_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR223_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR223_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR224_0
#define EIC_DIST_GICD_IPRIORITYR224_0                   _MK_ADDR_CONST(0x1780)
#define EIC_DIST_GICD_IPRIORITYR224_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR224_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR224_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR224_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR224_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR224_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR224_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR224_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR224_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR224_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR225_0
#define EIC_DIST_GICD_IPRIORITYR225_0                   _MK_ADDR_CONST(0x1784)
#define EIC_DIST_GICD_IPRIORITYR225_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR225_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR225_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR225_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR225_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR225_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR225_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR225_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR225_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR225_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR226_0
#define EIC_DIST_GICD_IPRIORITYR226_0                   _MK_ADDR_CONST(0x1788)
#define EIC_DIST_GICD_IPRIORITYR226_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR226_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR226_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR226_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR226_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR226_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR226_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR226_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR226_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR226_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR227_0
#define EIC_DIST_GICD_IPRIORITYR227_0                   _MK_ADDR_CONST(0x178c)
#define EIC_DIST_GICD_IPRIORITYR227_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR227_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR227_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR227_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR227_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR227_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR227_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR227_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR227_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR227_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR228_0
#define EIC_DIST_GICD_IPRIORITYR228_0                   _MK_ADDR_CONST(0x1790)
#define EIC_DIST_GICD_IPRIORITYR228_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR228_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR228_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR228_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR228_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR228_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR228_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR228_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR228_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR228_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR229_0
#define EIC_DIST_GICD_IPRIORITYR229_0                   _MK_ADDR_CONST(0x1794)
#define EIC_DIST_GICD_IPRIORITYR229_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR229_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR229_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR229_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR229_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR229_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR229_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR229_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR229_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR229_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR230_0
#define EIC_DIST_GICD_IPRIORITYR230_0                   _MK_ADDR_CONST(0x1798)
#define EIC_DIST_GICD_IPRIORITYR230_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR230_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR230_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR230_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR230_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR230_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR230_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR230_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR230_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR230_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR231_0
#define EIC_DIST_GICD_IPRIORITYR231_0                   _MK_ADDR_CONST(0x179c)
#define EIC_DIST_GICD_IPRIORITYR231_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR231_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR231_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR231_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR231_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR231_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR231_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR231_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR231_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR231_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR232_0
#define EIC_DIST_GICD_IPRIORITYR232_0                   _MK_ADDR_CONST(0x17a0)
#define EIC_DIST_GICD_IPRIORITYR232_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR232_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR232_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR232_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR232_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR232_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR232_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR232_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR232_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR232_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR233_0
#define EIC_DIST_GICD_IPRIORITYR233_0                   _MK_ADDR_CONST(0x17a4)
#define EIC_DIST_GICD_IPRIORITYR233_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR233_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR233_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR233_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR233_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR233_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR233_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR233_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR233_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR233_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR234_0
#define EIC_DIST_GICD_IPRIORITYR234_0                   _MK_ADDR_CONST(0x17a8)
#define EIC_DIST_GICD_IPRIORITYR234_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR234_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR234_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR234_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR234_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR234_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR234_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR234_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR234_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR234_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR235_0
#define EIC_DIST_GICD_IPRIORITYR235_0                   _MK_ADDR_CONST(0x17ac)
#define EIC_DIST_GICD_IPRIORITYR235_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR235_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR235_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR235_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR235_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR235_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR235_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR235_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR235_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR235_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR236_0
#define EIC_DIST_GICD_IPRIORITYR236_0                   _MK_ADDR_CONST(0x17b0)
#define EIC_DIST_GICD_IPRIORITYR236_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR236_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR236_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR236_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR236_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR236_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR236_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR236_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR236_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR236_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR237_0
#define EIC_DIST_GICD_IPRIORITYR237_0                   _MK_ADDR_CONST(0x17b4)
#define EIC_DIST_GICD_IPRIORITYR237_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR237_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR237_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR237_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR237_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR237_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR237_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR237_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR237_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR237_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR238_0
#define EIC_DIST_GICD_IPRIORITYR238_0                   _MK_ADDR_CONST(0x17b8)
#define EIC_DIST_GICD_IPRIORITYR238_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR238_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR238_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR238_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR238_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR238_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR238_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR238_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR238_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR238_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR239_0
#define EIC_DIST_GICD_IPRIORITYR239_0                   _MK_ADDR_CONST(0x17bc)
#define EIC_DIST_GICD_IPRIORITYR239_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR239_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR239_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR239_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR239_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR239_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR239_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR239_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR239_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR239_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR240_0
#define EIC_DIST_GICD_IPRIORITYR240_0                   _MK_ADDR_CONST(0x17c0)
#define EIC_DIST_GICD_IPRIORITYR240_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR240_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR240_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR240_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR240_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR240_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR240_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR240_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR240_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR240_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR241_0
#define EIC_DIST_GICD_IPRIORITYR241_0                   _MK_ADDR_CONST(0x17c4)
#define EIC_DIST_GICD_IPRIORITYR241_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR241_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR241_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR241_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR241_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR241_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR241_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR241_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR241_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR241_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR242_0
#define EIC_DIST_GICD_IPRIORITYR242_0                   _MK_ADDR_CONST(0x17c8)
#define EIC_DIST_GICD_IPRIORITYR242_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR242_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR242_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR242_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR242_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR242_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR242_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR242_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR242_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR242_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR243_0
#define EIC_DIST_GICD_IPRIORITYR243_0                   _MK_ADDR_CONST(0x17cc)
#define EIC_DIST_GICD_IPRIORITYR243_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR243_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR243_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR243_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR243_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR243_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR243_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR243_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR243_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR243_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR244_0
#define EIC_DIST_GICD_IPRIORITYR244_0                   _MK_ADDR_CONST(0x17d0)
#define EIC_DIST_GICD_IPRIORITYR244_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR244_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR244_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR244_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR244_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR244_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR244_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR244_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR244_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR244_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR245_0
#define EIC_DIST_GICD_IPRIORITYR245_0                   _MK_ADDR_CONST(0x17d4)
#define EIC_DIST_GICD_IPRIORITYR245_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR245_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR245_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR245_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR245_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR245_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR245_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR245_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR245_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR245_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR246_0
#define EIC_DIST_GICD_IPRIORITYR246_0                   _MK_ADDR_CONST(0x17d8)
#define EIC_DIST_GICD_IPRIORITYR246_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR246_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR246_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR246_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR246_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR246_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR246_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR246_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR246_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR246_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR247_0
#define EIC_DIST_GICD_IPRIORITYR247_0                   _MK_ADDR_CONST(0x17dc)
#define EIC_DIST_GICD_IPRIORITYR247_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR247_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR247_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR247_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR247_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR247_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR247_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR247_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR247_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR247_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR248_0
#define EIC_DIST_GICD_IPRIORITYR248_0                   _MK_ADDR_CONST(0x17e0)
#define EIC_DIST_GICD_IPRIORITYR248_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR248_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR248_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR248_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR248_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR248_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR248_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR248_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR248_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR248_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR249_0
#define EIC_DIST_GICD_IPRIORITYR249_0                   _MK_ADDR_CONST(0x17e4)
#define EIC_DIST_GICD_IPRIORITYR249_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR249_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR249_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR249_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR249_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR249_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR249_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR249_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR249_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR249_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR250_0
#define EIC_DIST_GICD_IPRIORITYR250_0                   _MK_ADDR_CONST(0x17e8)
#define EIC_DIST_GICD_IPRIORITYR250_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR250_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR250_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR250_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR250_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR250_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR250_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR250_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR250_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR250_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR251_0
#define EIC_DIST_GICD_IPRIORITYR251_0                   _MK_ADDR_CONST(0x17ec)
#define EIC_DIST_GICD_IPRIORITYR251_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR251_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR251_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR251_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR251_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR251_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR251_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR251_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR251_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR251_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR252_0
#define EIC_DIST_GICD_IPRIORITYR252_0                   _MK_ADDR_CONST(0x17f0)
#define EIC_DIST_GICD_IPRIORITYR252_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR252_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR252_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR252_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR252_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR252_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR252_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR252_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR252_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR252_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR253_0
#define EIC_DIST_GICD_IPRIORITYR253_0                   _MK_ADDR_CONST(0x17f4)
#define EIC_DIST_GICD_IPRIORITYR253_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR253_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR253_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR253_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR253_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR253_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR253_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR253_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR253_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR253_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR254_0
#define EIC_DIST_GICD_IPRIORITYR254_0                   _MK_ADDR_CONST(0x17f8)
#define EIC_DIST_GICD_IPRIORITYR254_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR254_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR254_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR254_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR254_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR254_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR254_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR254_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR254_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR254_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_IPRIORITYR255_0
#define EIC_DIST_GICD_IPRIORITYR255_0                   _MK_ADDR_CONST(0x17fc)
#define EIC_DIST_GICD_IPRIORITYR255_0_SECURE                    0x0
#define EIC_DIST_GICD_IPRIORITYR255_0_SCR                       0
#define EIC_DIST_GICD_IPRIORITYR255_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_IPRIORITYR255_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR255_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR255_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR255_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR255_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR255_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset3_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset3_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset3_RANGE                        31:24
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset3_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset2_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset2_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset2_RANGE                        23:16
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset2_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset1_SHIFT                        _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset1_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset1_RANGE                        15:8
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset1_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset0_SHIFT                        _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset0_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset0_RANGE                        7:0
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset0_WOFFSET                      0x0
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_IPRIORITYR255_0_Byte_offset0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR0_0
#define EIC_DIST_GICD_ITARGETSR0_0                      _MK_ADDR_CONST(0x1800)
#define EIC_DIST_GICD_ITARGETSR0_0_SECURE                       0x0
#define EIC_DIST_GICD_ITARGETSR0_0_SCR                  0
#define EIC_DIST_GICD_ITARGETSR0_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ITARGETSR0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR0_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR0_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset3_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset3_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR0_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset3_RANGE                   31:24
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset3_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset2_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset2_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR0_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset2_RANGE                   23:16
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset2_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset1_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset1_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR0_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset1_RANGE                   15:8
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset1_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset0_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR0_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset0_RANGE                   7:0
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset0_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR0_0_Byte_offset0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR1_0
#define EIC_DIST_GICD_ITARGETSR1_0                      _MK_ADDR_CONST(0x1804)
#define EIC_DIST_GICD_ITARGETSR1_0_SECURE                       0x0
#define EIC_DIST_GICD_ITARGETSR1_0_SCR                  0
#define EIC_DIST_GICD_ITARGETSR1_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ITARGETSR1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR1_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR1_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR1_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset3_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset3_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR1_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset3_RANGE                   31:24
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset3_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset2_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset2_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR1_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset2_RANGE                   23:16
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset2_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset1_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset1_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR1_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset1_RANGE                   15:8
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset1_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset0_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR1_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset0_RANGE                   7:0
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset0_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR1_0_Byte_offset0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR2_0
#define EIC_DIST_GICD_ITARGETSR2_0                      _MK_ADDR_CONST(0x1808)
#define EIC_DIST_GICD_ITARGETSR2_0_SECURE                       0x0
#define EIC_DIST_GICD_ITARGETSR2_0_SCR                  0
#define EIC_DIST_GICD_ITARGETSR2_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ITARGETSR2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR2_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR2_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR2_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset3_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset3_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR2_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset3_RANGE                   31:24
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset3_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset2_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset2_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR2_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset2_RANGE                   23:16
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset2_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset1_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset1_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR2_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset1_RANGE                   15:8
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset1_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset0_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR2_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset0_RANGE                   7:0
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset0_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR2_0_Byte_offset0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR3_0
#define EIC_DIST_GICD_ITARGETSR3_0                      _MK_ADDR_CONST(0x180c)
#define EIC_DIST_GICD_ITARGETSR3_0_SECURE                       0x0
#define EIC_DIST_GICD_ITARGETSR3_0_SCR                  0
#define EIC_DIST_GICD_ITARGETSR3_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ITARGETSR3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR3_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR3_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR3_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset3_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset3_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR3_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset3_RANGE                   31:24
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset3_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset2_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset2_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR3_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset2_RANGE                   23:16
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset2_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset1_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset1_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR3_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset1_RANGE                   15:8
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset1_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset0_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR3_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset0_RANGE                   7:0
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset0_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR3_0_Byte_offset0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR4_0
#define EIC_DIST_GICD_ITARGETSR4_0                      _MK_ADDR_CONST(0x1810)
#define EIC_DIST_GICD_ITARGETSR4_0_SECURE                       0x0
#define EIC_DIST_GICD_ITARGETSR4_0_SCR                  0
#define EIC_DIST_GICD_ITARGETSR4_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ITARGETSR4_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR4_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR4_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR4_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR4_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR4_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset3_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset3_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR4_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset3_RANGE                   31:24
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset3_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset2_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset2_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR4_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset2_RANGE                   23:16
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset2_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset1_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset1_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR4_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset1_RANGE                   15:8
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset1_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset0_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR4_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset0_RANGE                   7:0
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset0_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR4_0_Byte_offset0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR5_0
#define EIC_DIST_GICD_ITARGETSR5_0                      _MK_ADDR_CONST(0x1814)
#define EIC_DIST_GICD_ITARGETSR5_0_SECURE                       0x0
#define EIC_DIST_GICD_ITARGETSR5_0_SCR                  0
#define EIC_DIST_GICD_ITARGETSR5_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ITARGETSR5_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR5_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR5_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR5_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR5_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR5_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset3_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset3_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR5_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset3_RANGE                   31:24
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset3_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset2_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset2_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR5_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset2_RANGE                   23:16
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset2_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset1_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset1_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR5_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset1_RANGE                   15:8
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset1_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset0_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR5_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset0_RANGE                   7:0
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset0_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR5_0_Byte_offset0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR6_0
#define EIC_DIST_GICD_ITARGETSR6_0                      _MK_ADDR_CONST(0x1818)
#define EIC_DIST_GICD_ITARGETSR6_0_SECURE                       0x0
#define EIC_DIST_GICD_ITARGETSR6_0_SCR                  0
#define EIC_DIST_GICD_ITARGETSR6_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ITARGETSR6_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR6_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR6_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR6_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR6_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR6_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset3_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset3_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR6_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset3_RANGE                   31:24
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset3_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset2_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset2_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR6_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset2_RANGE                   23:16
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset2_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset1_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset1_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR6_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset1_RANGE                   15:8
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset1_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset0_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR6_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset0_RANGE                   7:0
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset0_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR6_0_Byte_offset0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR7_0
#define EIC_DIST_GICD_ITARGETSR7_0                      _MK_ADDR_CONST(0x181c)
#define EIC_DIST_GICD_ITARGETSR7_0_SECURE                       0x0
#define EIC_DIST_GICD_ITARGETSR7_0_SCR                  0
#define EIC_DIST_GICD_ITARGETSR7_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ITARGETSR7_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR7_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR7_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR7_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR7_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR7_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset3_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset3_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR7_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset3_RANGE                   31:24
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset3_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset2_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset2_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR7_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset2_RANGE                   23:16
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset2_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset1_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset1_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR7_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset1_RANGE                   15:8
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset1_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset0_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR7_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset0_RANGE                   7:0
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset0_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR7_0_Byte_offset0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR8_0
#define EIC_DIST_GICD_ITARGETSR8_0                      _MK_ADDR_CONST(0x1820)
#define EIC_DIST_GICD_ITARGETSR8_0_SECURE                       0x0
#define EIC_DIST_GICD_ITARGETSR8_0_SCR                  0
#define EIC_DIST_GICD_ITARGETSR8_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ITARGETSR8_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR8_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR8_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR8_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR8_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR8_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset3_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset3_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR8_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset3_RANGE                   31:24
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset3_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset2_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset2_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR8_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset2_RANGE                   23:16
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset2_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset1_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset1_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR8_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset1_RANGE                   15:8
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset1_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset0_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR8_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset0_RANGE                   7:0
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset0_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR8_0_Byte_offset0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR9_0
#define EIC_DIST_GICD_ITARGETSR9_0                      _MK_ADDR_CONST(0x1824)
#define EIC_DIST_GICD_ITARGETSR9_0_SECURE                       0x0
#define EIC_DIST_GICD_ITARGETSR9_0_SCR                  0
#define EIC_DIST_GICD_ITARGETSR9_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_ITARGETSR9_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR9_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR9_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR9_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR9_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR9_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset3_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset3_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR9_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset3_RANGE                   31:24
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset3_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset2_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset2_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR9_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset2_RANGE                   23:16
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset2_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset1_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset1_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR9_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset1_RANGE                   15:8
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset1_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset0_FIELD                   _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR9_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset0_RANGE                   7:0
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset0_WOFFSET                 0x0
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR9_0_Byte_offset0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR10_0
#define EIC_DIST_GICD_ITARGETSR10_0                     _MK_ADDR_CONST(0x1828)
#define EIC_DIST_GICD_ITARGETSR10_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR10_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR10_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR10_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR10_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR10_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR10_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR10_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR10_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR10_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR10_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR10_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR10_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR10_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR11_0
#define EIC_DIST_GICD_ITARGETSR11_0                     _MK_ADDR_CONST(0x182c)
#define EIC_DIST_GICD_ITARGETSR11_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR11_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR11_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR11_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR11_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR11_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR11_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR11_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR11_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR11_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR11_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR11_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR11_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR11_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR12_0
#define EIC_DIST_GICD_ITARGETSR12_0                     _MK_ADDR_CONST(0x1830)
#define EIC_DIST_GICD_ITARGETSR12_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR12_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR12_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR12_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR12_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR12_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR12_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR12_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR12_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR12_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR12_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR12_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR12_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR12_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR13_0
#define EIC_DIST_GICD_ITARGETSR13_0                     _MK_ADDR_CONST(0x1834)
#define EIC_DIST_GICD_ITARGETSR13_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR13_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR13_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR13_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR13_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR13_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR13_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR13_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR13_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR13_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR13_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR13_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR13_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR13_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR14_0
#define EIC_DIST_GICD_ITARGETSR14_0                     _MK_ADDR_CONST(0x1838)
#define EIC_DIST_GICD_ITARGETSR14_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR14_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR14_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR14_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR14_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR14_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR14_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR14_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR14_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR14_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR14_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR14_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR14_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR14_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR15_0
#define EIC_DIST_GICD_ITARGETSR15_0                     _MK_ADDR_CONST(0x183c)
#define EIC_DIST_GICD_ITARGETSR15_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR15_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR15_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR15_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR15_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR15_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR15_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR15_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR15_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR15_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR15_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR15_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR15_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR15_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR16_0
#define EIC_DIST_GICD_ITARGETSR16_0                     _MK_ADDR_CONST(0x1840)
#define EIC_DIST_GICD_ITARGETSR16_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR16_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR16_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR16_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR16_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR16_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR16_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR16_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR16_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR16_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR16_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR16_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR16_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR16_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR17_0
#define EIC_DIST_GICD_ITARGETSR17_0                     _MK_ADDR_CONST(0x1844)
#define EIC_DIST_GICD_ITARGETSR17_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR17_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR17_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR17_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR17_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR17_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR17_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR17_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR17_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR17_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR17_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR17_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR17_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR17_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR18_0
#define EIC_DIST_GICD_ITARGETSR18_0                     _MK_ADDR_CONST(0x1848)
#define EIC_DIST_GICD_ITARGETSR18_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR18_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR18_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR18_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR18_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR18_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR18_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR18_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR18_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR18_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR18_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR18_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR18_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR18_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR19_0
#define EIC_DIST_GICD_ITARGETSR19_0                     _MK_ADDR_CONST(0x184c)
#define EIC_DIST_GICD_ITARGETSR19_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR19_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR19_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR19_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR19_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR19_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR19_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR19_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR19_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR19_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR19_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR19_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR19_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR19_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR20_0
#define EIC_DIST_GICD_ITARGETSR20_0                     _MK_ADDR_CONST(0x1850)
#define EIC_DIST_GICD_ITARGETSR20_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR20_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR20_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR20_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR20_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR20_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR20_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR20_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR20_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR20_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR20_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR20_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR20_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR20_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR21_0
#define EIC_DIST_GICD_ITARGETSR21_0                     _MK_ADDR_CONST(0x1854)
#define EIC_DIST_GICD_ITARGETSR21_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR21_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR21_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR21_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR21_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR21_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR21_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR21_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR21_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR21_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR21_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR21_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR21_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR21_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR22_0
#define EIC_DIST_GICD_ITARGETSR22_0                     _MK_ADDR_CONST(0x1858)
#define EIC_DIST_GICD_ITARGETSR22_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR22_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR22_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR22_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR22_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR22_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR22_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR22_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR22_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR22_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR22_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR22_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR22_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR22_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR23_0
#define EIC_DIST_GICD_ITARGETSR23_0                     _MK_ADDR_CONST(0x185c)
#define EIC_DIST_GICD_ITARGETSR23_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR23_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR23_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR23_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR23_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR23_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR23_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR23_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR23_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR23_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR23_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR23_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR23_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR23_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR24_0
#define EIC_DIST_GICD_ITARGETSR24_0                     _MK_ADDR_CONST(0x1860)
#define EIC_DIST_GICD_ITARGETSR24_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR24_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR24_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR24_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR24_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR24_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR24_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR24_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR24_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR24_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR24_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR24_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR24_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR24_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR25_0
#define EIC_DIST_GICD_ITARGETSR25_0                     _MK_ADDR_CONST(0x1864)
#define EIC_DIST_GICD_ITARGETSR25_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR25_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR25_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR25_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR25_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR25_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR25_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR25_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR25_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR25_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR25_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR25_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR25_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR25_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR26_0
#define EIC_DIST_GICD_ITARGETSR26_0                     _MK_ADDR_CONST(0x1868)
#define EIC_DIST_GICD_ITARGETSR26_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR26_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR26_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR26_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR26_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR26_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR26_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR26_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR26_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR26_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR26_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR26_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR26_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR26_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR27_0
#define EIC_DIST_GICD_ITARGETSR27_0                     _MK_ADDR_CONST(0x186c)
#define EIC_DIST_GICD_ITARGETSR27_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR27_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR27_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR27_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR27_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR27_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR27_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR27_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR27_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR27_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR27_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR27_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR27_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR27_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR28_0
#define EIC_DIST_GICD_ITARGETSR28_0                     _MK_ADDR_CONST(0x1870)
#define EIC_DIST_GICD_ITARGETSR28_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR28_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR28_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR28_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR28_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR28_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR28_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR28_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR28_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR28_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR28_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR28_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR28_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR28_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR29_0
#define EIC_DIST_GICD_ITARGETSR29_0                     _MK_ADDR_CONST(0x1874)
#define EIC_DIST_GICD_ITARGETSR29_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR29_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR29_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR29_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR29_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR29_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR29_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR29_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR29_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR29_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR29_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR29_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR29_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR29_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR30_0
#define EIC_DIST_GICD_ITARGETSR30_0                     _MK_ADDR_CONST(0x1878)
#define EIC_DIST_GICD_ITARGETSR30_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR30_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR30_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR30_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR30_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR30_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR30_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR30_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR30_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR30_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR30_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR30_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR30_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR30_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR31_0
#define EIC_DIST_GICD_ITARGETSR31_0                     _MK_ADDR_CONST(0x187c)
#define EIC_DIST_GICD_ITARGETSR31_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR31_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR31_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR31_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR31_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR31_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR31_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR31_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR31_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR31_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR31_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR31_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR31_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR31_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR32_0
#define EIC_DIST_GICD_ITARGETSR32_0                     _MK_ADDR_CONST(0x1880)
#define EIC_DIST_GICD_ITARGETSR32_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR32_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR32_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR32_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR32_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR32_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR32_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR32_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR32_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR32_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR32_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR32_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR32_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR32_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR33_0
#define EIC_DIST_GICD_ITARGETSR33_0                     _MK_ADDR_CONST(0x1884)
#define EIC_DIST_GICD_ITARGETSR33_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR33_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR33_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR33_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR33_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR33_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR33_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR33_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR33_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR33_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR33_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR33_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR33_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR33_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR34_0
#define EIC_DIST_GICD_ITARGETSR34_0                     _MK_ADDR_CONST(0x1888)
#define EIC_DIST_GICD_ITARGETSR34_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR34_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR34_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR34_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR34_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR34_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR34_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR34_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR34_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR34_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR34_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR34_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR34_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR34_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR35_0
#define EIC_DIST_GICD_ITARGETSR35_0                     _MK_ADDR_CONST(0x188c)
#define EIC_DIST_GICD_ITARGETSR35_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR35_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR35_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR35_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR35_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR35_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR35_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR35_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR35_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR35_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR35_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR35_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR35_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR35_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR36_0
#define EIC_DIST_GICD_ITARGETSR36_0                     _MK_ADDR_CONST(0x1890)
#define EIC_DIST_GICD_ITARGETSR36_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR36_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR36_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR36_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR36_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR36_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR36_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR36_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR36_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR36_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR36_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR36_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR36_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR36_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR37_0
#define EIC_DIST_GICD_ITARGETSR37_0                     _MK_ADDR_CONST(0x1894)
#define EIC_DIST_GICD_ITARGETSR37_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR37_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR37_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR37_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR37_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR37_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR37_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR37_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR37_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR37_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR37_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR37_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR37_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR37_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR38_0
#define EIC_DIST_GICD_ITARGETSR38_0                     _MK_ADDR_CONST(0x1898)
#define EIC_DIST_GICD_ITARGETSR38_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR38_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR38_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR38_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR38_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR38_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR38_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR38_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR38_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR38_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR38_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR38_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR38_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR38_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR39_0
#define EIC_DIST_GICD_ITARGETSR39_0                     _MK_ADDR_CONST(0x189c)
#define EIC_DIST_GICD_ITARGETSR39_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR39_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR39_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR39_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR39_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR39_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR39_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR39_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR39_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR39_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR39_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR39_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR39_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR39_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR40_0
#define EIC_DIST_GICD_ITARGETSR40_0                     _MK_ADDR_CONST(0x18a0)
#define EIC_DIST_GICD_ITARGETSR40_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR40_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR40_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR40_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR40_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR40_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR40_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR40_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR40_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR40_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR40_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR40_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR40_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR40_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR41_0
#define EIC_DIST_GICD_ITARGETSR41_0                     _MK_ADDR_CONST(0x18a4)
#define EIC_DIST_GICD_ITARGETSR41_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR41_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR41_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR41_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR41_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR41_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR41_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR41_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR41_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR41_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR41_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR41_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR41_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR41_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR42_0
#define EIC_DIST_GICD_ITARGETSR42_0                     _MK_ADDR_CONST(0x18a8)
#define EIC_DIST_GICD_ITARGETSR42_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR42_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR42_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR42_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR42_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR42_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR42_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR42_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR42_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR42_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR42_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR42_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR42_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR42_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR43_0
#define EIC_DIST_GICD_ITARGETSR43_0                     _MK_ADDR_CONST(0x18ac)
#define EIC_DIST_GICD_ITARGETSR43_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR43_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR43_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR43_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR43_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR43_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR43_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR43_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR43_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR43_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR43_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR43_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR43_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR43_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR44_0
#define EIC_DIST_GICD_ITARGETSR44_0                     _MK_ADDR_CONST(0x18b0)
#define EIC_DIST_GICD_ITARGETSR44_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR44_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR44_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR44_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR44_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR44_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR44_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR44_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR44_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR44_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR44_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR44_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR44_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR44_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR45_0
#define EIC_DIST_GICD_ITARGETSR45_0                     _MK_ADDR_CONST(0x18b4)
#define EIC_DIST_GICD_ITARGETSR45_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR45_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR45_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR45_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR45_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR45_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR45_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR45_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR45_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR45_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR45_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR45_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR45_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR45_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR46_0
#define EIC_DIST_GICD_ITARGETSR46_0                     _MK_ADDR_CONST(0x18b8)
#define EIC_DIST_GICD_ITARGETSR46_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR46_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR46_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR46_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR46_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR46_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR46_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR46_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR46_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR46_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR46_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR46_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR46_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR46_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ITARGETSR47_0
#define EIC_DIST_GICD_ITARGETSR47_0                     _MK_ADDR_CONST(0x18bc)
#define EIC_DIST_GICD_ITARGETSR47_0_SECURE                      0x0
#define EIC_DIST_GICD_ITARGETSR47_0_SCR                         0
#define EIC_DIST_GICD_ITARGETSR47_0_WORD_COUNT                  0x1
#define EIC_DIST_GICD_ITARGETSR47_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR47_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR47_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR47_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR47_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR47_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset3_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset3_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR47_0_Byte_offset3_SHIFT)
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset3_RANGE                  31:24
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset3_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset2_SHIFT                  _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset2_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR47_0_Byte_offset2_SHIFT)
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset2_RANGE                  23:16
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset2_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset1_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset1_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR47_0_Byte_offset1_SHIFT)
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset1_RANGE                  15:8
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset1_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset0_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_ITARGETSR47_0_Byte_offset0_SHIFT)
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset0_RANGE                  7:0
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset0_WOFFSET                        0x0
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ITARGETSR47_0_Byte_offset0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 6336 [0x18c0]

// Reserved address 6340 [0x18c4]

// Reserved address 6344 [0x18c8]

// Reserved address 6348 [0x18cc]

// Reserved address 6352 [0x18d0]

// Reserved address 6356 [0x18d4]

// Reserved address 6360 [0x18d8]

// Reserved address 6364 [0x18dc]

// Reserved address 6368 [0x18e0]

// Reserved address 6372 [0x18e4]

// Reserved address 6376 [0x18e8]

// Reserved address 6380 [0x18ec]

// Reserved address 6384 [0x18f0]

// Reserved address 6388 [0x18f4]

// Reserved address 6392 [0x18f8]

// Reserved address 6396 [0x18fc]

// Reserved address 6400 [0x1900]

// Reserved address 6404 [0x1904]

// Reserved address 6408 [0x1908]

// Reserved address 6412 [0x190c]

// Reserved address 6416 [0x1910]

// Reserved address 6420 [0x1914]

// Reserved address 6424 [0x1918]

// Reserved address 6428 [0x191c]

// Reserved address 6432 [0x1920]

// Reserved address 6436 [0x1924]

// Reserved address 6440 [0x1928]

// Reserved address 6444 [0x192c]

// Reserved address 6448 [0x1930]

// Reserved address 6452 [0x1934]

// Reserved address 6456 [0x1938]

// Reserved address 6460 [0x193c]

// Reserved address 6464 [0x1940]

// Reserved address 6468 [0x1944]

// Reserved address 6472 [0x1948]

// Reserved address 6476 [0x194c]

// Reserved address 6480 [0x1950]

// Reserved address 6484 [0x1954]

// Reserved address 6488 [0x1958]

// Reserved address 6492 [0x195c]

// Reserved address 6496 [0x1960]

// Reserved address 6500 [0x1964]

// Reserved address 6504 [0x1968]

// Reserved address 6508 [0x196c]

// Reserved address 6512 [0x1970]

// Reserved address 6516 [0x1974]

// Reserved address 6520 [0x1978]

// Reserved address 6524 [0x197c]

// Reserved address 6528 [0x1980]

// Reserved address 6532 [0x1984]

// Reserved address 6536 [0x1988]

// Reserved address 6540 [0x198c]

// Reserved address 6544 [0x1990]

// Reserved address 6548 [0x1994]

// Reserved address 6552 [0x1998]

// Reserved address 6556 [0x199c]

// Reserved address 6560 [0x19a0]

// Reserved address 6564 [0x19a4]

// Reserved address 6568 [0x19a8]

// Reserved address 6572 [0x19ac]

// Reserved address 6576 [0x19b0]

// Reserved address 6580 [0x19b4]

// Reserved address 6584 [0x19b8]

// Reserved address 6588 [0x19bc]

// Reserved address 6592 [0x19c0]

// Reserved address 6596 [0x19c4]

// Reserved address 6600 [0x19c8]

// Reserved address 6604 [0x19cc]

// Reserved address 6608 [0x19d0]

// Reserved address 6612 [0x19d4]

// Reserved address 6616 [0x19d8]

// Reserved address 6620 [0x19dc]

// Reserved address 6624 [0x19e0]

// Reserved address 6628 [0x19e4]

// Reserved address 6632 [0x19e8]

// Reserved address 6636 [0x19ec]

// Reserved address 6640 [0x19f0]

// Reserved address 6644 [0x19f4]

// Reserved address 6648 [0x19f8]

// Reserved address 6652 [0x19fc]

// Reserved address 6656 [0x1a00]

// Reserved address 6660 [0x1a04]

// Reserved address 6664 [0x1a08]

// Reserved address 6668 [0x1a0c]

// Reserved address 6672 [0x1a10]

// Reserved address 6676 [0x1a14]

// Reserved address 6680 [0x1a18]

// Reserved address 6684 [0x1a1c]

// Reserved address 6688 [0x1a20]

// Reserved address 6692 [0x1a24]

// Reserved address 6696 [0x1a28]

// Reserved address 6700 [0x1a2c]

// Reserved address 6704 [0x1a30]

// Reserved address 6708 [0x1a34]

// Reserved address 6712 [0x1a38]

// Reserved address 6716 [0x1a3c]

// Reserved address 6720 [0x1a40]

// Reserved address 6724 [0x1a44]

// Reserved address 6728 [0x1a48]

// Reserved address 6732 [0x1a4c]

// Reserved address 6736 [0x1a50]

// Reserved address 6740 [0x1a54]

// Reserved address 6744 [0x1a58]

// Reserved address 6748 [0x1a5c]

// Reserved address 6752 [0x1a60]

// Reserved address 6756 [0x1a64]

// Reserved address 6760 [0x1a68]

// Reserved address 6764 [0x1a6c]

// Reserved address 6768 [0x1a70]

// Reserved address 6772 [0x1a74]

// Reserved address 6776 [0x1a78]

// Reserved address 6780 [0x1a7c]

// Reserved address 6784 [0x1a80]

// Reserved address 6788 [0x1a84]

// Reserved address 6792 [0x1a88]

// Reserved address 6796 [0x1a8c]

// Reserved address 6800 [0x1a90]

// Reserved address 6804 [0x1a94]

// Reserved address 6808 [0x1a98]

// Reserved address 6812 [0x1a9c]

// Reserved address 6816 [0x1aa0]

// Reserved address 6820 [0x1aa4]

// Reserved address 6824 [0x1aa8]

// Reserved address 6828 [0x1aac]

// Reserved address 6832 [0x1ab0]

// Reserved address 6836 [0x1ab4]

// Reserved address 6840 [0x1ab8]

// Reserved address 6844 [0x1abc]

// Reserved address 6848 [0x1ac0]

// Reserved address 6852 [0x1ac4]

// Reserved address 6856 [0x1ac8]

// Reserved address 6860 [0x1acc]

// Reserved address 6864 [0x1ad0]

// Reserved address 6868 [0x1ad4]

// Reserved address 6872 [0x1ad8]

// Reserved address 6876 [0x1adc]

// Reserved address 6880 [0x1ae0]

// Reserved address 6884 [0x1ae4]

// Reserved address 6888 [0x1ae8]

// Reserved address 6892 [0x1aec]

// Reserved address 6896 [0x1af0]

// Reserved address 6900 [0x1af4]

// Reserved address 6904 [0x1af8]

// Reserved address 6908 [0x1afc]

// Reserved address 6912 [0x1b00]

// Reserved address 6916 [0x1b04]

// Reserved address 6920 [0x1b08]

// Reserved address 6924 [0x1b0c]

// Reserved address 6928 [0x1b10]

// Reserved address 6932 [0x1b14]

// Reserved address 6936 [0x1b18]

// Reserved address 6940 [0x1b1c]

// Reserved address 6944 [0x1b20]

// Reserved address 6948 [0x1b24]

// Reserved address 6952 [0x1b28]

// Reserved address 6956 [0x1b2c]

// Reserved address 6960 [0x1b30]

// Reserved address 6964 [0x1b34]

// Reserved address 6968 [0x1b38]

// Reserved address 6972 [0x1b3c]

// Reserved address 6976 [0x1b40]

// Reserved address 6980 [0x1b44]

// Reserved address 6984 [0x1b48]

// Reserved address 6988 [0x1b4c]

// Reserved address 6992 [0x1b50]

// Reserved address 6996 [0x1b54]

// Reserved address 7000 [0x1b58]

// Reserved address 7004 [0x1b5c]

// Reserved address 7008 [0x1b60]

// Reserved address 7012 [0x1b64]

// Reserved address 7016 [0x1b68]

// Reserved address 7020 [0x1b6c]

// Reserved address 7024 [0x1b70]

// Reserved address 7028 [0x1b74]

// Reserved address 7032 [0x1b78]

// Reserved address 7036 [0x1b7c]

// Reserved address 7040 [0x1b80]

// Reserved address 7044 [0x1b84]

// Reserved address 7048 [0x1b88]

// Reserved address 7052 [0x1b8c]

// Reserved address 7056 [0x1b90]

// Reserved address 7060 [0x1b94]

// Reserved address 7064 [0x1b98]

// Reserved address 7068 [0x1b9c]

// Reserved address 7072 [0x1ba0]

// Reserved address 7076 [0x1ba4]

// Reserved address 7080 [0x1ba8]

// Reserved address 7084 [0x1bac]

// Reserved address 7088 [0x1bb0]

// Reserved address 7092 [0x1bb4]

// Reserved address 7096 [0x1bb8]

// Reserved address 7100 [0x1bbc]

// Reserved address 7104 [0x1bc0]

// Reserved address 7108 [0x1bc4]

// Reserved address 7112 [0x1bc8]

// Reserved address 7116 [0x1bcc]

// Reserved address 7120 [0x1bd0]

// Reserved address 7124 [0x1bd4]

// Reserved address 7128 [0x1bd8]

// Reserved address 7132 [0x1bdc]

// Reserved address 7136 [0x1be0]

// Reserved address 7140 [0x1be4]

// Reserved address 7144 [0x1be8]

// Reserved address 7148 [0x1bec]

// Reserved address 7152 [0x1bf0]

// Reserved address 7156 [0x1bf4]

// Reserved address 7160 [0x1bf8]

// Reserved address 7164 [0x1bfc]

// Register EIC_DIST_GICD_ICFGR0_0
#define EIC_DIST_GICD_ICFGR0_0                  _MK_ADDR_CONST(0x1c00)
#define EIC_DIST_GICD_ICFGR0_0_SECURE                   0x0
#define EIC_DIST_GICD_ICFGR0_0_SCR                      0
#define EIC_DIST_GICD_ICFGR0_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_ICFGR0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR0_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR0_0_Field_15_SHIFT                   _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR0_0_Field_15_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR0_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR0_0_Field_15_RANGE                   31:30
#define EIC_DIST_GICD_ICFGR0_0_Field_15_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR0_0_Field_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_15_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR0_0_Field_14_SHIFT                   _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR0_0_Field_14_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR0_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR0_0_Field_14_RANGE                   29:28
#define EIC_DIST_GICD_ICFGR0_0_Field_14_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR0_0_Field_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_14_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR0_0_Field_13_SHIFT                   _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR0_0_Field_13_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR0_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR0_0_Field_13_RANGE                   27:26
#define EIC_DIST_GICD_ICFGR0_0_Field_13_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR0_0_Field_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_13_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR0_0_Field_12_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR0_0_Field_12_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR0_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR0_0_Field_12_RANGE                   25:24
#define EIC_DIST_GICD_ICFGR0_0_Field_12_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR0_0_Field_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_12_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR0_0_Field_11_SHIFT                   _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR0_0_Field_11_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR0_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR0_0_Field_11_RANGE                   23:22
#define EIC_DIST_GICD_ICFGR0_0_Field_11_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR0_0_Field_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR0_0_Field_10_SHIFT                   _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR0_0_Field_10_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR0_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR0_0_Field_10_RANGE                   21:20
#define EIC_DIST_GICD_ICFGR0_0_Field_10_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR0_0_Field_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR0_0_Field_9_SHIFT                    _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR0_0_Field_9_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR0_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR0_0_Field_9_RANGE                    19:18
#define EIC_DIST_GICD_ICFGR0_0_Field_9_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR0_0_Field_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR0_0_Field_8_SHIFT                    _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR0_0_Field_8_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR0_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR0_0_Field_8_RANGE                    17:16
#define EIC_DIST_GICD_ICFGR0_0_Field_8_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR0_0_Field_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR0_0_Field_7_SHIFT                    _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR0_0_Field_7_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR0_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR0_0_Field_7_RANGE                    15:14
#define EIC_DIST_GICD_ICFGR0_0_Field_7_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR0_0_Field_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR0_0_Field_6_SHIFT                    _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR0_0_Field_6_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR0_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR0_0_Field_6_RANGE                    13:12
#define EIC_DIST_GICD_ICFGR0_0_Field_6_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR0_0_Field_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR0_0_Field_5_SHIFT                    _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR0_0_Field_5_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR0_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR0_0_Field_5_RANGE                    11:10
#define EIC_DIST_GICD_ICFGR0_0_Field_5_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR0_0_Field_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR0_0_Field_4_SHIFT                    _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR0_0_Field_4_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR0_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR0_0_Field_4_RANGE                    9:8
#define EIC_DIST_GICD_ICFGR0_0_Field_4_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR0_0_Field_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR0_0_Field_3_SHIFT                    _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR0_0_Field_3_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR0_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR0_0_Field_3_RANGE                    7:6
#define EIC_DIST_GICD_ICFGR0_0_Field_3_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR0_0_Field_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR0_0_Field_2_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR0_0_Field_2_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR0_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR0_0_Field_2_RANGE                    5:4
#define EIC_DIST_GICD_ICFGR0_0_Field_2_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR0_0_Field_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR0_0_Field_1_SHIFT                    _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR0_0_Field_1_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR0_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR0_0_Field_1_RANGE                    3:2
#define EIC_DIST_GICD_ICFGR0_0_Field_1_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR0_0_Field_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR0_0_Field_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR0_0_Field_0_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR0_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR0_0_Field_0_RANGE                    1:0
#define EIC_DIST_GICD_ICFGR0_0_Field_0_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR0_0_Field_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR0_0_Field_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR1_0
#define EIC_DIST_GICD_ICFGR1_0                  _MK_ADDR_CONST(0x1c04)
#define EIC_DIST_GICD_ICFGR1_0_SECURE                   0x0
#define EIC_DIST_GICD_ICFGR1_0_SCR                      0
#define EIC_DIST_GICD_ICFGR1_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_ICFGR1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR1_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR1_0_Field_15_SHIFT                   _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR1_0_Field_15_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR1_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR1_0_Field_15_RANGE                   31:30
#define EIC_DIST_GICD_ICFGR1_0_Field_15_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR1_0_Field_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_15_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR1_0_Field_14_SHIFT                   _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR1_0_Field_14_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR1_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR1_0_Field_14_RANGE                   29:28
#define EIC_DIST_GICD_ICFGR1_0_Field_14_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR1_0_Field_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_14_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR1_0_Field_13_SHIFT                   _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR1_0_Field_13_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR1_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR1_0_Field_13_RANGE                   27:26
#define EIC_DIST_GICD_ICFGR1_0_Field_13_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR1_0_Field_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_13_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR1_0_Field_12_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR1_0_Field_12_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR1_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR1_0_Field_12_RANGE                   25:24
#define EIC_DIST_GICD_ICFGR1_0_Field_12_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR1_0_Field_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_12_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR1_0_Field_11_SHIFT                   _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR1_0_Field_11_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR1_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR1_0_Field_11_RANGE                   23:22
#define EIC_DIST_GICD_ICFGR1_0_Field_11_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR1_0_Field_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR1_0_Field_10_SHIFT                   _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR1_0_Field_10_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR1_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR1_0_Field_10_RANGE                   21:20
#define EIC_DIST_GICD_ICFGR1_0_Field_10_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR1_0_Field_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR1_0_Field_9_SHIFT                    _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR1_0_Field_9_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR1_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR1_0_Field_9_RANGE                    19:18
#define EIC_DIST_GICD_ICFGR1_0_Field_9_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR1_0_Field_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR1_0_Field_8_SHIFT                    _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR1_0_Field_8_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR1_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR1_0_Field_8_RANGE                    17:16
#define EIC_DIST_GICD_ICFGR1_0_Field_8_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR1_0_Field_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR1_0_Field_7_SHIFT                    _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR1_0_Field_7_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR1_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR1_0_Field_7_RANGE                    15:14
#define EIC_DIST_GICD_ICFGR1_0_Field_7_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR1_0_Field_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR1_0_Field_6_SHIFT                    _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR1_0_Field_6_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR1_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR1_0_Field_6_RANGE                    13:12
#define EIC_DIST_GICD_ICFGR1_0_Field_6_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR1_0_Field_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR1_0_Field_5_SHIFT                    _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR1_0_Field_5_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR1_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR1_0_Field_5_RANGE                    11:10
#define EIC_DIST_GICD_ICFGR1_0_Field_5_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR1_0_Field_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR1_0_Field_4_SHIFT                    _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR1_0_Field_4_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR1_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR1_0_Field_4_RANGE                    9:8
#define EIC_DIST_GICD_ICFGR1_0_Field_4_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR1_0_Field_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR1_0_Field_3_SHIFT                    _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR1_0_Field_3_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR1_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR1_0_Field_3_RANGE                    7:6
#define EIC_DIST_GICD_ICFGR1_0_Field_3_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR1_0_Field_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR1_0_Field_2_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR1_0_Field_2_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR1_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR1_0_Field_2_RANGE                    5:4
#define EIC_DIST_GICD_ICFGR1_0_Field_2_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR1_0_Field_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR1_0_Field_1_SHIFT                    _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR1_0_Field_1_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR1_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR1_0_Field_1_RANGE                    3:2
#define EIC_DIST_GICD_ICFGR1_0_Field_1_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR1_0_Field_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR1_0_Field_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR1_0_Field_0_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR1_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR1_0_Field_0_RANGE                    1:0
#define EIC_DIST_GICD_ICFGR1_0_Field_0_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR1_0_Field_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR1_0_Field_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR2_0
#define EIC_DIST_GICD_ICFGR2_0                  _MK_ADDR_CONST(0x1c08)
#define EIC_DIST_GICD_ICFGR2_0_SECURE                   0x0
#define EIC_DIST_GICD_ICFGR2_0_SCR                      0
#define EIC_DIST_GICD_ICFGR2_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_ICFGR2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR2_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR2_0_Field_15_SHIFT                   _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR2_0_Field_15_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR2_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR2_0_Field_15_RANGE                   31:30
#define EIC_DIST_GICD_ICFGR2_0_Field_15_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR2_0_Field_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_15_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR2_0_Field_14_SHIFT                   _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR2_0_Field_14_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR2_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR2_0_Field_14_RANGE                   29:28
#define EIC_DIST_GICD_ICFGR2_0_Field_14_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR2_0_Field_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_14_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR2_0_Field_13_SHIFT                   _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR2_0_Field_13_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR2_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR2_0_Field_13_RANGE                   27:26
#define EIC_DIST_GICD_ICFGR2_0_Field_13_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR2_0_Field_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_13_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR2_0_Field_12_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR2_0_Field_12_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR2_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR2_0_Field_12_RANGE                   25:24
#define EIC_DIST_GICD_ICFGR2_0_Field_12_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR2_0_Field_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_12_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR2_0_Field_11_SHIFT                   _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR2_0_Field_11_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR2_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR2_0_Field_11_RANGE                   23:22
#define EIC_DIST_GICD_ICFGR2_0_Field_11_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR2_0_Field_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR2_0_Field_10_SHIFT                   _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR2_0_Field_10_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR2_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR2_0_Field_10_RANGE                   21:20
#define EIC_DIST_GICD_ICFGR2_0_Field_10_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR2_0_Field_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR2_0_Field_9_SHIFT                    _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR2_0_Field_9_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR2_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR2_0_Field_9_RANGE                    19:18
#define EIC_DIST_GICD_ICFGR2_0_Field_9_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR2_0_Field_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR2_0_Field_8_SHIFT                    _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR2_0_Field_8_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR2_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR2_0_Field_8_RANGE                    17:16
#define EIC_DIST_GICD_ICFGR2_0_Field_8_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR2_0_Field_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR2_0_Field_7_SHIFT                    _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR2_0_Field_7_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR2_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR2_0_Field_7_RANGE                    15:14
#define EIC_DIST_GICD_ICFGR2_0_Field_7_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR2_0_Field_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR2_0_Field_6_SHIFT                    _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR2_0_Field_6_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR2_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR2_0_Field_6_RANGE                    13:12
#define EIC_DIST_GICD_ICFGR2_0_Field_6_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR2_0_Field_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR2_0_Field_5_SHIFT                    _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR2_0_Field_5_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR2_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR2_0_Field_5_RANGE                    11:10
#define EIC_DIST_GICD_ICFGR2_0_Field_5_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR2_0_Field_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR2_0_Field_4_SHIFT                    _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR2_0_Field_4_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR2_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR2_0_Field_4_RANGE                    9:8
#define EIC_DIST_GICD_ICFGR2_0_Field_4_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR2_0_Field_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR2_0_Field_3_SHIFT                    _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR2_0_Field_3_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR2_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR2_0_Field_3_RANGE                    7:6
#define EIC_DIST_GICD_ICFGR2_0_Field_3_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR2_0_Field_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR2_0_Field_2_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR2_0_Field_2_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR2_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR2_0_Field_2_RANGE                    5:4
#define EIC_DIST_GICD_ICFGR2_0_Field_2_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR2_0_Field_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR2_0_Field_1_SHIFT                    _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR2_0_Field_1_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR2_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR2_0_Field_1_RANGE                    3:2
#define EIC_DIST_GICD_ICFGR2_0_Field_1_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR2_0_Field_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR2_0_Field_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR2_0_Field_0_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR2_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR2_0_Field_0_RANGE                    1:0
#define EIC_DIST_GICD_ICFGR2_0_Field_0_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR2_0_Field_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR2_0_Field_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR3_0
#define EIC_DIST_GICD_ICFGR3_0                  _MK_ADDR_CONST(0x1c0c)
#define EIC_DIST_GICD_ICFGR3_0_SECURE                   0x0
#define EIC_DIST_GICD_ICFGR3_0_SCR                      0
#define EIC_DIST_GICD_ICFGR3_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_ICFGR3_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR3_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR3_0_Field_15_SHIFT                   _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR3_0_Field_15_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR3_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR3_0_Field_15_RANGE                   31:30
#define EIC_DIST_GICD_ICFGR3_0_Field_15_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR3_0_Field_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_15_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR3_0_Field_14_SHIFT                   _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR3_0_Field_14_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR3_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR3_0_Field_14_RANGE                   29:28
#define EIC_DIST_GICD_ICFGR3_0_Field_14_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR3_0_Field_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_14_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR3_0_Field_13_SHIFT                   _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR3_0_Field_13_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR3_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR3_0_Field_13_RANGE                   27:26
#define EIC_DIST_GICD_ICFGR3_0_Field_13_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR3_0_Field_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_13_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR3_0_Field_12_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR3_0_Field_12_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR3_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR3_0_Field_12_RANGE                   25:24
#define EIC_DIST_GICD_ICFGR3_0_Field_12_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR3_0_Field_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_12_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR3_0_Field_11_SHIFT                   _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR3_0_Field_11_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR3_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR3_0_Field_11_RANGE                   23:22
#define EIC_DIST_GICD_ICFGR3_0_Field_11_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR3_0_Field_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR3_0_Field_10_SHIFT                   _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR3_0_Field_10_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR3_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR3_0_Field_10_RANGE                   21:20
#define EIC_DIST_GICD_ICFGR3_0_Field_10_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR3_0_Field_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR3_0_Field_9_SHIFT                    _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR3_0_Field_9_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR3_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR3_0_Field_9_RANGE                    19:18
#define EIC_DIST_GICD_ICFGR3_0_Field_9_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR3_0_Field_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR3_0_Field_8_SHIFT                    _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR3_0_Field_8_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR3_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR3_0_Field_8_RANGE                    17:16
#define EIC_DIST_GICD_ICFGR3_0_Field_8_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR3_0_Field_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR3_0_Field_7_SHIFT                    _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR3_0_Field_7_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR3_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR3_0_Field_7_RANGE                    15:14
#define EIC_DIST_GICD_ICFGR3_0_Field_7_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR3_0_Field_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR3_0_Field_6_SHIFT                    _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR3_0_Field_6_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR3_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR3_0_Field_6_RANGE                    13:12
#define EIC_DIST_GICD_ICFGR3_0_Field_6_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR3_0_Field_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR3_0_Field_5_SHIFT                    _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR3_0_Field_5_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR3_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR3_0_Field_5_RANGE                    11:10
#define EIC_DIST_GICD_ICFGR3_0_Field_5_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR3_0_Field_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR3_0_Field_4_SHIFT                    _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR3_0_Field_4_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR3_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR3_0_Field_4_RANGE                    9:8
#define EIC_DIST_GICD_ICFGR3_0_Field_4_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR3_0_Field_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR3_0_Field_3_SHIFT                    _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR3_0_Field_3_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR3_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR3_0_Field_3_RANGE                    7:6
#define EIC_DIST_GICD_ICFGR3_0_Field_3_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR3_0_Field_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR3_0_Field_2_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR3_0_Field_2_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR3_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR3_0_Field_2_RANGE                    5:4
#define EIC_DIST_GICD_ICFGR3_0_Field_2_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR3_0_Field_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR3_0_Field_1_SHIFT                    _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR3_0_Field_1_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR3_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR3_0_Field_1_RANGE                    3:2
#define EIC_DIST_GICD_ICFGR3_0_Field_1_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR3_0_Field_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR3_0_Field_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR3_0_Field_0_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR3_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR3_0_Field_0_RANGE                    1:0
#define EIC_DIST_GICD_ICFGR3_0_Field_0_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR3_0_Field_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR3_0_Field_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR4_0
#define EIC_DIST_GICD_ICFGR4_0                  _MK_ADDR_CONST(0x1c10)
#define EIC_DIST_GICD_ICFGR4_0_SECURE                   0x0
#define EIC_DIST_GICD_ICFGR4_0_SCR                      0
#define EIC_DIST_GICD_ICFGR4_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_ICFGR4_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR4_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR4_0_Field_15_SHIFT                   _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR4_0_Field_15_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR4_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR4_0_Field_15_RANGE                   31:30
#define EIC_DIST_GICD_ICFGR4_0_Field_15_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR4_0_Field_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_15_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR4_0_Field_14_SHIFT                   _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR4_0_Field_14_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR4_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR4_0_Field_14_RANGE                   29:28
#define EIC_DIST_GICD_ICFGR4_0_Field_14_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR4_0_Field_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_14_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR4_0_Field_13_SHIFT                   _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR4_0_Field_13_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR4_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR4_0_Field_13_RANGE                   27:26
#define EIC_DIST_GICD_ICFGR4_0_Field_13_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR4_0_Field_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_13_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR4_0_Field_12_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR4_0_Field_12_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR4_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR4_0_Field_12_RANGE                   25:24
#define EIC_DIST_GICD_ICFGR4_0_Field_12_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR4_0_Field_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_12_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR4_0_Field_11_SHIFT                   _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR4_0_Field_11_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR4_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR4_0_Field_11_RANGE                   23:22
#define EIC_DIST_GICD_ICFGR4_0_Field_11_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR4_0_Field_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR4_0_Field_10_SHIFT                   _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR4_0_Field_10_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR4_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR4_0_Field_10_RANGE                   21:20
#define EIC_DIST_GICD_ICFGR4_0_Field_10_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR4_0_Field_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR4_0_Field_9_SHIFT                    _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR4_0_Field_9_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR4_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR4_0_Field_9_RANGE                    19:18
#define EIC_DIST_GICD_ICFGR4_0_Field_9_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR4_0_Field_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR4_0_Field_8_SHIFT                    _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR4_0_Field_8_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR4_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR4_0_Field_8_RANGE                    17:16
#define EIC_DIST_GICD_ICFGR4_0_Field_8_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR4_0_Field_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR4_0_Field_7_SHIFT                    _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR4_0_Field_7_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR4_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR4_0_Field_7_RANGE                    15:14
#define EIC_DIST_GICD_ICFGR4_0_Field_7_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR4_0_Field_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR4_0_Field_6_SHIFT                    _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR4_0_Field_6_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR4_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR4_0_Field_6_RANGE                    13:12
#define EIC_DIST_GICD_ICFGR4_0_Field_6_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR4_0_Field_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR4_0_Field_5_SHIFT                    _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR4_0_Field_5_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR4_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR4_0_Field_5_RANGE                    11:10
#define EIC_DIST_GICD_ICFGR4_0_Field_5_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR4_0_Field_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR4_0_Field_4_SHIFT                    _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR4_0_Field_4_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR4_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR4_0_Field_4_RANGE                    9:8
#define EIC_DIST_GICD_ICFGR4_0_Field_4_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR4_0_Field_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR4_0_Field_3_SHIFT                    _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR4_0_Field_3_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR4_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR4_0_Field_3_RANGE                    7:6
#define EIC_DIST_GICD_ICFGR4_0_Field_3_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR4_0_Field_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR4_0_Field_2_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR4_0_Field_2_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR4_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR4_0_Field_2_RANGE                    5:4
#define EIC_DIST_GICD_ICFGR4_0_Field_2_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR4_0_Field_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR4_0_Field_1_SHIFT                    _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR4_0_Field_1_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR4_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR4_0_Field_1_RANGE                    3:2
#define EIC_DIST_GICD_ICFGR4_0_Field_1_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR4_0_Field_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR4_0_Field_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR4_0_Field_0_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR4_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR4_0_Field_0_RANGE                    1:0
#define EIC_DIST_GICD_ICFGR4_0_Field_0_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR4_0_Field_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR4_0_Field_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR5_0
#define EIC_DIST_GICD_ICFGR5_0                  _MK_ADDR_CONST(0x1c14)
#define EIC_DIST_GICD_ICFGR5_0_SECURE                   0x0
#define EIC_DIST_GICD_ICFGR5_0_SCR                      0
#define EIC_DIST_GICD_ICFGR5_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_ICFGR5_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR5_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR5_0_Field_15_SHIFT                   _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR5_0_Field_15_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR5_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR5_0_Field_15_RANGE                   31:30
#define EIC_DIST_GICD_ICFGR5_0_Field_15_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR5_0_Field_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_15_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR5_0_Field_14_SHIFT                   _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR5_0_Field_14_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR5_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR5_0_Field_14_RANGE                   29:28
#define EIC_DIST_GICD_ICFGR5_0_Field_14_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR5_0_Field_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_14_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR5_0_Field_13_SHIFT                   _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR5_0_Field_13_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR5_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR5_0_Field_13_RANGE                   27:26
#define EIC_DIST_GICD_ICFGR5_0_Field_13_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR5_0_Field_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_13_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR5_0_Field_12_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR5_0_Field_12_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR5_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR5_0_Field_12_RANGE                   25:24
#define EIC_DIST_GICD_ICFGR5_0_Field_12_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR5_0_Field_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_12_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR5_0_Field_11_SHIFT                   _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR5_0_Field_11_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR5_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR5_0_Field_11_RANGE                   23:22
#define EIC_DIST_GICD_ICFGR5_0_Field_11_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR5_0_Field_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR5_0_Field_10_SHIFT                   _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR5_0_Field_10_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR5_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR5_0_Field_10_RANGE                   21:20
#define EIC_DIST_GICD_ICFGR5_0_Field_10_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR5_0_Field_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR5_0_Field_9_SHIFT                    _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR5_0_Field_9_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR5_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR5_0_Field_9_RANGE                    19:18
#define EIC_DIST_GICD_ICFGR5_0_Field_9_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR5_0_Field_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR5_0_Field_8_SHIFT                    _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR5_0_Field_8_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR5_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR5_0_Field_8_RANGE                    17:16
#define EIC_DIST_GICD_ICFGR5_0_Field_8_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR5_0_Field_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR5_0_Field_7_SHIFT                    _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR5_0_Field_7_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR5_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR5_0_Field_7_RANGE                    15:14
#define EIC_DIST_GICD_ICFGR5_0_Field_7_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR5_0_Field_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR5_0_Field_6_SHIFT                    _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR5_0_Field_6_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR5_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR5_0_Field_6_RANGE                    13:12
#define EIC_DIST_GICD_ICFGR5_0_Field_6_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR5_0_Field_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR5_0_Field_5_SHIFT                    _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR5_0_Field_5_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR5_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR5_0_Field_5_RANGE                    11:10
#define EIC_DIST_GICD_ICFGR5_0_Field_5_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR5_0_Field_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR5_0_Field_4_SHIFT                    _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR5_0_Field_4_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR5_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR5_0_Field_4_RANGE                    9:8
#define EIC_DIST_GICD_ICFGR5_0_Field_4_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR5_0_Field_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR5_0_Field_3_SHIFT                    _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR5_0_Field_3_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR5_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR5_0_Field_3_RANGE                    7:6
#define EIC_DIST_GICD_ICFGR5_0_Field_3_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR5_0_Field_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR5_0_Field_2_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR5_0_Field_2_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR5_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR5_0_Field_2_RANGE                    5:4
#define EIC_DIST_GICD_ICFGR5_0_Field_2_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR5_0_Field_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR5_0_Field_1_SHIFT                    _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR5_0_Field_1_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR5_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR5_0_Field_1_RANGE                    3:2
#define EIC_DIST_GICD_ICFGR5_0_Field_1_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR5_0_Field_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR5_0_Field_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR5_0_Field_0_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR5_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR5_0_Field_0_RANGE                    1:0
#define EIC_DIST_GICD_ICFGR5_0_Field_0_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR5_0_Field_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR5_0_Field_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR6_0
#define EIC_DIST_GICD_ICFGR6_0                  _MK_ADDR_CONST(0x1c18)
#define EIC_DIST_GICD_ICFGR6_0_SECURE                   0x0
#define EIC_DIST_GICD_ICFGR6_0_SCR                      0
#define EIC_DIST_GICD_ICFGR6_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_ICFGR6_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR6_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR6_0_Field_15_SHIFT                   _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR6_0_Field_15_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR6_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR6_0_Field_15_RANGE                   31:30
#define EIC_DIST_GICD_ICFGR6_0_Field_15_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR6_0_Field_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_15_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR6_0_Field_14_SHIFT                   _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR6_0_Field_14_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR6_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR6_0_Field_14_RANGE                   29:28
#define EIC_DIST_GICD_ICFGR6_0_Field_14_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR6_0_Field_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_14_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR6_0_Field_13_SHIFT                   _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR6_0_Field_13_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR6_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR6_0_Field_13_RANGE                   27:26
#define EIC_DIST_GICD_ICFGR6_0_Field_13_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR6_0_Field_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_13_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR6_0_Field_12_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR6_0_Field_12_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR6_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR6_0_Field_12_RANGE                   25:24
#define EIC_DIST_GICD_ICFGR6_0_Field_12_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR6_0_Field_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_12_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR6_0_Field_11_SHIFT                   _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR6_0_Field_11_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR6_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR6_0_Field_11_RANGE                   23:22
#define EIC_DIST_GICD_ICFGR6_0_Field_11_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR6_0_Field_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR6_0_Field_10_SHIFT                   _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR6_0_Field_10_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR6_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR6_0_Field_10_RANGE                   21:20
#define EIC_DIST_GICD_ICFGR6_0_Field_10_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR6_0_Field_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR6_0_Field_9_SHIFT                    _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR6_0_Field_9_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR6_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR6_0_Field_9_RANGE                    19:18
#define EIC_DIST_GICD_ICFGR6_0_Field_9_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR6_0_Field_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR6_0_Field_8_SHIFT                    _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR6_0_Field_8_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR6_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR6_0_Field_8_RANGE                    17:16
#define EIC_DIST_GICD_ICFGR6_0_Field_8_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR6_0_Field_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR6_0_Field_7_SHIFT                    _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR6_0_Field_7_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR6_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR6_0_Field_7_RANGE                    15:14
#define EIC_DIST_GICD_ICFGR6_0_Field_7_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR6_0_Field_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR6_0_Field_6_SHIFT                    _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR6_0_Field_6_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR6_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR6_0_Field_6_RANGE                    13:12
#define EIC_DIST_GICD_ICFGR6_0_Field_6_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR6_0_Field_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR6_0_Field_5_SHIFT                    _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR6_0_Field_5_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR6_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR6_0_Field_5_RANGE                    11:10
#define EIC_DIST_GICD_ICFGR6_0_Field_5_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR6_0_Field_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR6_0_Field_4_SHIFT                    _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR6_0_Field_4_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR6_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR6_0_Field_4_RANGE                    9:8
#define EIC_DIST_GICD_ICFGR6_0_Field_4_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR6_0_Field_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR6_0_Field_3_SHIFT                    _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR6_0_Field_3_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR6_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR6_0_Field_3_RANGE                    7:6
#define EIC_DIST_GICD_ICFGR6_0_Field_3_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR6_0_Field_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR6_0_Field_2_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR6_0_Field_2_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR6_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR6_0_Field_2_RANGE                    5:4
#define EIC_DIST_GICD_ICFGR6_0_Field_2_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR6_0_Field_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR6_0_Field_1_SHIFT                    _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR6_0_Field_1_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR6_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR6_0_Field_1_RANGE                    3:2
#define EIC_DIST_GICD_ICFGR6_0_Field_1_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR6_0_Field_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR6_0_Field_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR6_0_Field_0_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR6_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR6_0_Field_0_RANGE                    1:0
#define EIC_DIST_GICD_ICFGR6_0_Field_0_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR6_0_Field_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR6_0_Field_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR7_0
#define EIC_DIST_GICD_ICFGR7_0                  _MK_ADDR_CONST(0x1c1c)
#define EIC_DIST_GICD_ICFGR7_0_SECURE                   0x0
#define EIC_DIST_GICD_ICFGR7_0_SCR                      0
#define EIC_DIST_GICD_ICFGR7_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_ICFGR7_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR7_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR7_0_Field_15_SHIFT                   _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR7_0_Field_15_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR7_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR7_0_Field_15_RANGE                   31:30
#define EIC_DIST_GICD_ICFGR7_0_Field_15_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR7_0_Field_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_15_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR7_0_Field_14_SHIFT                   _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR7_0_Field_14_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR7_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR7_0_Field_14_RANGE                   29:28
#define EIC_DIST_GICD_ICFGR7_0_Field_14_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR7_0_Field_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_14_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR7_0_Field_13_SHIFT                   _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR7_0_Field_13_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR7_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR7_0_Field_13_RANGE                   27:26
#define EIC_DIST_GICD_ICFGR7_0_Field_13_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR7_0_Field_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_13_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR7_0_Field_12_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR7_0_Field_12_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR7_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR7_0_Field_12_RANGE                   25:24
#define EIC_DIST_GICD_ICFGR7_0_Field_12_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR7_0_Field_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_12_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR7_0_Field_11_SHIFT                   _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR7_0_Field_11_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR7_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR7_0_Field_11_RANGE                   23:22
#define EIC_DIST_GICD_ICFGR7_0_Field_11_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR7_0_Field_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR7_0_Field_10_SHIFT                   _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR7_0_Field_10_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR7_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR7_0_Field_10_RANGE                   21:20
#define EIC_DIST_GICD_ICFGR7_0_Field_10_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR7_0_Field_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR7_0_Field_9_SHIFT                    _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR7_0_Field_9_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR7_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR7_0_Field_9_RANGE                    19:18
#define EIC_DIST_GICD_ICFGR7_0_Field_9_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR7_0_Field_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR7_0_Field_8_SHIFT                    _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR7_0_Field_8_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR7_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR7_0_Field_8_RANGE                    17:16
#define EIC_DIST_GICD_ICFGR7_0_Field_8_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR7_0_Field_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR7_0_Field_7_SHIFT                    _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR7_0_Field_7_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR7_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR7_0_Field_7_RANGE                    15:14
#define EIC_DIST_GICD_ICFGR7_0_Field_7_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR7_0_Field_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR7_0_Field_6_SHIFT                    _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR7_0_Field_6_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR7_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR7_0_Field_6_RANGE                    13:12
#define EIC_DIST_GICD_ICFGR7_0_Field_6_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR7_0_Field_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR7_0_Field_5_SHIFT                    _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR7_0_Field_5_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR7_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR7_0_Field_5_RANGE                    11:10
#define EIC_DIST_GICD_ICFGR7_0_Field_5_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR7_0_Field_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR7_0_Field_4_SHIFT                    _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR7_0_Field_4_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR7_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR7_0_Field_4_RANGE                    9:8
#define EIC_DIST_GICD_ICFGR7_0_Field_4_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR7_0_Field_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR7_0_Field_3_SHIFT                    _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR7_0_Field_3_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR7_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR7_0_Field_3_RANGE                    7:6
#define EIC_DIST_GICD_ICFGR7_0_Field_3_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR7_0_Field_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR7_0_Field_2_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR7_0_Field_2_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR7_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR7_0_Field_2_RANGE                    5:4
#define EIC_DIST_GICD_ICFGR7_0_Field_2_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR7_0_Field_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR7_0_Field_1_SHIFT                    _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR7_0_Field_1_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR7_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR7_0_Field_1_RANGE                    3:2
#define EIC_DIST_GICD_ICFGR7_0_Field_1_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR7_0_Field_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR7_0_Field_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR7_0_Field_0_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR7_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR7_0_Field_0_RANGE                    1:0
#define EIC_DIST_GICD_ICFGR7_0_Field_0_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR7_0_Field_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR7_0_Field_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR8_0
#define EIC_DIST_GICD_ICFGR8_0                  _MK_ADDR_CONST(0x1c20)
#define EIC_DIST_GICD_ICFGR8_0_SECURE                   0x0
#define EIC_DIST_GICD_ICFGR8_0_SCR                      0
#define EIC_DIST_GICD_ICFGR8_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_ICFGR8_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR8_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR8_0_Field_15_SHIFT                   _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR8_0_Field_15_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR8_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR8_0_Field_15_RANGE                   31:30
#define EIC_DIST_GICD_ICFGR8_0_Field_15_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR8_0_Field_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_15_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR8_0_Field_14_SHIFT                   _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR8_0_Field_14_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR8_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR8_0_Field_14_RANGE                   29:28
#define EIC_DIST_GICD_ICFGR8_0_Field_14_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR8_0_Field_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_14_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR8_0_Field_13_SHIFT                   _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR8_0_Field_13_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR8_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR8_0_Field_13_RANGE                   27:26
#define EIC_DIST_GICD_ICFGR8_0_Field_13_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR8_0_Field_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_13_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR8_0_Field_12_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR8_0_Field_12_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR8_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR8_0_Field_12_RANGE                   25:24
#define EIC_DIST_GICD_ICFGR8_0_Field_12_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR8_0_Field_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_12_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR8_0_Field_11_SHIFT                   _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR8_0_Field_11_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR8_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR8_0_Field_11_RANGE                   23:22
#define EIC_DIST_GICD_ICFGR8_0_Field_11_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR8_0_Field_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR8_0_Field_10_SHIFT                   _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR8_0_Field_10_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR8_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR8_0_Field_10_RANGE                   21:20
#define EIC_DIST_GICD_ICFGR8_0_Field_10_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR8_0_Field_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR8_0_Field_9_SHIFT                    _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR8_0_Field_9_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR8_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR8_0_Field_9_RANGE                    19:18
#define EIC_DIST_GICD_ICFGR8_0_Field_9_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR8_0_Field_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR8_0_Field_8_SHIFT                    _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR8_0_Field_8_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR8_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR8_0_Field_8_RANGE                    17:16
#define EIC_DIST_GICD_ICFGR8_0_Field_8_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR8_0_Field_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR8_0_Field_7_SHIFT                    _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR8_0_Field_7_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR8_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR8_0_Field_7_RANGE                    15:14
#define EIC_DIST_GICD_ICFGR8_0_Field_7_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR8_0_Field_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR8_0_Field_6_SHIFT                    _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR8_0_Field_6_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR8_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR8_0_Field_6_RANGE                    13:12
#define EIC_DIST_GICD_ICFGR8_0_Field_6_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR8_0_Field_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR8_0_Field_5_SHIFT                    _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR8_0_Field_5_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR8_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR8_0_Field_5_RANGE                    11:10
#define EIC_DIST_GICD_ICFGR8_0_Field_5_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR8_0_Field_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR8_0_Field_4_SHIFT                    _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR8_0_Field_4_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR8_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR8_0_Field_4_RANGE                    9:8
#define EIC_DIST_GICD_ICFGR8_0_Field_4_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR8_0_Field_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR8_0_Field_3_SHIFT                    _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR8_0_Field_3_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR8_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR8_0_Field_3_RANGE                    7:6
#define EIC_DIST_GICD_ICFGR8_0_Field_3_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR8_0_Field_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR8_0_Field_2_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR8_0_Field_2_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR8_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR8_0_Field_2_RANGE                    5:4
#define EIC_DIST_GICD_ICFGR8_0_Field_2_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR8_0_Field_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR8_0_Field_1_SHIFT                    _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR8_0_Field_1_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR8_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR8_0_Field_1_RANGE                    3:2
#define EIC_DIST_GICD_ICFGR8_0_Field_1_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR8_0_Field_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR8_0_Field_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR8_0_Field_0_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR8_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR8_0_Field_0_RANGE                    1:0
#define EIC_DIST_GICD_ICFGR8_0_Field_0_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR8_0_Field_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR8_0_Field_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR9_0
#define EIC_DIST_GICD_ICFGR9_0                  _MK_ADDR_CONST(0x1c24)
#define EIC_DIST_GICD_ICFGR9_0_SECURE                   0x0
#define EIC_DIST_GICD_ICFGR9_0_SCR                      0
#define EIC_DIST_GICD_ICFGR9_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_ICFGR9_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR9_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR9_0_Field_15_SHIFT                   _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR9_0_Field_15_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR9_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR9_0_Field_15_RANGE                   31:30
#define EIC_DIST_GICD_ICFGR9_0_Field_15_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR9_0_Field_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_15_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR9_0_Field_14_SHIFT                   _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR9_0_Field_14_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR9_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR9_0_Field_14_RANGE                   29:28
#define EIC_DIST_GICD_ICFGR9_0_Field_14_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR9_0_Field_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_14_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR9_0_Field_13_SHIFT                   _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR9_0_Field_13_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR9_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR9_0_Field_13_RANGE                   27:26
#define EIC_DIST_GICD_ICFGR9_0_Field_13_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR9_0_Field_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_13_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR9_0_Field_12_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR9_0_Field_12_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR9_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR9_0_Field_12_RANGE                   25:24
#define EIC_DIST_GICD_ICFGR9_0_Field_12_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR9_0_Field_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_12_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR9_0_Field_11_SHIFT                   _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR9_0_Field_11_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR9_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR9_0_Field_11_RANGE                   23:22
#define EIC_DIST_GICD_ICFGR9_0_Field_11_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR9_0_Field_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR9_0_Field_10_SHIFT                   _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR9_0_Field_10_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR9_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR9_0_Field_10_RANGE                   21:20
#define EIC_DIST_GICD_ICFGR9_0_Field_10_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR9_0_Field_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR9_0_Field_9_SHIFT                    _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR9_0_Field_9_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR9_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR9_0_Field_9_RANGE                    19:18
#define EIC_DIST_GICD_ICFGR9_0_Field_9_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR9_0_Field_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR9_0_Field_8_SHIFT                    _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR9_0_Field_8_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR9_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR9_0_Field_8_RANGE                    17:16
#define EIC_DIST_GICD_ICFGR9_0_Field_8_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR9_0_Field_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR9_0_Field_7_SHIFT                    _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR9_0_Field_7_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR9_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR9_0_Field_7_RANGE                    15:14
#define EIC_DIST_GICD_ICFGR9_0_Field_7_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR9_0_Field_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR9_0_Field_6_SHIFT                    _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR9_0_Field_6_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR9_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR9_0_Field_6_RANGE                    13:12
#define EIC_DIST_GICD_ICFGR9_0_Field_6_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR9_0_Field_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR9_0_Field_5_SHIFT                    _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR9_0_Field_5_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR9_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR9_0_Field_5_RANGE                    11:10
#define EIC_DIST_GICD_ICFGR9_0_Field_5_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR9_0_Field_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR9_0_Field_4_SHIFT                    _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR9_0_Field_4_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR9_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR9_0_Field_4_RANGE                    9:8
#define EIC_DIST_GICD_ICFGR9_0_Field_4_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR9_0_Field_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR9_0_Field_3_SHIFT                    _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR9_0_Field_3_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR9_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR9_0_Field_3_RANGE                    7:6
#define EIC_DIST_GICD_ICFGR9_0_Field_3_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR9_0_Field_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR9_0_Field_2_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR9_0_Field_2_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR9_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR9_0_Field_2_RANGE                    5:4
#define EIC_DIST_GICD_ICFGR9_0_Field_2_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR9_0_Field_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR9_0_Field_1_SHIFT                    _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR9_0_Field_1_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR9_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR9_0_Field_1_RANGE                    3:2
#define EIC_DIST_GICD_ICFGR9_0_Field_1_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR9_0_Field_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR9_0_Field_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR9_0_Field_0_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR9_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR9_0_Field_0_RANGE                    1:0
#define EIC_DIST_GICD_ICFGR9_0_Field_0_WOFFSET                  0x0
#define EIC_DIST_GICD_ICFGR9_0_Field_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR9_0_Field_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR10_0
#define EIC_DIST_GICD_ICFGR10_0                 _MK_ADDR_CONST(0x1c28)
#define EIC_DIST_GICD_ICFGR10_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR10_0_SCR                     0
#define EIC_DIST_GICD_ICFGR10_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR10_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR10_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR10_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR10_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR10_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR10_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR10_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR10_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR10_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR10_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR10_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR10_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR10_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR10_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR10_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR10_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR10_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR10_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR10_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR10_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR10_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR10_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR10_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR10_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR10_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR10_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR10_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR10_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR10_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR10_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR10_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR10_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR10_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR10_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR10_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR10_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR10_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR10_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR10_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR10_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR10_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR10_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR10_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR10_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR10_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR10_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR10_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR10_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR10_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR10_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR10_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR10_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR10_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR10_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR10_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR10_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR10_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR10_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR10_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR10_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR10_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR10_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR10_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR10_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR10_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR10_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR10_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR10_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR10_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR10_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR10_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR10_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR10_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR10_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR10_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR10_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR10_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR10_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR10_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR10_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR10_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR10_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR10_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR10_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR10_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR10_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR10_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR10_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR10_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR10_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR10_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR10_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR10_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR10_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR10_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR10_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR10_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR10_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR10_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR11_0
#define EIC_DIST_GICD_ICFGR11_0                 _MK_ADDR_CONST(0x1c2c)
#define EIC_DIST_GICD_ICFGR11_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR11_0_SCR                     0
#define EIC_DIST_GICD_ICFGR11_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR11_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR11_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR11_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR11_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR11_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR11_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR11_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR11_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR11_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR11_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR11_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR11_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR11_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR11_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR11_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR11_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR11_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR11_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR11_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR11_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR11_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR11_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR11_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR11_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR11_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR11_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR11_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR11_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR11_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR11_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR11_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR11_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR11_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR11_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR11_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR11_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR11_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR11_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR11_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR11_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR11_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR11_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR11_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR11_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR11_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR11_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR11_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR11_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR11_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR11_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR11_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR11_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR11_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR11_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR11_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR11_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR11_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR11_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR11_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR11_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR11_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR11_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR11_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR11_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR11_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR11_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR11_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR11_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR11_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR11_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR11_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR11_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR11_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR11_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR11_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR11_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR11_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR11_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR11_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR11_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR11_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR11_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR11_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR11_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR11_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR11_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR11_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR11_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR11_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR11_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR11_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR11_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR11_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR11_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR11_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR11_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR11_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR11_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR11_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR12_0
#define EIC_DIST_GICD_ICFGR12_0                 _MK_ADDR_CONST(0x1c30)
#define EIC_DIST_GICD_ICFGR12_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR12_0_SCR                     0
#define EIC_DIST_GICD_ICFGR12_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR12_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR12_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR12_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR12_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR12_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR12_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR12_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR12_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR12_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR12_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR12_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR12_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR12_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR12_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR12_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR12_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR12_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR12_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR12_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR12_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR12_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR12_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR12_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR12_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR12_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR12_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR12_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR12_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR12_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR12_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR12_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR12_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR12_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR12_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR12_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR12_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR12_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR12_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR12_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR12_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR12_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR12_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR12_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR12_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR12_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR12_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR12_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR12_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR12_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR12_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR12_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR12_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR12_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR12_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR12_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR12_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR12_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR12_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR12_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR12_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR12_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR12_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR12_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR12_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR12_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR12_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR12_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR12_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR12_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR12_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR12_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR12_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR12_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR12_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR12_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR12_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR12_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR12_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR12_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR12_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR12_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR12_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR12_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR12_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR12_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR12_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR12_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR12_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR12_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR12_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR12_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR12_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR12_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR12_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR12_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR12_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR12_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR12_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR12_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR13_0
#define EIC_DIST_GICD_ICFGR13_0                 _MK_ADDR_CONST(0x1c34)
#define EIC_DIST_GICD_ICFGR13_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR13_0_SCR                     0
#define EIC_DIST_GICD_ICFGR13_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR13_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR13_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR13_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR13_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR13_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR13_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR13_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR13_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR13_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR13_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR13_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR13_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR13_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR13_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR13_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR13_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR13_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR13_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR13_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR13_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR13_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR13_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR13_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR13_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR13_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR13_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR13_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR13_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR13_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR13_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR13_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR13_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR13_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR13_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR13_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR13_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR13_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR13_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR13_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR13_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR13_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR13_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR13_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR13_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR13_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR13_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR13_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR13_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR13_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR13_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR13_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR13_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR13_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR13_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR13_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR13_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR13_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR13_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR13_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR13_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR13_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR13_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR13_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR13_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR13_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR13_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR13_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR13_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR13_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR13_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR13_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR13_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR13_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR13_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR13_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR13_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR13_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR13_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR13_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR13_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR13_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR13_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR13_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR13_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR13_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR13_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR13_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR13_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR13_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR13_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR13_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR13_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR13_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR13_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR13_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR13_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR13_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR13_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR13_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR14_0
#define EIC_DIST_GICD_ICFGR14_0                 _MK_ADDR_CONST(0x1c38)
#define EIC_DIST_GICD_ICFGR14_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR14_0_SCR                     0
#define EIC_DIST_GICD_ICFGR14_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR14_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR14_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR14_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR14_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR14_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR14_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR14_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR14_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR14_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR14_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR14_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR14_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR14_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR14_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR14_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR14_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR14_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR14_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR14_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR14_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR14_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR14_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR14_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR14_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR14_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR14_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR14_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR14_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR14_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR14_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR14_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR14_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR14_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR14_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR14_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR14_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR14_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR14_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR14_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR14_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR14_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR14_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR14_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR14_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR14_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR14_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR14_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR14_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR14_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR14_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR14_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR14_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR14_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR14_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR14_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR14_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR14_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR14_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR14_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR14_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR14_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR14_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR14_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR14_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR14_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR14_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR14_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR14_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR14_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR14_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR14_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR14_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR14_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR14_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR14_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR14_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR14_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR14_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR14_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR14_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR14_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR14_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR14_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR14_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR14_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR14_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR14_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR14_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR14_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR14_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR14_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR14_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR14_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR14_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR14_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR14_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR14_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR14_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR14_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR15_0
#define EIC_DIST_GICD_ICFGR15_0                 _MK_ADDR_CONST(0x1c3c)
#define EIC_DIST_GICD_ICFGR15_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR15_0_SCR                     0
#define EIC_DIST_GICD_ICFGR15_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR15_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR15_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR15_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR15_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR15_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR15_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR15_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR15_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR15_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR15_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR15_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR15_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR15_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR15_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR15_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR15_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR15_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR15_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR15_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR15_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR15_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR15_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR15_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR15_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR15_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR15_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR15_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR15_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR15_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR15_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR15_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR15_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR15_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR15_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR15_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR15_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR15_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR15_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR15_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR15_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR15_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR15_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR15_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR15_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR15_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR15_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR15_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR15_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR15_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR15_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR15_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR15_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR15_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR15_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR15_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR15_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR15_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR15_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR15_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR15_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR15_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR15_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR15_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR15_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR15_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR15_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR15_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR15_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR15_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR15_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR15_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR15_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR15_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR15_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR15_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR15_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR15_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR15_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR15_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR15_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR15_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR15_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR15_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR15_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR15_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR15_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR15_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR15_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR15_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR15_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR15_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR15_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR15_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR15_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR15_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR15_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR15_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR15_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR15_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR16_0
#define EIC_DIST_GICD_ICFGR16_0                 _MK_ADDR_CONST(0x1c40)
#define EIC_DIST_GICD_ICFGR16_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR16_0_SCR                     0
#define EIC_DIST_GICD_ICFGR16_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR16_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR16_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR16_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR16_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR16_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR16_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR16_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR16_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR16_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR16_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR16_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR16_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR16_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR16_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR16_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR16_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR16_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR16_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR16_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR16_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR16_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR16_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR16_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR16_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR16_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR16_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR16_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR16_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR16_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR16_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR16_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR16_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR16_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR16_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR16_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR16_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR16_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR16_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR16_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR16_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR16_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR16_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR16_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR16_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR16_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR16_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR16_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR16_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR16_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR16_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR16_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR16_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR16_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR16_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR16_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR16_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR16_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR16_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR16_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR16_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR16_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR16_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR16_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR16_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR16_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR16_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR16_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR16_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR16_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR16_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR16_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR16_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR16_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR16_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR16_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR16_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR16_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR16_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR16_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR16_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR16_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR16_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR16_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR16_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR16_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR16_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR16_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR16_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR16_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR16_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR16_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR16_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR16_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR16_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR16_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR16_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR16_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR16_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR16_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR17_0
#define EIC_DIST_GICD_ICFGR17_0                 _MK_ADDR_CONST(0x1c44)
#define EIC_DIST_GICD_ICFGR17_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR17_0_SCR                     0
#define EIC_DIST_GICD_ICFGR17_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR17_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR17_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR17_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR17_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR17_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR17_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR17_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR17_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR17_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR17_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR17_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR17_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR17_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR17_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR17_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR17_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR17_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR17_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR17_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR17_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR17_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR17_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR17_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR17_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR17_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR17_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR17_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR17_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR17_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR17_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR17_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR17_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR17_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR17_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR17_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR17_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR17_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR17_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR17_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR17_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR17_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR17_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR17_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR17_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR17_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR17_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR17_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR17_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR17_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR17_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR17_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR17_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR17_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR17_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR17_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR17_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR17_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR17_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR17_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR17_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR17_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR17_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR17_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR17_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR17_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR17_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR17_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR17_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR17_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR17_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR17_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR17_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR17_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR17_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR17_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR17_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR17_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR17_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR17_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR17_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR17_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR17_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR17_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR17_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR17_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR17_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR17_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR17_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR17_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR17_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR17_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR17_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR17_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR17_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR17_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR17_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR17_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR17_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR17_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR18_0
#define EIC_DIST_GICD_ICFGR18_0                 _MK_ADDR_CONST(0x1c48)
#define EIC_DIST_GICD_ICFGR18_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR18_0_SCR                     0
#define EIC_DIST_GICD_ICFGR18_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR18_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR18_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR18_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR18_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR18_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR18_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR18_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR18_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR18_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR18_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR18_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR18_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR18_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR18_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR18_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR18_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR18_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR18_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR18_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR18_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR18_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR18_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR18_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR18_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR18_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR18_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR18_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR18_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR18_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR18_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR18_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR18_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR18_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR18_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR18_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR18_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR18_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR18_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR18_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR18_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR18_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR18_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR18_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR18_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR18_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR18_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR18_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR18_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR18_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR18_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR18_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR18_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR18_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR18_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR18_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR18_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR18_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR18_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR18_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR18_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR18_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR18_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR18_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR18_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR18_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR18_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR18_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR18_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR18_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR18_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR18_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR18_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR18_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR18_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR18_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR18_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR18_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR18_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR18_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR18_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR18_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR18_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR18_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR18_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR18_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR18_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR18_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR18_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR18_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR18_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR18_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR18_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR18_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR18_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR18_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR18_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR18_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR18_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR18_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR19_0
#define EIC_DIST_GICD_ICFGR19_0                 _MK_ADDR_CONST(0x1c4c)
#define EIC_DIST_GICD_ICFGR19_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR19_0_SCR                     0
#define EIC_DIST_GICD_ICFGR19_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR19_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR19_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR19_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR19_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR19_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR19_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR19_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR19_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR19_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR19_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR19_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR19_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR19_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR19_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR19_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR19_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR19_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR19_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR19_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR19_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR19_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR19_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR19_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR19_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR19_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR19_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR19_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR19_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR19_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR19_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR19_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR19_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR19_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR19_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR19_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR19_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR19_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR19_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR19_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR19_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR19_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR19_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR19_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR19_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR19_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR19_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR19_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR19_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR19_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR19_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR19_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR19_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR19_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR19_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR19_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR19_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR19_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR19_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR19_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR19_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR19_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR19_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR19_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR19_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR19_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR19_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR19_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR19_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR19_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR19_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR19_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR19_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR19_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR19_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR19_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR19_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR19_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR19_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR19_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR19_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR19_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR19_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR19_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR19_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR19_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR19_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR19_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR19_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR19_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR19_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR19_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR19_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR19_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR19_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR19_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR19_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR19_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR19_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR19_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR20_0
#define EIC_DIST_GICD_ICFGR20_0                 _MK_ADDR_CONST(0x1c50)
#define EIC_DIST_GICD_ICFGR20_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR20_0_SCR                     0
#define EIC_DIST_GICD_ICFGR20_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR20_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR20_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR20_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR20_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR20_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR20_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR20_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR20_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR20_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR20_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR20_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR20_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR20_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR20_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR20_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR20_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR20_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR20_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR20_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR20_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR20_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR20_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR20_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR20_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR20_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR20_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR20_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR20_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR20_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR20_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR20_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR20_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR20_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR20_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR20_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR20_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR20_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR20_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR20_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR20_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR20_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR20_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR20_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR20_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR20_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR20_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR20_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR20_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR20_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR20_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR20_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR20_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR20_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR20_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR20_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR20_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR20_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR20_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR20_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR20_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR20_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR20_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR20_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR20_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR20_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR20_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR20_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR20_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR20_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR20_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR20_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR20_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR20_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR20_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR20_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR20_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR20_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR20_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR20_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR20_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR20_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR20_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR20_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR20_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR20_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR20_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR20_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR20_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR20_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR20_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR20_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR20_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR20_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR20_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR20_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR20_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR20_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR20_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR20_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR21_0
#define EIC_DIST_GICD_ICFGR21_0                 _MK_ADDR_CONST(0x1c54)
#define EIC_DIST_GICD_ICFGR21_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR21_0_SCR                     0
#define EIC_DIST_GICD_ICFGR21_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR21_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR21_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR21_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR21_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR21_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR21_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR21_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR21_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR21_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR21_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR21_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR21_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR21_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR21_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR21_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR21_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR21_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR21_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR21_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR21_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR21_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR21_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR21_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR21_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR21_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR21_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR21_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR21_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR21_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR21_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR21_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR21_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR21_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR21_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR21_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR21_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR21_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR21_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR21_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR21_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR21_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR21_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR21_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR21_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR21_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR21_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR21_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR21_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR21_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR21_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR21_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR21_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR21_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR21_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR21_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR21_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR21_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR21_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR21_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR21_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR21_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR21_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR21_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR21_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR21_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR21_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR21_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR21_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR21_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR21_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR21_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR21_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR21_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR21_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR21_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR21_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR21_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR21_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR21_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR21_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR21_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR21_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR21_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR21_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR21_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR21_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR21_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR21_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR21_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR21_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR21_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR21_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR21_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR21_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR21_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR21_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR21_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR21_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR21_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR22_0
#define EIC_DIST_GICD_ICFGR22_0                 _MK_ADDR_CONST(0x1c58)
#define EIC_DIST_GICD_ICFGR22_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR22_0_SCR                     0
#define EIC_DIST_GICD_ICFGR22_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR22_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR22_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR22_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR22_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR22_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR22_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR22_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR22_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR22_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR22_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR22_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR22_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR22_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR22_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR22_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR22_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR22_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR22_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR22_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR22_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR22_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR22_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR22_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR22_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR22_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR22_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR22_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR22_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR22_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR22_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR22_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR22_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR22_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR22_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR22_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR22_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR22_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR22_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR22_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR22_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR22_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR22_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR22_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR22_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR22_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR22_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR22_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR22_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR22_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR22_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR22_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR22_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR22_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR22_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR22_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR22_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR22_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR22_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR22_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR22_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR22_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR22_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR22_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR22_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR22_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR22_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR22_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR22_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR22_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR22_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR22_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR22_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR22_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR22_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR22_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR22_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR22_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR22_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR22_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR22_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR22_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR22_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR22_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR22_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR22_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR22_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR22_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR22_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR22_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR22_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR22_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR22_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR22_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR22_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR22_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR22_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR22_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR22_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR22_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR23_0
#define EIC_DIST_GICD_ICFGR23_0                 _MK_ADDR_CONST(0x1c5c)
#define EIC_DIST_GICD_ICFGR23_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR23_0_SCR                     0
#define EIC_DIST_GICD_ICFGR23_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR23_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR23_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR23_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR23_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR23_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR23_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR23_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR23_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR23_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR23_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR23_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR23_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR23_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR23_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR23_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR23_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR23_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR23_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR23_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR23_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR23_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR23_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR23_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR23_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR23_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR23_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR23_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR23_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR23_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR23_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR23_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR23_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR23_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR23_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR23_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR23_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR23_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR23_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR23_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR23_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR23_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR23_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR23_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR23_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR23_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR23_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR23_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR23_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR23_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR23_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR23_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR23_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR23_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR23_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR23_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR23_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR23_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR23_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR23_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR23_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR23_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR23_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR23_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR23_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR23_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR23_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR23_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR23_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR23_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR23_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR23_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR23_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR23_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR23_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR23_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR23_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR23_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR23_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR23_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR23_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR23_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR23_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR23_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR23_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR23_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR23_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR23_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR23_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR23_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR23_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR23_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR23_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR23_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR23_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR23_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR23_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR23_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR23_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR23_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR24_0
#define EIC_DIST_GICD_ICFGR24_0                 _MK_ADDR_CONST(0x1c60)
#define EIC_DIST_GICD_ICFGR24_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR24_0_SCR                     0
#define EIC_DIST_GICD_ICFGR24_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR24_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR24_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR24_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR24_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR24_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR24_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR24_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR24_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR24_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR24_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR24_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR24_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR24_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR24_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR24_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR24_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR24_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR24_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR24_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR24_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR24_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR24_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR24_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR24_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR24_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR24_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR24_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR24_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR24_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR24_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR24_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR24_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR24_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR24_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR24_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR24_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR24_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR24_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR24_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR24_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR24_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR24_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR24_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR24_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR24_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR24_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR24_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR24_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR24_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR24_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR24_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR24_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR24_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR24_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR24_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR24_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR24_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR24_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR24_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR24_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR24_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR24_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR24_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR24_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR24_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR24_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR24_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR24_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR24_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR24_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR24_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR24_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR24_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR24_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR24_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR24_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR24_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR24_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR24_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR24_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR24_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR24_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR24_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR24_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR24_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR24_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR24_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR24_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR24_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR24_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR24_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR24_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR24_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR24_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR24_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR24_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR24_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR24_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR24_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR25_0
#define EIC_DIST_GICD_ICFGR25_0                 _MK_ADDR_CONST(0x1c64)
#define EIC_DIST_GICD_ICFGR25_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR25_0_SCR                     0
#define EIC_DIST_GICD_ICFGR25_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR25_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR25_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR25_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR25_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR25_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR25_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR25_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR25_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR25_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR25_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR25_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR25_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR25_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR25_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR25_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR25_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR25_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR25_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR25_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR25_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR25_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR25_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR25_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR25_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR25_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR25_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR25_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR25_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR25_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR25_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR25_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR25_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR25_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR25_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR25_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR25_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR25_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR25_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR25_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR25_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR25_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR25_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR25_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR25_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR25_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR25_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR25_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR25_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR25_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR25_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR25_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR25_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR25_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR25_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR25_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR25_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR25_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR25_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR25_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR25_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR25_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR25_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR25_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR25_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR25_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR25_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR25_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR25_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR25_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR25_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR25_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR25_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR25_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR25_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR25_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR25_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR25_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR25_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR25_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR25_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR25_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR25_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR25_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR25_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR25_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR25_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR25_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR25_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR25_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR25_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR25_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR25_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR25_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR25_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR25_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR25_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR25_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR25_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR25_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR26_0
#define EIC_DIST_GICD_ICFGR26_0                 _MK_ADDR_CONST(0x1c68)
#define EIC_DIST_GICD_ICFGR26_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR26_0_SCR                     0
#define EIC_DIST_GICD_ICFGR26_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR26_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR26_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR26_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR26_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR26_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR26_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR26_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR26_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR26_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR26_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR26_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR26_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR26_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR26_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR26_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR26_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR26_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR26_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR26_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR26_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR26_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR26_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR26_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR26_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR26_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR26_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR26_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR26_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR26_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR26_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR26_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR26_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR26_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR26_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR26_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR26_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR26_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR26_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR26_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR26_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR26_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR26_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR26_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR26_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR26_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR26_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR26_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR26_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR26_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR26_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR26_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR26_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR26_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR26_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR26_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR26_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR26_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR26_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR26_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR26_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR26_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR26_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR26_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR26_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR26_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR26_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR26_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR26_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR26_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR26_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR26_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR26_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR26_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR26_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR26_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR26_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR26_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR26_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR26_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR26_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR26_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR26_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR26_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR26_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR26_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR26_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR26_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR26_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR26_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR26_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR26_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR26_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR26_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR26_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR26_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR26_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR26_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR26_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR26_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR27_0
#define EIC_DIST_GICD_ICFGR27_0                 _MK_ADDR_CONST(0x1c6c)
#define EIC_DIST_GICD_ICFGR27_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR27_0_SCR                     0
#define EIC_DIST_GICD_ICFGR27_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR27_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR27_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR27_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR27_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR27_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR27_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR27_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR27_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR27_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR27_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR27_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR27_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR27_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR27_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR27_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR27_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR27_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR27_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR27_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR27_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR27_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR27_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR27_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR27_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR27_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR27_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR27_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR27_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR27_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR27_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR27_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR27_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR27_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR27_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR27_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR27_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR27_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR27_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR27_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR27_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR27_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR27_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR27_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR27_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR27_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR27_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR27_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR27_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR27_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR27_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR27_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR27_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR27_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR27_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR27_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR27_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR27_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR27_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR27_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR27_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR27_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR27_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR27_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR27_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR27_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR27_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR27_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR27_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR27_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR27_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR27_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR27_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR27_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR27_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR27_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR27_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR27_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR27_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR27_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR27_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR27_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR27_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR27_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR27_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR27_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR27_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR27_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR27_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR27_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR27_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR27_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR27_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR27_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR27_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR27_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR27_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR27_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR27_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR27_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR28_0
#define EIC_DIST_GICD_ICFGR28_0                 _MK_ADDR_CONST(0x1c70)
#define EIC_DIST_GICD_ICFGR28_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR28_0_SCR                     0
#define EIC_DIST_GICD_ICFGR28_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR28_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR28_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR28_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR28_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR28_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR28_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR28_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR28_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR28_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR28_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR28_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR28_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR28_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR28_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR28_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR28_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR28_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR28_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR28_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR28_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR28_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR28_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR28_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR28_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR28_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR28_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR28_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR28_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR28_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR28_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR28_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR28_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR28_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR28_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR28_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR28_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR28_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR28_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR28_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR28_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR28_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR28_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR28_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR28_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR28_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR28_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR28_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR28_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR28_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR28_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR28_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR28_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR28_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR28_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR28_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR28_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR28_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR28_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR28_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR28_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR28_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR28_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR28_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR28_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR28_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR28_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR28_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR28_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR28_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR28_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR28_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR28_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR28_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR28_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR28_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR28_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR28_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR28_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR28_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR28_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR28_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR28_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR28_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR28_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR28_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR28_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR28_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR28_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR28_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR28_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR28_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR28_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR28_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR28_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR28_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR28_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR28_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR28_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR28_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR29_0
#define EIC_DIST_GICD_ICFGR29_0                 _MK_ADDR_CONST(0x1c74)
#define EIC_DIST_GICD_ICFGR29_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR29_0_SCR                     0
#define EIC_DIST_GICD_ICFGR29_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR29_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR29_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR29_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR29_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR29_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR29_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR29_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR29_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR29_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR29_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR29_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR29_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR29_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR29_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR29_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR29_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR29_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR29_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR29_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR29_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR29_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR29_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR29_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR29_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR29_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR29_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR29_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR29_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR29_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR29_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR29_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR29_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR29_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR29_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR29_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR29_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR29_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR29_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR29_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR29_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR29_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR29_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR29_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR29_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR29_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR29_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR29_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR29_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR29_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR29_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR29_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR29_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR29_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR29_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR29_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR29_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR29_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR29_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR29_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR29_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR29_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR29_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR29_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR29_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR29_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR29_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR29_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR29_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR29_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR29_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR29_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR29_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR29_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR29_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR29_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR29_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR29_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR29_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR29_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR29_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR29_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR29_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR29_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR29_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR29_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR29_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR29_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR29_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR29_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR29_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR29_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR29_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR29_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR29_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR29_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR29_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR29_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR29_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR29_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR30_0
#define EIC_DIST_GICD_ICFGR30_0                 _MK_ADDR_CONST(0x1c78)
#define EIC_DIST_GICD_ICFGR30_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR30_0_SCR                     0
#define EIC_DIST_GICD_ICFGR30_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR30_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR30_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR30_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR30_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR30_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR30_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR30_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR30_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR30_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR30_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR30_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR30_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR30_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR30_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR30_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR30_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR30_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR30_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR30_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR30_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR30_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR30_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR30_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR30_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR30_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR30_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR30_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR30_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR30_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR30_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR30_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR30_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR30_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR30_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR30_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR30_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR30_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR30_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR30_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR30_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR30_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR30_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR30_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR30_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR30_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR30_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR30_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR30_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR30_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR30_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR30_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR30_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR30_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR30_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR30_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR30_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR30_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR30_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR30_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR30_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR30_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR30_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR30_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR30_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR30_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR30_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR30_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR30_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR30_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR30_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR30_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR30_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR30_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR30_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR30_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR30_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR30_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR30_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR30_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR30_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR30_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR30_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR30_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR30_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR30_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR30_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR30_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR30_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR30_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR30_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR30_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR30_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR30_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR30_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR30_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR30_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR30_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR30_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR30_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR31_0
#define EIC_DIST_GICD_ICFGR31_0                 _MK_ADDR_CONST(0x1c7c)
#define EIC_DIST_GICD_ICFGR31_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR31_0_SCR                     0
#define EIC_DIST_GICD_ICFGR31_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR31_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR31_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR31_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR31_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR31_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR31_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR31_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR31_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR31_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR31_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR31_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR31_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR31_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR31_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR31_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR31_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR31_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR31_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR31_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR31_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR31_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR31_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR31_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR31_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR31_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR31_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR31_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR31_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR31_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR31_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR31_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR31_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR31_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR31_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR31_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR31_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR31_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR31_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR31_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR31_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR31_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR31_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR31_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR31_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR31_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR31_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR31_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR31_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR31_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR31_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR31_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR31_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR31_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR31_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR31_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR31_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR31_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR31_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR31_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR31_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR31_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR31_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR31_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR31_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR31_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR31_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR31_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR31_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR31_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR31_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR31_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR31_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR31_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR31_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR31_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR31_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR31_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR31_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR31_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR31_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR31_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR31_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR31_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR31_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR31_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR31_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR31_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR31_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR31_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR31_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR31_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR31_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR31_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR31_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR31_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR31_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR31_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR31_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR31_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR32_0
#define EIC_DIST_GICD_ICFGR32_0                 _MK_ADDR_CONST(0x1c80)
#define EIC_DIST_GICD_ICFGR32_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR32_0_SCR                     0
#define EIC_DIST_GICD_ICFGR32_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR32_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR32_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR32_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR32_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR32_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR32_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR32_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR32_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR32_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR32_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR32_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR32_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR32_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR32_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR32_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR32_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR32_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR32_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR32_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR32_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR32_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR32_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR32_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR32_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR32_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR32_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR32_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR32_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR32_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR32_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR32_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR32_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR32_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR32_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR32_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR32_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR32_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR32_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR32_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR32_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR32_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR32_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR32_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR32_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR32_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR32_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR32_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR32_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR32_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR32_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR32_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR32_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR32_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR32_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR32_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR32_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR32_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR32_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR32_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR32_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR32_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR32_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR32_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR32_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR32_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR32_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR32_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR32_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR32_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR32_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR32_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR32_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR32_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR32_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR32_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR32_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR32_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR32_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR32_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR32_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR32_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR32_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR32_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR32_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR32_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR32_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR32_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR32_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR32_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR32_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR32_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR32_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR32_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR32_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR32_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR32_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR32_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR32_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR32_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR33_0
#define EIC_DIST_GICD_ICFGR33_0                 _MK_ADDR_CONST(0x1c84)
#define EIC_DIST_GICD_ICFGR33_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR33_0_SCR                     0
#define EIC_DIST_GICD_ICFGR33_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR33_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR33_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR33_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR33_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR33_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR33_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR33_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR33_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR33_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR33_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR33_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR33_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR33_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR33_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR33_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR33_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR33_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR33_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR33_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR33_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR33_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR33_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR33_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR33_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR33_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR33_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR33_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR33_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR33_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR33_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR33_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR33_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR33_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR33_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR33_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR33_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR33_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR33_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR33_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR33_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR33_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR33_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR33_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR33_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR33_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR33_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR33_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR33_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR33_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR33_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR33_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR33_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR33_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR33_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR33_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR33_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR33_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR33_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR33_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR33_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR33_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR33_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR33_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR33_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR33_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR33_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR33_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR33_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR33_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR33_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR33_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR33_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR33_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR33_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR33_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR33_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR33_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR33_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR33_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR33_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR33_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR33_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR33_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR33_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR33_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR33_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR33_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR33_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR33_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR33_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR33_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR33_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR33_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR33_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR33_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR33_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR33_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR33_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR33_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR34_0
#define EIC_DIST_GICD_ICFGR34_0                 _MK_ADDR_CONST(0x1c88)
#define EIC_DIST_GICD_ICFGR34_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR34_0_SCR                     0
#define EIC_DIST_GICD_ICFGR34_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR34_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR34_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR34_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR34_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR34_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR34_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR34_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR34_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR34_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR34_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR34_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR34_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR34_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR34_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR34_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR34_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR34_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR34_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR34_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR34_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR34_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR34_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR34_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR34_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR34_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR34_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR34_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR34_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR34_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR34_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR34_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR34_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR34_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR34_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR34_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR34_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR34_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR34_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR34_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR34_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR34_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR34_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR34_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR34_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR34_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR34_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR34_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR34_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR34_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR34_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR34_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR34_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR34_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR34_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR34_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR34_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR34_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR34_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR34_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR34_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR34_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR34_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR34_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR34_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR34_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR34_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR34_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR34_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR34_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR34_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR34_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR34_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR34_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR34_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR34_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR34_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR34_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR34_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR34_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR34_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR34_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR34_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR34_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR34_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR34_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR34_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR34_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR34_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR34_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR34_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR34_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR34_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR34_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR34_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR34_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR34_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR34_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR34_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR34_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR35_0
#define EIC_DIST_GICD_ICFGR35_0                 _MK_ADDR_CONST(0x1c8c)
#define EIC_DIST_GICD_ICFGR35_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR35_0_SCR                     0
#define EIC_DIST_GICD_ICFGR35_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR35_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR35_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR35_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR35_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR35_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR35_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR35_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR35_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR35_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR35_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR35_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR35_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR35_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR35_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR35_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR35_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR35_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR35_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR35_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR35_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR35_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR35_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR35_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR35_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR35_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR35_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR35_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR35_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR35_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR35_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR35_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR35_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR35_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR35_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR35_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR35_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR35_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR35_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR35_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR35_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR35_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR35_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR35_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR35_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR35_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR35_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR35_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR35_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR35_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR35_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR35_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR35_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR35_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR35_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR35_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR35_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR35_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR35_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR35_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR35_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR35_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR35_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR35_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR35_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR35_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR35_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR35_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR35_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR35_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR35_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR35_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR35_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR35_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR35_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR35_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR35_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR35_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR35_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR35_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR35_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR35_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR35_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR35_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR35_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR35_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR35_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR35_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR35_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR35_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR35_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR35_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR35_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR35_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR35_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR35_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR35_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR35_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR35_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR35_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR36_0
#define EIC_DIST_GICD_ICFGR36_0                 _MK_ADDR_CONST(0x1c90)
#define EIC_DIST_GICD_ICFGR36_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR36_0_SCR                     0
#define EIC_DIST_GICD_ICFGR36_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR36_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR36_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR36_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR36_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR36_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR36_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR36_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR36_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR36_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR36_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR36_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR36_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR36_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR36_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR36_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR36_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR36_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR36_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR36_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR36_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR36_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR36_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR36_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR36_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR36_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR36_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR36_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR36_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR36_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR36_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR36_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR36_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR36_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR36_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR36_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR36_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR36_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR36_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR36_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR36_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR36_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR36_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR36_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR36_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR36_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR36_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR36_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR36_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR36_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR36_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR36_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR36_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR36_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR36_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR36_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR36_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR36_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR36_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR36_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR36_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR36_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR36_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR36_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR36_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR36_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR36_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR36_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR36_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR36_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR36_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR36_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR36_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR36_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR36_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR36_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR36_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR36_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR36_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR36_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR36_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR36_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR36_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR36_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR36_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR36_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR36_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR36_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR36_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR36_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR36_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR36_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR36_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR36_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR36_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR36_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR36_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR36_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR36_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR36_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR37_0
#define EIC_DIST_GICD_ICFGR37_0                 _MK_ADDR_CONST(0x1c94)
#define EIC_DIST_GICD_ICFGR37_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR37_0_SCR                     0
#define EIC_DIST_GICD_ICFGR37_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR37_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR37_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR37_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR37_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR37_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR37_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR37_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR37_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR37_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR37_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR37_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR37_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR37_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR37_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR37_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR37_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR37_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR37_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR37_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR37_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR37_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR37_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR37_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR37_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR37_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR37_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR37_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR37_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR37_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR37_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR37_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR37_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR37_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR37_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR37_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR37_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR37_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR37_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR37_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR37_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR37_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR37_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR37_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR37_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR37_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR37_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR37_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR37_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR37_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR37_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR37_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR37_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR37_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR37_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR37_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR37_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR37_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR37_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR37_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR37_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR37_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR37_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR37_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR37_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR37_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR37_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR37_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR37_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR37_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR37_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR37_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR37_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR37_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR37_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR37_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR37_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR37_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR37_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR37_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR37_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR37_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR37_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR37_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR37_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR37_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR37_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR37_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR37_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR37_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR37_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR37_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR37_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR37_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR37_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR37_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR37_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR37_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR37_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR37_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR38_0
#define EIC_DIST_GICD_ICFGR38_0                 _MK_ADDR_CONST(0x1c98)
#define EIC_DIST_GICD_ICFGR38_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR38_0_SCR                     0
#define EIC_DIST_GICD_ICFGR38_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR38_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR38_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR38_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR38_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR38_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR38_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR38_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR38_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR38_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR38_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR38_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR38_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR38_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR38_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR38_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR38_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR38_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR38_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR38_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR38_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR38_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR38_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR38_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR38_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR38_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR38_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR38_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR38_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR38_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR38_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR38_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR38_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR38_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR38_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR38_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR38_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR38_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR38_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR38_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR38_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR38_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR38_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR38_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR38_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR38_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR38_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR38_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR38_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR38_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR38_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR38_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR38_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR38_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR38_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR38_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR38_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR38_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR38_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR38_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR38_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR38_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR38_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR38_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR38_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR38_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR38_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR38_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR38_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR38_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR38_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR38_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR38_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR38_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR38_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR38_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR38_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR38_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR38_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR38_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR38_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR38_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR38_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR38_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR38_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR38_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR38_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR38_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR38_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR38_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR38_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR38_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR38_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR38_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR38_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR38_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR38_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR38_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR38_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR38_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR39_0
#define EIC_DIST_GICD_ICFGR39_0                 _MK_ADDR_CONST(0x1c9c)
#define EIC_DIST_GICD_ICFGR39_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR39_0_SCR                     0
#define EIC_DIST_GICD_ICFGR39_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR39_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR39_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR39_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR39_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR39_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR39_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR39_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR39_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR39_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR39_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR39_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR39_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR39_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR39_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR39_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR39_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR39_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR39_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR39_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR39_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR39_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR39_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR39_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR39_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR39_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR39_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR39_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR39_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR39_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR39_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR39_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR39_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR39_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR39_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR39_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR39_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR39_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR39_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR39_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR39_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR39_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR39_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR39_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR39_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR39_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR39_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR39_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR39_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR39_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR39_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR39_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR39_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR39_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR39_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR39_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR39_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR39_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR39_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR39_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR39_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR39_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR39_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR39_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR39_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR39_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR39_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR39_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR39_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR39_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR39_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR39_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR39_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR39_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR39_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR39_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR39_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR39_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR39_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR39_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR39_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR39_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR39_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR39_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR39_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR39_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR39_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR39_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR39_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR39_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR39_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR39_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR39_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR39_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR39_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR39_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR39_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR39_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR39_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR39_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR40_0
#define EIC_DIST_GICD_ICFGR40_0                 _MK_ADDR_CONST(0x1ca0)
#define EIC_DIST_GICD_ICFGR40_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR40_0_SCR                     0
#define EIC_DIST_GICD_ICFGR40_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR40_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR40_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR40_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR40_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR40_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR40_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR40_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR40_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR40_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR40_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR40_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR40_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR40_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR40_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR40_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR40_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR40_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR40_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR40_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR40_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR40_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR40_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR40_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR40_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR40_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR40_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR40_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR40_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR40_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR40_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR40_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR40_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR40_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR40_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR40_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR40_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR40_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR40_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR40_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR40_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR40_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR40_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR40_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR40_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR40_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR40_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR40_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR40_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR40_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR40_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR40_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR40_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR40_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR40_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR40_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR40_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR40_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR40_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR40_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR40_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR40_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR40_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR40_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR40_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR40_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR40_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR40_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR40_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR40_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR40_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR40_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR40_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR40_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR40_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR40_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR40_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR40_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR40_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR40_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR40_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR40_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR40_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR40_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR40_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR40_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR40_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR40_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR40_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR40_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR40_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR40_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR40_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR40_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR40_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR40_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR40_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR40_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR40_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR40_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR41_0
#define EIC_DIST_GICD_ICFGR41_0                 _MK_ADDR_CONST(0x1ca4)
#define EIC_DIST_GICD_ICFGR41_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR41_0_SCR                     0
#define EIC_DIST_GICD_ICFGR41_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR41_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR41_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR41_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR41_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR41_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR41_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR41_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR41_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR41_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR41_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR41_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR41_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR41_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR41_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR41_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR41_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR41_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR41_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR41_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR41_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR41_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR41_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR41_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR41_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR41_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR41_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR41_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR41_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR41_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR41_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR41_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR41_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR41_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR41_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR41_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR41_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR41_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR41_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR41_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR41_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR41_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR41_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR41_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR41_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR41_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR41_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR41_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR41_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR41_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR41_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR41_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR41_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR41_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR41_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR41_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR41_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR41_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR41_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR41_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR41_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR41_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR41_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR41_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR41_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR41_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR41_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR41_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR41_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR41_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR41_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR41_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR41_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR41_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR41_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR41_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR41_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR41_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR41_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR41_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR41_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR41_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR41_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR41_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR41_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR41_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR41_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR41_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR41_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR41_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR41_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR41_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR41_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR41_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR41_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR41_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR41_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR41_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR41_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR41_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR42_0
#define EIC_DIST_GICD_ICFGR42_0                 _MK_ADDR_CONST(0x1ca8)
#define EIC_DIST_GICD_ICFGR42_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR42_0_SCR                     0
#define EIC_DIST_GICD_ICFGR42_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR42_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR42_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR42_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR42_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR42_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR42_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR42_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR42_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR42_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR42_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR42_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR42_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR42_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR42_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR42_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR42_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR42_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR42_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR42_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR42_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR42_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR42_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR42_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR42_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR42_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR42_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR42_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR42_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR42_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR42_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR42_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR42_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR42_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR42_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR42_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR42_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR42_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR42_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR42_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR42_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR42_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR42_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR42_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR42_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR42_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR42_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR42_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR42_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR42_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR42_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR42_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR42_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR42_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR42_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR42_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR42_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR42_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR42_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR42_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR42_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR42_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR42_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR42_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR42_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR42_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR42_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR42_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR42_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR42_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR42_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR42_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR42_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR42_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR42_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR42_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR42_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR42_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR42_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR42_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR42_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR42_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR42_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR42_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR42_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR42_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR42_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR42_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR42_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR42_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR42_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR42_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR42_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR42_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR42_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR42_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR42_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR42_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR42_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR42_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR43_0
#define EIC_DIST_GICD_ICFGR43_0                 _MK_ADDR_CONST(0x1cac)
#define EIC_DIST_GICD_ICFGR43_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR43_0_SCR                     0
#define EIC_DIST_GICD_ICFGR43_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR43_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR43_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR43_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR43_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR43_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR43_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR43_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR43_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR43_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR43_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR43_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR43_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR43_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR43_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR43_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR43_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR43_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR43_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR43_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR43_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR43_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR43_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR43_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR43_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR43_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR43_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR43_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR43_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR43_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR43_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR43_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR43_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR43_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR43_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR43_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR43_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR43_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR43_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR43_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR43_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR43_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR43_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR43_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR43_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR43_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR43_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR43_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR43_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR43_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR43_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR43_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR43_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR43_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR43_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR43_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR43_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR43_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR43_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR43_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR43_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR43_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR43_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR43_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR43_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR43_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR43_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR43_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR43_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR43_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR43_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR43_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR43_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR43_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR43_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR43_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR43_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR43_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR43_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR43_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR43_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR43_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR43_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR43_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR43_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR43_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR43_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR43_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR43_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR43_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR43_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR43_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR43_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR43_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR43_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR43_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR43_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR43_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR43_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR43_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR44_0
#define EIC_DIST_GICD_ICFGR44_0                 _MK_ADDR_CONST(0x1cb0)
#define EIC_DIST_GICD_ICFGR44_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR44_0_SCR                     0
#define EIC_DIST_GICD_ICFGR44_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR44_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR44_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR44_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR44_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR44_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR44_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR44_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR44_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR44_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR44_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR44_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR44_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR44_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR44_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR44_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR44_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR44_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR44_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR44_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR44_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR44_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR44_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR44_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR44_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR44_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR44_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR44_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR44_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR44_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR44_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR44_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR44_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR44_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR44_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR44_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR44_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR44_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR44_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR44_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR44_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR44_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR44_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR44_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR44_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR44_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR44_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR44_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR44_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR44_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR44_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR44_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR44_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR44_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR44_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR44_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR44_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR44_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR44_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR44_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR44_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR44_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR44_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR44_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR44_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR44_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR44_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR44_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR44_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR44_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR44_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR44_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR44_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR44_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR44_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR44_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR44_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR44_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR44_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR44_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR44_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR44_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR44_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR44_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR44_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR44_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR44_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR44_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR44_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR44_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR44_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR44_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR44_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR44_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR44_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR44_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR44_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR44_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR44_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR44_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR45_0
#define EIC_DIST_GICD_ICFGR45_0                 _MK_ADDR_CONST(0x1cb4)
#define EIC_DIST_GICD_ICFGR45_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR45_0_SCR                     0
#define EIC_DIST_GICD_ICFGR45_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR45_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR45_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR45_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR45_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR45_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR45_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR45_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR45_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR45_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR45_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR45_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR45_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR45_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR45_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR45_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR45_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR45_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR45_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR45_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR45_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR45_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR45_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR45_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR45_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR45_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR45_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR45_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR45_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR45_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR45_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR45_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR45_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR45_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR45_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR45_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR45_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR45_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR45_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR45_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR45_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR45_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR45_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR45_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR45_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR45_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR45_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR45_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR45_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR45_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR45_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR45_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR45_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR45_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR45_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR45_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR45_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR45_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR45_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR45_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR45_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR45_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR45_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR45_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR45_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR45_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR45_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR45_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR45_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR45_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR45_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR45_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR45_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR45_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR45_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR45_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR45_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR45_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR45_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR45_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR45_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR45_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR45_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR45_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR45_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR45_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR45_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR45_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR45_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR45_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR45_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR45_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR45_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR45_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR45_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR45_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR45_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR45_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR45_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR45_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR46_0
#define EIC_DIST_GICD_ICFGR46_0                 _MK_ADDR_CONST(0x1cb8)
#define EIC_DIST_GICD_ICFGR46_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR46_0_SCR                     0
#define EIC_DIST_GICD_ICFGR46_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR46_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR46_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR46_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR46_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR46_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR46_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR46_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR46_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR46_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR46_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR46_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR46_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR46_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR46_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR46_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR46_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR46_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR46_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR46_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR46_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR46_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR46_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR46_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR46_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR46_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR46_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR46_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR46_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR46_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR46_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR46_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR46_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR46_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR46_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR46_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR46_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR46_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR46_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR46_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR46_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR46_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR46_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR46_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR46_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR46_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR46_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR46_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR46_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR46_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR46_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR46_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR46_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR46_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR46_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR46_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR46_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR46_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR46_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR46_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR46_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR46_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR46_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR46_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR46_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR46_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR46_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR46_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR46_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR46_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR46_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR46_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR46_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR46_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR46_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR46_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR46_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR46_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR46_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR46_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR46_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR46_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR46_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR46_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR46_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR46_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR46_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR46_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR46_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR46_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR46_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR46_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR46_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR46_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR46_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR46_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR46_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR46_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR46_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR46_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR47_0
#define EIC_DIST_GICD_ICFGR47_0                 _MK_ADDR_CONST(0x1cbc)
#define EIC_DIST_GICD_ICFGR47_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR47_0_SCR                     0
#define EIC_DIST_GICD_ICFGR47_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR47_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR47_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR47_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR47_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR47_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR47_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR47_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR47_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR47_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR47_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR47_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR47_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR47_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR47_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR47_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR47_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR47_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR47_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR47_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR47_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR47_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR47_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR47_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR47_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR47_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR47_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR47_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR47_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR47_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR47_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR47_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR47_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR47_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR47_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR47_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR47_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR47_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR47_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR47_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR47_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR47_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR47_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR47_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR47_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR47_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR47_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR47_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR47_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR47_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR47_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR47_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR47_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR47_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR47_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR47_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR47_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR47_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR47_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR47_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR47_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR47_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR47_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR47_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR47_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR47_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR47_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR47_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR47_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR47_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR47_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR47_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR47_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR47_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR47_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR47_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR47_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR47_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR47_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR47_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR47_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR47_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR47_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR47_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR47_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR47_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR47_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR47_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR47_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR47_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR47_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR47_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR47_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR47_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR47_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR47_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR47_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR47_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR47_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR47_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR48_0
#define EIC_DIST_GICD_ICFGR48_0                 _MK_ADDR_CONST(0x1cc0)
#define EIC_DIST_GICD_ICFGR48_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR48_0_SCR                     0
#define EIC_DIST_GICD_ICFGR48_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR48_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR48_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR48_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR48_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR48_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR48_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR48_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR48_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR48_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR48_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR48_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR48_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR48_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR48_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR48_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR48_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR48_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR48_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR48_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR48_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR48_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR48_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR48_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR48_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR48_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR48_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR48_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR48_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR48_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR48_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR48_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR48_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR48_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR48_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR48_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR48_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR48_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR48_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR48_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR48_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR48_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR48_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR48_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR48_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR48_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR48_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR48_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR48_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR48_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR48_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR48_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR48_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR48_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR48_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR48_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR48_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR48_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR48_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR48_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR48_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR48_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR48_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR48_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR48_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR48_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR48_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR48_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR48_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR48_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR48_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR48_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR48_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR48_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR48_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR48_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR48_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR48_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR48_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR48_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR48_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR48_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR48_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR48_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR48_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR48_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR48_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR48_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR48_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR48_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR48_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR48_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR48_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR48_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR48_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR48_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR48_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR48_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR48_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR48_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR49_0
#define EIC_DIST_GICD_ICFGR49_0                 _MK_ADDR_CONST(0x1cc4)
#define EIC_DIST_GICD_ICFGR49_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR49_0_SCR                     0
#define EIC_DIST_GICD_ICFGR49_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR49_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR49_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR49_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR49_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR49_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR49_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR49_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR49_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR49_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR49_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR49_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR49_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR49_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR49_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR49_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR49_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR49_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR49_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR49_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR49_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR49_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR49_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR49_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR49_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR49_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR49_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR49_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR49_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR49_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR49_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR49_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR49_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR49_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR49_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR49_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR49_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR49_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR49_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR49_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR49_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR49_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR49_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR49_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR49_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR49_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR49_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR49_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR49_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR49_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR49_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR49_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR49_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR49_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR49_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR49_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR49_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR49_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR49_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR49_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR49_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR49_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR49_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR49_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR49_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR49_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR49_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR49_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR49_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR49_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR49_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR49_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR49_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR49_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR49_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR49_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR49_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR49_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR49_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR49_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR49_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR49_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR49_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR49_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR49_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR49_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR49_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR49_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR49_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR49_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR49_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR49_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR49_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR49_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR49_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR49_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR49_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR49_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR49_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR49_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR50_0
#define EIC_DIST_GICD_ICFGR50_0                 _MK_ADDR_CONST(0x1cc8)
#define EIC_DIST_GICD_ICFGR50_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR50_0_SCR                     0
#define EIC_DIST_GICD_ICFGR50_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR50_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR50_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR50_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR50_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR50_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR50_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR50_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR50_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR50_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR50_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR50_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR50_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR50_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR50_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR50_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR50_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR50_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR50_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR50_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR50_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR50_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR50_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR50_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR50_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR50_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR50_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR50_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR50_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR50_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR50_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR50_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR50_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR50_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR50_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR50_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR50_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR50_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR50_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR50_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR50_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR50_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR50_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR50_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR50_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR50_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR50_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR50_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR50_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR50_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR50_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR50_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR50_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR50_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR50_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR50_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR50_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR50_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR50_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR50_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR50_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR50_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR50_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR50_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR50_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR50_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR50_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR50_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR50_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR50_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR50_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR50_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR50_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR50_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR50_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR50_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR50_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR50_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR50_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR50_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR50_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR50_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR50_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR50_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR50_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR50_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR50_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR50_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR50_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR50_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR50_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR50_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR50_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR50_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR50_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR50_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR50_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR50_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR50_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR50_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR51_0
#define EIC_DIST_GICD_ICFGR51_0                 _MK_ADDR_CONST(0x1ccc)
#define EIC_DIST_GICD_ICFGR51_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR51_0_SCR                     0
#define EIC_DIST_GICD_ICFGR51_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR51_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR51_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR51_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR51_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR51_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR51_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR51_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR51_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR51_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR51_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR51_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR51_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR51_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR51_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR51_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR51_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR51_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR51_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR51_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR51_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR51_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR51_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR51_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR51_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR51_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR51_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR51_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR51_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR51_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR51_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR51_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR51_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR51_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR51_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR51_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR51_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR51_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR51_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR51_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR51_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR51_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR51_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR51_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR51_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR51_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR51_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR51_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR51_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR51_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR51_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR51_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR51_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR51_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR51_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR51_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR51_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR51_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR51_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR51_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR51_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR51_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR51_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR51_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR51_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR51_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR51_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR51_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR51_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR51_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR51_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR51_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR51_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR51_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR51_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR51_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR51_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR51_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR51_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR51_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR51_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR51_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR51_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR51_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR51_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR51_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR51_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR51_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR51_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR51_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR51_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR51_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR51_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR51_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR51_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR51_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR51_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR51_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR51_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR51_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR52_0
#define EIC_DIST_GICD_ICFGR52_0                 _MK_ADDR_CONST(0x1cd0)
#define EIC_DIST_GICD_ICFGR52_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR52_0_SCR                     0
#define EIC_DIST_GICD_ICFGR52_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR52_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR52_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR52_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR52_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR52_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR52_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR52_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR52_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR52_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR52_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR52_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR52_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR52_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR52_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR52_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR52_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR52_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR52_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR52_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR52_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR52_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR52_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR52_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR52_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR52_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR52_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR52_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR52_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR52_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR52_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR52_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR52_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR52_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR52_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR52_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR52_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR52_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR52_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR52_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR52_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR52_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR52_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR52_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR52_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR52_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR52_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR52_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR52_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR52_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR52_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR52_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR52_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR52_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR52_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR52_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR52_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR52_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR52_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR52_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR52_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR52_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR52_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR52_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR52_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR52_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR52_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR52_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR52_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR52_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR52_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR52_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR52_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR52_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR52_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR52_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR52_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR52_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR52_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR52_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR52_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR52_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR52_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR52_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR52_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR52_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR52_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR52_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR52_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR52_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR52_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR52_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR52_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR52_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR52_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR52_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR52_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR52_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR52_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR52_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR53_0
#define EIC_DIST_GICD_ICFGR53_0                 _MK_ADDR_CONST(0x1cd4)
#define EIC_DIST_GICD_ICFGR53_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR53_0_SCR                     0
#define EIC_DIST_GICD_ICFGR53_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR53_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR53_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR53_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR53_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR53_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR53_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR53_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR53_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR53_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR53_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR53_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR53_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR53_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR53_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR53_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR53_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR53_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR53_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR53_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR53_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR53_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR53_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR53_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR53_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR53_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR53_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR53_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR53_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR53_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR53_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR53_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR53_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR53_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR53_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR53_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR53_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR53_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR53_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR53_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR53_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR53_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR53_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR53_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR53_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR53_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR53_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR53_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR53_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR53_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR53_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR53_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR53_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR53_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR53_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR53_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR53_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR53_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR53_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR53_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR53_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR53_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR53_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR53_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR53_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR53_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR53_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR53_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR53_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR53_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR53_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR53_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR53_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR53_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR53_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR53_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR53_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR53_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR53_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR53_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR53_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR53_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR53_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR53_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR53_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR53_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR53_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR53_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR53_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR53_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR53_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR53_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR53_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR53_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR53_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR53_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR53_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR53_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR53_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR53_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR54_0
#define EIC_DIST_GICD_ICFGR54_0                 _MK_ADDR_CONST(0x1cd8)
#define EIC_DIST_GICD_ICFGR54_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR54_0_SCR                     0
#define EIC_DIST_GICD_ICFGR54_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR54_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR54_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR54_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR54_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR54_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR54_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR54_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR54_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR54_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR54_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR54_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR54_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR54_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR54_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR54_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR54_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR54_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR54_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR54_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR54_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR54_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR54_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR54_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR54_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR54_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR54_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR54_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR54_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR54_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR54_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR54_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR54_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR54_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR54_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR54_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR54_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR54_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR54_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR54_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR54_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR54_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR54_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR54_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR54_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR54_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR54_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR54_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR54_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR54_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR54_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR54_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR54_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR54_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR54_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR54_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR54_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR54_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR54_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR54_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR54_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR54_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR54_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR54_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR54_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR54_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR54_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR54_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR54_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR54_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR54_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR54_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR54_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR54_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR54_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR54_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR54_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR54_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR54_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR54_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR54_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR54_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR54_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR54_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR54_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR54_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR54_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR54_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR54_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR54_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR54_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR54_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR54_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR54_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR54_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR54_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR54_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR54_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR54_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR54_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR55_0
#define EIC_DIST_GICD_ICFGR55_0                 _MK_ADDR_CONST(0x1cdc)
#define EIC_DIST_GICD_ICFGR55_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR55_0_SCR                     0
#define EIC_DIST_GICD_ICFGR55_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR55_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR55_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR55_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR55_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR55_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR55_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR55_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR55_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR55_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR55_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR55_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR55_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR55_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR55_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR55_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR55_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR55_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR55_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR55_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR55_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR55_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR55_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR55_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR55_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR55_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR55_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR55_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR55_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR55_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR55_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR55_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR55_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR55_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR55_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR55_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR55_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR55_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR55_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR55_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR55_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR55_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR55_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR55_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR55_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR55_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR55_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR55_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR55_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR55_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR55_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR55_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR55_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR55_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR55_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR55_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR55_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR55_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR55_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR55_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR55_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR55_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR55_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR55_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR55_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR55_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR55_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR55_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR55_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR55_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR55_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR55_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR55_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR55_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR55_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR55_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR55_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR55_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR55_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR55_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR55_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR55_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR55_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR55_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR55_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR55_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR55_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR55_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR55_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR55_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR55_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR55_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR55_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR55_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR55_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR55_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR55_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR55_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR55_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR55_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR56_0
#define EIC_DIST_GICD_ICFGR56_0                 _MK_ADDR_CONST(0x1ce0)
#define EIC_DIST_GICD_ICFGR56_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR56_0_SCR                     0
#define EIC_DIST_GICD_ICFGR56_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR56_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR56_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR56_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR56_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR56_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR56_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR56_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR56_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR56_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR56_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR56_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR56_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR56_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR56_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR56_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR56_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR56_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR56_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR56_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR56_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR56_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR56_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR56_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR56_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR56_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR56_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR56_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR56_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR56_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR56_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR56_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR56_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR56_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR56_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR56_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR56_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR56_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR56_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR56_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR56_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR56_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR56_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR56_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR56_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR56_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR56_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR56_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR56_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR56_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR56_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR56_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR56_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR56_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR56_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR56_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR56_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR56_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR56_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR56_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR56_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR56_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR56_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR56_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR56_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR56_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR56_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR56_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR56_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR56_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR56_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR56_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR56_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR56_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR56_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR56_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR56_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR56_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR56_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR56_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR56_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR56_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR56_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR56_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR56_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR56_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR56_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR56_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR56_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR56_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR56_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR56_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR56_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR56_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR56_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR56_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR56_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR56_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR56_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR56_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR57_0
#define EIC_DIST_GICD_ICFGR57_0                 _MK_ADDR_CONST(0x1ce4)
#define EIC_DIST_GICD_ICFGR57_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR57_0_SCR                     0
#define EIC_DIST_GICD_ICFGR57_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR57_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR57_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR57_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR57_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR57_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR57_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR57_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR57_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR57_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR57_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR57_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR57_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR57_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR57_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR57_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR57_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR57_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR57_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR57_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR57_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR57_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR57_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR57_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR57_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR57_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR57_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR57_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR57_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR57_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR57_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR57_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR57_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR57_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR57_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR57_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR57_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR57_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR57_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR57_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR57_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR57_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR57_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR57_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR57_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR57_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR57_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR57_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR57_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR57_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR57_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR57_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR57_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR57_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR57_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR57_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR57_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR57_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR57_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR57_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR57_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR57_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR57_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR57_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR57_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR57_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR57_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR57_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR57_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR57_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR57_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR57_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR57_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR57_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR57_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR57_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR57_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR57_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR57_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR57_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR57_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR57_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR57_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR57_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR57_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR57_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR57_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR57_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR57_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR57_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR57_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR57_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR57_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR57_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR57_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR57_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR57_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR57_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR57_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR57_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR58_0
#define EIC_DIST_GICD_ICFGR58_0                 _MK_ADDR_CONST(0x1ce8)
#define EIC_DIST_GICD_ICFGR58_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR58_0_SCR                     0
#define EIC_DIST_GICD_ICFGR58_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR58_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR58_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR58_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR58_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR58_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR58_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR58_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR58_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR58_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR58_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR58_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR58_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR58_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR58_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR58_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR58_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR58_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR58_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR58_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR58_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR58_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR58_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR58_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR58_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR58_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR58_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR58_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR58_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR58_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR58_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR58_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR58_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR58_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR58_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR58_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR58_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR58_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR58_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR58_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR58_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR58_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR58_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR58_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR58_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR58_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR58_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR58_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR58_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR58_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR58_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR58_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR58_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR58_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR58_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR58_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR58_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR58_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR58_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR58_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR58_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR58_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR58_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR58_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR58_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR58_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR58_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR58_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR58_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR58_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR58_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR58_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR58_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR58_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR58_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR58_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR58_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR58_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR58_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR58_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR58_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR58_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR58_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR58_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR58_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR58_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR58_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR58_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR58_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR58_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR58_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR58_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR58_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR58_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR58_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR58_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR58_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR58_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR58_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR58_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR59_0
#define EIC_DIST_GICD_ICFGR59_0                 _MK_ADDR_CONST(0x1cec)
#define EIC_DIST_GICD_ICFGR59_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR59_0_SCR                     0
#define EIC_DIST_GICD_ICFGR59_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR59_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR59_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR59_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR59_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR59_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR59_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR59_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR59_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR59_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR59_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR59_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR59_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR59_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR59_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR59_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR59_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR59_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR59_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR59_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR59_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR59_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR59_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR59_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR59_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR59_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR59_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR59_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR59_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR59_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR59_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR59_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR59_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR59_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR59_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR59_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR59_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR59_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR59_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR59_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR59_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR59_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR59_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR59_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR59_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR59_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR59_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR59_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR59_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR59_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR59_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR59_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR59_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR59_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR59_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR59_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR59_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR59_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR59_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR59_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR59_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR59_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR59_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR59_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR59_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR59_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR59_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR59_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR59_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR59_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR59_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR59_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR59_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR59_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR59_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR59_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR59_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR59_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR59_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR59_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR59_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR59_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR59_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR59_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR59_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR59_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR59_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR59_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR59_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR59_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR59_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR59_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR59_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR59_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR59_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR59_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR59_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR59_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR59_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR59_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR60_0
#define EIC_DIST_GICD_ICFGR60_0                 _MK_ADDR_CONST(0x1cf0)
#define EIC_DIST_GICD_ICFGR60_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR60_0_SCR                     0
#define EIC_DIST_GICD_ICFGR60_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR60_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR60_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR60_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR60_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR60_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR60_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR60_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR60_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR60_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR60_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR60_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR60_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR60_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR60_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR60_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR60_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR60_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR60_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR60_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR60_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR60_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR60_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR60_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR60_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR60_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR60_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR60_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR60_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR60_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR60_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR60_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR60_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR60_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR60_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR60_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR60_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR60_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR60_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR60_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR60_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR60_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR60_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR60_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR60_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR60_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR60_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR60_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR60_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR60_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR60_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR60_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR60_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR60_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR60_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR60_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR60_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR60_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR60_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR60_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR60_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR60_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR60_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR60_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR60_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR60_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR60_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR60_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR60_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR60_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR60_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR60_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR60_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR60_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR60_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR60_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR60_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR60_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR60_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR60_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR60_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR60_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR60_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR60_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR60_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR60_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR60_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR60_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR60_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR60_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR60_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR60_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR60_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR60_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR60_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR60_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR60_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR60_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR60_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR60_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR61_0
#define EIC_DIST_GICD_ICFGR61_0                 _MK_ADDR_CONST(0x1cf4)
#define EIC_DIST_GICD_ICFGR61_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR61_0_SCR                     0
#define EIC_DIST_GICD_ICFGR61_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR61_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR61_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR61_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR61_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR61_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR61_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR61_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR61_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR61_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR61_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR61_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR61_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR61_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR61_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR61_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR61_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR61_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR61_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR61_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR61_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR61_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR61_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR61_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR61_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR61_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR61_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR61_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR61_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR61_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR61_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR61_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR61_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR61_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR61_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR61_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR61_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR61_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR61_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR61_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR61_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR61_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR61_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR61_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR61_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR61_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR61_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR61_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR61_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR61_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR61_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR61_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR61_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR61_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR61_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR61_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR61_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR61_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR61_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR61_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR61_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR61_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR61_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR61_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR61_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR61_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR61_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR61_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR61_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR61_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR61_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR61_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR61_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR61_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR61_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR61_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR61_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR61_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR61_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR61_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR61_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR61_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR61_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR61_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR61_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR61_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR61_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR61_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR61_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR61_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR61_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR61_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR61_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR61_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR61_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR61_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR61_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR61_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR61_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR61_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR62_0
#define EIC_DIST_GICD_ICFGR62_0                 _MK_ADDR_CONST(0x1cf8)
#define EIC_DIST_GICD_ICFGR62_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR62_0_SCR                     0
#define EIC_DIST_GICD_ICFGR62_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR62_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR62_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR62_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR62_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR62_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR62_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR62_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR62_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR62_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR62_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR62_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR62_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR62_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR62_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR62_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR62_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR62_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR62_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR62_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR62_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR62_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR62_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR62_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR62_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR62_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR62_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR62_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR62_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR62_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR62_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR62_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR62_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR62_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR62_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR62_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR62_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR62_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR62_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR62_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR62_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR62_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR62_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR62_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR62_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR62_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR62_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR62_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR62_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR62_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR62_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR62_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR62_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR62_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR62_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR62_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR62_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR62_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR62_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR62_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR62_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR62_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR62_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR62_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR62_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR62_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR62_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR62_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR62_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR62_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR62_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR62_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR62_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR62_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR62_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR62_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR62_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR62_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR62_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR62_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR62_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR62_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR62_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR62_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR62_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR62_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR62_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR62_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR62_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR62_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR62_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR62_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR62_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR62_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR62_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR62_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR62_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR62_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR62_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR62_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_ICFGR63_0
#define EIC_DIST_GICD_ICFGR63_0                 _MK_ADDR_CONST(0x1cfc)
#define EIC_DIST_GICD_ICFGR63_0_SECURE                  0x0
#define EIC_DIST_GICD_ICFGR63_0_SCR                     0
#define EIC_DIST_GICD_ICFGR63_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_ICFGR63_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR63_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_ICFGR63_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_ICFGR63_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR63_0_Field_15_SHIFT)
#define EIC_DIST_GICD_ICFGR63_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_ICFGR63_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR63_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR63_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_ICFGR63_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR63_0_Field_14_SHIFT)
#define EIC_DIST_GICD_ICFGR63_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_ICFGR63_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR63_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR63_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_ICFGR63_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR63_0_Field_13_SHIFT)
#define EIC_DIST_GICD_ICFGR63_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_ICFGR63_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR63_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR63_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_ICFGR63_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR63_0_Field_12_SHIFT)
#define EIC_DIST_GICD_ICFGR63_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_ICFGR63_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR63_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR63_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_ICFGR63_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR63_0_Field_11_SHIFT)
#define EIC_DIST_GICD_ICFGR63_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_ICFGR63_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR63_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR63_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_ICFGR63_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR63_0_Field_10_SHIFT)
#define EIC_DIST_GICD_ICFGR63_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_ICFGR63_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_ICFGR63_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR63_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_ICFGR63_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR63_0_Field_9_SHIFT)
#define EIC_DIST_GICD_ICFGR63_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_ICFGR63_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR63_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR63_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_ICFGR63_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR63_0_Field_8_SHIFT)
#define EIC_DIST_GICD_ICFGR63_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_ICFGR63_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR63_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR63_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_ICFGR63_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR63_0_Field_7_SHIFT)
#define EIC_DIST_GICD_ICFGR63_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_ICFGR63_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR63_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR63_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_ICFGR63_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR63_0_Field_6_SHIFT)
#define EIC_DIST_GICD_ICFGR63_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_ICFGR63_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR63_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR63_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_ICFGR63_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR63_0_Field_5_SHIFT)
#define EIC_DIST_GICD_ICFGR63_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_ICFGR63_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR63_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR63_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_ICFGR63_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR63_0_Field_4_SHIFT)
#define EIC_DIST_GICD_ICFGR63_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_ICFGR63_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR63_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR63_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_ICFGR63_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR63_0_Field_3_SHIFT)
#define EIC_DIST_GICD_ICFGR63_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_ICFGR63_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR63_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR63_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_ICFGR63_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR63_0_Field_2_SHIFT)
#define EIC_DIST_GICD_ICFGR63_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_ICFGR63_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR63_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR63_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_ICFGR63_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR63_0_Field_1_SHIFT)
#define EIC_DIST_GICD_ICFGR63_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_ICFGR63_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR63_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_ICFGR63_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_ICFGR63_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_ICFGR63_0_Field_0_SHIFT)
#define EIC_DIST_GICD_ICFGR63_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_ICFGR63_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_ICFGR63_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_ICFGR63_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_PPISR_0
#define EIC_DIST_GICD_PPISR_0                   _MK_ADDR_CONST(0x1d00)
#define EIC_DIST_GICD_PPISR_0_SECURE                    0x0
#define EIC_DIST_GICD_PPISR_0_SCR                       0
#define EIC_DIST_GICD_PPISR_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_PPISR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PPISR_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PPISR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PPISR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PPISR_0_READ_MASK                         _MK_MASK_CONST(0xf800)
#define EIC_DIST_GICD_PPISR_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PPISR_0_PPI0_SHIFT                        _MK_SHIFT_CONST(11)
#define EIC_DIST_GICD_PPISR_0_PPI0_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_PPISR_0_PPI0_SHIFT)
#define EIC_DIST_GICD_PPISR_0_PPI0_RANGE                        11:11
#define EIC_DIST_GICD_PPISR_0_PPI0_WOFFSET                      0x0
#define EIC_DIST_GICD_PPISR_0_PPI0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PPISR_0_PPI0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PPISR_0_PPI0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PPISR_0_PPI0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_PPISR_0_PPI1_SHIFT                        _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_PPISR_0_PPI1_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_PPISR_0_PPI1_SHIFT)
#define EIC_DIST_GICD_PPISR_0_PPI1_RANGE                        12:12
#define EIC_DIST_GICD_PPISR_0_PPI1_WOFFSET                      0x0
#define EIC_DIST_GICD_PPISR_0_PPI1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PPISR_0_PPI1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PPISR_0_PPI1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PPISR_0_PPI1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_PPISR_0_PPI2_SHIFT                        _MK_SHIFT_CONST(13)
#define EIC_DIST_GICD_PPISR_0_PPI2_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_PPISR_0_PPI2_SHIFT)
#define EIC_DIST_GICD_PPISR_0_PPI2_RANGE                        13:13
#define EIC_DIST_GICD_PPISR_0_PPI2_WOFFSET                      0x0
#define EIC_DIST_GICD_PPISR_0_PPI2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PPISR_0_PPI2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PPISR_0_PPI2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PPISR_0_PPI2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_PPISR_0_PPI3_SHIFT                        _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_PPISR_0_PPI3_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_PPISR_0_PPI3_SHIFT)
#define EIC_DIST_GICD_PPISR_0_PPI3_RANGE                        14:14
#define EIC_DIST_GICD_PPISR_0_PPI3_WOFFSET                      0x0
#define EIC_DIST_GICD_PPISR_0_PPI3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PPISR_0_PPI3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PPISR_0_PPI3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PPISR_0_PPI3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_PPISR_0_PPI4_SHIFT                        _MK_SHIFT_CONST(15)
#define EIC_DIST_GICD_PPISR_0_PPI4_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_PPISR_0_PPI4_SHIFT)
#define EIC_DIST_GICD_PPISR_0_PPI4_RANGE                        15:15
#define EIC_DIST_GICD_PPISR_0_PPI4_WOFFSET                      0x0
#define EIC_DIST_GICD_PPISR_0_PPI4_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PPISR_0_PPI4_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PPISR_0_PPI4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PPISR_0_PPI4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_SPISR0_0
#define EIC_DIST_GICD_SPISR0_0                  _MK_ADDR_CONST(0x1d04)
#define EIC_DIST_GICD_SPISR0_0_SECURE                   0x0
#define EIC_DIST_GICD_SPISR0_0_SCR                      0
#define EIC_DIST_GICD_SPISR0_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_SPISR0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_SPISR0_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI31_SHIFT                      _MK_SHIFT_CONST(31)
#define EIC_DIST_GICD_SPISR0_0_SPI31_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI31_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI31_RANGE                      31:31
#define EIC_DIST_GICD_SPISR0_0_SPI31_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI31_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI31_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI31_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI30_SHIFT                      _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_SPISR0_0_SPI30_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI30_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI30_RANGE                      30:30
#define EIC_DIST_GICD_SPISR0_0_SPI30_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI30_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI30_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI30_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI30_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI29_SHIFT                      _MK_SHIFT_CONST(29)
#define EIC_DIST_GICD_SPISR0_0_SPI29_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI29_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI29_RANGE                      29:29
#define EIC_DIST_GICD_SPISR0_0_SPI29_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI29_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI29_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI29_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI29_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI28_SHIFT                      _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_SPISR0_0_SPI28_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI28_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI28_RANGE                      28:28
#define EIC_DIST_GICD_SPISR0_0_SPI28_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI28_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI28_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI28_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI28_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI27_SHIFT                      _MK_SHIFT_CONST(27)
#define EIC_DIST_GICD_SPISR0_0_SPI27_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI27_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI27_RANGE                      27:27
#define EIC_DIST_GICD_SPISR0_0_SPI27_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI27_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI27_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI27_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI27_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI26_SHIFT                      _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_SPISR0_0_SPI26_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI26_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI26_RANGE                      26:26
#define EIC_DIST_GICD_SPISR0_0_SPI26_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI26_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI26_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI26_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI26_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI25_SHIFT                      _MK_SHIFT_CONST(25)
#define EIC_DIST_GICD_SPISR0_0_SPI25_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI25_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI25_RANGE                      25:25
#define EIC_DIST_GICD_SPISR0_0_SPI25_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI25_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI25_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI25_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI24_SHIFT                      _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_SPISR0_0_SPI24_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI24_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI24_RANGE                      24:24
#define EIC_DIST_GICD_SPISR0_0_SPI24_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI24_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI24_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI23_SHIFT                      _MK_SHIFT_CONST(23)
#define EIC_DIST_GICD_SPISR0_0_SPI23_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI23_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI23_RANGE                      23:23
#define EIC_DIST_GICD_SPISR0_0_SPI23_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI23_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI23_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI22_SHIFT                      _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_SPISR0_0_SPI22_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI22_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI22_RANGE                      22:22
#define EIC_DIST_GICD_SPISR0_0_SPI22_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI22_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI22_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI21_SHIFT                      _MK_SHIFT_CONST(21)
#define EIC_DIST_GICD_SPISR0_0_SPI21_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI21_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI21_RANGE                      21:21
#define EIC_DIST_GICD_SPISR0_0_SPI21_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI21_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI21_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI20_SHIFT                      _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_SPISR0_0_SPI20_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI20_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI20_RANGE                      20:20
#define EIC_DIST_GICD_SPISR0_0_SPI20_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI20_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI20_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI20_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI20_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI19_SHIFT                      _MK_SHIFT_CONST(19)
#define EIC_DIST_GICD_SPISR0_0_SPI19_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI19_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI19_RANGE                      19:19
#define EIC_DIST_GICD_SPISR0_0_SPI19_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI19_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI19_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI19_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI19_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI18_SHIFT                      _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_SPISR0_0_SPI18_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI18_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI18_RANGE                      18:18
#define EIC_DIST_GICD_SPISR0_0_SPI18_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI18_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI18_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI18_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI18_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI17_SHIFT                      _MK_SHIFT_CONST(17)
#define EIC_DIST_GICD_SPISR0_0_SPI17_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI17_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI17_RANGE                      17:17
#define EIC_DIST_GICD_SPISR0_0_SPI17_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI17_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI17_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI17_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI17_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI16_SHIFT                      _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_SPISR0_0_SPI16_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI16_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI16_RANGE                      16:16
#define EIC_DIST_GICD_SPISR0_0_SPI16_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI16_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI16_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI16_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI16_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI15_SHIFT                      _MK_SHIFT_CONST(15)
#define EIC_DIST_GICD_SPISR0_0_SPI15_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI15_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI15_RANGE                      15:15
#define EIC_DIST_GICD_SPISR0_0_SPI15_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI15_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI15_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI14_SHIFT                      _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_SPISR0_0_SPI14_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI14_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI14_RANGE                      14:14
#define EIC_DIST_GICD_SPISR0_0_SPI14_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI14_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI14_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI13_SHIFT                      _MK_SHIFT_CONST(13)
#define EIC_DIST_GICD_SPISR0_0_SPI13_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI13_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI13_RANGE                      13:13
#define EIC_DIST_GICD_SPISR0_0_SPI13_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI13_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI13_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI12_SHIFT                      _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_SPISR0_0_SPI12_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI12_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI12_RANGE                      12:12
#define EIC_DIST_GICD_SPISR0_0_SPI12_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI12_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI12_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI11_SHIFT                      _MK_SHIFT_CONST(11)
#define EIC_DIST_GICD_SPISR0_0_SPI11_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI11_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI11_RANGE                      11:11
#define EIC_DIST_GICD_SPISR0_0_SPI11_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI11_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI11_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI10_SHIFT                      _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_SPISR0_0_SPI10_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI10_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI10_RANGE                      10:10
#define EIC_DIST_GICD_SPISR0_0_SPI10_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR0_0_SPI10_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI10_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI9_SHIFT                       _MK_SHIFT_CONST(9)
#define EIC_DIST_GICD_SPISR0_0_SPI9_FIELD                       _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI9_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI9_RANGE                       9:9
#define EIC_DIST_GICD_SPISR0_0_SPI9_WOFFSET                     0x0
#define EIC_DIST_GICD_SPISR0_0_SPI9_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI9_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI8_SHIFT                       _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_SPISR0_0_SPI8_FIELD                       _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI8_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI8_RANGE                       8:8
#define EIC_DIST_GICD_SPISR0_0_SPI8_WOFFSET                     0x0
#define EIC_DIST_GICD_SPISR0_0_SPI8_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI8_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI7_SHIFT                       _MK_SHIFT_CONST(7)
#define EIC_DIST_GICD_SPISR0_0_SPI7_FIELD                       _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI7_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI7_RANGE                       7:7
#define EIC_DIST_GICD_SPISR0_0_SPI7_WOFFSET                     0x0
#define EIC_DIST_GICD_SPISR0_0_SPI7_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI7_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI6_SHIFT                       _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_SPISR0_0_SPI6_FIELD                       _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI6_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI6_RANGE                       6:6
#define EIC_DIST_GICD_SPISR0_0_SPI6_WOFFSET                     0x0
#define EIC_DIST_GICD_SPISR0_0_SPI6_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI6_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI5_SHIFT                       _MK_SHIFT_CONST(5)
#define EIC_DIST_GICD_SPISR0_0_SPI5_FIELD                       _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI5_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI5_RANGE                       5:5
#define EIC_DIST_GICD_SPISR0_0_SPI5_WOFFSET                     0x0
#define EIC_DIST_GICD_SPISR0_0_SPI5_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI5_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI4_SHIFT                       _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_SPISR0_0_SPI4_FIELD                       _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI4_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI4_RANGE                       4:4
#define EIC_DIST_GICD_SPISR0_0_SPI4_WOFFSET                     0x0
#define EIC_DIST_GICD_SPISR0_0_SPI4_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI4_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI3_SHIFT                       _MK_SHIFT_CONST(3)
#define EIC_DIST_GICD_SPISR0_0_SPI3_FIELD                       _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI3_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI3_RANGE                       3:3
#define EIC_DIST_GICD_SPISR0_0_SPI3_WOFFSET                     0x0
#define EIC_DIST_GICD_SPISR0_0_SPI3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI3_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI2_SHIFT                       _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_SPISR0_0_SPI2_FIELD                       _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI2_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI2_RANGE                       2:2
#define EIC_DIST_GICD_SPISR0_0_SPI2_WOFFSET                     0x0
#define EIC_DIST_GICD_SPISR0_0_SPI2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI2_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI1_SHIFT                       _MK_SHIFT_CONST(1)
#define EIC_DIST_GICD_SPISR0_0_SPI1_FIELD                       _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI1_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI1_RANGE                       1:1
#define EIC_DIST_GICD_SPISR0_0_SPI1_WOFFSET                     0x0
#define EIC_DIST_GICD_SPISR0_0_SPI1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI1_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR0_0_SPI0_SHIFT                       _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_SPISR0_0_SPI0_FIELD                       _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR0_0_SPI0_SHIFT)
#define EIC_DIST_GICD_SPISR0_0_SPI0_RANGE                       0:0
#define EIC_DIST_GICD_SPISR0_0_SPI0_WOFFSET                     0x0
#define EIC_DIST_GICD_SPISR0_0_SPI0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI0_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR0_0_SPI0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_SPISR1_0
#define EIC_DIST_GICD_SPISR1_0                  _MK_ADDR_CONST(0x1d08)
#define EIC_DIST_GICD_SPISR1_0_SECURE                   0x0
#define EIC_DIST_GICD_SPISR1_0_SCR                      0
#define EIC_DIST_GICD_SPISR1_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_SPISR1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_SPISR1_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI63_SHIFT                      _MK_SHIFT_CONST(31)
#define EIC_DIST_GICD_SPISR1_0_SPI63_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI63_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI63_RANGE                      31:31
#define EIC_DIST_GICD_SPISR1_0_SPI63_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI63_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI63_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI63_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI63_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI62_SHIFT                      _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_SPISR1_0_SPI62_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI62_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI62_RANGE                      30:30
#define EIC_DIST_GICD_SPISR1_0_SPI62_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI62_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI62_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI62_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI62_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI61_SHIFT                      _MK_SHIFT_CONST(29)
#define EIC_DIST_GICD_SPISR1_0_SPI61_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI61_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI61_RANGE                      29:29
#define EIC_DIST_GICD_SPISR1_0_SPI61_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI61_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI61_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI61_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI61_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI60_SHIFT                      _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_SPISR1_0_SPI60_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI60_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI60_RANGE                      28:28
#define EIC_DIST_GICD_SPISR1_0_SPI60_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI60_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI60_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI60_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI60_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI59_SHIFT                      _MK_SHIFT_CONST(27)
#define EIC_DIST_GICD_SPISR1_0_SPI59_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI59_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI59_RANGE                      27:27
#define EIC_DIST_GICD_SPISR1_0_SPI59_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI59_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI59_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI59_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI59_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI58_SHIFT                      _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_SPISR1_0_SPI58_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI58_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI58_RANGE                      26:26
#define EIC_DIST_GICD_SPISR1_0_SPI58_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI58_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI58_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI58_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI58_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI57_SHIFT                      _MK_SHIFT_CONST(25)
#define EIC_DIST_GICD_SPISR1_0_SPI57_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI57_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI57_RANGE                      25:25
#define EIC_DIST_GICD_SPISR1_0_SPI57_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI57_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI57_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI57_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI57_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI56_SHIFT                      _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_SPISR1_0_SPI56_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI56_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI56_RANGE                      24:24
#define EIC_DIST_GICD_SPISR1_0_SPI56_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI56_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI56_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI56_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI56_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI55_SHIFT                      _MK_SHIFT_CONST(23)
#define EIC_DIST_GICD_SPISR1_0_SPI55_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI55_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI55_RANGE                      23:23
#define EIC_DIST_GICD_SPISR1_0_SPI55_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI55_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI55_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI55_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI55_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI54_SHIFT                      _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_SPISR1_0_SPI54_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI54_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI54_RANGE                      22:22
#define EIC_DIST_GICD_SPISR1_0_SPI54_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI54_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI54_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI54_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI54_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI53_SHIFT                      _MK_SHIFT_CONST(21)
#define EIC_DIST_GICD_SPISR1_0_SPI53_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI53_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI53_RANGE                      21:21
#define EIC_DIST_GICD_SPISR1_0_SPI53_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI53_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI53_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI53_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI53_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI52_SHIFT                      _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_SPISR1_0_SPI52_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI52_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI52_RANGE                      20:20
#define EIC_DIST_GICD_SPISR1_0_SPI52_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI52_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI52_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI52_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI52_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI51_SHIFT                      _MK_SHIFT_CONST(19)
#define EIC_DIST_GICD_SPISR1_0_SPI51_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI51_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI51_RANGE                      19:19
#define EIC_DIST_GICD_SPISR1_0_SPI51_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI51_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI51_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI51_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI51_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI50_SHIFT                      _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_SPISR1_0_SPI50_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI50_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI50_RANGE                      18:18
#define EIC_DIST_GICD_SPISR1_0_SPI50_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI50_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI50_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI50_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI50_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI49_SHIFT                      _MK_SHIFT_CONST(17)
#define EIC_DIST_GICD_SPISR1_0_SPI49_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI49_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI49_RANGE                      17:17
#define EIC_DIST_GICD_SPISR1_0_SPI49_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI49_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI49_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI49_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI49_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI48_SHIFT                      _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_SPISR1_0_SPI48_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI48_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI48_RANGE                      16:16
#define EIC_DIST_GICD_SPISR1_0_SPI48_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI48_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI48_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI48_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI48_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI47_SHIFT                      _MK_SHIFT_CONST(15)
#define EIC_DIST_GICD_SPISR1_0_SPI47_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI47_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI47_RANGE                      15:15
#define EIC_DIST_GICD_SPISR1_0_SPI47_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI47_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI47_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI47_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI47_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI46_SHIFT                      _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_SPISR1_0_SPI46_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI46_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI46_RANGE                      14:14
#define EIC_DIST_GICD_SPISR1_0_SPI46_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI46_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI46_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI46_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI46_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI45_SHIFT                      _MK_SHIFT_CONST(13)
#define EIC_DIST_GICD_SPISR1_0_SPI45_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI45_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI45_RANGE                      13:13
#define EIC_DIST_GICD_SPISR1_0_SPI45_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI45_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI45_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI45_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI45_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI44_SHIFT                      _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_SPISR1_0_SPI44_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI44_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI44_RANGE                      12:12
#define EIC_DIST_GICD_SPISR1_0_SPI44_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI44_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI44_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI44_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI44_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI43_SHIFT                      _MK_SHIFT_CONST(11)
#define EIC_DIST_GICD_SPISR1_0_SPI43_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI43_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI43_RANGE                      11:11
#define EIC_DIST_GICD_SPISR1_0_SPI43_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI43_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI43_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI43_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI43_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI42_SHIFT                      _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_SPISR1_0_SPI42_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI42_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI42_RANGE                      10:10
#define EIC_DIST_GICD_SPISR1_0_SPI42_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI42_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI42_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI42_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI42_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI41_SHIFT                      _MK_SHIFT_CONST(9)
#define EIC_DIST_GICD_SPISR1_0_SPI41_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI41_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI41_RANGE                      9:9
#define EIC_DIST_GICD_SPISR1_0_SPI41_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI41_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI41_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI41_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI41_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI40_SHIFT                      _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_SPISR1_0_SPI40_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI40_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI40_RANGE                      8:8
#define EIC_DIST_GICD_SPISR1_0_SPI40_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI40_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI40_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI40_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI40_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI39_SHIFT                      _MK_SHIFT_CONST(7)
#define EIC_DIST_GICD_SPISR1_0_SPI39_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI39_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI39_RANGE                      7:7
#define EIC_DIST_GICD_SPISR1_0_SPI39_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI39_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI39_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI39_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI39_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI38_SHIFT                      _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_SPISR1_0_SPI38_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI38_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI38_RANGE                      6:6
#define EIC_DIST_GICD_SPISR1_0_SPI38_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI38_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI38_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI38_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI38_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI37_SHIFT                      _MK_SHIFT_CONST(5)
#define EIC_DIST_GICD_SPISR1_0_SPI37_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI37_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI37_RANGE                      5:5
#define EIC_DIST_GICD_SPISR1_0_SPI37_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI37_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI37_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI37_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI37_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI36_SHIFT                      _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_SPISR1_0_SPI36_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI36_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI36_RANGE                      4:4
#define EIC_DIST_GICD_SPISR1_0_SPI36_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI36_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI36_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI36_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI36_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI35_SHIFT                      _MK_SHIFT_CONST(3)
#define EIC_DIST_GICD_SPISR1_0_SPI35_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI35_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI35_RANGE                      3:3
#define EIC_DIST_GICD_SPISR1_0_SPI35_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI35_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI35_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI35_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI35_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI34_SHIFT                      _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_SPISR1_0_SPI34_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI34_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI34_RANGE                      2:2
#define EIC_DIST_GICD_SPISR1_0_SPI34_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI34_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI34_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI34_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI34_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI33_SHIFT                      _MK_SHIFT_CONST(1)
#define EIC_DIST_GICD_SPISR1_0_SPI33_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI33_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI33_RANGE                      1:1
#define EIC_DIST_GICD_SPISR1_0_SPI33_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI33_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI33_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI33_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI33_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR1_0_SPI32_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_SPISR1_0_SPI32_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR1_0_SPI32_SHIFT)
#define EIC_DIST_GICD_SPISR1_0_SPI32_RANGE                      0:0
#define EIC_DIST_GICD_SPISR1_0_SPI32_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR1_0_SPI32_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI32_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI32_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR1_0_SPI32_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_SPISR2_0
#define EIC_DIST_GICD_SPISR2_0                  _MK_ADDR_CONST(0x1d0c)
#define EIC_DIST_GICD_SPISR2_0_SECURE                   0x0
#define EIC_DIST_GICD_SPISR2_0_SCR                      0
#define EIC_DIST_GICD_SPISR2_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_SPISR2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_SPISR2_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI95_SHIFT                      _MK_SHIFT_CONST(31)
#define EIC_DIST_GICD_SPISR2_0_SPI95_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI95_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI95_RANGE                      31:31
#define EIC_DIST_GICD_SPISR2_0_SPI95_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI95_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI95_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI95_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI95_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI94_SHIFT                      _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_SPISR2_0_SPI94_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI94_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI94_RANGE                      30:30
#define EIC_DIST_GICD_SPISR2_0_SPI94_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI94_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI94_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI94_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI94_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI93_SHIFT                      _MK_SHIFT_CONST(29)
#define EIC_DIST_GICD_SPISR2_0_SPI93_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI93_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI93_RANGE                      29:29
#define EIC_DIST_GICD_SPISR2_0_SPI93_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI93_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI93_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI93_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI93_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI92_SHIFT                      _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_SPISR2_0_SPI92_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI92_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI92_RANGE                      28:28
#define EIC_DIST_GICD_SPISR2_0_SPI92_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI92_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI92_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI92_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI92_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI91_SHIFT                      _MK_SHIFT_CONST(27)
#define EIC_DIST_GICD_SPISR2_0_SPI91_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI91_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI91_RANGE                      27:27
#define EIC_DIST_GICD_SPISR2_0_SPI91_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI91_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI91_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI91_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI91_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI90_SHIFT                      _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_SPISR2_0_SPI90_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI90_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI90_RANGE                      26:26
#define EIC_DIST_GICD_SPISR2_0_SPI90_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI90_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI90_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI90_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI90_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI89_SHIFT                      _MK_SHIFT_CONST(25)
#define EIC_DIST_GICD_SPISR2_0_SPI89_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI89_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI89_RANGE                      25:25
#define EIC_DIST_GICD_SPISR2_0_SPI89_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI89_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI89_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI89_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI89_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI88_SHIFT                      _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_SPISR2_0_SPI88_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI88_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI88_RANGE                      24:24
#define EIC_DIST_GICD_SPISR2_0_SPI88_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI88_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI88_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI88_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI88_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI87_SHIFT                      _MK_SHIFT_CONST(23)
#define EIC_DIST_GICD_SPISR2_0_SPI87_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI87_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI87_RANGE                      23:23
#define EIC_DIST_GICD_SPISR2_0_SPI87_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI87_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI87_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI87_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI87_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI86_SHIFT                      _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_SPISR2_0_SPI86_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI86_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI86_RANGE                      22:22
#define EIC_DIST_GICD_SPISR2_0_SPI86_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI86_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI86_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI86_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI86_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI85_SHIFT                      _MK_SHIFT_CONST(21)
#define EIC_DIST_GICD_SPISR2_0_SPI85_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI85_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI85_RANGE                      21:21
#define EIC_DIST_GICD_SPISR2_0_SPI85_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI85_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI85_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI85_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI85_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI84_SHIFT                      _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_SPISR2_0_SPI84_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI84_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI84_RANGE                      20:20
#define EIC_DIST_GICD_SPISR2_0_SPI84_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI84_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI84_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI84_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI84_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI83_SHIFT                      _MK_SHIFT_CONST(19)
#define EIC_DIST_GICD_SPISR2_0_SPI83_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI83_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI83_RANGE                      19:19
#define EIC_DIST_GICD_SPISR2_0_SPI83_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI83_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI83_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI83_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI83_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI82_SHIFT                      _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_SPISR2_0_SPI82_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI82_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI82_RANGE                      18:18
#define EIC_DIST_GICD_SPISR2_0_SPI82_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI82_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI82_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI82_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI82_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI81_SHIFT                      _MK_SHIFT_CONST(17)
#define EIC_DIST_GICD_SPISR2_0_SPI81_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI81_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI81_RANGE                      17:17
#define EIC_DIST_GICD_SPISR2_0_SPI81_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI81_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI81_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI81_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI81_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI80_SHIFT                      _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_SPISR2_0_SPI80_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI80_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI80_RANGE                      16:16
#define EIC_DIST_GICD_SPISR2_0_SPI80_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI80_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI80_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI80_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI80_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI79_SHIFT                      _MK_SHIFT_CONST(15)
#define EIC_DIST_GICD_SPISR2_0_SPI79_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI79_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI79_RANGE                      15:15
#define EIC_DIST_GICD_SPISR2_0_SPI79_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI79_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI79_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI79_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI79_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI78_SHIFT                      _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_SPISR2_0_SPI78_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI78_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI78_RANGE                      14:14
#define EIC_DIST_GICD_SPISR2_0_SPI78_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI78_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI78_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI78_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI78_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI77_SHIFT                      _MK_SHIFT_CONST(13)
#define EIC_DIST_GICD_SPISR2_0_SPI77_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI77_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI77_RANGE                      13:13
#define EIC_DIST_GICD_SPISR2_0_SPI77_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI77_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI77_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI77_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI77_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI76_SHIFT                      _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_SPISR2_0_SPI76_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI76_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI76_RANGE                      12:12
#define EIC_DIST_GICD_SPISR2_0_SPI76_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI76_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI76_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI76_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI76_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI75_SHIFT                      _MK_SHIFT_CONST(11)
#define EIC_DIST_GICD_SPISR2_0_SPI75_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI75_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI75_RANGE                      11:11
#define EIC_DIST_GICD_SPISR2_0_SPI75_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI75_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI75_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI75_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI75_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI74_SHIFT                      _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_SPISR2_0_SPI74_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI74_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI74_RANGE                      10:10
#define EIC_DIST_GICD_SPISR2_0_SPI74_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI74_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI74_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI74_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI74_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI73_SHIFT                      _MK_SHIFT_CONST(9)
#define EIC_DIST_GICD_SPISR2_0_SPI73_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI73_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI73_RANGE                      9:9
#define EIC_DIST_GICD_SPISR2_0_SPI73_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI73_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI73_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI73_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI73_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI72_SHIFT                      _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_SPISR2_0_SPI72_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI72_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI72_RANGE                      8:8
#define EIC_DIST_GICD_SPISR2_0_SPI72_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI72_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI72_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI72_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI72_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI71_SHIFT                      _MK_SHIFT_CONST(7)
#define EIC_DIST_GICD_SPISR2_0_SPI71_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI71_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI71_RANGE                      7:7
#define EIC_DIST_GICD_SPISR2_0_SPI71_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI71_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI71_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI71_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI71_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI70_SHIFT                      _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_SPISR2_0_SPI70_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI70_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI70_RANGE                      6:6
#define EIC_DIST_GICD_SPISR2_0_SPI70_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI70_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI70_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI70_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI70_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI69_SHIFT                      _MK_SHIFT_CONST(5)
#define EIC_DIST_GICD_SPISR2_0_SPI69_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI69_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI69_RANGE                      5:5
#define EIC_DIST_GICD_SPISR2_0_SPI69_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI69_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI69_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI69_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI69_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI68_SHIFT                      _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_SPISR2_0_SPI68_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI68_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI68_RANGE                      4:4
#define EIC_DIST_GICD_SPISR2_0_SPI68_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI68_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI68_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI68_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI68_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI67_SHIFT                      _MK_SHIFT_CONST(3)
#define EIC_DIST_GICD_SPISR2_0_SPI67_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI67_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI67_RANGE                      3:3
#define EIC_DIST_GICD_SPISR2_0_SPI67_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI67_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI67_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI67_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI67_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI66_SHIFT                      _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_SPISR2_0_SPI66_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI66_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI66_RANGE                      2:2
#define EIC_DIST_GICD_SPISR2_0_SPI66_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI66_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI66_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI66_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI66_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI65_SHIFT                      _MK_SHIFT_CONST(1)
#define EIC_DIST_GICD_SPISR2_0_SPI65_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI65_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI65_RANGE                      1:1
#define EIC_DIST_GICD_SPISR2_0_SPI65_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI65_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI65_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI65_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI65_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR2_0_SPI64_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_SPISR2_0_SPI64_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR2_0_SPI64_SHIFT)
#define EIC_DIST_GICD_SPISR2_0_SPI64_RANGE                      0:0
#define EIC_DIST_GICD_SPISR2_0_SPI64_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR2_0_SPI64_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI64_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI64_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR2_0_SPI64_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_SPISR3_0
#define EIC_DIST_GICD_SPISR3_0                  _MK_ADDR_CONST(0x1d10)
#define EIC_DIST_GICD_SPISR3_0_SECURE                   0x0
#define EIC_DIST_GICD_SPISR3_0_SCR                      0
#define EIC_DIST_GICD_SPISR3_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_SPISR3_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_SPISR3_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI127_SHIFT                     _MK_SHIFT_CONST(31)
#define EIC_DIST_GICD_SPISR3_0_SPI127_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI127_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI127_RANGE                     31:31
#define EIC_DIST_GICD_SPISR3_0_SPI127_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI127_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI127_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI127_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI127_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI126_SHIFT                     _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_SPISR3_0_SPI126_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI126_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI126_RANGE                     30:30
#define EIC_DIST_GICD_SPISR3_0_SPI126_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI126_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI126_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI126_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI126_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI125_SHIFT                     _MK_SHIFT_CONST(29)
#define EIC_DIST_GICD_SPISR3_0_SPI125_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI125_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI125_RANGE                     29:29
#define EIC_DIST_GICD_SPISR3_0_SPI125_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI125_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI125_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI125_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI125_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI124_SHIFT                     _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_SPISR3_0_SPI124_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI124_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI124_RANGE                     28:28
#define EIC_DIST_GICD_SPISR3_0_SPI124_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI124_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI124_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI124_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI124_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI123_SHIFT                     _MK_SHIFT_CONST(27)
#define EIC_DIST_GICD_SPISR3_0_SPI123_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI123_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI123_RANGE                     27:27
#define EIC_DIST_GICD_SPISR3_0_SPI123_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI123_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI123_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI123_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI123_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI122_SHIFT                     _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_SPISR3_0_SPI122_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI122_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI122_RANGE                     26:26
#define EIC_DIST_GICD_SPISR3_0_SPI122_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI122_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI122_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI122_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI122_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI121_SHIFT                     _MK_SHIFT_CONST(25)
#define EIC_DIST_GICD_SPISR3_0_SPI121_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI121_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI121_RANGE                     25:25
#define EIC_DIST_GICD_SPISR3_0_SPI121_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI121_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI121_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI121_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI121_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI120_SHIFT                     _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_SPISR3_0_SPI120_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI120_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI120_RANGE                     24:24
#define EIC_DIST_GICD_SPISR3_0_SPI120_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI120_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI120_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI120_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI120_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI119_SHIFT                     _MK_SHIFT_CONST(23)
#define EIC_DIST_GICD_SPISR3_0_SPI119_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI119_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI119_RANGE                     23:23
#define EIC_DIST_GICD_SPISR3_0_SPI119_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI119_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI119_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI119_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI119_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI118_SHIFT                     _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_SPISR3_0_SPI118_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI118_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI118_RANGE                     22:22
#define EIC_DIST_GICD_SPISR3_0_SPI118_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI118_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI118_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI118_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI118_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI117_SHIFT                     _MK_SHIFT_CONST(21)
#define EIC_DIST_GICD_SPISR3_0_SPI117_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI117_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI117_RANGE                     21:21
#define EIC_DIST_GICD_SPISR3_0_SPI117_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI117_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI117_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI117_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI117_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI116_SHIFT                     _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_SPISR3_0_SPI116_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI116_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI116_RANGE                     20:20
#define EIC_DIST_GICD_SPISR3_0_SPI116_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI116_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI116_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI116_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI116_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI115_SHIFT                     _MK_SHIFT_CONST(19)
#define EIC_DIST_GICD_SPISR3_0_SPI115_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI115_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI115_RANGE                     19:19
#define EIC_DIST_GICD_SPISR3_0_SPI115_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI115_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI115_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI115_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI115_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI114_SHIFT                     _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_SPISR3_0_SPI114_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI114_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI114_RANGE                     18:18
#define EIC_DIST_GICD_SPISR3_0_SPI114_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI114_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI114_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI114_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI114_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI113_SHIFT                     _MK_SHIFT_CONST(17)
#define EIC_DIST_GICD_SPISR3_0_SPI113_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI113_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI113_RANGE                     17:17
#define EIC_DIST_GICD_SPISR3_0_SPI113_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI113_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI113_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI113_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI113_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI112_SHIFT                     _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_SPISR3_0_SPI112_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI112_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI112_RANGE                     16:16
#define EIC_DIST_GICD_SPISR3_0_SPI112_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI112_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI112_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI112_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI112_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI111_SHIFT                     _MK_SHIFT_CONST(15)
#define EIC_DIST_GICD_SPISR3_0_SPI111_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI111_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI111_RANGE                     15:15
#define EIC_DIST_GICD_SPISR3_0_SPI111_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI111_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI111_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI111_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI111_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI110_SHIFT                     _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_SPISR3_0_SPI110_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI110_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI110_RANGE                     14:14
#define EIC_DIST_GICD_SPISR3_0_SPI110_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI110_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI110_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI110_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI110_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI109_SHIFT                     _MK_SHIFT_CONST(13)
#define EIC_DIST_GICD_SPISR3_0_SPI109_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI109_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI109_RANGE                     13:13
#define EIC_DIST_GICD_SPISR3_0_SPI109_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI109_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI109_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI109_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI109_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI108_SHIFT                     _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_SPISR3_0_SPI108_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI108_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI108_RANGE                     12:12
#define EIC_DIST_GICD_SPISR3_0_SPI108_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI108_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI108_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI108_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI108_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI107_SHIFT                     _MK_SHIFT_CONST(11)
#define EIC_DIST_GICD_SPISR3_0_SPI107_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI107_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI107_RANGE                     11:11
#define EIC_DIST_GICD_SPISR3_0_SPI107_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI107_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI107_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI107_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI107_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI106_SHIFT                     _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_SPISR3_0_SPI106_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI106_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI106_RANGE                     10:10
#define EIC_DIST_GICD_SPISR3_0_SPI106_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI106_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI106_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI106_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI106_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI105_SHIFT                     _MK_SHIFT_CONST(9)
#define EIC_DIST_GICD_SPISR3_0_SPI105_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI105_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI105_RANGE                     9:9
#define EIC_DIST_GICD_SPISR3_0_SPI105_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI105_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI105_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI105_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI105_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI104_SHIFT                     _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_SPISR3_0_SPI104_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI104_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI104_RANGE                     8:8
#define EIC_DIST_GICD_SPISR3_0_SPI104_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI104_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI104_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI104_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI104_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI103_SHIFT                     _MK_SHIFT_CONST(7)
#define EIC_DIST_GICD_SPISR3_0_SPI103_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI103_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI103_RANGE                     7:7
#define EIC_DIST_GICD_SPISR3_0_SPI103_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI103_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI103_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI103_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI103_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI102_SHIFT                     _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_SPISR3_0_SPI102_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI102_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI102_RANGE                     6:6
#define EIC_DIST_GICD_SPISR3_0_SPI102_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI102_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI102_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI102_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI102_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI101_SHIFT                     _MK_SHIFT_CONST(5)
#define EIC_DIST_GICD_SPISR3_0_SPI101_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI101_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI101_RANGE                     5:5
#define EIC_DIST_GICD_SPISR3_0_SPI101_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI101_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI101_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI101_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI101_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI100_SHIFT                     _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_SPISR3_0_SPI100_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI100_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI100_RANGE                     4:4
#define EIC_DIST_GICD_SPISR3_0_SPI100_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR3_0_SPI100_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI100_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI100_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI100_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI99_SHIFT                      _MK_SHIFT_CONST(3)
#define EIC_DIST_GICD_SPISR3_0_SPI99_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI99_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI99_RANGE                      3:3
#define EIC_DIST_GICD_SPISR3_0_SPI99_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR3_0_SPI99_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI99_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI99_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI99_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI98_SHIFT                      _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_SPISR3_0_SPI98_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI98_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI98_RANGE                      2:2
#define EIC_DIST_GICD_SPISR3_0_SPI98_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR3_0_SPI98_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI98_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI98_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI98_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI97_SHIFT                      _MK_SHIFT_CONST(1)
#define EIC_DIST_GICD_SPISR3_0_SPI97_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI97_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI97_RANGE                      1:1
#define EIC_DIST_GICD_SPISR3_0_SPI97_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR3_0_SPI97_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI97_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI97_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI97_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR3_0_SPI96_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_SPISR3_0_SPI96_FIELD                      _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR3_0_SPI96_SHIFT)
#define EIC_DIST_GICD_SPISR3_0_SPI96_RANGE                      0:0
#define EIC_DIST_GICD_SPISR3_0_SPI96_WOFFSET                    0x0
#define EIC_DIST_GICD_SPISR3_0_SPI96_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI96_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI96_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR3_0_SPI96_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_SPISR4_0
#define EIC_DIST_GICD_SPISR4_0                  _MK_ADDR_CONST(0x1d14)
#define EIC_DIST_GICD_SPISR4_0_SECURE                   0x0
#define EIC_DIST_GICD_SPISR4_0_SCR                      0
#define EIC_DIST_GICD_SPISR4_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_SPISR4_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_SPISR4_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI159_SHIFT                     _MK_SHIFT_CONST(31)
#define EIC_DIST_GICD_SPISR4_0_SPI159_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI159_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI159_RANGE                     31:31
#define EIC_DIST_GICD_SPISR4_0_SPI159_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI159_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI159_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI159_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI159_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI158_SHIFT                     _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_SPISR4_0_SPI158_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI158_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI158_RANGE                     30:30
#define EIC_DIST_GICD_SPISR4_0_SPI158_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI158_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI158_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI158_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI158_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI157_SHIFT                     _MK_SHIFT_CONST(29)
#define EIC_DIST_GICD_SPISR4_0_SPI157_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI157_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI157_RANGE                     29:29
#define EIC_DIST_GICD_SPISR4_0_SPI157_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI157_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI157_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI157_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI157_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI156_SHIFT                     _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_SPISR4_0_SPI156_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI156_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI156_RANGE                     28:28
#define EIC_DIST_GICD_SPISR4_0_SPI156_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI156_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI156_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI156_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI156_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI155_SHIFT                     _MK_SHIFT_CONST(27)
#define EIC_DIST_GICD_SPISR4_0_SPI155_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI155_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI155_RANGE                     27:27
#define EIC_DIST_GICD_SPISR4_0_SPI155_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI155_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI155_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI155_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI155_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI154_SHIFT                     _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_SPISR4_0_SPI154_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI154_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI154_RANGE                     26:26
#define EIC_DIST_GICD_SPISR4_0_SPI154_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI154_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI154_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI154_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI154_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI153_SHIFT                     _MK_SHIFT_CONST(25)
#define EIC_DIST_GICD_SPISR4_0_SPI153_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI153_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI153_RANGE                     25:25
#define EIC_DIST_GICD_SPISR4_0_SPI153_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI153_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI153_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI153_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI153_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI152_SHIFT                     _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_SPISR4_0_SPI152_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI152_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI152_RANGE                     24:24
#define EIC_DIST_GICD_SPISR4_0_SPI152_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI152_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI152_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI152_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI152_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI151_SHIFT                     _MK_SHIFT_CONST(23)
#define EIC_DIST_GICD_SPISR4_0_SPI151_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI151_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI151_RANGE                     23:23
#define EIC_DIST_GICD_SPISR4_0_SPI151_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI151_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI151_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI151_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI151_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI150_SHIFT                     _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_SPISR4_0_SPI150_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI150_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI150_RANGE                     22:22
#define EIC_DIST_GICD_SPISR4_0_SPI150_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI150_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI150_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI150_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI150_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI149_SHIFT                     _MK_SHIFT_CONST(21)
#define EIC_DIST_GICD_SPISR4_0_SPI149_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI149_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI149_RANGE                     21:21
#define EIC_DIST_GICD_SPISR4_0_SPI149_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI149_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI149_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI149_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI149_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI148_SHIFT                     _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_SPISR4_0_SPI148_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI148_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI148_RANGE                     20:20
#define EIC_DIST_GICD_SPISR4_0_SPI148_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI148_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI148_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI148_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI148_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI147_SHIFT                     _MK_SHIFT_CONST(19)
#define EIC_DIST_GICD_SPISR4_0_SPI147_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI147_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI147_RANGE                     19:19
#define EIC_DIST_GICD_SPISR4_0_SPI147_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI147_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI147_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI147_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI147_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI146_SHIFT                     _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_SPISR4_0_SPI146_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI146_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI146_RANGE                     18:18
#define EIC_DIST_GICD_SPISR4_0_SPI146_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI146_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI146_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI146_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI146_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI145_SHIFT                     _MK_SHIFT_CONST(17)
#define EIC_DIST_GICD_SPISR4_0_SPI145_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI145_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI145_RANGE                     17:17
#define EIC_DIST_GICD_SPISR4_0_SPI145_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI145_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI145_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI145_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI145_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI144_SHIFT                     _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_SPISR4_0_SPI144_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI144_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI144_RANGE                     16:16
#define EIC_DIST_GICD_SPISR4_0_SPI144_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI144_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI144_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI144_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI144_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI143_SHIFT                     _MK_SHIFT_CONST(15)
#define EIC_DIST_GICD_SPISR4_0_SPI143_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI143_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI143_RANGE                     15:15
#define EIC_DIST_GICD_SPISR4_0_SPI143_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI143_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI143_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI143_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI143_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI142_SHIFT                     _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_SPISR4_0_SPI142_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI142_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI142_RANGE                     14:14
#define EIC_DIST_GICD_SPISR4_0_SPI142_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI142_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI142_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI142_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI142_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI141_SHIFT                     _MK_SHIFT_CONST(13)
#define EIC_DIST_GICD_SPISR4_0_SPI141_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI141_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI141_RANGE                     13:13
#define EIC_DIST_GICD_SPISR4_0_SPI141_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI141_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI141_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI141_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI141_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI140_SHIFT                     _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_SPISR4_0_SPI140_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI140_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI140_RANGE                     12:12
#define EIC_DIST_GICD_SPISR4_0_SPI140_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI140_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI140_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI140_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI140_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI139_SHIFT                     _MK_SHIFT_CONST(11)
#define EIC_DIST_GICD_SPISR4_0_SPI139_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI139_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI139_RANGE                     11:11
#define EIC_DIST_GICD_SPISR4_0_SPI139_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI139_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI139_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI139_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI139_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI138_SHIFT                     _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_SPISR4_0_SPI138_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI138_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI138_RANGE                     10:10
#define EIC_DIST_GICD_SPISR4_0_SPI138_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI138_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI138_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI138_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI138_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI137_SHIFT                     _MK_SHIFT_CONST(9)
#define EIC_DIST_GICD_SPISR4_0_SPI137_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI137_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI137_RANGE                     9:9
#define EIC_DIST_GICD_SPISR4_0_SPI137_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI137_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI137_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI137_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI137_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI136_SHIFT                     _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_SPISR4_0_SPI136_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI136_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI136_RANGE                     8:8
#define EIC_DIST_GICD_SPISR4_0_SPI136_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI136_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI136_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI136_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI136_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI135_SHIFT                     _MK_SHIFT_CONST(7)
#define EIC_DIST_GICD_SPISR4_0_SPI135_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI135_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI135_RANGE                     7:7
#define EIC_DIST_GICD_SPISR4_0_SPI135_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI135_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI135_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI135_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI135_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI134_SHIFT                     _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_SPISR4_0_SPI134_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI134_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI134_RANGE                     6:6
#define EIC_DIST_GICD_SPISR4_0_SPI134_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI134_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI134_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI134_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI134_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI133_SHIFT                     _MK_SHIFT_CONST(5)
#define EIC_DIST_GICD_SPISR4_0_SPI133_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI133_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI133_RANGE                     5:5
#define EIC_DIST_GICD_SPISR4_0_SPI133_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI133_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI133_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI133_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI133_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI132_SHIFT                     _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_SPISR4_0_SPI132_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI132_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI132_RANGE                     4:4
#define EIC_DIST_GICD_SPISR4_0_SPI132_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI132_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI132_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI132_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI132_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI131_SHIFT                     _MK_SHIFT_CONST(3)
#define EIC_DIST_GICD_SPISR4_0_SPI131_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI131_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI131_RANGE                     3:3
#define EIC_DIST_GICD_SPISR4_0_SPI131_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI131_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI131_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI131_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI131_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI130_SHIFT                     _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_SPISR4_0_SPI130_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI130_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI130_RANGE                     2:2
#define EIC_DIST_GICD_SPISR4_0_SPI130_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI130_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI130_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI130_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI130_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI129_SHIFT                     _MK_SHIFT_CONST(1)
#define EIC_DIST_GICD_SPISR4_0_SPI129_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI129_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI129_RANGE                     1:1
#define EIC_DIST_GICD_SPISR4_0_SPI129_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI129_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI129_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI129_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI129_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR4_0_SPI128_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_SPISR4_0_SPI128_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR4_0_SPI128_SHIFT)
#define EIC_DIST_GICD_SPISR4_0_SPI128_RANGE                     0:0
#define EIC_DIST_GICD_SPISR4_0_SPI128_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR4_0_SPI128_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI128_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI128_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR4_0_SPI128_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_SPISR5_0
#define EIC_DIST_GICD_SPISR5_0                  _MK_ADDR_CONST(0x1d18)
#define EIC_DIST_GICD_SPISR5_0_SECURE                   0x0
#define EIC_DIST_GICD_SPISR5_0_SCR                      0
#define EIC_DIST_GICD_SPISR5_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_SPISR5_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_SPISR5_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI191_SHIFT                     _MK_SHIFT_CONST(31)
#define EIC_DIST_GICD_SPISR5_0_SPI191_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI191_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI191_RANGE                     31:31
#define EIC_DIST_GICD_SPISR5_0_SPI191_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI191_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI191_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI191_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI191_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI190_SHIFT                     _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_SPISR5_0_SPI190_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI190_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI190_RANGE                     30:30
#define EIC_DIST_GICD_SPISR5_0_SPI190_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI190_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI190_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI190_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI190_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI189_SHIFT                     _MK_SHIFT_CONST(29)
#define EIC_DIST_GICD_SPISR5_0_SPI189_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI189_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI189_RANGE                     29:29
#define EIC_DIST_GICD_SPISR5_0_SPI189_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI189_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI189_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI189_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI189_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI188_SHIFT                     _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_SPISR5_0_SPI188_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI188_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI188_RANGE                     28:28
#define EIC_DIST_GICD_SPISR5_0_SPI188_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI188_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI188_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI188_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI188_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI187_SHIFT                     _MK_SHIFT_CONST(27)
#define EIC_DIST_GICD_SPISR5_0_SPI187_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI187_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI187_RANGE                     27:27
#define EIC_DIST_GICD_SPISR5_0_SPI187_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI187_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI187_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI187_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI187_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI186_SHIFT                     _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_SPISR5_0_SPI186_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI186_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI186_RANGE                     26:26
#define EIC_DIST_GICD_SPISR5_0_SPI186_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI186_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI186_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI186_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI186_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI185_SHIFT                     _MK_SHIFT_CONST(25)
#define EIC_DIST_GICD_SPISR5_0_SPI185_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI185_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI185_RANGE                     25:25
#define EIC_DIST_GICD_SPISR5_0_SPI185_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI185_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI185_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI185_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI185_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI184_SHIFT                     _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_SPISR5_0_SPI184_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI184_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI184_RANGE                     24:24
#define EIC_DIST_GICD_SPISR5_0_SPI184_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI184_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI184_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI184_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI184_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI183_SHIFT                     _MK_SHIFT_CONST(23)
#define EIC_DIST_GICD_SPISR5_0_SPI183_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI183_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI183_RANGE                     23:23
#define EIC_DIST_GICD_SPISR5_0_SPI183_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI183_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI183_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI183_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI183_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI182_SHIFT                     _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_SPISR5_0_SPI182_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI182_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI182_RANGE                     22:22
#define EIC_DIST_GICD_SPISR5_0_SPI182_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI182_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI182_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI182_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI182_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI181_SHIFT                     _MK_SHIFT_CONST(21)
#define EIC_DIST_GICD_SPISR5_0_SPI181_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI181_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI181_RANGE                     21:21
#define EIC_DIST_GICD_SPISR5_0_SPI181_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI181_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI181_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI181_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI181_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI180_SHIFT                     _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_SPISR5_0_SPI180_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI180_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI180_RANGE                     20:20
#define EIC_DIST_GICD_SPISR5_0_SPI180_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI180_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI180_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI180_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI180_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI179_SHIFT                     _MK_SHIFT_CONST(19)
#define EIC_DIST_GICD_SPISR5_0_SPI179_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI179_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI179_RANGE                     19:19
#define EIC_DIST_GICD_SPISR5_0_SPI179_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI179_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI179_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI179_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI179_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI178_SHIFT                     _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_SPISR5_0_SPI178_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI178_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI178_RANGE                     18:18
#define EIC_DIST_GICD_SPISR5_0_SPI178_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI178_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI178_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI178_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI178_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI177_SHIFT                     _MK_SHIFT_CONST(17)
#define EIC_DIST_GICD_SPISR5_0_SPI177_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI177_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI177_RANGE                     17:17
#define EIC_DIST_GICD_SPISR5_0_SPI177_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI177_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI177_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI177_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI177_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI176_SHIFT                     _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_SPISR5_0_SPI176_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI176_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI176_RANGE                     16:16
#define EIC_DIST_GICD_SPISR5_0_SPI176_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI176_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI176_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI176_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI176_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI175_SHIFT                     _MK_SHIFT_CONST(15)
#define EIC_DIST_GICD_SPISR5_0_SPI175_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI175_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI175_RANGE                     15:15
#define EIC_DIST_GICD_SPISR5_0_SPI175_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI175_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI175_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI175_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI175_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI174_SHIFT                     _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_SPISR5_0_SPI174_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI174_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI174_RANGE                     14:14
#define EIC_DIST_GICD_SPISR5_0_SPI174_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI174_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI174_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI174_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI174_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI173_SHIFT                     _MK_SHIFT_CONST(13)
#define EIC_DIST_GICD_SPISR5_0_SPI173_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI173_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI173_RANGE                     13:13
#define EIC_DIST_GICD_SPISR5_0_SPI173_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI173_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI173_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI173_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI173_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI172_SHIFT                     _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_SPISR5_0_SPI172_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI172_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI172_RANGE                     12:12
#define EIC_DIST_GICD_SPISR5_0_SPI172_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI172_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI172_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI172_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI172_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI171_SHIFT                     _MK_SHIFT_CONST(11)
#define EIC_DIST_GICD_SPISR5_0_SPI171_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI171_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI171_RANGE                     11:11
#define EIC_DIST_GICD_SPISR5_0_SPI171_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI171_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI171_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI171_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI171_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI170_SHIFT                     _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_SPISR5_0_SPI170_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI170_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI170_RANGE                     10:10
#define EIC_DIST_GICD_SPISR5_0_SPI170_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI170_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI170_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI170_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI170_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI169_SHIFT                     _MK_SHIFT_CONST(9)
#define EIC_DIST_GICD_SPISR5_0_SPI169_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI169_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI169_RANGE                     9:9
#define EIC_DIST_GICD_SPISR5_0_SPI169_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI169_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI169_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI169_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI169_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI168_SHIFT                     _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_SPISR5_0_SPI168_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI168_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI168_RANGE                     8:8
#define EIC_DIST_GICD_SPISR5_0_SPI168_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI168_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI168_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI168_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI168_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI167_SHIFT                     _MK_SHIFT_CONST(7)
#define EIC_DIST_GICD_SPISR5_0_SPI167_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI167_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI167_RANGE                     7:7
#define EIC_DIST_GICD_SPISR5_0_SPI167_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI167_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI167_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI167_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI167_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI166_SHIFT                     _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_SPISR5_0_SPI166_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI166_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI166_RANGE                     6:6
#define EIC_DIST_GICD_SPISR5_0_SPI166_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI166_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI166_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI166_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI166_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI165_SHIFT                     _MK_SHIFT_CONST(5)
#define EIC_DIST_GICD_SPISR5_0_SPI165_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI165_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI165_RANGE                     5:5
#define EIC_DIST_GICD_SPISR5_0_SPI165_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI165_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI165_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI165_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI165_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI164_SHIFT                     _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_SPISR5_0_SPI164_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI164_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI164_RANGE                     4:4
#define EIC_DIST_GICD_SPISR5_0_SPI164_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI164_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI164_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI164_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI164_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI163_SHIFT                     _MK_SHIFT_CONST(3)
#define EIC_DIST_GICD_SPISR5_0_SPI163_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI163_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI163_RANGE                     3:3
#define EIC_DIST_GICD_SPISR5_0_SPI163_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI163_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI163_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI163_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI163_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI162_SHIFT                     _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_SPISR5_0_SPI162_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI162_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI162_RANGE                     2:2
#define EIC_DIST_GICD_SPISR5_0_SPI162_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI162_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI162_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI162_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI162_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI161_SHIFT                     _MK_SHIFT_CONST(1)
#define EIC_DIST_GICD_SPISR5_0_SPI161_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI161_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI161_RANGE                     1:1
#define EIC_DIST_GICD_SPISR5_0_SPI161_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI161_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI161_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI161_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI161_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR5_0_SPI160_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_SPISR5_0_SPI160_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR5_0_SPI160_SHIFT)
#define EIC_DIST_GICD_SPISR5_0_SPI160_RANGE                     0:0
#define EIC_DIST_GICD_SPISR5_0_SPI160_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR5_0_SPI160_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI160_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI160_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR5_0_SPI160_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_SPISR6_0
#define EIC_DIST_GICD_SPISR6_0                  _MK_ADDR_CONST(0x1d1c)
#define EIC_DIST_GICD_SPISR6_0_SECURE                   0x0
#define EIC_DIST_GICD_SPISR6_0_SCR                      0
#define EIC_DIST_GICD_SPISR6_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_SPISR6_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_SPISR6_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI223_SHIFT                     _MK_SHIFT_CONST(31)
#define EIC_DIST_GICD_SPISR6_0_SPI223_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI223_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI223_RANGE                     31:31
#define EIC_DIST_GICD_SPISR6_0_SPI223_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI223_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI223_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI223_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI223_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI222_SHIFT                     _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_SPISR6_0_SPI222_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI222_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI222_RANGE                     30:30
#define EIC_DIST_GICD_SPISR6_0_SPI222_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI222_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI222_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI222_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI222_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI221_SHIFT                     _MK_SHIFT_CONST(29)
#define EIC_DIST_GICD_SPISR6_0_SPI221_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI221_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI221_RANGE                     29:29
#define EIC_DIST_GICD_SPISR6_0_SPI221_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI221_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI221_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI221_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI221_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI220_SHIFT                     _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_SPISR6_0_SPI220_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI220_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI220_RANGE                     28:28
#define EIC_DIST_GICD_SPISR6_0_SPI220_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI220_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI220_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI220_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI220_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI219_SHIFT                     _MK_SHIFT_CONST(27)
#define EIC_DIST_GICD_SPISR6_0_SPI219_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI219_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI219_RANGE                     27:27
#define EIC_DIST_GICD_SPISR6_0_SPI219_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI219_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI219_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI219_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI219_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI218_SHIFT                     _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_SPISR6_0_SPI218_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI218_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI218_RANGE                     26:26
#define EIC_DIST_GICD_SPISR6_0_SPI218_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI218_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI218_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI218_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI218_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI217_SHIFT                     _MK_SHIFT_CONST(25)
#define EIC_DIST_GICD_SPISR6_0_SPI217_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI217_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI217_RANGE                     25:25
#define EIC_DIST_GICD_SPISR6_0_SPI217_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI217_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI217_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI217_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI217_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI216_SHIFT                     _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_SPISR6_0_SPI216_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI216_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI216_RANGE                     24:24
#define EIC_DIST_GICD_SPISR6_0_SPI216_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI216_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI216_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI216_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI216_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI215_SHIFT                     _MK_SHIFT_CONST(23)
#define EIC_DIST_GICD_SPISR6_0_SPI215_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI215_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI215_RANGE                     23:23
#define EIC_DIST_GICD_SPISR6_0_SPI215_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI215_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI215_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI215_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI215_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI214_SHIFT                     _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_SPISR6_0_SPI214_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI214_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI214_RANGE                     22:22
#define EIC_DIST_GICD_SPISR6_0_SPI214_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI214_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI214_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI214_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI214_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI213_SHIFT                     _MK_SHIFT_CONST(21)
#define EIC_DIST_GICD_SPISR6_0_SPI213_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI213_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI213_RANGE                     21:21
#define EIC_DIST_GICD_SPISR6_0_SPI213_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI213_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI213_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI213_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI213_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI212_SHIFT                     _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_SPISR6_0_SPI212_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI212_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI212_RANGE                     20:20
#define EIC_DIST_GICD_SPISR6_0_SPI212_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI212_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI212_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI212_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI212_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI211_SHIFT                     _MK_SHIFT_CONST(19)
#define EIC_DIST_GICD_SPISR6_0_SPI211_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI211_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI211_RANGE                     19:19
#define EIC_DIST_GICD_SPISR6_0_SPI211_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI211_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI211_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI211_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI211_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI210_SHIFT                     _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_SPISR6_0_SPI210_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI210_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI210_RANGE                     18:18
#define EIC_DIST_GICD_SPISR6_0_SPI210_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI210_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI210_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI210_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI210_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI209_SHIFT                     _MK_SHIFT_CONST(17)
#define EIC_DIST_GICD_SPISR6_0_SPI209_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI209_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI209_RANGE                     17:17
#define EIC_DIST_GICD_SPISR6_0_SPI209_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI209_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI209_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI209_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI209_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI208_SHIFT                     _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_SPISR6_0_SPI208_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI208_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI208_RANGE                     16:16
#define EIC_DIST_GICD_SPISR6_0_SPI208_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI208_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI208_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI208_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI208_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI207_SHIFT                     _MK_SHIFT_CONST(15)
#define EIC_DIST_GICD_SPISR6_0_SPI207_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI207_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI207_RANGE                     15:15
#define EIC_DIST_GICD_SPISR6_0_SPI207_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI207_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI207_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI207_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI207_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI206_SHIFT                     _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_SPISR6_0_SPI206_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI206_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI206_RANGE                     14:14
#define EIC_DIST_GICD_SPISR6_0_SPI206_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI206_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI206_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI206_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI206_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI205_SHIFT                     _MK_SHIFT_CONST(13)
#define EIC_DIST_GICD_SPISR6_0_SPI205_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI205_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI205_RANGE                     13:13
#define EIC_DIST_GICD_SPISR6_0_SPI205_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI205_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI205_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI205_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI205_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI204_SHIFT                     _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_SPISR6_0_SPI204_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI204_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI204_RANGE                     12:12
#define EIC_DIST_GICD_SPISR6_0_SPI204_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI204_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI204_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI204_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI204_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI203_SHIFT                     _MK_SHIFT_CONST(11)
#define EIC_DIST_GICD_SPISR6_0_SPI203_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI203_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI203_RANGE                     11:11
#define EIC_DIST_GICD_SPISR6_0_SPI203_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI203_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI203_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI203_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI203_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI202_SHIFT                     _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_SPISR6_0_SPI202_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI202_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI202_RANGE                     10:10
#define EIC_DIST_GICD_SPISR6_0_SPI202_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI202_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI202_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI202_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI202_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI201_SHIFT                     _MK_SHIFT_CONST(9)
#define EIC_DIST_GICD_SPISR6_0_SPI201_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI201_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI201_RANGE                     9:9
#define EIC_DIST_GICD_SPISR6_0_SPI201_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI201_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI201_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI201_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI201_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI200_SHIFT                     _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_SPISR6_0_SPI200_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI200_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI200_RANGE                     8:8
#define EIC_DIST_GICD_SPISR6_0_SPI200_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI200_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI200_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI200_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI200_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI199_SHIFT                     _MK_SHIFT_CONST(7)
#define EIC_DIST_GICD_SPISR6_0_SPI199_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI199_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI199_RANGE                     7:7
#define EIC_DIST_GICD_SPISR6_0_SPI199_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI199_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI199_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI199_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI199_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI198_SHIFT                     _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_SPISR6_0_SPI198_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI198_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI198_RANGE                     6:6
#define EIC_DIST_GICD_SPISR6_0_SPI198_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI198_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI198_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI198_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI198_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI197_SHIFT                     _MK_SHIFT_CONST(5)
#define EIC_DIST_GICD_SPISR6_0_SPI197_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI197_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI197_RANGE                     5:5
#define EIC_DIST_GICD_SPISR6_0_SPI197_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI197_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI197_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI197_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI197_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI196_SHIFT                     _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_SPISR6_0_SPI196_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI196_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI196_RANGE                     4:4
#define EIC_DIST_GICD_SPISR6_0_SPI196_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI196_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI196_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI196_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI196_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI195_SHIFT                     _MK_SHIFT_CONST(3)
#define EIC_DIST_GICD_SPISR6_0_SPI195_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI195_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI195_RANGE                     3:3
#define EIC_DIST_GICD_SPISR6_0_SPI195_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI195_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI195_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI195_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI195_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI194_SHIFT                     _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_SPISR6_0_SPI194_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI194_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI194_RANGE                     2:2
#define EIC_DIST_GICD_SPISR6_0_SPI194_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI194_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI194_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI194_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI194_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI193_SHIFT                     _MK_SHIFT_CONST(1)
#define EIC_DIST_GICD_SPISR6_0_SPI193_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI193_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI193_RANGE                     1:1
#define EIC_DIST_GICD_SPISR6_0_SPI193_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI193_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI193_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI193_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI193_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR6_0_SPI192_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_SPISR6_0_SPI192_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR6_0_SPI192_SHIFT)
#define EIC_DIST_GICD_SPISR6_0_SPI192_RANGE                     0:0
#define EIC_DIST_GICD_SPISR6_0_SPI192_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR6_0_SPI192_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI192_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI192_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR6_0_SPI192_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_SPISR7_0
#define EIC_DIST_GICD_SPISR7_0                  _MK_ADDR_CONST(0x1d20)
#define EIC_DIST_GICD_SPISR7_0_SECURE                   0x0
#define EIC_DIST_GICD_SPISR7_0_SCR                      0
#define EIC_DIST_GICD_SPISR7_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_SPISR7_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_SPISR7_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI255_SHIFT                     _MK_SHIFT_CONST(31)
#define EIC_DIST_GICD_SPISR7_0_SPI255_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI255_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI255_RANGE                     31:31
#define EIC_DIST_GICD_SPISR7_0_SPI255_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI255_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI255_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI255_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI255_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI254_SHIFT                     _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_SPISR7_0_SPI254_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI254_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI254_RANGE                     30:30
#define EIC_DIST_GICD_SPISR7_0_SPI254_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI254_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI254_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI254_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI254_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI253_SHIFT                     _MK_SHIFT_CONST(29)
#define EIC_DIST_GICD_SPISR7_0_SPI253_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI253_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI253_RANGE                     29:29
#define EIC_DIST_GICD_SPISR7_0_SPI253_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI253_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI253_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI253_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI253_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI252_SHIFT                     _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_SPISR7_0_SPI252_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI252_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI252_RANGE                     28:28
#define EIC_DIST_GICD_SPISR7_0_SPI252_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI252_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI252_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI252_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI252_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI251_SHIFT                     _MK_SHIFT_CONST(27)
#define EIC_DIST_GICD_SPISR7_0_SPI251_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI251_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI251_RANGE                     27:27
#define EIC_DIST_GICD_SPISR7_0_SPI251_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI251_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI251_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI251_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI251_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI250_SHIFT                     _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_SPISR7_0_SPI250_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI250_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI250_RANGE                     26:26
#define EIC_DIST_GICD_SPISR7_0_SPI250_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI250_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI250_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI250_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI250_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI249_SHIFT                     _MK_SHIFT_CONST(25)
#define EIC_DIST_GICD_SPISR7_0_SPI249_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI249_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI249_RANGE                     25:25
#define EIC_DIST_GICD_SPISR7_0_SPI249_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI249_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI249_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI249_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI249_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI248_SHIFT                     _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_SPISR7_0_SPI248_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI248_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI248_RANGE                     24:24
#define EIC_DIST_GICD_SPISR7_0_SPI248_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI248_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI248_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI248_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI248_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI247_SHIFT                     _MK_SHIFT_CONST(23)
#define EIC_DIST_GICD_SPISR7_0_SPI247_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI247_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI247_RANGE                     23:23
#define EIC_DIST_GICD_SPISR7_0_SPI247_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI247_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI247_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI247_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI247_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI246_SHIFT                     _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_SPISR7_0_SPI246_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI246_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI246_RANGE                     22:22
#define EIC_DIST_GICD_SPISR7_0_SPI246_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI246_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI246_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI246_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI246_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI245_SHIFT                     _MK_SHIFT_CONST(21)
#define EIC_DIST_GICD_SPISR7_0_SPI245_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI245_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI245_RANGE                     21:21
#define EIC_DIST_GICD_SPISR7_0_SPI245_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI245_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI245_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI245_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI245_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI244_SHIFT                     _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_SPISR7_0_SPI244_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI244_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI244_RANGE                     20:20
#define EIC_DIST_GICD_SPISR7_0_SPI244_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI244_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI244_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI244_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI244_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI243_SHIFT                     _MK_SHIFT_CONST(19)
#define EIC_DIST_GICD_SPISR7_0_SPI243_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI243_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI243_RANGE                     19:19
#define EIC_DIST_GICD_SPISR7_0_SPI243_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI243_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI243_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI243_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI243_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI242_SHIFT                     _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_SPISR7_0_SPI242_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI242_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI242_RANGE                     18:18
#define EIC_DIST_GICD_SPISR7_0_SPI242_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI242_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI242_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI242_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI242_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI241_SHIFT                     _MK_SHIFT_CONST(17)
#define EIC_DIST_GICD_SPISR7_0_SPI241_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI241_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI241_RANGE                     17:17
#define EIC_DIST_GICD_SPISR7_0_SPI241_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI241_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI241_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI241_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI241_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI240_SHIFT                     _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_SPISR7_0_SPI240_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI240_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI240_RANGE                     16:16
#define EIC_DIST_GICD_SPISR7_0_SPI240_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI240_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI240_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI240_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI240_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI239_SHIFT                     _MK_SHIFT_CONST(15)
#define EIC_DIST_GICD_SPISR7_0_SPI239_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI239_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI239_RANGE                     15:15
#define EIC_DIST_GICD_SPISR7_0_SPI239_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI239_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI239_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI239_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI239_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI238_SHIFT                     _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_SPISR7_0_SPI238_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI238_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI238_RANGE                     14:14
#define EIC_DIST_GICD_SPISR7_0_SPI238_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI238_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI238_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI238_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI238_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI237_SHIFT                     _MK_SHIFT_CONST(13)
#define EIC_DIST_GICD_SPISR7_0_SPI237_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI237_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI237_RANGE                     13:13
#define EIC_DIST_GICD_SPISR7_0_SPI237_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI237_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI237_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI237_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI237_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI236_SHIFT                     _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_SPISR7_0_SPI236_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI236_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI236_RANGE                     12:12
#define EIC_DIST_GICD_SPISR7_0_SPI236_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI236_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI236_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI236_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI236_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI235_SHIFT                     _MK_SHIFT_CONST(11)
#define EIC_DIST_GICD_SPISR7_0_SPI235_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI235_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI235_RANGE                     11:11
#define EIC_DIST_GICD_SPISR7_0_SPI235_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI235_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI235_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI235_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI235_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI234_SHIFT                     _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_SPISR7_0_SPI234_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI234_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI234_RANGE                     10:10
#define EIC_DIST_GICD_SPISR7_0_SPI234_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI234_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI234_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI234_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI234_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI233_SHIFT                     _MK_SHIFT_CONST(9)
#define EIC_DIST_GICD_SPISR7_0_SPI233_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI233_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI233_RANGE                     9:9
#define EIC_DIST_GICD_SPISR7_0_SPI233_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI233_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI233_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI233_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI233_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI232_SHIFT                     _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_SPISR7_0_SPI232_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI232_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI232_RANGE                     8:8
#define EIC_DIST_GICD_SPISR7_0_SPI232_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI232_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI232_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI232_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI232_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI231_SHIFT                     _MK_SHIFT_CONST(7)
#define EIC_DIST_GICD_SPISR7_0_SPI231_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI231_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI231_RANGE                     7:7
#define EIC_DIST_GICD_SPISR7_0_SPI231_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI231_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI231_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI231_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI231_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI230_SHIFT                     _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_SPISR7_0_SPI230_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI230_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI230_RANGE                     6:6
#define EIC_DIST_GICD_SPISR7_0_SPI230_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI230_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI230_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI230_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI230_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI229_SHIFT                     _MK_SHIFT_CONST(5)
#define EIC_DIST_GICD_SPISR7_0_SPI229_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI229_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI229_RANGE                     5:5
#define EIC_DIST_GICD_SPISR7_0_SPI229_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI229_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI229_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI229_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI229_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI228_SHIFT                     _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_SPISR7_0_SPI228_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI228_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI228_RANGE                     4:4
#define EIC_DIST_GICD_SPISR7_0_SPI228_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI228_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI228_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI228_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI228_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI227_SHIFT                     _MK_SHIFT_CONST(3)
#define EIC_DIST_GICD_SPISR7_0_SPI227_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI227_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI227_RANGE                     3:3
#define EIC_DIST_GICD_SPISR7_0_SPI227_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI227_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI227_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI227_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI227_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI226_SHIFT                     _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_SPISR7_0_SPI226_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI226_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI226_RANGE                     2:2
#define EIC_DIST_GICD_SPISR7_0_SPI226_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI226_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI226_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI226_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI226_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI225_SHIFT                     _MK_SHIFT_CONST(1)
#define EIC_DIST_GICD_SPISR7_0_SPI225_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI225_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI225_RANGE                     1:1
#define EIC_DIST_GICD_SPISR7_0_SPI225_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI225_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI225_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI225_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI225_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR7_0_SPI224_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_SPISR7_0_SPI224_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR7_0_SPI224_SHIFT)
#define EIC_DIST_GICD_SPISR7_0_SPI224_RANGE                     0:0
#define EIC_DIST_GICD_SPISR7_0_SPI224_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR7_0_SPI224_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI224_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI224_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR7_0_SPI224_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_SPISR8_0
#define EIC_DIST_GICD_SPISR8_0                  _MK_ADDR_CONST(0x1d24)
#define EIC_DIST_GICD_SPISR8_0_SECURE                   0x0
#define EIC_DIST_GICD_SPISR8_0_SCR                      0
#define EIC_DIST_GICD_SPISR8_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_SPISR8_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_SPISR8_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI287_SHIFT                     _MK_SHIFT_CONST(31)
#define EIC_DIST_GICD_SPISR8_0_SPI287_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI287_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI287_RANGE                     31:31
#define EIC_DIST_GICD_SPISR8_0_SPI287_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI287_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI287_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI287_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI287_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI286_SHIFT                     _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_SPISR8_0_SPI286_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI286_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI286_RANGE                     30:30
#define EIC_DIST_GICD_SPISR8_0_SPI286_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI286_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI286_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI286_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI286_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI285_SHIFT                     _MK_SHIFT_CONST(29)
#define EIC_DIST_GICD_SPISR8_0_SPI285_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI285_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI285_RANGE                     29:29
#define EIC_DIST_GICD_SPISR8_0_SPI285_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI285_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI285_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI285_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI285_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI284_SHIFT                     _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_SPISR8_0_SPI284_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI284_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI284_RANGE                     28:28
#define EIC_DIST_GICD_SPISR8_0_SPI284_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI284_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI284_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI284_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI284_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI283_SHIFT                     _MK_SHIFT_CONST(27)
#define EIC_DIST_GICD_SPISR8_0_SPI283_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI283_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI283_RANGE                     27:27
#define EIC_DIST_GICD_SPISR8_0_SPI283_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI283_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI283_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI283_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI283_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI282_SHIFT                     _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_SPISR8_0_SPI282_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI282_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI282_RANGE                     26:26
#define EIC_DIST_GICD_SPISR8_0_SPI282_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI282_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI282_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI282_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI282_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI281_SHIFT                     _MK_SHIFT_CONST(25)
#define EIC_DIST_GICD_SPISR8_0_SPI281_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI281_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI281_RANGE                     25:25
#define EIC_DIST_GICD_SPISR8_0_SPI281_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI281_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI281_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI281_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI281_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI280_SHIFT                     _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_SPISR8_0_SPI280_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI280_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI280_RANGE                     24:24
#define EIC_DIST_GICD_SPISR8_0_SPI280_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI280_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI280_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI280_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI280_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI279_SHIFT                     _MK_SHIFT_CONST(23)
#define EIC_DIST_GICD_SPISR8_0_SPI279_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI279_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI279_RANGE                     23:23
#define EIC_DIST_GICD_SPISR8_0_SPI279_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI279_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI279_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI279_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI279_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI278_SHIFT                     _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_SPISR8_0_SPI278_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI278_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI278_RANGE                     22:22
#define EIC_DIST_GICD_SPISR8_0_SPI278_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI278_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI278_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI278_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI278_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI277_SHIFT                     _MK_SHIFT_CONST(21)
#define EIC_DIST_GICD_SPISR8_0_SPI277_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI277_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI277_RANGE                     21:21
#define EIC_DIST_GICD_SPISR8_0_SPI277_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI277_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI277_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI277_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI277_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI276_SHIFT                     _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_SPISR8_0_SPI276_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI276_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI276_RANGE                     20:20
#define EIC_DIST_GICD_SPISR8_0_SPI276_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI276_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI276_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI276_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI276_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI275_SHIFT                     _MK_SHIFT_CONST(19)
#define EIC_DIST_GICD_SPISR8_0_SPI275_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI275_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI275_RANGE                     19:19
#define EIC_DIST_GICD_SPISR8_0_SPI275_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI275_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI275_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI275_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI275_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI274_SHIFT                     _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_SPISR8_0_SPI274_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI274_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI274_RANGE                     18:18
#define EIC_DIST_GICD_SPISR8_0_SPI274_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI274_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI274_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI274_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI274_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI273_SHIFT                     _MK_SHIFT_CONST(17)
#define EIC_DIST_GICD_SPISR8_0_SPI273_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI273_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI273_RANGE                     17:17
#define EIC_DIST_GICD_SPISR8_0_SPI273_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI273_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI273_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI273_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI273_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI272_SHIFT                     _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_SPISR8_0_SPI272_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI272_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI272_RANGE                     16:16
#define EIC_DIST_GICD_SPISR8_0_SPI272_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI272_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI272_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI272_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI272_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI271_SHIFT                     _MK_SHIFT_CONST(15)
#define EIC_DIST_GICD_SPISR8_0_SPI271_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI271_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI271_RANGE                     15:15
#define EIC_DIST_GICD_SPISR8_0_SPI271_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI271_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI271_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI271_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI271_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI270_SHIFT                     _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_SPISR8_0_SPI270_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI270_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI270_RANGE                     14:14
#define EIC_DIST_GICD_SPISR8_0_SPI270_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI270_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI270_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI270_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI270_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI269_SHIFT                     _MK_SHIFT_CONST(13)
#define EIC_DIST_GICD_SPISR8_0_SPI269_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI269_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI269_RANGE                     13:13
#define EIC_DIST_GICD_SPISR8_0_SPI269_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI269_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI269_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI269_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI269_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI268_SHIFT                     _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_SPISR8_0_SPI268_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI268_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI268_RANGE                     12:12
#define EIC_DIST_GICD_SPISR8_0_SPI268_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI268_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI268_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI268_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI268_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI267_SHIFT                     _MK_SHIFT_CONST(11)
#define EIC_DIST_GICD_SPISR8_0_SPI267_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI267_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI267_RANGE                     11:11
#define EIC_DIST_GICD_SPISR8_0_SPI267_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI267_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI267_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI267_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI267_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI266_SHIFT                     _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_SPISR8_0_SPI266_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI266_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI266_RANGE                     10:10
#define EIC_DIST_GICD_SPISR8_0_SPI266_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI266_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI266_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI266_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI266_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI265_SHIFT                     _MK_SHIFT_CONST(9)
#define EIC_DIST_GICD_SPISR8_0_SPI265_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI265_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI265_RANGE                     9:9
#define EIC_DIST_GICD_SPISR8_0_SPI265_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI265_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI265_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI265_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI265_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI264_SHIFT                     _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_SPISR8_0_SPI264_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI264_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI264_RANGE                     8:8
#define EIC_DIST_GICD_SPISR8_0_SPI264_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI264_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI264_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI264_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI264_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI263_SHIFT                     _MK_SHIFT_CONST(7)
#define EIC_DIST_GICD_SPISR8_0_SPI263_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI263_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI263_RANGE                     7:7
#define EIC_DIST_GICD_SPISR8_0_SPI263_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI263_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI263_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI263_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI263_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI262_SHIFT                     _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_SPISR8_0_SPI262_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI262_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI262_RANGE                     6:6
#define EIC_DIST_GICD_SPISR8_0_SPI262_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI262_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI262_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI262_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI262_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI261_SHIFT                     _MK_SHIFT_CONST(5)
#define EIC_DIST_GICD_SPISR8_0_SPI261_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI261_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI261_RANGE                     5:5
#define EIC_DIST_GICD_SPISR8_0_SPI261_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI261_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI261_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI261_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI261_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI260_SHIFT                     _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_SPISR8_0_SPI260_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI260_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI260_RANGE                     4:4
#define EIC_DIST_GICD_SPISR8_0_SPI260_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI260_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI260_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI260_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI260_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI259_SHIFT                     _MK_SHIFT_CONST(3)
#define EIC_DIST_GICD_SPISR8_0_SPI259_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI259_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI259_RANGE                     3:3
#define EIC_DIST_GICD_SPISR8_0_SPI259_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI259_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI259_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI259_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI259_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI258_SHIFT                     _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_SPISR8_0_SPI258_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI258_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI258_RANGE                     2:2
#define EIC_DIST_GICD_SPISR8_0_SPI258_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI258_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI258_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI258_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI258_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI257_SHIFT                     _MK_SHIFT_CONST(1)
#define EIC_DIST_GICD_SPISR8_0_SPI257_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI257_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI257_RANGE                     1:1
#define EIC_DIST_GICD_SPISR8_0_SPI257_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI257_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI257_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI257_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI257_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR8_0_SPI256_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_SPISR8_0_SPI256_FIELD                     _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR8_0_SPI256_SHIFT)
#define EIC_DIST_GICD_SPISR8_0_SPI256_RANGE                     0:0
#define EIC_DIST_GICD_SPISR8_0_SPI256_WOFFSET                   0x0
#define EIC_DIST_GICD_SPISR8_0_SPI256_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI256_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI256_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR8_0_SPI256_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_SPISR9_0
#define EIC_DIST_GICD_SPISR9_0                  _MK_ADDR_CONST(0x1d28)
#define EIC_DIST_GICD_SPISR9_0_SECURE                   0x0
#define EIC_DIST_GICD_SPISR9_0_SCR                      0
#define EIC_DIST_GICD_SPISR9_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_SPISR9_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_SPISR9_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX31_SHIFT                        _MK_SHIFT_CONST(31)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX31_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX31_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX31_RANGE                        31:31
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX31_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX31_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX31_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX31_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX31_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX30_SHIFT                        _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX30_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX30_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX30_RANGE                        30:30
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX30_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX30_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX30_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX30_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX30_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX29_SHIFT                        _MK_SHIFT_CONST(29)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX29_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX29_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX29_RANGE                        29:29
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX29_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX29_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX29_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX29_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX29_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX28_SHIFT                        _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX28_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX28_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX28_RANGE                        28:28
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX28_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX28_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX28_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX28_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX28_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX27_SHIFT                        _MK_SHIFT_CONST(27)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX27_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX27_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX27_RANGE                        27:27
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX27_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX27_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX27_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX27_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX27_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX26_SHIFT                        _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX26_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX26_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX26_RANGE                        26:26
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX26_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX26_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX26_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX26_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX26_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX25_SHIFT                        _MK_SHIFT_CONST(25)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX25_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX25_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX25_RANGE                        25:25
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX25_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX25_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX25_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX25_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX25_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX24_SHIFT                        _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX24_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX24_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX24_RANGE                        24:24
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX24_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX24_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX24_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX24_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX24_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX23_SHIFT                        _MK_SHIFT_CONST(23)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX23_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX23_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX23_RANGE                        23:23
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX23_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX23_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX23_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX23_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX23_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX22_SHIFT                        _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX22_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX22_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX22_RANGE                        22:22
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX22_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX22_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX22_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX22_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX22_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX21_SHIFT                        _MK_SHIFT_CONST(21)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX21_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX21_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX21_RANGE                        21:21
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX21_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX21_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX21_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX21_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX21_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX20_SHIFT                        _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX20_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX20_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX20_RANGE                        20:20
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX20_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX20_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX20_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX20_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX20_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX19_SHIFT                        _MK_SHIFT_CONST(19)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX19_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX19_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX19_RANGE                        19:19
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX19_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX19_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX19_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX19_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX19_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX18_SHIFT                        _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX18_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX18_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX18_RANGE                        18:18
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX18_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX18_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX18_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX18_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX18_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX17_SHIFT                        _MK_SHIFT_CONST(17)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX17_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX17_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX17_RANGE                        17:17
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX17_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX17_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX17_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX17_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX17_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX16_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX16_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX16_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX16_RANGE                        16:16
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX16_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX16_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX16_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX16_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX16_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX15_SHIFT                        _MK_SHIFT_CONST(15)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX15_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX15_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX15_RANGE                        15:15
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX15_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX15_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX15_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX15_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX15_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX14_SHIFT                        _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX14_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX14_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX14_RANGE                        14:14
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX14_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX14_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX14_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX14_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX14_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX13_SHIFT                        _MK_SHIFT_CONST(13)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX13_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX13_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX13_RANGE                        13:13
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX13_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX13_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX13_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX13_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX13_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX12_SHIFT                        _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX12_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX12_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX12_RANGE                        12:12
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX12_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX12_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX12_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX12_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX12_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX11_SHIFT                        _MK_SHIFT_CONST(11)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX11_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX11_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX11_RANGE                        11:11
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX11_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX11_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX11_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX11_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX11_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX10_SHIFT                        _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX10_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX10_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX10_RANGE                        10:10
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX10_WOFFSET                      0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX10_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX10_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX10_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX10_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX9_SHIFT                 _MK_SHIFT_CONST(9)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX9_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX9_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX9_RANGE                 9:9
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX9_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX9_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX9_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX9_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX9_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX8_SHIFT                 _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX8_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX8_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX8_RANGE                 8:8
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX8_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX8_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX8_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX8_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX7_SHIFT                 _MK_SHIFT_CONST(7)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX7_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX7_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX7_RANGE                 7:7
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX7_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX7_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX7_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX6_SHIFT                 _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX6_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX6_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX6_RANGE                 6:6
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX6_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX6_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX6_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX5_SHIFT                 _MK_SHIFT_CONST(5)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX5_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX5_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX5_RANGE                 5:5
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX5_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX5_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX5_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX4_SHIFT                 _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX4_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX4_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX4_RANGE                 4:4
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX4_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX4_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX4_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX3_SHIFT                 _MK_SHIFT_CONST(3)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX3_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX3_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX3_RANGE                 3:3
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX3_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX2_SHIFT                 _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX2_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX2_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX2_RANGE                 2:2
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX2_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX1_SHIFT                 _MK_SHIFT_CONST(1)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX1_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX1_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX1_RANGE                 1:1
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX1_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX0_SHIFT                 _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX0_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR9_0_SPICCPLEX0_SHIFT)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX0_RANGE                 0:0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX0_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR9_0_SPICCPLEX0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_SPISR10_0
#define EIC_DIST_GICD_SPISR10_0                 _MK_ADDR_CONST(0x1d2c)
#define EIC_DIST_GICD_SPISR10_0_SECURE                  0x0
#define EIC_DIST_GICD_SPISR10_0_SCR                     0
#define EIC_DIST_GICD_SPISR10_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_SPISR10_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_SPISR10_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB31_SHIFT                 _MK_SHIFT_CONST(31)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB31_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB31_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB31_RANGE                 31:31
#define EIC_DIST_GICD_SPISR10_0_SPICRAB31_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB31_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB31_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB31_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB31_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB30_SHIFT                 _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB30_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB30_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB30_RANGE                 30:30
#define EIC_DIST_GICD_SPISR10_0_SPICRAB30_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB30_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB30_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB30_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB30_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB29_SHIFT                 _MK_SHIFT_CONST(29)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB29_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB29_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB29_RANGE                 29:29
#define EIC_DIST_GICD_SPISR10_0_SPICRAB29_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB29_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB29_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB29_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB29_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB28_SHIFT                 _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB28_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB28_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB28_RANGE                 28:28
#define EIC_DIST_GICD_SPISR10_0_SPICRAB28_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB28_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB28_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB28_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB28_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB27_SHIFT                 _MK_SHIFT_CONST(27)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB27_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB27_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB27_RANGE                 27:27
#define EIC_DIST_GICD_SPISR10_0_SPICRAB27_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB27_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB27_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB27_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB27_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB26_SHIFT                 _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB26_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB26_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB26_RANGE                 26:26
#define EIC_DIST_GICD_SPISR10_0_SPICRAB26_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB26_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB26_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB26_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB26_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB25_SHIFT                 _MK_SHIFT_CONST(25)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB25_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB25_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB25_RANGE                 25:25
#define EIC_DIST_GICD_SPISR10_0_SPICRAB25_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB25_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB25_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB25_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB25_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB24_SHIFT                 _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB24_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB24_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB24_RANGE                 24:24
#define EIC_DIST_GICD_SPISR10_0_SPICRAB24_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB24_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB24_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB24_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB24_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB23_SHIFT                 _MK_SHIFT_CONST(23)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB23_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB23_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB23_RANGE                 23:23
#define EIC_DIST_GICD_SPISR10_0_SPICRAB23_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB23_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB23_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB23_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB23_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB22_SHIFT                 _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB22_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB22_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB22_RANGE                 22:22
#define EIC_DIST_GICD_SPISR10_0_SPICRAB22_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB22_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB22_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB22_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB22_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB21_SHIFT                 _MK_SHIFT_CONST(21)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB21_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB21_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB21_RANGE                 21:21
#define EIC_DIST_GICD_SPISR10_0_SPICRAB21_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB21_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB21_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB21_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB21_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB20_SHIFT                 _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB20_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB20_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB20_RANGE                 20:20
#define EIC_DIST_GICD_SPISR10_0_SPICRAB20_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB20_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB20_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB20_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB20_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB19_SHIFT                 _MK_SHIFT_CONST(19)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB19_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB19_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB19_RANGE                 19:19
#define EIC_DIST_GICD_SPISR10_0_SPICRAB19_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB19_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB19_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB19_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB19_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB18_SHIFT                 _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB18_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB18_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB18_RANGE                 18:18
#define EIC_DIST_GICD_SPISR10_0_SPICRAB18_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB18_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB18_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB18_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB18_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB17_SHIFT                 _MK_SHIFT_CONST(17)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB17_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB17_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB17_RANGE                 17:17
#define EIC_DIST_GICD_SPISR10_0_SPICRAB17_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB17_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB17_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB17_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB17_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB16_SHIFT                 _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB16_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB16_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB16_RANGE                 16:16
#define EIC_DIST_GICD_SPISR10_0_SPICRAB16_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB16_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB16_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB16_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB16_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB15_SHIFT                 _MK_SHIFT_CONST(15)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB15_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB15_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB15_RANGE                 15:15
#define EIC_DIST_GICD_SPISR10_0_SPICRAB15_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB15_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB15_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB15_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB15_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB14_SHIFT                 _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB14_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB14_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB14_RANGE                 14:14
#define EIC_DIST_GICD_SPISR10_0_SPICRAB14_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB14_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB14_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB14_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB14_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB13_SHIFT                 _MK_SHIFT_CONST(13)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB13_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB13_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB13_RANGE                 13:13
#define EIC_DIST_GICD_SPISR10_0_SPICRAB13_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB13_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB13_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB13_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB13_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB12_SHIFT                 _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB12_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB12_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB12_RANGE                 12:12
#define EIC_DIST_GICD_SPISR10_0_SPICRAB12_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB12_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB12_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB12_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB11_SHIFT                 _MK_SHIFT_CONST(11)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB11_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB11_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB11_RANGE                 11:11
#define EIC_DIST_GICD_SPISR10_0_SPICRAB11_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB11_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB11_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB11_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB10_SHIFT                 _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB10_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB10_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB10_RANGE                 10:10
#define EIC_DIST_GICD_SPISR10_0_SPICRAB10_WOFFSET                       0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB10_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB10_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB10_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB9_SHIFT                  _MK_SHIFT_CONST(9)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB9_FIELD                  _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB9_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB9_RANGE                  9:9
#define EIC_DIST_GICD_SPISR10_0_SPICRAB9_WOFFSET                        0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB9_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB9_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB9_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB9_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB8_SHIFT                  _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB8_FIELD                  _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB8_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB8_RANGE                  8:8
#define EIC_DIST_GICD_SPISR10_0_SPICRAB8_WOFFSET                        0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB8_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB8_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB8_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB8_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB7_SHIFT                  _MK_SHIFT_CONST(7)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB7_FIELD                  _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB7_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB7_RANGE                  7:7
#define EIC_DIST_GICD_SPISR10_0_SPICRAB7_WOFFSET                        0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB7_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB7_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB6_SHIFT                  _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB6_FIELD                  _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB6_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB6_RANGE                  6:6
#define EIC_DIST_GICD_SPISR10_0_SPICRAB6_WOFFSET                        0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB6_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB6_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB5_SHIFT                  _MK_SHIFT_CONST(5)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB5_FIELD                  _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB5_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB5_RANGE                  5:5
#define EIC_DIST_GICD_SPISR10_0_SPICRAB5_WOFFSET                        0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB5_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB5_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB4_SHIFT                  _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB4_FIELD                  _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB4_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB4_RANGE                  4:4
#define EIC_DIST_GICD_SPISR10_0_SPICRAB4_WOFFSET                        0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB4_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB4_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB3_SHIFT                  _MK_SHIFT_CONST(3)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB3_FIELD                  _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB3_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB3_RANGE                  3:3
#define EIC_DIST_GICD_SPISR10_0_SPICRAB3_WOFFSET                        0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB3_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB2_SHIFT                  _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB2_FIELD                  _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB2_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB2_RANGE                  2:2
#define EIC_DIST_GICD_SPISR10_0_SPICRAB2_WOFFSET                        0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB1_SHIFT                  _MK_SHIFT_CONST(1)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB1_FIELD                  _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB1_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB1_RANGE                  1:1
#define EIC_DIST_GICD_SPISR10_0_SPICRAB1_WOFFSET                        0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPISR10_0_SPICRAB0_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB0_FIELD                  _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SPISR10_0_SPICRAB0_SHIFT)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB0_RANGE                  0:0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB0_WOFFSET                        0x0
#define EIC_DIST_GICD_SPISR10_0_SPICRAB0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPISR10_0_SPICRAB0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 7472 [0x1d30]

// Reserved address 7476 [0x1d34]

// Reserved address 7480 [0x1d38]

// Reserved address 7484 [0x1d3c]

// Reserved address 7488 [0x1d40]

// Reserved address 7492 [0x1d44]

// Reserved address 7496 [0x1d48]

// Reserved address 7500 [0x1d4c]

// Reserved address 7504 [0x1d50]

// Reserved address 7508 [0x1d54]

// Reserved address 7512 [0x1d58]

// Reserved address 7516 [0x1d5c]

// Reserved address 7520 [0x1d60]

// Reserved address 7524 [0x1d64]

// Reserved address 7528 [0x1d68]

// Reserved address 7532 [0x1d6c]

// Reserved address 7536 [0x1d70]

// Reserved address 7540 [0x1d74]

// Reserved address 7544 [0x1d78]

// Reserved address 7548 [0x1d7c]

// Reserved address 7552 [0x1d80]

// Reserved address 7556 [0x1d84]

// Reserved address 7560 [0x1d88]

// Reserved address 7564 [0x1d8c]

// Reserved address 7568 [0x1d90]

// Reserved address 7572 [0x1d94]

// Reserved address 7576 [0x1d98]

// Reserved address 7580 [0x1d9c]

// Reserved address 7584 [0x1da0]

// Reserved address 7588 [0x1da4]

// Reserved address 7592 [0x1da8]

// Reserved address 7596 [0x1dac]

// Reserved address 7600 [0x1db0]

// Reserved address 7604 [0x1db4]

// Reserved address 7608 [0x1db8]

// Reserved address 7612 [0x1dbc]

// Reserved address 7616 [0x1dc0]

// Reserved address 7620 [0x1dc4]

// Reserved address 7624 [0x1dc8]

// Reserved address 7628 [0x1dcc]

// Reserved address 7632 [0x1dd0]

// Reserved address 7636 [0x1dd4]

// Reserved address 7640 [0x1dd8]

// Reserved address 7644 [0x1ddc]

// Reserved address 7648 [0x1de0]

// Reserved address 7652 [0x1de4]

// Reserved address 7656 [0x1de8]

// Reserved address 7660 [0x1dec]

// Reserved address 7664 [0x1df0]

// Reserved address 7668 [0x1df4]

// Reserved address 7672 [0x1df8]

// Reserved address 7676 [0x1dfc]

// Register EIC_DIST_GICD_NSACR0_0
#define EIC_DIST_GICD_NSACR0_0                  _MK_ADDR_CONST(0x1e00)
#define EIC_DIST_GICD_NSACR0_0_SECURE                   0x0
#define EIC_DIST_GICD_NSACR0_0_SCR                      0
#define EIC_DIST_GICD_NSACR0_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_NSACR0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR0_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR0_0_Field_15_SHIFT                   _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR0_0_Field_15_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR0_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR0_0_Field_15_RANGE                   31:30
#define EIC_DIST_GICD_NSACR0_0_Field_15_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR0_0_Field_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_15_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR0_0_Field_14_SHIFT                   _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR0_0_Field_14_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR0_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR0_0_Field_14_RANGE                   29:28
#define EIC_DIST_GICD_NSACR0_0_Field_14_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR0_0_Field_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_14_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR0_0_Field_13_SHIFT                   _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR0_0_Field_13_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR0_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR0_0_Field_13_RANGE                   27:26
#define EIC_DIST_GICD_NSACR0_0_Field_13_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR0_0_Field_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_13_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR0_0_Field_12_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR0_0_Field_12_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR0_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR0_0_Field_12_RANGE                   25:24
#define EIC_DIST_GICD_NSACR0_0_Field_12_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR0_0_Field_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_12_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR0_0_Field_11_SHIFT                   _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR0_0_Field_11_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR0_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR0_0_Field_11_RANGE                   23:22
#define EIC_DIST_GICD_NSACR0_0_Field_11_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR0_0_Field_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR0_0_Field_10_SHIFT                   _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR0_0_Field_10_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR0_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR0_0_Field_10_RANGE                   21:20
#define EIC_DIST_GICD_NSACR0_0_Field_10_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR0_0_Field_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR0_0_Field_9_SHIFT                    _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR0_0_Field_9_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR0_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR0_0_Field_9_RANGE                    19:18
#define EIC_DIST_GICD_NSACR0_0_Field_9_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR0_0_Field_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR0_0_Field_8_SHIFT                    _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR0_0_Field_8_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR0_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR0_0_Field_8_RANGE                    17:16
#define EIC_DIST_GICD_NSACR0_0_Field_8_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR0_0_Field_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR0_0_Field_7_SHIFT                    _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR0_0_Field_7_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR0_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR0_0_Field_7_RANGE                    15:14
#define EIC_DIST_GICD_NSACR0_0_Field_7_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR0_0_Field_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR0_0_Field_6_SHIFT                    _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR0_0_Field_6_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR0_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR0_0_Field_6_RANGE                    13:12
#define EIC_DIST_GICD_NSACR0_0_Field_6_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR0_0_Field_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR0_0_Field_5_SHIFT                    _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR0_0_Field_5_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR0_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR0_0_Field_5_RANGE                    11:10
#define EIC_DIST_GICD_NSACR0_0_Field_5_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR0_0_Field_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR0_0_Field_4_SHIFT                    _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR0_0_Field_4_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR0_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR0_0_Field_4_RANGE                    9:8
#define EIC_DIST_GICD_NSACR0_0_Field_4_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR0_0_Field_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR0_0_Field_3_SHIFT                    _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR0_0_Field_3_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR0_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR0_0_Field_3_RANGE                    7:6
#define EIC_DIST_GICD_NSACR0_0_Field_3_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR0_0_Field_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR0_0_Field_2_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR0_0_Field_2_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR0_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR0_0_Field_2_RANGE                    5:4
#define EIC_DIST_GICD_NSACR0_0_Field_2_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR0_0_Field_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR0_0_Field_1_SHIFT                    _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR0_0_Field_1_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR0_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR0_0_Field_1_RANGE                    3:2
#define EIC_DIST_GICD_NSACR0_0_Field_1_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR0_0_Field_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR0_0_Field_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR0_0_Field_0_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR0_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR0_0_Field_0_RANGE                    1:0
#define EIC_DIST_GICD_NSACR0_0_Field_0_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR0_0_Field_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR0_0_Field_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR1_0
#define EIC_DIST_GICD_NSACR1_0                  _MK_ADDR_CONST(0x1e04)
#define EIC_DIST_GICD_NSACR1_0_SECURE                   0x0
#define EIC_DIST_GICD_NSACR1_0_SCR                      0
#define EIC_DIST_GICD_NSACR1_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_NSACR1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR1_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR1_0_Field_15_SHIFT                   _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR1_0_Field_15_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR1_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR1_0_Field_15_RANGE                   31:30
#define EIC_DIST_GICD_NSACR1_0_Field_15_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR1_0_Field_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_15_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR1_0_Field_14_SHIFT                   _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR1_0_Field_14_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR1_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR1_0_Field_14_RANGE                   29:28
#define EIC_DIST_GICD_NSACR1_0_Field_14_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR1_0_Field_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_14_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR1_0_Field_13_SHIFT                   _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR1_0_Field_13_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR1_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR1_0_Field_13_RANGE                   27:26
#define EIC_DIST_GICD_NSACR1_0_Field_13_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR1_0_Field_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_13_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR1_0_Field_12_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR1_0_Field_12_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR1_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR1_0_Field_12_RANGE                   25:24
#define EIC_DIST_GICD_NSACR1_0_Field_12_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR1_0_Field_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_12_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR1_0_Field_11_SHIFT                   _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR1_0_Field_11_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR1_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR1_0_Field_11_RANGE                   23:22
#define EIC_DIST_GICD_NSACR1_0_Field_11_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR1_0_Field_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR1_0_Field_10_SHIFT                   _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR1_0_Field_10_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR1_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR1_0_Field_10_RANGE                   21:20
#define EIC_DIST_GICD_NSACR1_0_Field_10_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR1_0_Field_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR1_0_Field_9_SHIFT                    _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR1_0_Field_9_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR1_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR1_0_Field_9_RANGE                    19:18
#define EIC_DIST_GICD_NSACR1_0_Field_9_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR1_0_Field_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR1_0_Field_8_SHIFT                    _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR1_0_Field_8_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR1_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR1_0_Field_8_RANGE                    17:16
#define EIC_DIST_GICD_NSACR1_0_Field_8_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR1_0_Field_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR1_0_Field_7_SHIFT                    _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR1_0_Field_7_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR1_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR1_0_Field_7_RANGE                    15:14
#define EIC_DIST_GICD_NSACR1_0_Field_7_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR1_0_Field_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR1_0_Field_6_SHIFT                    _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR1_0_Field_6_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR1_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR1_0_Field_6_RANGE                    13:12
#define EIC_DIST_GICD_NSACR1_0_Field_6_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR1_0_Field_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR1_0_Field_5_SHIFT                    _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR1_0_Field_5_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR1_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR1_0_Field_5_RANGE                    11:10
#define EIC_DIST_GICD_NSACR1_0_Field_5_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR1_0_Field_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR1_0_Field_4_SHIFT                    _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR1_0_Field_4_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR1_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR1_0_Field_4_RANGE                    9:8
#define EIC_DIST_GICD_NSACR1_0_Field_4_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR1_0_Field_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR1_0_Field_3_SHIFT                    _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR1_0_Field_3_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR1_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR1_0_Field_3_RANGE                    7:6
#define EIC_DIST_GICD_NSACR1_0_Field_3_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR1_0_Field_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR1_0_Field_2_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR1_0_Field_2_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR1_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR1_0_Field_2_RANGE                    5:4
#define EIC_DIST_GICD_NSACR1_0_Field_2_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR1_0_Field_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR1_0_Field_1_SHIFT                    _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR1_0_Field_1_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR1_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR1_0_Field_1_RANGE                    3:2
#define EIC_DIST_GICD_NSACR1_0_Field_1_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR1_0_Field_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR1_0_Field_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR1_0_Field_0_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR1_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR1_0_Field_0_RANGE                    1:0
#define EIC_DIST_GICD_NSACR1_0_Field_0_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR1_0_Field_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR1_0_Field_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR2_0
#define EIC_DIST_GICD_NSACR2_0                  _MK_ADDR_CONST(0x1e08)
#define EIC_DIST_GICD_NSACR2_0_SECURE                   0x0
#define EIC_DIST_GICD_NSACR2_0_SCR                      0
#define EIC_DIST_GICD_NSACR2_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_NSACR2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR2_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR2_0_Field_15_SHIFT                   _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR2_0_Field_15_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR2_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR2_0_Field_15_RANGE                   31:30
#define EIC_DIST_GICD_NSACR2_0_Field_15_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR2_0_Field_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_15_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR2_0_Field_14_SHIFT                   _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR2_0_Field_14_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR2_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR2_0_Field_14_RANGE                   29:28
#define EIC_DIST_GICD_NSACR2_0_Field_14_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR2_0_Field_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_14_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR2_0_Field_13_SHIFT                   _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR2_0_Field_13_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR2_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR2_0_Field_13_RANGE                   27:26
#define EIC_DIST_GICD_NSACR2_0_Field_13_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR2_0_Field_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_13_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR2_0_Field_12_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR2_0_Field_12_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR2_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR2_0_Field_12_RANGE                   25:24
#define EIC_DIST_GICD_NSACR2_0_Field_12_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR2_0_Field_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_12_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR2_0_Field_11_SHIFT                   _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR2_0_Field_11_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR2_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR2_0_Field_11_RANGE                   23:22
#define EIC_DIST_GICD_NSACR2_0_Field_11_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR2_0_Field_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR2_0_Field_10_SHIFT                   _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR2_0_Field_10_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR2_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR2_0_Field_10_RANGE                   21:20
#define EIC_DIST_GICD_NSACR2_0_Field_10_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR2_0_Field_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR2_0_Field_9_SHIFT                    _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR2_0_Field_9_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR2_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR2_0_Field_9_RANGE                    19:18
#define EIC_DIST_GICD_NSACR2_0_Field_9_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR2_0_Field_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR2_0_Field_8_SHIFT                    _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR2_0_Field_8_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR2_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR2_0_Field_8_RANGE                    17:16
#define EIC_DIST_GICD_NSACR2_0_Field_8_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR2_0_Field_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR2_0_Field_7_SHIFT                    _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR2_0_Field_7_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR2_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR2_0_Field_7_RANGE                    15:14
#define EIC_DIST_GICD_NSACR2_0_Field_7_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR2_0_Field_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR2_0_Field_6_SHIFT                    _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR2_0_Field_6_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR2_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR2_0_Field_6_RANGE                    13:12
#define EIC_DIST_GICD_NSACR2_0_Field_6_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR2_0_Field_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR2_0_Field_5_SHIFT                    _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR2_0_Field_5_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR2_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR2_0_Field_5_RANGE                    11:10
#define EIC_DIST_GICD_NSACR2_0_Field_5_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR2_0_Field_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR2_0_Field_4_SHIFT                    _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR2_0_Field_4_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR2_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR2_0_Field_4_RANGE                    9:8
#define EIC_DIST_GICD_NSACR2_0_Field_4_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR2_0_Field_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR2_0_Field_3_SHIFT                    _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR2_0_Field_3_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR2_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR2_0_Field_3_RANGE                    7:6
#define EIC_DIST_GICD_NSACR2_0_Field_3_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR2_0_Field_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR2_0_Field_2_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR2_0_Field_2_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR2_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR2_0_Field_2_RANGE                    5:4
#define EIC_DIST_GICD_NSACR2_0_Field_2_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR2_0_Field_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR2_0_Field_1_SHIFT                    _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR2_0_Field_1_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR2_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR2_0_Field_1_RANGE                    3:2
#define EIC_DIST_GICD_NSACR2_0_Field_1_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR2_0_Field_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR2_0_Field_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR2_0_Field_0_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR2_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR2_0_Field_0_RANGE                    1:0
#define EIC_DIST_GICD_NSACR2_0_Field_0_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR2_0_Field_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR2_0_Field_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR3_0
#define EIC_DIST_GICD_NSACR3_0                  _MK_ADDR_CONST(0x1e0c)
#define EIC_DIST_GICD_NSACR3_0_SECURE                   0x0
#define EIC_DIST_GICD_NSACR3_0_SCR                      0
#define EIC_DIST_GICD_NSACR3_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_NSACR3_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR3_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR3_0_Field_15_SHIFT                   _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR3_0_Field_15_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR3_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR3_0_Field_15_RANGE                   31:30
#define EIC_DIST_GICD_NSACR3_0_Field_15_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR3_0_Field_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_15_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR3_0_Field_14_SHIFT                   _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR3_0_Field_14_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR3_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR3_0_Field_14_RANGE                   29:28
#define EIC_DIST_GICD_NSACR3_0_Field_14_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR3_0_Field_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_14_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR3_0_Field_13_SHIFT                   _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR3_0_Field_13_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR3_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR3_0_Field_13_RANGE                   27:26
#define EIC_DIST_GICD_NSACR3_0_Field_13_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR3_0_Field_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_13_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR3_0_Field_12_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR3_0_Field_12_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR3_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR3_0_Field_12_RANGE                   25:24
#define EIC_DIST_GICD_NSACR3_0_Field_12_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR3_0_Field_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_12_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR3_0_Field_11_SHIFT                   _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR3_0_Field_11_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR3_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR3_0_Field_11_RANGE                   23:22
#define EIC_DIST_GICD_NSACR3_0_Field_11_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR3_0_Field_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR3_0_Field_10_SHIFT                   _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR3_0_Field_10_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR3_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR3_0_Field_10_RANGE                   21:20
#define EIC_DIST_GICD_NSACR3_0_Field_10_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR3_0_Field_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR3_0_Field_9_SHIFT                    _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR3_0_Field_9_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR3_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR3_0_Field_9_RANGE                    19:18
#define EIC_DIST_GICD_NSACR3_0_Field_9_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR3_0_Field_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR3_0_Field_8_SHIFT                    _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR3_0_Field_8_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR3_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR3_0_Field_8_RANGE                    17:16
#define EIC_DIST_GICD_NSACR3_0_Field_8_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR3_0_Field_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR3_0_Field_7_SHIFT                    _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR3_0_Field_7_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR3_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR3_0_Field_7_RANGE                    15:14
#define EIC_DIST_GICD_NSACR3_0_Field_7_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR3_0_Field_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR3_0_Field_6_SHIFT                    _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR3_0_Field_6_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR3_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR3_0_Field_6_RANGE                    13:12
#define EIC_DIST_GICD_NSACR3_0_Field_6_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR3_0_Field_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR3_0_Field_5_SHIFT                    _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR3_0_Field_5_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR3_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR3_0_Field_5_RANGE                    11:10
#define EIC_DIST_GICD_NSACR3_0_Field_5_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR3_0_Field_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR3_0_Field_4_SHIFT                    _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR3_0_Field_4_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR3_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR3_0_Field_4_RANGE                    9:8
#define EIC_DIST_GICD_NSACR3_0_Field_4_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR3_0_Field_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR3_0_Field_3_SHIFT                    _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR3_0_Field_3_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR3_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR3_0_Field_3_RANGE                    7:6
#define EIC_DIST_GICD_NSACR3_0_Field_3_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR3_0_Field_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR3_0_Field_2_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR3_0_Field_2_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR3_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR3_0_Field_2_RANGE                    5:4
#define EIC_DIST_GICD_NSACR3_0_Field_2_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR3_0_Field_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR3_0_Field_1_SHIFT                    _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR3_0_Field_1_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR3_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR3_0_Field_1_RANGE                    3:2
#define EIC_DIST_GICD_NSACR3_0_Field_1_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR3_0_Field_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR3_0_Field_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR3_0_Field_0_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR3_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR3_0_Field_0_RANGE                    1:0
#define EIC_DIST_GICD_NSACR3_0_Field_0_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR3_0_Field_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR3_0_Field_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR4_0
#define EIC_DIST_GICD_NSACR4_0                  _MK_ADDR_CONST(0x1e10)
#define EIC_DIST_GICD_NSACR4_0_SECURE                   0x0
#define EIC_DIST_GICD_NSACR4_0_SCR                      0
#define EIC_DIST_GICD_NSACR4_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_NSACR4_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR4_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR4_0_Field_15_SHIFT                   _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR4_0_Field_15_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR4_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR4_0_Field_15_RANGE                   31:30
#define EIC_DIST_GICD_NSACR4_0_Field_15_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR4_0_Field_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_15_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR4_0_Field_14_SHIFT                   _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR4_0_Field_14_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR4_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR4_0_Field_14_RANGE                   29:28
#define EIC_DIST_GICD_NSACR4_0_Field_14_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR4_0_Field_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_14_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR4_0_Field_13_SHIFT                   _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR4_0_Field_13_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR4_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR4_0_Field_13_RANGE                   27:26
#define EIC_DIST_GICD_NSACR4_0_Field_13_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR4_0_Field_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_13_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR4_0_Field_12_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR4_0_Field_12_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR4_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR4_0_Field_12_RANGE                   25:24
#define EIC_DIST_GICD_NSACR4_0_Field_12_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR4_0_Field_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_12_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR4_0_Field_11_SHIFT                   _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR4_0_Field_11_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR4_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR4_0_Field_11_RANGE                   23:22
#define EIC_DIST_GICD_NSACR4_0_Field_11_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR4_0_Field_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR4_0_Field_10_SHIFT                   _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR4_0_Field_10_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR4_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR4_0_Field_10_RANGE                   21:20
#define EIC_DIST_GICD_NSACR4_0_Field_10_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR4_0_Field_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR4_0_Field_9_SHIFT                    _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR4_0_Field_9_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR4_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR4_0_Field_9_RANGE                    19:18
#define EIC_DIST_GICD_NSACR4_0_Field_9_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR4_0_Field_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR4_0_Field_8_SHIFT                    _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR4_0_Field_8_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR4_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR4_0_Field_8_RANGE                    17:16
#define EIC_DIST_GICD_NSACR4_0_Field_8_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR4_0_Field_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR4_0_Field_7_SHIFT                    _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR4_0_Field_7_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR4_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR4_0_Field_7_RANGE                    15:14
#define EIC_DIST_GICD_NSACR4_0_Field_7_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR4_0_Field_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR4_0_Field_6_SHIFT                    _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR4_0_Field_6_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR4_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR4_0_Field_6_RANGE                    13:12
#define EIC_DIST_GICD_NSACR4_0_Field_6_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR4_0_Field_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR4_0_Field_5_SHIFT                    _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR4_0_Field_5_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR4_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR4_0_Field_5_RANGE                    11:10
#define EIC_DIST_GICD_NSACR4_0_Field_5_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR4_0_Field_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR4_0_Field_4_SHIFT                    _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR4_0_Field_4_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR4_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR4_0_Field_4_RANGE                    9:8
#define EIC_DIST_GICD_NSACR4_0_Field_4_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR4_0_Field_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR4_0_Field_3_SHIFT                    _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR4_0_Field_3_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR4_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR4_0_Field_3_RANGE                    7:6
#define EIC_DIST_GICD_NSACR4_0_Field_3_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR4_0_Field_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR4_0_Field_2_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR4_0_Field_2_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR4_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR4_0_Field_2_RANGE                    5:4
#define EIC_DIST_GICD_NSACR4_0_Field_2_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR4_0_Field_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR4_0_Field_1_SHIFT                    _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR4_0_Field_1_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR4_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR4_0_Field_1_RANGE                    3:2
#define EIC_DIST_GICD_NSACR4_0_Field_1_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR4_0_Field_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR4_0_Field_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR4_0_Field_0_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR4_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR4_0_Field_0_RANGE                    1:0
#define EIC_DIST_GICD_NSACR4_0_Field_0_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR4_0_Field_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR4_0_Field_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR5_0
#define EIC_DIST_GICD_NSACR5_0                  _MK_ADDR_CONST(0x1e14)
#define EIC_DIST_GICD_NSACR5_0_SECURE                   0x0
#define EIC_DIST_GICD_NSACR5_0_SCR                      0
#define EIC_DIST_GICD_NSACR5_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_NSACR5_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR5_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR5_0_Field_15_SHIFT                   _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR5_0_Field_15_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR5_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR5_0_Field_15_RANGE                   31:30
#define EIC_DIST_GICD_NSACR5_0_Field_15_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR5_0_Field_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_15_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR5_0_Field_14_SHIFT                   _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR5_0_Field_14_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR5_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR5_0_Field_14_RANGE                   29:28
#define EIC_DIST_GICD_NSACR5_0_Field_14_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR5_0_Field_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_14_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR5_0_Field_13_SHIFT                   _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR5_0_Field_13_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR5_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR5_0_Field_13_RANGE                   27:26
#define EIC_DIST_GICD_NSACR5_0_Field_13_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR5_0_Field_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_13_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR5_0_Field_12_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR5_0_Field_12_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR5_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR5_0_Field_12_RANGE                   25:24
#define EIC_DIST_GICD_NSACR5_0_Field_12_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR5_0_Field_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_12_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR5_0_Field_11_SHIFT                   _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR5_0_Field_11_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR5_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR5_0_Field_11_RANGE                   23:22
#define EIC_DIST_GICD_NSACR5_0_Field_11_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR5_0_Field_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR5_0_Field_10_SHIFT                   _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR5_0_Field_10_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR5_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR5_0_Field_10_RANGE                   21:20
#define EIC_DIST_GICD_NSACR5_0_Field_10_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR5_0_Field_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR5_0_Field_9_SHIFT                    _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR5_0_Field_9_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR5_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR5_0_Field_9_RANGE                    19:18
#define EIC_DIST_GICD_NSACR5_0_Field_9_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR5_0_Field_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR5_0_Field_8_SHIFT                    _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR5_0_Field_8_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR5_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR5_0_Field_8_RANGE                    17:16
#define EIC_DIST_GICD_NSACR5_0_Field_8_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR5_0_Field_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR5_0_Field_7_SHIFT                    _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR5_0_Field_7_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR5_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR5_0_Field_7_RANGE                    15:14
#define EIC_DIST_GICD_NSACR5_0_Field_7_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR5_0_Field_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR5_0_Field_6_SHIFT                    _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR5_0_Field_6_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR5_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR5_0_Field_6_RANGE                    13:12
#define EIC_DIST_GICD_NSACR5_0_Field_6_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR5_0_Field_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR5_0_Field_5_SHIFT                    _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR5_0_Field_5_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR5_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR5_0_Field_5_RANGE                    11:10
#define EIC_DIST_GICD_NSACR5_0_Field_5_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR5_0_Field_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR5_0_Field_4_SHIFT                    _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR5_0_Field_4_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR5_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR5_0_Field_4_RANGE                    9:8
#define EIC_DIST_GICD_NSACR5_0_Field_4_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR5_0_Field_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR5_0_Field_3_SHIFT                    _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR5_0_Field_3_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR5_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR5_0_Field_3_RANGE                    7:6
#define EIC_DIST_GICD_NSACR5_0_Field_3_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR5_0_Field_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR5_0_Field_2_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR5_0_Field_2_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR5_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR5_0_Field_2_RANGE                    5:4
#define EIC_DIST_GICD_NSACR5_0_Field_2_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR5_0_Field_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR5_0_Field_1_SHIFT                    _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR5_0_Field_1_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR5_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR5_0_Field_1_RANGE                    3:2
#define EIC_DIST_GICD_NSACR5_0_Field_1_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR5_0_Field_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR5_0_Field_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR5_0_Field_0_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR5_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR5_0_Field_0_RANGE                    1:0
#define EIC_DIST_GICD_NSACR5_0_Field_0_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR5_0_Field_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR5_0_Field_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR6_0
#define EIC_DIST_GICD_NSACR6_0                  _MK_ADDR_CONST(0x1e18)
#define EIC_DIST_GICD_NSACR6_0_SECURE                   0x0
#define EIC_DIST_GICD_NSACR6_0_SCR                      0
#define EIC_DIST_GICD_NSACR6_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_NSACR6_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR6_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR6_0_Field_15_SHIFT                   _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR6_0_Field_15_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR6_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR6_0_Field_15_RANGE                   31:30
#define EIC_DIST_GICD_NSACR6_0_Field_15_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR6_0_Field_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_15_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR6_0_Field_14_SHIFT                   _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR6_0_Field_14_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR6_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR6_0_Field_14_RANGE                   29:28
#define EIC_DIST_GICD_NSACR6_0_Field_14_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR6_0_Field_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_14_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR6_0_Field_13_SHIFT                   _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR6_0_Field_13_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR6_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR6_0_Field_13_RANGE                   27:26
#define EIC_DIST_GICD_NSACR6_0_Field_13_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR6_0_Field_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_13_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR6_0_Field_12_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR6_0_Field_12_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR6_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR6_0_Field_12_RANGE                   25:24
#define EIC_DIST_GICD_NSACR6_0_Field_12_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR6_0_Field_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_12_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR6_0_Field_11_SHIFT                   _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR6_0_Field_11_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR6_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR6_0_Field_11_RANGE                   23:22
#define EIC_DIST_GICD_NSACR6_0_Field_11_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR6_0_Field_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR6_0_Field_10_SHIFT                   _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR6_0_Field_10_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR6_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR6_0_Field_10_RANGE                   21:20
#define EIC_DIST_GICD_NSACR6_0_Field_10_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR6_0_Field_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR6_0_Field_9_SHIFT                    _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR6_0_Field_9_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR6_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR6_0_Field_9_RANGE                    19:18
#define EIC_DIST_GICD_NSACR6_0_Field_9_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR6_0_Field_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR6_0_Field_8_SHIFT                    _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR6_0_Field_8_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR6_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR6_0_Field_8_RANGE                    17:16
#define EIC_DIST_GICD_NSACR6_0_Field_8_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR6_0_Field_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR6_0_Field_7_SHIFT                    _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR6_0_Field_7_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR6_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR6_0_Field_7_RANGE                    15:14
#define EIC_DIST_GICD_NSACR6_0_Field_7_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR6_0_Field_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR6_0_Field_6_SHIFT                    _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR6_0_Field_6_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR6_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR6_0_Field_6_RANGE                    13:12
#define EIC_DIST_GICD_NSACR6_0_Field_6_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR6_0_Field_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR6_0_Field_5_SHIFT                    _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR6_0_Field_5_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR6_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR6_0_Field_5_RANGE                    11:10
#define EIC_DIST_GICD_NSACR6_0_Field_5_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR6_0_Field_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR6_0_Field_4_SHIFT                    _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR6_0_Field_4_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR6_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR6_0_Field_4_RANGE                    9:8
#define EIC_DIST_GICD_NSACR6_0_Field_4_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR6_0_Field_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR6_0_Field_3_SHIFT                    _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR6_0_Field_3_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR6_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR6_0_Field_3_RANGE                    7:6
#define EIC_DIST_GICD_NSACR6_0_Field_3_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR6_0_Field_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR6_0_Field_2_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR6_0_Field_2_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR6_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR6_0_Field_2_RANGE                    5:4
#define EIC_DIST_GICD_NSACR6_0_Field_2_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR6_0_Field_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR6_0_Field_1_SHIFT                    _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR6_0_Field_1_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR6_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR6_0_Field_1_RANGE                    3:2
#define EIC_DIST_GICD_NSACR6_0_Field_1_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR6_0_Field_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR6_0_Field_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR6_0_Field_0_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR6_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR6_0_Field_0_RANGE                    1:0
#define EIC_DIST_GICD_NSACR6_0_Field_0_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR6_0_Field_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR6_0_Field_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR7_0
#define EIC_DIST_GICD_NSACR7_0                  _MK_ADDR_CONST(0x1e1c)
#define EIC_DIST_GICD_NSACR7_0_SECURE                   0x0
#define EIC_DIST_GICD_NSACR7_0_SCR                      0
#define EIC_DIST_GICD_NSACR7_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_NSACR7_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR7_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR7_0_Field_15_SHIFT                   _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR7_0_Field_15_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR7_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR7_0_Field_15_RANGE                   31:30
#define EIC_DIST_GICD_NSACR7_0_Field_15_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR7_0_Field_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_15_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR7_0_Field_14_SHIFT                   _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR7_0_Field_14_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR7_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR7_0_Field_14_RANGE                   29:28
#define EIC_DIST_GICD_NSACR7_0_Field_14_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR7_0_Field_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_14_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR7_0_Field_13_SHIFT                   _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR7_0_Field_13_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR7_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR7_0_Field_13_RANGE                   27:26
#define EIC_DIST_GICD_NSACR7_0_Field_13_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR7_0_Field_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_13_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR7_0_Field_12_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR7_0_Field_12_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR7_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR7_0_Field_12_RANGE                   25:24
#define EIC_DIST_GICD_NSACR7_0_Field_12_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR7_0_Field_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_12_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR7_0_Field_11_SHIFT                   _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR7_0_Field_11_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR7_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR7_0_Field_11_RANGE                   23:22
#define EIC_DIST_GICD_NSACR7_0_Field_11_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR7_0_Field_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR7_0_Field_10_SHIFT                   _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR7_0_Field_10_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR7_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR7_0_Field_10_RANGE                   21:20
#define EIC_DIST_GICD_NSACR7_0_Field_10_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR7_0_Field_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR7_0_Field_9_SHIFT                    _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR7_0_Field_9_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR7_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR7_0_Field_9_RANGE                    19:18
#define EIC_DIST_GICD_NSACR7_0_Field_9_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR7_0_Field_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR7_0_Field_8_SHIFT                    _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR7_0_Field_8_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR7_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR7_0_Field_8_RANGE                    17:16
#define EIC_DIST_GICD_NSACR7_0_Field_8_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR7_0_Field_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR7_0_Field_7_SHIFT                    _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR7_0_Field_7_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR7_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR7_0_Field_7_RANGE                    15:14
#define EIC_DIST_GICD_NSACR7_0_Field_7_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR7_0_Field_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR7_0_Field_6_SHIFT                    _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR7_0_Field_6_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR7_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR7_0_Field_6_RANGE                    13:12
#define EIC_DIST_GICD_NSACR7_0_Field_6_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR7_0_Field_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR7_0_Field_5_SHIFT                    _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR7_0_Field_5_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR7_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR7_0_Field_5_RANGE                    11:10
#define EIC_DIST_GICD_NSACR7_0_Field_5_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR7_0_Field_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR7_0_Field_4_SHIFT                    _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR7_0_Field_4_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR7_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR7_0_Field_4_RANGE                    9:8
#define EIC_DIST_GICD_NSACR7_0_Field_4_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR7_0_Field_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR7_0_Field_3_SHIFT                    _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR7_0_Field_3_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR7_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR7_0_Field_3_RANGE                    7:6
#define EIC_DIST_GICD_NSACR7_0_Field_3_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR7_0_Field_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR7_0_Field_2_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR7_0_Field_2_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR7_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR7_0_Field_2_RANGE                    5:4
#define EIC_DIST_GICD_NSACR7_0_Field_2_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR7_0_Field_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR7_0_Field_1_SHIFT                    _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR7_0_Field_1_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR7_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR7_0_Field_1_RANGE                    3:2
#define EIC_DIST_GICD_NSACR7_0_Field_1_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR7_0_Field_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR7_0_Field_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR7_0_Field_0_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR7_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR7_0_Field_0_RANGE                    1:0
#define EIC_DIST_GICD_NSACR7_0_Field_0_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR7_0_Field_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR7_0_Field_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR8_0
#define EIC_DIST_GICD_NSACR8_0                  _MK_ADDR_CONST(0x1e20)
#define EIC_DIST_GICD_NSACR8_0_SECURE                   0x0
#define EIC_DIST_GICD_NSACR8_0_SCR                      0
#define EIC_DIST_GICD_NSACR8_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_NSACR8_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR8_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR8_0_Field_15_SHIFT                   _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR8_0_Field_15_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR8_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR8_0_Field_15_RANGE                   31:30
#define EIC_DIST_GICD_NSACR8_0_Field_15_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR8_0_Field_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_15_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR8_0_Field_14_SHIFT                   _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR8_0_Field_14_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR8_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR8_0_Field_14_RANGE                   29:28
#define EIC_DIST_GICD_NSACR8_0_Field_14_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR8_0_Field_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_14_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR8_0_Field_13_SHIFT                   _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR8_0_Field_13_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR8_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR8_0_Field_13_RANGE                   27:26
#define EIC_DIST_GICD_NSACR8_0_Field_13_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR8_0_Field_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_13_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR8_0_Field_12_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR8_0_Field_12_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR8_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR8_0_Field_12_RANGE                   25:24
#define EIC_DIST_GICD_NSACR8_0_Field_12_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR8_0_Field_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_12_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR8_0_Field_11_SHIFT                   _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR8_0_Field_11_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR8_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR8_0_Field_11_RANGE                   23:22
#define EIC_DIST_GICD_NSACR8_0_Field_11_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR8_0_Field_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR8_0_Field_10_SHIFT                   _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR8_0_Field_10_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR8_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR8_0_Field_10_RANGE                   21:20
#define EIC_DIST_GICD_NSACR8_0_Field_10_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR8_0_Field_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR8_0_Field_9_SHIFT                    _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR8_0_Field_9_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR8_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR8_0_Field_9_RANGE                    19:18
#define EIC_DIST_GICD_NSACR8_0_Field_9_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR8_0_Field_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR8_0_Field_8_SHIFT                    _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR8_0_Field_8_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR8_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR8_0_Field_8_RANGE                    17:16
#define EIC_DIST_GICD_NSACR8_0_Field_8_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR8_0_Field_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR8_0_Field_7_SHIFT                    _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR8_0_Field_7_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR8_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR8_0_Field_7_RANGE                    15:14
#define EIC_DIST_GICD_NSACR8_0_Field_7_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR8_0_Field_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR8_0_Field_6_SHIFT                    _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR8_0_Field_6_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR8_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR8_0_Field_6_RANGE                    13:12
#define EIC_DIST_GICD_NSACR8_0_Field_6_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR8_0_Field_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR8_0_Field_5_SHIFT                    _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR8_0_Field_5_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR8_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR8_0_Field_5_RANGE                    11:10
#define EIC_DIST_GICD_NSACR8_0_Field_5_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR8_0_Field_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR8_0_Field_4_SHIFT                    _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR8_0_Field_4_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR8_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR8_0_Field_4_RANGE                    9:8
#define EIC_DIST_GICD_NSACR8_0_Field_4_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR8_0_Field_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR8_0_Field_3_SHIFT                    _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR8_0_Field_3_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR8_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR8_0_Field_3_RANGE                    7:6
#define EIC_DIST_GICD_NSACR8_0_Field_3_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR8_0_Field_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR8_0_Field_2_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR8_0_Field_2_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR8_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR8_0_Field_2_RANGE                    5:4
#define EIC_DIST_GICD_NSACR8_0_Field_2_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR8_0_Field_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR8_0_Field_1_SHIFT                    _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR8_0_Field_1_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR8_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR8_0_Field_1_RANGE                    3:2
#define EIC_DIST_GICD_NSACR8_0_Field_1_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR8_0_Field_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR8_0_Field_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR8_0_Field_0_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR8_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR8_0_Field_0_RANGE                    1:0
#define EIC_DIST_GICD_NSACR8_0_Field_0_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR8_0_Field_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR8_0_Field_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR9_0
#define EIC_DIST_GICD_NSACR9_0                  _MK_ADDR_CONST(0x1e24)
#define EIC_DIST_GICD_NSACR9_0_SECURE                   0x0
#define EIC_DIST_GICD_NSACR9_0_SCR                      0
#define EIC_DIST_GICD_NSACR9_0_WORD_COUNT                       0x1
#define EIC_DIST_GICD_NSACR9_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR9_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR9_0_Field_15_SHIFT                   _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR9_0_Field_15_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR9_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR9_0_Field_15_RANGE                   31:30
#define EIC_DIST_GICD_NSACR9_0_Field_15_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR9_0_Field_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_15_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR9_0_Field_14_SHIFT                   _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR9_0_Field_14_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR9_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR9_0_Field_14_RANGE                   29:28
#define EIC_DIST_GICD_NSACR9_0_Field_14_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR9_0_Field_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_14_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR9_0_Field_13_SHIFT                   _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR9_0_Field_13_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR9_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR9_0_Field_13_RANGE                   27:26
#define EIC_DIST_GICD_NSACR9_0_Field_13_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR9_0_Field_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_13_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR9_0_Field_12_SHIFT                   _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR9_0_Field_12_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR9_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR9_0_Field_12_RANGE                   25:24
#define EIC_DIST_GICD_NSACR9_0_Field_12_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR9_0_Field_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_12_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR9_0_Field_11_SHIFT                   _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR9_0_Field_11_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR9_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR9_0_Field_11_RANGE                   23:22
#define EIC_DIST_GICD_NSACR9_0_Field_11_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR9_0_Field_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR9_0_Field_10_SHIFT                   _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR9_0_Field_10_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR9_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR9_0_Field_10_RANGE                   21:20
#define EIC_DIST_GICD_NSACR9_0_Field_10_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR9_0_Field_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR9_0_Field_9_SHIFT                    _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR9_0_Field_9_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR9_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR9_0_Field_9_RANGE                    19:18
#define EIC_DIST_GICD_NSACR9_0_Field_9_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR9_0_Field_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR9_0_Field_8_SHIFT                    _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR9_0_Field_8_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR9_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR9_0_Field_8_RANGE                    17:16
#define EIC_DIST_GICD_NSACR9_0_Field_8_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR9_0_Field_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR9_0_Field_7_SHIFT                    _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR9_0_Field_7_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR9_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR9_0_Field_7_RANGE                    15:14
#define EIC_DIST_GICD_NSACR9_0_Field_7_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR9_0_Field_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR9_0_Field_6_SHIFT                    _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR9_0_Field_6_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR9_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR9_0_Field_6_RANGE                    13:12
#define EIC_DIST_GICD_NSACR9_0_Field_6_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR9_0_Field_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR9_0_Field_5_SHIFT                    _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR9_0_Field_5_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR9_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR9_0_Field_5_RANGE                    11:10
#define EIC_DIST_GICD_NSACR9_0_Field_5_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR9_0_Field_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR9_0_Field_4_SHIFT                    _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR9_0_Field_4_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR9_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR9_0_Field_4_RANGE                    9:8
#define EIC_DIST_GICD_NSACR9_0_Field_4_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR9_0_Field_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR9_0_Field_3_SHIFT                    _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR9_0_Field_3_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR9_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR9_0_Field_3_RANGE                    7:6
#define EIC_DIST_GICD_NSACR9_0_Field_3_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR9_0_Field_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR9_0_Field_2_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR9_0_Field_2_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR9_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR9_0_Field_2_RANGE                    5:4
#define EIC_DIST_GICD_NSACR9_0_Field_2_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR9_0_Field_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR9_0_Field_1_SHIFT                    _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR9_0_Field_1_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR9_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR9_0_Field_1_RANGE                    3:2
#define EIC_DIST_GICD_NSACR9_0_Field_1_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR9_0_Field_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR9_0_Field_0_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR9_0_Field_0_FIELD                    _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR9_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR9_0_Field_0_RANGE                    1:0
#define EIC_DIST_GICD_NSACR9_0_Field_0_WOFFSET                  0x0
#define EIC_DIST_GICD_NSACR9_0_Field_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR9_0_Field_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR10_0
#define EIC_DIST_GICD_NSACR10_0                 _MK_ADDR_CONST(0x1e28)
#define EIC_DIST_GICD_NSACR10_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR10_0_SCR                     0
#define EIC_DIST_GICD_NSACR10_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR10_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR10_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR10_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR10_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR10_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR10_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR10_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR10_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR10_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR10_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR10_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR10_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR10_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR10_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR10_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR10_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR10_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR10_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR10_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR10_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR10_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR10_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR10_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR10_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR10_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR10_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR10_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR10_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR10_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR10_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR10_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR10_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR10_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR10_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR10_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR10_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR10_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR10_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR10_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR10_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR10_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR10_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR10_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR10_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR10_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR10_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR10_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR10_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR10_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR10_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR10_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR10_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR10_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR10_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR10_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR10_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR10_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR10_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR10_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR10_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR10_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR10_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR10_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR10_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR10_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR10_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR10_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR10_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR10_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR10_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR10_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR10_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR10_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR10_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR10_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR10_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR10_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR10_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR10_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR10_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR10_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR10_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR10_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR10_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR10_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR10_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR10_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR10_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR10_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR10_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR10_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR10_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR10_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR10_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR10_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR10_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR10_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR10_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR10_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR11_0
#define EIC_DIST_GICD_NSACR11_0                 _MK_ADDR_CONST(0x1e2c)
#define EIC_DIST_GICD_NSACR11_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR11_0_SCR                     0
#define EIC_DIST_GICD_NSACR11_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR11_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR11_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR11_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR11_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR11_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR11_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR11_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR11_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR11_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR11_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR11_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR11_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR11_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR11_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR11_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR11_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR11_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR11_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR11_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR11_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR11_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR11_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR11_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR11_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR11_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR11_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR11_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR11_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR11_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR11_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR11_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR11_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR11_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR11_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR11_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR11_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR11_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR11_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR11_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR11_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR11_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR11_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR11_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR11_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR11_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR11_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR11_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR11_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR11_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR11_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR11_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR11_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR11_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR11_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR11_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR11_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR11_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR11_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR11_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR11_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR11_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR11_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR11_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR11_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR11_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR11_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR11_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR11_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR11_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR11_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR11_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR11_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR11_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR11_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR11_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR11_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR11_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR11_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR11_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR11_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR11_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR11_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR11_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR11_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR11_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR11_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR11_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR11_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR11_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR11_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR11_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR11_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR11_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR11_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR11_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR11_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR11_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR11_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR11_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR12_0
#define EIC_DIST_GICD_NSACR12_0                 _MK_ADDR_CONST(0x1e30)
#define EIC_DIST_GICD_NSACR12_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR12_0_SCR                     0
#define EIC_DIST_GICD_NSACR12_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR12_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR12_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR12_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR12_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR12_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR12_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR12_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR12_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR12_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR12_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR12_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR12_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR12_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR12_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR12_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR12_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR12_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR12_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR12_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR12_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR12_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR12_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR12_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR12_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR12_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR12_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR12_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR12_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR12_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR12_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR12_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR12_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR12_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR12_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR12_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR12_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR12_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR12_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR12_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR12_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR12_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR12_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR12_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR12_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR12_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR12_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR12_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR12_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR12_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR12_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR12_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR12_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR12_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR12_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR12_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR12_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR12_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR12_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR12_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR12_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR12_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR12_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR12_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR12_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR12_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR12_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR12_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR12_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR12_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR12_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR12_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR12_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR12_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR12_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR12_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR12_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR12_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR12_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR12_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR12_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR12_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR12_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR12_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR12_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR12_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR12_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR12_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR12_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR12_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR12_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR12_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR12_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR12_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR12_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR12_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR12_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR12_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR12_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR12_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR13_0
#define EIC_DIST_GICD_NSACR13_0                 _MK_ADDR_CONST(0x1e34)
#define EIC_DIST_GICD_NSACR13_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR13_0_SCR                     0
#define EIC_DIST_GICD_NSACR13_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR13_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR13_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR13_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR13_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR13_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR13_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR13_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR13_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR13_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR13_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR13_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR13_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR13_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR13_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR13_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR13_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR13_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR13_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR13_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR13_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR13_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR13_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR13_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR13_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR13_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR13_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR13_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR13_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR13_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR13_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR13_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR13_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR13_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR13_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR13_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR13_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR13_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR13_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR13_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR13_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR13_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR13_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR13_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR13_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR13_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR13_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR13_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR13_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR13_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR13_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR13_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR13_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR13_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR13_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR13_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR13_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR13_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR13_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR13_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR13_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR13_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR13_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR13_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR13_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR13_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR13_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR13_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR13_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR13_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR13_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR13_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR13_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR13_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR13_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR13_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR13_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR13_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR13_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR13_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR13_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR13_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR13_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR13_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR13_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR13_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR13_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR13_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR13_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR13_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR13_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR13_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR13_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR13_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR13_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR13_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR13_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR13_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR13_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR13_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR14_0
#define EIC_DIST_GICD_NSACR14_0                 _MK_ADDR_CONST(0x1e38)
#define EIC_DIST_GICD_NSACR14_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR14_0_SCR                     0
#define EIC_DIST_GICD_NSACR14_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR14_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR14_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR14_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR14_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR14_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR14_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR14_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR14_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR14_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR14_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR14_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR14_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR14_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR14_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR14_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR14_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR14_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR14_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR14_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR14_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR14_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR14_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR14_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR14_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR14_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR14_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR14_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR14_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR14_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR14_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR14_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR14_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR14_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR14_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR14_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR14_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR14_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR14_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR14_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR14_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR14_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR14_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR14_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR14_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR14_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR14_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR14_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR14_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR14_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR14_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR14_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR14_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR14_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR14_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR14_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR14_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR14_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR14_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR14_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR14_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR14_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR14_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR14_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR14_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR14_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR14_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR14_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR14_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR14_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR14_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR14_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR14_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR14_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR14_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR14_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR14_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR14_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR14_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR14_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR14_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR14_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR14_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR14_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR14_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR14_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR14_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR14_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR14_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR14_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR14_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR14_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR14_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR14_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR14_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR14_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR14_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR14_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR14_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR14_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR15_0
#define EIC_DIST_GICD_NSACR15_0                 _MK_ADDR_CONST(0x1e3c)
#define EIC_DIST_GICD_NSACR15_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR15_0_SCR                     0
#define EIC_DIST_GICD_NSACR15_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR15_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR15_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR15_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR15_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR15_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR15_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR15_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR15_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR15_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR15_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR15_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR15_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR15_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR15_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR15_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR15_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR15_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR15_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR15_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR15_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR15_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR15_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR15_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR15_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR15_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR15_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR15_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR15_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR15_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR15_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR15_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR15_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR15_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR15_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR15_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR15_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR15_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR15_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR15_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR15_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR15_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR15_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR15_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR15_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR15_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR15_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR15_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR15_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR15_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR15_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR15_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR15_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR15_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR15_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR15_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR15_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR15_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR15_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR15_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR15_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR15_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR15_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR15_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR15_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR15_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR15_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR15_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR15_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR15_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR15_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR15_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR15_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR15_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR15_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR15_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR15_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR15_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR15_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR15_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR15_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR15_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR15_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR15_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR15_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR15_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR15_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR15_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR15_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR15_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR15_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR15_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR15_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR15_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR15_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR15_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR15_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR15_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR15_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR15_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR16_0
#define EIC_DIST_GICD_NSACR16_0                 _MK_ADDR_CONST(0x1e40)
#define EIC_DIST_GICD_NSACR16_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR16_0_SCR                     0
#define EIC_DIST_GICD_NSACR16_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR16_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR16_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR16_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR16_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR16_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR16_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR16_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR16_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR16_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR16_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR16_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR16_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR16_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR16_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR16_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR16_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR16_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR16_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR16_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR16_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR16_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR16_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR16_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR16_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR16_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR16_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR16_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR16_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR16_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR16_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR16_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR16_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR16_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR16_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR16_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR16_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR16_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR16_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR16_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR16_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR16_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR16_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR16_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR16_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR16_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR16_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR16_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR16_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR16_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR16_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR16_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR16_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR16_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR16_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR16_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR16_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR16_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR16_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR16_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR16_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR16_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR16_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR16_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR16_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR16_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR16_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR16_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR16_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR16_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR16_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR16_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR16_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR16_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR16_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR16_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR16_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR16_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR16_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR16_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR16_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR16_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR16_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR16_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR16_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR16_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR16_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR16_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR16_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR16_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR16_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR16_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR16_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR16_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR16_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR16_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR16_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR16_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR16_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR16_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR17_0
#define EIC_DIST_GICD_NSACR17_0                 _MK_ADDR_CONST(0x1e44)
#define EIC_DIST_GICD_NSACR17_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR17_0_SCR                     0
#define EIC_DIST_GICD_NSACR17_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR17_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR17_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR17_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR17_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR17_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR17_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR17_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR17_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR17_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR17_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR17_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR17_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR17_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR17_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR17_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR17_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR17_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR17_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR17_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR17_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR17_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR17_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR17_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR17_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR17_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR17_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR17_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR17_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR17_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR17_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR17_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR17_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR17_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR17_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR17_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR17_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR17_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR17_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR17_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR17_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR17_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR17_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR17_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR17_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR17_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR17_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR17_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR17_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR17_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR17_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR17_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR17_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR17_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR17_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR17_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR17_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR17_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR17_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR17_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR17_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR17_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR17_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR17_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR17_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR17_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR17_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR17_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR17_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR17_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR17_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR17_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR17_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR17_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR17_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR17_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR17_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR17_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR17_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR17_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR17_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR17_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR17_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR17_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR17_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR17_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR17_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR17_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR17_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR17_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR17_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR17_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR17_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR17_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR17_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR17_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR17_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR17_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR17_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR17_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR18_0
#define EIC_DIST_GICD_NSACR18_0                 _MK_ADDR_CONST(0x1e48)
#define EIC_DIST_GICD_NSACR18_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR18_0_SCR                     0
#define EIC_DIST_GICD_NSACR18_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR18_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR18_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR18_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR18_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR18_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR18_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR18_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR18_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR18_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR18_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR18_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR18_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR18_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR18_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR18_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR18_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR18_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR18_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR18_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR18_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR18_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR18_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR18_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR18_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR18_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR18_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR18_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR18_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR18_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR18_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR18_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR18_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR18_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR18_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR18_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR18_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR18_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR18_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR18_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR18_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR18_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR18_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR18_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR18_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR18_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR18_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR18_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR18_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR18_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR18_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR18_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR18_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR18_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR18_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR18_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR18_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR18_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR18_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR18_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR18_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR18_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR18_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR18_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR18_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR18_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR18_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR18_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR18_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR18_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR18_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR18_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR18_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR18_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR18_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR18_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR18_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR18_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR18_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR18_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR18_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR18_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR18_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR18_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR18_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR18_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR18_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR18_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR18_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR18_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR18_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR18_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR18_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR18_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR18_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR18_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR18_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR18_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR18_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR18_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR19_0
#define EIC_DIST_GICD_NSACR19_0                 _MK_ADDR_CONST(0x1e4c)
#define EIC_DIST_GICD_NSACR19_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR19_0_SCR                     0
#define EIC_DIST_GICD_NSACR19_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR19_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR19_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR19_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR19_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR19_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR19_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR19_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR19_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR19_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR19_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR19_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR19_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR19_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR19_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR19_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR19_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR19_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR19_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR19_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR19_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR19_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR19_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR19_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR19_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR19_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR19_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR19_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR19_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR19_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR19_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR19_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR19_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR19_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR19_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR19_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR19_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR19_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR19_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR19_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR19_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR19_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR19_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR19_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR19_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR19_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR19_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR19_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR19_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR19_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR19_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR19_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR19_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR19_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR19_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR19_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR19_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR19_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR19_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR19_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR19_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR19_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR19_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR19_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR19_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR19_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR19_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR19_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR19_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR19_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR19_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR19_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR19_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR19_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR19_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR19_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR19_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR19_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR19_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR19_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR19_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR19_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR19_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR19_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR19_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR19_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR19_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR19_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR19_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR19_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR19_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR19_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR19_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR19_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR19_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR19_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR19_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR19_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR19_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR19_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR20_0
#define EIC_DIST_GICD_NSACR20_0                 _MK_ADDR_CONST(0x1e50)
#define EIC_DIST_GICD_NSACR20_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR20_0_SCR                     0
#define EIC_DIST_GICD_NSACR20_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR20_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR20_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR20_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR20_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR20_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR20_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR20_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR20_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR20_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR20_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR20_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR20_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR20_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR20_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR20_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR20_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR20_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR20_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR20_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR20_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR20_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR20_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR20_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR20_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR20_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR20_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR20_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR20_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR20_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR20_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR20_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR20_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR20_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR20_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR20_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR20_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR20_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR20_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR20_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR20_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR20_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR20_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR20_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR20_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR20_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR20_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR20_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR20_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR20_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR20_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR20_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR20_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR20_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR20_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR20_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR20_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR20_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR20_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR20_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR20_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR20_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR20_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR20_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR20_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR20_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR20_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR20_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR20_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR20_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR20_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR20_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR20_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR20_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR20_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR20_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR20_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR20_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR20_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR20_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR20_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR20_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR20_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR20_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR20_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR20_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR20_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR20_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR20_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR20_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR20_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR20_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR20_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR20_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR20_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR20_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR20_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR20_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR20_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR20_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR21_0
#define EIC_DIST_GICD_NSACR21_0                 _MK_ADDR_CONST(0x1e54)
#define EIC_DIST_GICD_NSACR21_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR21_0_SCR                     0
#define EIC_DIST_GICD_NSACR21_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR21_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR21_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR21_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR21_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR21_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR21_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR21_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR21_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR21_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR21_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR21_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR21_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR21_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR21_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR21_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR21_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR21_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR21_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR21_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR21_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR21_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR21_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR21_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR21_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR21_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR21_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR21_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR21_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR21_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR21_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR21_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR21_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR21_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR21_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR21_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR21_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR21_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR21_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR21_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR21_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR21_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR21_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR21_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR21_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR21_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR21_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR21_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR21_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR21_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR21_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR21_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR21_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR21_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR21_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR21_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR21_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR21_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR21_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR21_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR21_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR21_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR21_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR21_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR21_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR21_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR21_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR21_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR21_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR21_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR21_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR21_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR21_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR21_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR21_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR21_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR21_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR21_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR21_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR21_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR21_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR21_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR21_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR21_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR21_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR21_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR21_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR21_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR21_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR21_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR21_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR21_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR21_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR21_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR21_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR21_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR21_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR21_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR21_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR21_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR22_0
#define EIC_DIST_GICD_NSACR22_0                 _MK_ADDR_CONST(0x1e58)
#define EIC_DIST_GICD_NSACR22_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR22_0_SCR                     0
#define EIC_DIST_GICD_NSACR22_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR22_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR22_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR22_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR22_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR22_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR22_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR22_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR22_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR22_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR22_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR22_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR22_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR22_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR22_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR22_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR22_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR22_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR22_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR22_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR22_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR22_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR22_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR22_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR22_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR22_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR22_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR22_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR22_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR22_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR22_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR22_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR22_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR22_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR22_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR22_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR22_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR22_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR22_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR22_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR22_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR22_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR22_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR22_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR22_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR22_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR22_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR22_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR22_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR22_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR22_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR22_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR22_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR22_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR22_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR22_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR22_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR22_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR22_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR22_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR22_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR22_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR22_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR22_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR22_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR22_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR22_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR22_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR22_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR22_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR22_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR22_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR22_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR22_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR22_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR22_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR22_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR22_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR22_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR22_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR22_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR22_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR22_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR22_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR22_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR22_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR22_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR22_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR22_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR22_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR22_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR22_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR22_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR22_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR22_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR22_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR22_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR22_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR22_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR22_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR23_0
#define EIC_DIST_GICD_NSACR23_0                 _MK_ADDR_CONST(0x1e5c)
#define EIC_DIST_GICD_NSACR23_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR23_0_SCR                     0
#define EIC_DIST_GICD_NSACR23_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR23_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR23_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR23_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR23_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR23_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR23_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR23_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR23_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR23_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR23_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR23_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR23_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR23_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR23_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR23_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR23_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR23_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR23_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR23_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR23_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR23_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR23_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR23_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR23_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR23_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR23_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR23_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR23_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR23_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR23_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR23_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR23_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR23_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR23_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR23_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR23_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR23_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR23_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR23_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR23_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR23_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR23_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR23_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR23_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR23_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR23_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR23_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR23_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR23_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR23_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR23_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR23_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR23_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR23_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR23_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR23_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR23_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR23_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR23_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR23_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR23_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR23_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR23_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR23_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR23_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR23_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR23_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR23_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR23_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR23_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR23_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR23_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR23_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR23_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR23_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR23_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR23_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR23_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR23_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR23_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR23_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR23_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR23_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR23_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR23_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR23_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR23_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR23_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR23_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR23_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR23_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR23_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR23_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR23_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR23_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR23_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR23_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR23_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR23_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR24_0
#define EIC_DIST_GICD_NSACR24_0                 _MK_ADDR_CONST(0x1e60)
#define EIC_DIST_GICD_NSACR24_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR24_0_SCR                     0
#define EIC_DIST_GICD_NSACR24_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR24_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR24_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR24_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR24_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR24_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR24_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR24_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR24_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR24_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR24_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR24_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR24_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR24_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR24_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR24_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR24_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR24_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR24_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR24_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR24_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR24_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR24_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR24_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR24_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR24_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR24_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR24_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR24_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR24_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR24_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR24_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR24_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR24_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR24_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR24_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR24_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR24_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR24_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR24_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR24_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR24_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR24_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR24_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR24_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR24_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR24_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR24_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR24_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR24_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR24_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR24_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR24_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR24_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR24_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR24_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR24_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR24_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR24_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR24_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR24_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR24_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR24_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR24_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR24_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR24_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR24_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR24_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR24_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR24_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR24_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR24_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR24_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR24_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR24_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR24_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR24_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR24_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR24_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR24_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR24_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR24_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR24_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR24_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR24_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR24_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR24_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR24_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR24_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR24_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR24_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR24_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR24_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR24_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR24_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR24_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR24_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR24_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR24_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR24_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR25_0
#define EIC_DIST_GICD_NSACR25_0                 _MK_ADDR_CONST(0x1e64)
#define EIC_DIST_GICD_NSACR25_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR25_0_SCR                     0
#define EIC_DIST_GICD_NSACR25_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR25_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR25_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR25_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR25_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR25_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR25_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR25_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR25_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR25_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR25_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR25_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR25_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR25_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR25_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR25_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR25_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR25_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR25_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR25_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR25_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR25_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR25_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR25_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR25_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR25_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR25_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR25_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR25_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR25_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR25_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR25_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR25_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR25_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR25_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR25_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR25_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR25_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR25_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR25_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR25_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR25_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR25_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR25_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR25_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR25_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR25_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR25_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR25_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR25_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR25_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR25_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR25_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR25_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR25_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR25_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR25_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR25_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR25_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR25_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR25_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR25_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR25_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR25_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR25_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR25_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR25_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR25_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR25_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR25_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR25_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR25_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR25_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR25_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR25_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR25_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR25_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR25_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR25_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR25_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR25_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR25_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR25_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR25_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR25_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR25_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR25_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR25_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR25_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR25_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR25_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR25_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR25_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR25_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR25_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR25_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR25_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR25_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR25_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR25_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR26_0
#define EIC_DIST_GICD_NSACR26_0                 _MK_ADDR_CONST(0x1e68)
#define EIC_DIST_GICD_NSACR26_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR26_0_SCR                     0
#define EIC_DIST_GICD_NSACR26_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR26_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR26_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR26_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR26_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR26_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR26_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR26_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR26_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR26_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR26_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR26_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR26_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR26_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR26_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR26_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR26_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR26_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR26_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR26_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR26_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR26_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR26_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR26_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR26_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR26_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR26_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR26_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR26_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR26_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR26_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR26_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR26_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR26_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR26_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR26_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR26_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR26_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR26_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR26_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR26_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR26_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR26_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR26_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR26_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR26_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR26_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR26_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR26_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR26_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR26_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR26_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR26_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR26_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR26_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR26_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR26_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR26_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR26_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR26_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR26_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR26_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR26_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR26_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR26_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR26_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR26_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR26_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR26_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR26_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR26_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR26_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR26_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR26_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR26_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR26_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR26_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR26_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR26_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR26_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR26_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR26_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR26_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR26_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR26_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR26_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR26_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR26_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR26_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR26_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR26_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR26_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR26_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR26_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR26_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR26_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR26_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR26_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR26_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR26_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR27_0
#define EIC_DIST_GICD_NSACR27_0                 _MK_ADDR_CONST(0x1e6c)
#define EIC_DIST_GICD_NSACR27_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR27_0_SCR                     0
#define EIC_DIST_GICD_NSACR27_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR27_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR27_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR27_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR27_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR27_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR27_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR27_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR27_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR27_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR27_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR27_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR27_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR27_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR27_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR27_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR27_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR27_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR27_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR27_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR27_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR27_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR27_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR27_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR27_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR27_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR27_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR27_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR27_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR27_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR27_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR27_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR27_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR27_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR27_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR27_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR27_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR27_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR27_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR27_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR27_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR27_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR27_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR27_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR27_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR27_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR27_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR27_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR27_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR27_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR27_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR27_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR27_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR27_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR27_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR27_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR27_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR27_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR27_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR27_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR27_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR27_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR27_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR27_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR27_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR27_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR27_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR27_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR27_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR27_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR27_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR27_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR27_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR27_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR27_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR27_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR27_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR27_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR27_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR27_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR27_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR27_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR27_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR27_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR27_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR27_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR27_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR27_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR27_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR27_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR27_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR27_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR27_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR27_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR27_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR27_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR27_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR27_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR27_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR27_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR28_0
#define EIC_DIST_GICD_NSACR28_0                 _MK_ADDR_CONST(0x1e70)
#define EIC_DIST_GICD_NSACR28_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR28_0_SCR                     0
#define EIC_DIST_GICD_NSACR28_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR28_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR28_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR28_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR28_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR28_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR28_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR28_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR28_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR28_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR28_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR28_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR28_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR28_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR28_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR28_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR28_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR28_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR28_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR28_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR28_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR28_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR28_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR28_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR28_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR28_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR28_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR28_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR28_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR28_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR28_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR28_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR28_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR28_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR28_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR28_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR28_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR28_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR28_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR28_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR28_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR28_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR28_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR28_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR28_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR28_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR28_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR28_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR28_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR28_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR28_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR28_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR28_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR28_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR28_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR28_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR28_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR28_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR28_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR28_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR28_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR28_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR28_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR28_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR28_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR28_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR28_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR28_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR28_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR28_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR28_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR28_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR28_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR28_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR28_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR28_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR28_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR28_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR28_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR28_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR28_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR28_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR28_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR28_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR28_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR28_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR28_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR28_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR28_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR28_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR28_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR28_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR28_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR28_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR28_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR28_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR28_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR28_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR28_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR28_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR29_0
#define EIC_DIST_GICD_NSACR29_0                 _MK_ADDR_CONST(0x1e74)
#define EIC_DIST_GICD_NSACR29_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR29_0_SCR                     0
#define EIC_DIST_GICD_NSACR29_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR29_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR29_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR29_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR29_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR29_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR29_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR29_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR29_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR29_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR29_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR29_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR29_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR29_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR29_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR29_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR29_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR29_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR29_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR29_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR29_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR29_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR29_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR29_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR29_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR29_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR29_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR29_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR29_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR29_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR29_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR29_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR29_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR29_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR29_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR29_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR29_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR29_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR29_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR29_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR29_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR29_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR29_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR29_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR29_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR29_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR29_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR29_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR29_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR29_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR29_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR29_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR29_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR29_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR29_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR29_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR29_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR29_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR29_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR29_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR29_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR29_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR29_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR29_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR29_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR29_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR29_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR29_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR29_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR29_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR29_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR29_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR29_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR29_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR29_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR29_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR29_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR29_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR29_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR29_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR29_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR29_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR29_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR29_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR29_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR29_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR29_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR29_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR29_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR29_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR29_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR29_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR29_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR29_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR29_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR29_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR29_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR29_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR29_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR29_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR30_0
#define EIC_DIST_GICD_NSACR30_0                 _MK_ADDR_CONST(0x1e78)
#define EIC_DIST_GICD_NSACR30_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR30_0_SCR                     0
#define EIC_DIST_GICD_NSACR30_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR30_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR30_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR30_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR30_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR30_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR30_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR30_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR30_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR30_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR30_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR30_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR30_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR30_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR30_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR30_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR30_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR30_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR30_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR30_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR30_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR30_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR30_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR30_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR30_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR30_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR30_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR30_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR30_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR30_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR30_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR30_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR30_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR30_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR30_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR30_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR30_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR30_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR30_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR30_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR30_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR30_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR30_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR30_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR30_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR30_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR30_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR30_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR30_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR30_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR30_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR30_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR30_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR30_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR30_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR30_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR30_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR30_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR30_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR30_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR30_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR30_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR30_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR30_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR30_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR30_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR30_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR30_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR30_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR30_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR30_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR30_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR30_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR30_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR30_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR30_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR30_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR30_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR30_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR30_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR30_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR30_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR30_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR30_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR30_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR30_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR30_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR30_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR30_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR30_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR30_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR30_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR30_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR30_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR30_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR30_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR30_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR30_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR30_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR30_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR31_0
#define EIC_DIST_GICD_NSACR31_0                 _MK_ADDR_CONST(0x1e7c)
#define EIC_DIST_GICD_NSACR31_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR31_0_SCR                     0
#define EIC_DIST_GICD_NSACR31_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR31_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR31_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR31_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR31_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR31_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR31_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR31_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR31_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR31_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR31_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR31_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR31_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR31_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR31_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR31_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR31_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR31_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR31_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR31_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR31_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR31_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR31_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR31_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR31_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR31_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR31_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR31_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR31_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR31_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR31_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR31_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR31_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR31_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR31_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR31_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR31_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR31_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR31_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR31_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR31_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR31_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR31_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR31_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR31_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR31_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR31_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR31_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR31_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR31_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR31_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR31_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR31_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR31_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR31_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR31_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR31_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR31_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR31_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR31_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR31_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR31_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR31_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR31_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR31_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR31_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR31_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR31_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR31_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR31_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR31_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR31_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR31_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR31_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR31_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR31_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR31_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR31_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR31_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR31_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR31_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR31_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR31_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR31_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR31_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR31_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR31_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR31_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR31_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR31_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR31_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR31_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR31_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR31_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR31_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR31_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR31_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR31_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR31_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR31_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR32_0
#define EIC_DIST_GICD_NSACR32_0                 _MK_ADDR_CONST(0x1e80)
#define EIC_DIST_GICD_NSACR32_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR32_0_SCR                     0
#define EIC_DIST_GICD_NSACR32_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR32_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR32_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR32_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR32_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR32_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR32_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR32_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR32_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR32_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR32_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR32_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR32_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR32_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR32_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR32_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR32_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR32_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR32_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR32_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR32_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR32_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR32_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR32_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR32_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR32_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR32_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR32_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR32_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR32_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR32_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR32_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR32_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR32_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR32_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR32_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR32_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR32_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR32_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR32_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR32_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR32_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR32_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR32_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR32_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR32_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR32_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR32_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR32_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR32_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR32_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR32_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR32_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR32_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR32_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR32_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR32_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR32_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR32_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR32_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR32_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR32_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR32_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR32_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR32_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR32_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR32_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR32_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR32_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR32_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR32_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR32_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR32_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR32_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR32_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR32_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR32_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR32_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR32_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR32_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR32_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR32_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR32_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR32_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR32_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR32_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR32_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR32_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR32_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR32_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR32_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR32_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR32_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR32_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR32_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR32_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR32_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR32_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR32_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR32_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR33_0
#define EIC_DIST_GICD_NSACR33_0                 _MK_ADDR_CONST(0x1e84)
#define EIC_DIST_GICD_NSACR33_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR33_0_SCR                     0
#define EIC_DIST_GICD_NSACR33_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR33_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR33_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR33_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR33_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR33_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR33_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR33_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR33_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR33_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR33_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR33_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR33_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR33_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR33_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR33_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR33_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR33_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR33_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR33_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR33_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR33_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR33_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR33_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR33_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR33_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR33_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR33_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR33_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR33_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR33_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR33_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR33_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR33_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR33_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR33_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR33_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR33_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR33_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR33_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR33_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR33_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR33_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR33_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR33_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR33_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR33_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR33_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR33_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR33_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR33_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR33_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR33_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR33_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR33_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR33_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR33_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR33_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR33_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR33_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR33_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR33_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR33_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR33_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR33_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR33_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR33_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR33_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR33_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR33_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR33_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR33_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR33_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR33_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR33_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR33_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR33_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR33_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR33_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR33_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR33_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR33_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR33_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR33_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR33_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR33_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR33_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR33_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR33_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR33_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR33_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR33_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR33_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR33_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR33_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR33_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR33_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR33_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR33_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR33_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR34_0
#define EIC_DIST_GICD_NSACR34_0                 _MK_ADDR_CONST(0x1e88)
#define EIC_DIST_GICD_NSACR34_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR34_0_SCR                     0
#define EIC_DIST_GICD_NSACR34_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR34_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR34_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR34_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR34_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR34_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR34_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR34_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR34_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR34_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR34_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR34_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR34_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR34_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR34_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR34_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR34_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR34_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR34_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR34_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR34_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR34_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR34_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR34_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR34_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR34_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR34_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR34_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR34_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR34_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR34_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR34_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR34_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR34_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR34_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR34_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR34_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR34_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR34_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR34_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR34_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR34_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR34_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR34_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR34_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR34_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR34_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR34_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR34_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR34_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR34_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR34_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR34_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR34_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR34_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR34_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR34_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR34_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR34_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR34_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR34_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR34_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR34_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR34_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR34_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR34_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR34_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR34_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR34_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR34_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR34_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR34_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR34_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR34_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR34_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR34_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR34_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR34_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR34_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR34_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR34_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR34_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR34_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR34_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR34_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR34_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR34_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR34_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR34_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR34_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR34_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR34_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR34_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR34_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR34_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR34_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR34_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR34_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR34_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR34_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR35_0
#define EIC_DIST_GICD_NSACR35_0                 _MK_ADDR_CONST(0x1e8c)
#define EIC_DIST_GICD_NSACR35_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR35_0_SCR                     0
#define EIC_DIST_GICD_NSACR35_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR35_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR35_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR35_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR35_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR35_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR35_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR35_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR35_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR35_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR35_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR35_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR35_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR35_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR35_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR35_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR35_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR35_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR35_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR35_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR35_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR35_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR35_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR35_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR35_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR35_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR35_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR35_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR35_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR35_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR35_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR35_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR35_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR35_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR35_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR35_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR35_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR35_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR35_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR35_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR35_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR35_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR35_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR35_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR35_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR35_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR35_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR35_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR35_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR35_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR35_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR35_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR35_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR35_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR35_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR35_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR35_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR35_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR35_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR35_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR35_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR35_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR35_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR35_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR35_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR35_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR35_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR35_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR35_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR35_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR35_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR35_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR35_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR35_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR35_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR35_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR35_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR35_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR35_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR35_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR35_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR35_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR35_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR35_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR35_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR35_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR35_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR35_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR35_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR35_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR35_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR35_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR35_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR35_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR35_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR35_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR35_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR35_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR35_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR35_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR36_0
#define EIC_DIST_GICD_NSACR36_0                 _MK_ADDR_CONST(0x1e90)
#define EIC_DIST_GICD_NSACR36_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR36_0_SCR                     0
#define EIC_DIST_GICD_NSACR36_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR36_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR36_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR36_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR36_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR36_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR36_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR36_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR36_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR36_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR36_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR36_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR36_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR36_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR36_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR36_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR36_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR36_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR36_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR36_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR36_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR36_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR36_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR36_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR36_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR36_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR36_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR36_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR36_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR36_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR36_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR36_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR36_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR36_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR36_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR36_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR36_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR36_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR36_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR36_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR36_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR36_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR36_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR36_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR36_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR36_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR36_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR36_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR36_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR36_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR36_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR36_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR36_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR36_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR36_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR36_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR36_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR36_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR36_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR36_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR36_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR36_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR36_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR36_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR36_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR36_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR36_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR36_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR36_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR36_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR36_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR36_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR36_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR36_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR36_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR36_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR36_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR36_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR36_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR36_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR36_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR36_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR36_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR36_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR36_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR36_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR36_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR36_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR36_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR36_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR36_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR36_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR36_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR36_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR36_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR36_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR36_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR36_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR36_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR36_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR37_0
#define EIC_DIST_GICD_NSACR37_0                 _MK_ADDR_CONST(0x1e94)
#define EIC_DIST_GICD_NSACR37_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR37_0_SCR                     0
#define EIC_DIST_GICD_NSACR37_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR37_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR37_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR37_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR37_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR37_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR37_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR37_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR37_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR37_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR37_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR37_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR37_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR37_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR37_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR37_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR37_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR37_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR37_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR37_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR37_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR37_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR37_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR37_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR37_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR37_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR37_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR37_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR37_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR37_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR37_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR37_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR37_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR37_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR37_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR37_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR37_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR37_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR37_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR37_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR37_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR37_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR37_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR37_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR37_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR37_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR37_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR37_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR37_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR37_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR37_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR37_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR37_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR37_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR37_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR37_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR37_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR37_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR37_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR37_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR37_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR37_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR37_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR37_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR37_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR37_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR37_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR37_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR37_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR37_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR37_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR37_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR37_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR37_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR37_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR37_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR37_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR37_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR37_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR37_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR37_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR37_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR37_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR37_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR37_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR37_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR37_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR37_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR37_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR37_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR37_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR37_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR37_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR37_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR37_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR37_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR37_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR37_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR37_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR37_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR38_0
#define EIC_DIST_GICD_NSACR38_0                 _MK_ADDR_CONST(0x1e98)
#define EIC_DIST_GICD_NSACR38_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR38_0_SCR                     0
#define EIC_DIST_GICD_NSACR38_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR38_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR38_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR38_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR38_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR38_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR38_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR38_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR38_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR38_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR38_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR38_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR38_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR38_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR38_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR38_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR38_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR38_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR38_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR38_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR38_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR38_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR38_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR38_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR38_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR38_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR38_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR38_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR38_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR38_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR38_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR38_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR38_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR38_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR38_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR38_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR38_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR38_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR38_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR38_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR38_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR38_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR38_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR38_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR38_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR38_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR38_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR38_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR38_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR38_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR38_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR38_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR38_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR38_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR38_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR38_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR38_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR38_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR38_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR38_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR38_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR38_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR38_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR38_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR38_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR38_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR38_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR38_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR38_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR38_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR38_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR38_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR38_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR38_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR38_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR38_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR38_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR38_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR38_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR38_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR38_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR38_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR38_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR38_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR38_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR38_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR38_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR38_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR38_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR38_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR38_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR38_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR38_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR38_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR38_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR38_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR38_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR38_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR38_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR38_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR39_0
#define EIC_DIST_GICD_NSACR39_0                 _MK_ADDR_CONST(0x1e9c)
#define EIC_DIST_GICD_NSACR39_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR39_0_SCR                     0
#define EIC_DIST_GICD_NSACR39_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR39_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR39_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR39_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR39_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR39_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR39_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR39_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR39_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR39_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR39_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR39_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR39_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR39_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR39_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR39_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR39_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR39_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR39_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR39_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR39_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR39_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR39_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR39_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR39_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR39_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR39_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR39_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR39_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR39_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR39_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR39_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR39_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR39_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR39_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR39_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR39_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR39_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR39_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR39_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR39_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR39_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR39_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR39_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR39_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR39_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR39_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR39_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR39_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR39_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR39_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR39_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR39_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR39_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR39_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR39_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR39_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR39_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR39_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR39_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR39_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR39_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR39_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR39_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR39_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR39_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR39_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR39_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR39_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR39_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR39_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR39_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR39_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR39_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR39_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR39_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR39_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR39_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR39_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR39_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR39_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR39_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR39_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR39_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR39_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR39_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR39_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR39_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR39_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR39_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR39_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR39_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR39_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR39_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR39_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR39_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR39_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR39_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR39_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR39_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR40_0
#define EIC_DIST_GICD_NSACR40_0                 _MK_ADDR_CONST(0x1ea0)
#define EIC_DIST_GICD_NSACR40_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR40_0_SCR                     0
#define EIC_DIST_GICD_NSACR40_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR40_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR40_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR40_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR40_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR40_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR40_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR40_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR40_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR40_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR40_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR40_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR40_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR40_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR40_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR40_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR40_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR40_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR40_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR40_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR40_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR40_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR40_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR40_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR40_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR40_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR40_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR40_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR40_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR40_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR40_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR40_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR40_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR40_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR40_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR40_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR40_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR40_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR40_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR40_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR40_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR40_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR40_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR40_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR40_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR40_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR40_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR40_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR40_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR40_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR40_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR40_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR40_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR40_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR40_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR40_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR40_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR40_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR40_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR40_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR40_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR40_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR40_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR40_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR40_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR40_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR40_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR40_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR40_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR40_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR40_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR40_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR40_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR40_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR40_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR40_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR40_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR40_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR40_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR40_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR40_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR40_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR40_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR40_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR40_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR40_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR40_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR40_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR40_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR40_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR40_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR40_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR40_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR40_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR40_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR40_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR40_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR40_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR40_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR40_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR41_0
#define EIC_DIST_GICD_NSACR41_0                 _MK_ADDR_CONST(0x1ea4)
#define EIC_DIST_GICD_NSACR41_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR41_0_SCR                     0
#define EIC_DIST_GICD_NSACR41_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR41_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR41_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR41_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR41_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR41_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR41_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR41_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR41_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR41_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR41_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR41_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR41_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR41_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR41_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR41_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR41_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR41_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR41_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR41_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR41_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR41_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR41_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR41_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR41_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR41_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR41_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR41_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR41_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR41_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR41_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR41_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR41_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR41_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR41_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR41_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR41_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR41_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR41_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR41_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR41_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR41_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR41_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR41_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR41_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR41_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR41_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR41_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR41_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR41_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR41_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR41_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR41_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR41_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR41_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR41_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR41_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR41_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR41_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR41_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR41_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR41_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR41_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR41_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR41_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR41_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR41_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR41_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR41_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR41_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR41_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR41_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR41_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR41_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR41_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR41_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR41_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR41_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR41_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR41_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR41_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR41_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR41_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR41_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR41_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR41_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR41_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR41_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR41_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR41_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR41_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR41_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR41_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR41_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR41_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR41_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR41_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR41_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR41_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR41_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR42_0
#define EIC_DIST_GICD_NSACR42_0                 _MK_ADDR_CONST(0x1ea8)
#define EIC_DIST_GICD_NSACR42_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR42_0_SCR                     0
#define EIC_DIST_GICD_NSACR42_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR42_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR42_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR42_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR42_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR42_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR42_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR42_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR42_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR42_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR42_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR42_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR42_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR42_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR42_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR42_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR42_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR42_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR42_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR42_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR42_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR42_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR42_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR42_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR42_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR42_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR42_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR42_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR42_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR42_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR42_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR42_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR42_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR42_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR42_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR42_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR42_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR42_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR42_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR42_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR42_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR42_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR42_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR42_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR42_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR42_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR42_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR42_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR42_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR42_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR42_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR42_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR42_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR42_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR42_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR42_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR42_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR42_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR42_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR42_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR42_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR42_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR42_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR42_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR42_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR42_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR42_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR42_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR42_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR42_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR42_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR42_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR42_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR42_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR42_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR42_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR42_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR42_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR42_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR42_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR42_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR42_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR42_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR42_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR42_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR42_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR42_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR42_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR42_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR42_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR42_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR42_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR42_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR42_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR42_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR42_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR42_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR42_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR42_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR42_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR43_0
#define EIC_DIST_GICD_NSACR43_0                 _MK_ADDR_CONST(0x1eac)
#define EIC_DIST_GICD_NSACR43_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR43_0_SCR                     0
#define EIC_DIST_GICD_NSACR43_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR43_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR43_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR43_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR43_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR43_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR43_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR43_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR43_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR43_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR43_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR43_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR43_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR43_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR43_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR43_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR43_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR43_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR43_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR43_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR43_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR43_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR43_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR43_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR43_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR43_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR43_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR43_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR43_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR43_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR43_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR43_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR43_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR43_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR43_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR43_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR43_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR43_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR43_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR43_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR43_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR43_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR43_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR43_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR43_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR43_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR43_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR43_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR43_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR43_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR43_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR43_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR43_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR43_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR43_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR43_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR43_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR43_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR43_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR43_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR43_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR43_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR43_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR43_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR43_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR43_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR43_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR43_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR43_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR43_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR43_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR43_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR43_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR43_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR43_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR43_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR43_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR43_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR43_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR43_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR43_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR43_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR43_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR43_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR43_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR43_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR43_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR43_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR43_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR43_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR43_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR43_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR43_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR43_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR43_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR43_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR43_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR43_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR43_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR43_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR44_0
#define EIC_DIST_GICD_NSACR44_0                 _MK_ADDR_CONST(0x1eb0)
#define EIC_DIST_GICD_NSACR44_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR44_0_SCR                     0
#define EIC_DIST_GICD_NSACR44_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR44_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR44_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR44_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR44_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR44_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR44_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR44_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR44_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR44_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR44_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR44_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR44_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR44_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR44_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR44_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR44_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR44_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR44_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR44_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR44_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR44_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR44_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR44_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR44_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR44_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR44_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR44_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR44_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR44_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR44_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR44_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR44_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR44_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR44_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR44_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR44_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR44_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR44_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR44_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR44_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR44_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR44_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR44_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR44_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR44_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR44_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR44_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR44_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR44_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR44_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR44_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR44_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR44_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR44_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR44_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR44_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR44_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR44_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR44_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR44_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR44_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR44_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR44_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR44_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR44_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR44_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR44_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR44_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR44_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR44_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR44_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR44_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR44_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR44_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR44_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR44_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR44_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR44_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR44_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR44_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR44_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR44_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR44_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR44_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR44_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR44_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR44_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR44_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR44_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR44_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR44_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR44_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR44_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR44_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR44_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR44_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR44_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR44_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR44_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR45_0
#define EIC_DIST_GICD_NSACR45_0                 _MK_ADDR_CONST(0x1eb4)
#define EIC_DIST_GICD_NSACR45_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR45_0_SCR                     0
#define EIC_DIST_GICD_NSACR45_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR45_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR45_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR45_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR45_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR45_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR45_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR45_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR45_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR45_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR45_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR45_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR45_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR45_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR45_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR45_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR45_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR45_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR45_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR45_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR45_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR45_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR45_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR45_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR45_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR45_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR45_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR45_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR45_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR45_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR45_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR45_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR45_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR45_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR45_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR45_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR45_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR45_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR45_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR45_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR45_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR45_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR45_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR45_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR45_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR45_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR45_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR45_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR45_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR45_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR45_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR45_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR45_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR45_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR45_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR45_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR45_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR45_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR45_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR45_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR45_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR45_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR45_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR45_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR45_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR45_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR45_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR45_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR45_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR45_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR45_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR45_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR45_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR45_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR45_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR45_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR45_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR45_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR45_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR45_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR45_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR45_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR45_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR45_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR45_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR45_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR45_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR45_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR45_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR45_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR45_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR45_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR45_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR45_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR45_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR45_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR45_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR45_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR45_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR45_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR46_0
#define EIC_DIST_GICD_NSACR46_0                 _MK_ADDR_CONST(0x1eb8)
#define EIC_DIST_GICD_NSACR46_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR46_0_SCR                     0
#define EIC_DIST_GICD_NSACR46_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR46_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR46_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR46_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR46_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR46_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR46_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR46_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR46_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR46_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR46_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR46_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR46_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR46_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR46_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR46_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR46_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR46_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR46_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR46_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR46_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR46_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR46_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR46_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR46_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR46_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR46_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR46_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR46_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR46_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR46_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR46_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR46_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR46_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR46_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR46_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR46_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR46_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR46_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR46_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR46_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR46_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR46_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR46_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR46_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR46_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR46_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR46_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR46_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR46_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR46_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR46_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR46_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR46_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR46_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR46_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR46_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR46_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR46_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR46_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR46_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR46_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR46_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR46_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR46_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR46_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR46_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR46_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR46_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR46_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR46_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR46_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR46_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR46_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR46_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR46_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR46_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR46_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR46_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR46_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR46_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR46_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR46_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR46_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR46_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR46_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR46_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR46_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR46_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR46_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR46_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR46_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR46_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR46_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR46_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR46_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR46_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR46_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR46_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR46_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR47_0
#define EIC_DIST_GICD_NSACR47_0                 _MK_ADDR_CONST(0x1ebc)
#define EIC_DIST_GICD_NSACR47_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR47_0_SCR                     0
#define EIC_DIST_GICD_NSACR47_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR47_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR47_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR47_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR47_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR47_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR47_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR47_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR47_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR47_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR47_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR47_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR47_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR47_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR47_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR47_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR47_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR47_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR47_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR47_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR47_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR47_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR47_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR47_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR47_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR47_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR47_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR47_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR47_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR47_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR47_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR47_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR47_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR47_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR47_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR47_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR47_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR47_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR47_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR47_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR47_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR47_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR47_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR47_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR47_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR47_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR47_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR47_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR47_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR47_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR47_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR47_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR47_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR47_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR47_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR47_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR47_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR47_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR47_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR47_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR47_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR47_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR47_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR47_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR47_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR47_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR47_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR47_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR47_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR47_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR47_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR47_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR47_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR47_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR47_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR47_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR47_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR47_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR47_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR47_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR47_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR47_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR47_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR47_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR47_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR47_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR47_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR47_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR47_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR47_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR47_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR47_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR47_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR47_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR47_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR47_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR47_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR47_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR47_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR47_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR48_0
#define EIC_DIST_GICD_NSACR48_0                 _MK_ADDR_CONST(0x1ec0)
#define EIC_DIST_GICD_NSACR48_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR48_0_SCR                     0
#define EIC_DIST_GICD_NSACR48_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR48_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR48_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR48_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR48_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR48_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR48_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR48_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR48_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR48_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR48_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR48_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR48_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR48_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR48_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR48_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR48_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR48_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR48_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR48_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR48_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR48_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR48_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR48_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR48_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR48_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR48_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR48_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR48_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR48_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR48_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR48_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR48_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR48_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR48_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR48_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR48_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR48_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR48_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR48_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR48_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR48_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR48_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR48_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR48_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR48_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR48_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR48_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR48_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR48_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR48_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR48_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR48_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR48_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR48_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR48_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR48_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR48_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR48_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR48_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR48_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR48_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR48_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR48_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR48_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR48_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR48_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR48_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR48_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR48_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR48_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR48_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR48_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR48_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR48_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR48_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR48_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR48_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR48_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR48_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR48_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR48_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR48_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR48_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR48_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR48_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR48_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR48_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR48_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR48_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR48_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR48_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR48_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR48_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR48_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR48_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR48_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR48_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR48_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR48_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR49_0
#define EIC_DIST_GICD_NSACR49_0                 _MK_ADDR_CONST(0x1ec4)
#define EIC_DIST_GICD_NSACR49_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR49_0_SCR                     0
#define EIC_DIST_GICD_NSACR49_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR49_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR49_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR49_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR49_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR49_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR49_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR49_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR49_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR49_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR49_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR49_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR49_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR49_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR49_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR49_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR49_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR49_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR49_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR49_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR49_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR49_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR49_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR49_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR49_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR49_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR49_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR49_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR49_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR49_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR49_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR49_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR49_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR49_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR49_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR49_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR49_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR49_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR49_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR49_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR49_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR49_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR49_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR49_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR49_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR49_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR49_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR49_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR49_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR49_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR49_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR49_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR49_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR49_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR49_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR49_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR49_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR49_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR49_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR49_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR49_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR49_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR49_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR49_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR49_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR49_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR49_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR49_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR49_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR49_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR49_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR49_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR49_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR49_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR49_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR49_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR49_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR49_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR49_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR49_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR49_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR49_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR49_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR49_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR49_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR49_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR49_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR49_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR49_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR49_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR49_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR49_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR49_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR49_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR49_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR49_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR49_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR49_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR49_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR49_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR50_0
#define EIC_DIST_GICD_NSACR50_0                 _MK_ADDR_CONST(0x1ec8)
#define EIC_DIST_GICD_NSACR50_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR50_0_SCR                     0
#define EIC_DIST_GICD_NSACR50_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR50_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR50_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR50_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR50_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR50_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR50_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR50_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR50_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR50_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR50_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR50_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR50_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR50_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR50_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR50_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR50_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR50_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR50_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR50_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR50_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR50_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR50_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR50_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR50_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR50_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR50_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR50_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR50_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR50_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR50_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR50_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR50_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR50_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR50_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR50_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR50_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR50_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR50_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR50_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR50_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR50_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR50_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR50_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR50_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR50_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR50_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR50_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR50_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR50_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR50_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR50_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR50_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR50_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR50_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR50_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR50_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR50_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR50_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR50_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR50_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR50_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR50_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR50_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR50_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR50_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR50_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR50_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR50_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR50_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR50_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR50_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR50_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR50_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR50_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR50_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR50_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR50_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR50_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR50_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR50_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR50_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR50_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR50_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR50_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR50_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR50_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR50_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR50_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR50_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR50_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR50_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR50_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR50_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR50_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR50_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR50_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR50_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR50_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR50_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR51_0
#define EIC_DIST_GICD_NSACR51_0                 _MK_ADDR_CONST(0x1ecc)
#define EIC_DIST_GICD_NSACR51_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR51_0_SCR                     0
#define EIC_DIST_GICD_NSACR51_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR51_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR51_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR51_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR51_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR51_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR51_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR51_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR51_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR51_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR51_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR51_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR51_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR51_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR51_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR51_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR51_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR51_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR51_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR51_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR51_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR51_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR51_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR51_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR51_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR51_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR51_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR51_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR51_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR51_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR51_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR51_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR51_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR51_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR51_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR51_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR51_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR51_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR51_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR51_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR51_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR51_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR51_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR51_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR51_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR51_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR51_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR51_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR51_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR51_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR51_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR51_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR51_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR51_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR51_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR51_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR51_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR51_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR51_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR51_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR51_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR51_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR51_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR51_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR51_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR51_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR51_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR51_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR51_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR51_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR51_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR51_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR51_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR51_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR51_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR51_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR51_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR51_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR51_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR51_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR51_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR51_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR51_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR51_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR51_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR51_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR51_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR51_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR51_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR51_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR51_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR51_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR51_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR51_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR51_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR51_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR51_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR51_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR51_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR51_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR52_0
#define EIC_DIST_GICD_NSACR52_0                 _MK_ADDR_CONST(0x1ed0)
#define EIC_DIST_GICD_NSACR52_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR52_0_SCR                     0
#define EIC_DIST_GICD_NSACR52_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR52_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR52_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR52_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR52_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR52_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR52_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR52_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR52_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR52_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR52_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR52_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR52_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR52_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR52_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR52_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR52_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR52_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR52_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR52_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR52_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR52_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR52_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR52_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR52_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR52_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR52_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR52_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR52_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR52_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR52_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR52_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR52_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR52_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR52_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR52_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR52_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR52_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR52_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR52_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR52_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR52_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR52_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR52_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR52_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR52_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR52_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR52_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR52_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR52_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR52_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR52_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR52_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR52_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR52_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR52_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR52_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR52_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR52_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR52_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR52_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR52_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR52_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR52_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR52_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR52_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR52_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR52_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR52_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR52_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR52_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR52_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR52_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR52_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR52_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR52_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR52_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR52_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR52_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR52_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR52_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR52_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR52_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR52_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR52_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR52_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR52_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR52_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR52_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR52_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR52_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR52_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR52_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR52_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR52_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR52_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR52_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR52_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR52_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR52_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR53_0
#define EIC_DIST_GICD_NSACR53_0                 _MK_ADDR_CONST(0x1ed4)
#define EIC_DIST_GICD_NSACR53_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR53_0_SCR                     0
#define EIC_DIST_GICD_NSACR53_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR53_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR53_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR53_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR53_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR53_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR53_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR53_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR53_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR53_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR53_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR53_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR53_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR53_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR53_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR53_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR53_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR53_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR53_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR53_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR53_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR53_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR53_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR53_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR53_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR53_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR53_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR53_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR53_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR53_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR53_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR53_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR53_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR53_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR53_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR53_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR53_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR53_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR53_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR53_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR53_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR53_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR53_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR53_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR53_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR53_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR53_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR53_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR53_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR53_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR53_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR53_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR53_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR53_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR53_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR53_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR53_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR53_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR53_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR53_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR53_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR53_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR53_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR53_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR53_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR53_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR53_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR53_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR53_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR53_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR53_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR53_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR53_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR53_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR53_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR53_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR53_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR53_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR53_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR53_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR53_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR53_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR53_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR53_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR53_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR53_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR53_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR53_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR53_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR53_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR53_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR53_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR53_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR53_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR53_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR53_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR53_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR53_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR53_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR53_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR54_0
#define EIC_DIST_GICD_NSACR54_0                 _MK_ADDR_CONST(0x1ed8)
#define EIC_DIST_GICD_NSACR54_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR54_0_SCR                     0
#define EIC_DIST_GICD_NSACR54_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR54_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR54_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR54_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR54_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR54_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR54_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR54_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR54_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR54_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR54_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR54_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR54_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR54_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR54_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR54_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR54_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR54_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR54_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR54_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR54_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR54_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR54_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR54_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR54_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR54_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR54_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR54_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR54_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR54_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR54_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR54_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR54_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR54_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR54_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR54_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR54_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR54_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR54_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR54_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR54_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR54_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR54_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR54_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR54_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR54_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR54_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR54_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR54_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR54_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR54_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR54_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR54_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR54_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR54_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR54_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR54_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR54_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR54_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR54_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR54_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR54_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR54_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR54_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR54_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR54_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR54_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR54_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR54_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR54_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR54_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR54_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR54_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR54_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR54_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR54_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR54_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR54_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR54_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR54_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR54_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR54_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR54_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR54_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR54_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR54_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR54_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR54_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR54_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR54_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR54_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR54_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR54_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR54_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR54_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR54_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR54_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR54_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR54_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR54_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR55_0
#define EIC_DIST_GICD_NSACR55_0                 _MK_ADDR_CONST(0x1edc)
#define EIC_DIST_GICD_NSACR55_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR55_0_SCR                     0
#define EIC_DIST_GICD_NSACR55_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR55_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR55_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR55_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR55_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR55_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR55_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR55_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR55_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR55_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR55_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR55_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR55_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR55_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR55_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR55_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR55_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR55_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR55_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR55_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR55_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR55_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR55_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR55_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR55_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR55_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR55_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR55_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR55_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR55_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR55_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR55_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR55_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR55_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR55_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR55_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR55_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR55_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR55_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR55_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR55_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR55_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR55_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR55_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR55_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR55_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR55_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR55_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR55_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR55_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR55_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR55_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR55_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR55_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR55_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR55_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR55_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR55_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR55_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR55_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR55_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR55_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR55_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR55_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR55_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR55_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR55_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR55_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR55_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR55_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR55_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR55_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR55_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR55_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR55_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR55_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR55_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR55_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR55_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR55_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR55_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR55_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR55_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR55_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR55_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR55_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR55_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR55_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR55_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR55_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR55_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR55_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR55_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR55_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR55_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR55_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR55_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR55_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR55_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR55_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR56_0
#define EIC_DIST_GICD_NSACR56_0                 _MK_ADDR_CONST(0x1ee0)
#define EIC_DIST_GICD_NSACR56_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR56_0_SCR                     0
#define EIC_DIST_GICD_NSACR56_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR56_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR56_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR56_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR56_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR56_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR56_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR56_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR56_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR56_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR56_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR56_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR56_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR56_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR56_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR56_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR56_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR56_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR56_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR56_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR56_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR56_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR56_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR56_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR56_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR56_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR56_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR56_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR56_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR56_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR56_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR56_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR56_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR56_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR56_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR56_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR56_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR56_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR56_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR56_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR56_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR56_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR56_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR56_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR56_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR56_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR56_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR56_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR56_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR56_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR56_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR56_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR56_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR56_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR56_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR56_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR56_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR56_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR56_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR56_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR56_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR56_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR56_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR56_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR56_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR56_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR56_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR56_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR56_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR56_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR56_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR56_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR56_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR56_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR56_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR56_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR56_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR56_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR56_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR56_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR56_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR56_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR56_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR56_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR56_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR56_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR56_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR56_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR56_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR56_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR56_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR56_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR56_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR56_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR56_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR56_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR56_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR56_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR56_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR56_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR57_0
#define EIC_DIST_GICD_NSACR57_0                 _MK_ADDR_CONST(0x1ee4)
#define EIC_DIST_GICD_NSACR57_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR57_0_SCR                     0
#define EIC_DIST_GICD_NSACR57_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR57_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR57_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR57_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR57_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR57_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR57_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR57_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR57_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR57_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR57_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR57_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR57_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR57_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR57_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR57_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR57_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR57_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR57_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR57_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR57_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR57_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR57_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR57_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR57_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR57_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR57_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR57_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR57_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR57_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR57_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR57_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR57_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR57_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR57_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR57_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR57_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR57_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR57_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR57_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR57_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR57_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR57_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR57_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR57_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR57_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR57_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR57_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR57_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR57_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR57_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR57_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR57_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR57_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR57_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR57_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR57_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR57_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR57_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR57_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR57_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR57_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR57_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR57_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR57_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR57_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR57_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR57_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR57_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR57_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR57_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR57_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR57_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR57_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR57_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR57_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR57_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR57_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR57_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR57_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR57_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR57_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR57_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR57_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR57_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR57_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR57_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR57_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR57_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR57_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR57_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR57_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR57_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR57_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR57_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR57_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR57_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR57_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR57_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR57_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR58_0
#define EIC_DIST_GICD_NSACR58_0                 _MK_ADDR_CONST(0x1ee8)
#define EIC_DIST_GICD_NSACR58_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR58_0_SCR                     0
#define EIC_DIST_GICD_NSACR58_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR58_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR58_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR58_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR58_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR58_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR58_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR58_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR58_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR58_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR58_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR58_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR58_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR58_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR58_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR58_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR58_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR58_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR58_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR58_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR58_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR58_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR58_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR58_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR58_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR58_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR58_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR58_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR58_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR58_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR58_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR58_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR58_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR58_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR58_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR58_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR58_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR58_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR58_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR58_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR58_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR58_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR58_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR58_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR58_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR58_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR58_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR58_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR58_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR58_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR58_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR58_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR58_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR58_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR58_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR58_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR58_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR58_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR58_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR58_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR58_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR58_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR58_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR58_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR58_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR58_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR58_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR58_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR58_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR58_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR58_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR58_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR58_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR58_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR58_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR58_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR58_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR58_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR58_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR58_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR58_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR58_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR58_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR58_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR58_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR58_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR58_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR58_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR58_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR58_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR58_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR58_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR58_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR58_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR58_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR58_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR58_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR58_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR58_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR58_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR59_0
#define EIC_DIST_GICD_NSACR59_0                 _MK_ADDR_CONST(0x1eec)
#define EIC_DIST_GICD_NSACR59_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR59_0_SCR                     0
#define EIC_DIST_GICD_NSACR59_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR59_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR59_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR59_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR59_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR59_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR59_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR59_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR59_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR59_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR59_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR59_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR59_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR59_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR59_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR59_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR59_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR59_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR59_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR59_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR59_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR59_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR59_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR59_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR59_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR59_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR59_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR59_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR59_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR59_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR59_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR59_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR59_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR59_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR59_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR59_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR59_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR59_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR59_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR59_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR59_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR59_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR59_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR59_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR59_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR59_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR59_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR59_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR59_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR59_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR59_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR59_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR59_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR59_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR59_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR59_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR59_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR59_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR59_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR59_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR59_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR59_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR59_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR59_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR59_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR59_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR59_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR59_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR59_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR59_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR59_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR59_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR59_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR59_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR59_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR59_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR59_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR59_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR59_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR59_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR59_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR59_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR59_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR59_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR59_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR59_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR59_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR59_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR59_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR59_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR59_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR59_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR59_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR59_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR59_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR59_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR59_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR59_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR59_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR59_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR60_0
#define EIC_DIST_GICD_NSACR60_0                 _MK_ADDR_CONST(0x1ef0)
#define EIC_DIST_GICD_NSACR60_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR60_0_SCR                     0
#define EIC_DIST_GICD_NSACR60_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR60_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR60_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR60_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR60_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR60_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR60_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR60_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR60_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR60_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR60_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR60_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR60_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR60_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR60_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR60_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR60_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR60_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR60_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR60_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR60_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR60_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR60_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR60_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR60_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR60_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR60_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR60_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR60_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR60_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR60_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR60_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR60_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR60_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR60_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR60_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR60_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR60_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR60_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR60_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR60_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR60_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR60_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR60_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR60_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR60_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR60_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR60_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR60_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR60_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR60_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR60_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR60_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR60_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR60_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR60_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR60_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR60_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR60_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR60_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR60_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR60_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR60_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR60_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR60_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR60_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR60_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR60_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR60_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR60_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR60_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR60_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR60_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR60_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR60_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR60_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR60_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR60_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR60_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR60_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR60_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR60_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR60_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR60_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR60_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR60_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR60_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR60_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR60_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR60_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR60_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR60_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR60_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR60_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR60_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR60_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR60_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR60_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR60_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR60_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR61_0
#define EIC_DIST_GICD_NSACR61_0                 _MK_ADDR_CONST(0x1ef4)
#define EIC_DIST_GICD_NSACR61_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR61_0_SCR                     0
#define EIC_DIST_GICD_NSACR61_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR61_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR61_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR61_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR61_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR61_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR61_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR61_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR61_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR61_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR61_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR61_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR61_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR61_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR61_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR61_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR61_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR61_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR61_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR61_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR61_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR61_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR61_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR61_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR61_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR61_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR61_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR61_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR61_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR61_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR61_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR61_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR61_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR61_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR61_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR61_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR61_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR61_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR61_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR61_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR61_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR61_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR61_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR61_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR61_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR61_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR61_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR61_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR61_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR61_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR61_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR61_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR61_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR61_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR61_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR61_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR61_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR61_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR61_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR61_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR61_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR61_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR61_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR61_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR61_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR61_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR61_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR61_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR61_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR61_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR61_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR61_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR61_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR61_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR61_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR61_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR61_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR61_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR61_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR61_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR61_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR61_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR61_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR61_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR61_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR61_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR61_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR61_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR61_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR61_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR61_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR61_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR61_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR61_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR61_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR61_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR61_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR61_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR61_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR61_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR62_0
#define EIC_DIST_GICD_NSACR62_0                 _MK_ADDR_CONST(0x1ef8)
#define EIC_DIST_GICD_NSACR62_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR62_0_SCR                     0
#define EIC_DIST_GICD_NSACR62_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR62_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR62_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR62_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR62_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR62_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR62_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR62_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR62_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR62_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR62_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR62_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR62_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR62_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR62_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR62_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR62_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR62_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR62_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR62_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR62_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR62_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR62_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR62_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR62_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR62_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR62_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR62_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR62_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR62_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR62_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR62_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR62_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR62_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR62_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR62_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR62_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR62_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR62_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR62_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR62_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR62_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR62_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR62_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR62_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR62_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR62_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR62_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR62_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR62_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR62_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR62_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR62_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR62_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR62_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR62_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR62_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR62_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR62_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR62_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR62_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR62_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR62_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR62_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR62_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR62_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR62_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR62_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR62_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR62_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR62_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR62_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR62_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR62_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR62_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR62_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR62_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR62_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR62_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR62_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR62_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR62_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR62_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR62_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR62_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR62_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR62_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR62_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR62_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR62_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR62_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR62_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR62_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR62_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR62_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR62_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR62_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR62_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR62_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR62_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_NSACR63_0
#define EIC_DIST_GICD_NSACR63_0                 _MK_ADDR_CONST(0x1efc)
#define EIC_DIST_GICD_NSACR63_0_SECURE                  0x0
#define EIC_DIST_GICD_NSACR63_0_SCR                     0
#define EIC_DIST_GICD_NSACR63_0_WORD_COUNT                      0x1
#define EIC_DIST_GICD_NSACR63_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR63_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_NSACR63_0_Field_15_SHIFT                  _MK_SHIFT_CONST(30)
#define EIC_DIST_GICD_NSACR63_0_Field_15_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR63_0_Field_15_SHIFT)
#define EIC_DIST_GICD_NSACR63_0_Field_15_RANGE                  31:30
#define EIC_DIST_GICD_NSACR63_0_Field_15_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR63_0_Field_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR63_0_Field_14_SHIFT                  _MK_SHIFT_CONST(28)
#define EIC_DIST_GICD_NSACR63_0_Field_14_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR63_0_Field_14_SHIFT)
#define EIC_DIST_GICD_NSACR63_0_Field_14_RANGE                  29:28
#define EIC_DIST_GICD_NSACR63_0_Field_14_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR63_0_Field_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR63_0_Field_13_SHIFT                  _MK_SHIFT_CONST(26)
#define EIC_DIST_GICD_NSACR63_0_Field_13_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR63_0_Field_13_SHIFT)
#define EIC_DIST_GICD_NSACR63_0_Field_13_RANGE                  27:26
#define EIC_DIST_GICD_NSACR63_0_Field_13_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR63_0_Field_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR63_0_Field_12_SHIFT                  _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_NSACR63_0_Field_12_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR63_0_Field_12_SHIFT)
#define EIC_DIST_GICD_NSACR63_0_Field_12_RANGE                  25:24
#define EIC_DIST_GICD_NSACR63_0_Field_12_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR63_0_Field_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR63_0_Field_11_SHIFT                  _MK_SHIFT_CONST(22)
#define EIC_DIST_GICD_NSACR63_0_Field_11_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR63_0_Field_11_SHIFT)
#define EIC_DIST_GICD_NSACR63_0_Field_11_RANGE                  23:22
#define EIC_DIST_GICD_NSACR63_0_Field_11_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR63_0_Field_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR63_0_Field_10_SHIFT                  _MK_SHIFT_CONST(20)
#define EIC_DIST_GICD_NSACR63_0_Field_10_FIELD                  _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR63_0_Field_10_SHIFT)
#define EIC_DIST_GICD_NSACR63_0_Field_10_RANGE                  21:20
#define EIC_DIST_GICD_NSACR63_0_Field_10_WOFFSET                        0x0
#define EIC_DIST_GICD_NSACR63_0_Field_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR63_0_Field_9_SHIFT                   _MK_SHIFT_CONST(18)
#define EIC_DIST_GICD_NSACR63_0_Field_9_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR63_0_Field_9_SHIFT)
#define EIC_DIST_GICD_NSACR63_0_Field_9_RANGE                   19:18
#define EIC_DIST_GICD_NSACR63_0_Field_9_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR63_0_Field_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR63_0_Field_8_SHIFT                   _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_NSACR63_0_Field_8_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR63_0_Field_8_SHIFT)
#define EIC_DIST_GICD_NSACR63_0_Field_8_RANGE                   17:16
#define EIC_DIST_GICD_NSACR63_0_Field_8_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR63_0_Field_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR63_0_Field_7_SHIFT                   _MK_SHIFT_CONST(14)
#define EIC_DIST_GICD_NSACR63_0_Field_7_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR63_0_Field_7_SHIFT)
#define EIC_DIST_GICD_NSACR63_0_Field_7_RANGE                   15:14
#define EIC_DIST_GICD_NSACR63_0_Field_7_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR63_0_Field_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR63_0_Field_6_SHIFT                   _MK_SHIFT_CONST(12)
#define EIC_DIST_GICD_NSACR63_0_Field_6_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR63_0_Field_6_SHIFT)
#define EIC_DIST_GICD_NSACR63_0_Field_6_RANGE                   13:12
#define EIC_DIST_GICD_NSACR63_0_Field_6_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR63_0_Field_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR63_0_Field_5_SHIFT                   _MK_SHIFT_CONST(10)
#define EIC_DIST_GICD_NSACR63_0_Field_5_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR63_0_Field_5_SHIFT)
#define EIC_DIST_GICD_NSACR63_0_Field_5_RANGE                   11:10
#define EIC_DIST_GICD_NSACR63_0_Field_5_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR63_0_Field_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR63_0_Field_4_SHIFT                   _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_NSACR63_0_Field_4_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR63_0_Field_4_SHIFT)
#define EIC_DIST_GICD_NSACR63_0_Field_4_RANGE                   9:8
#define EIC_DIST_GICD_NSACR63_0_Field_4_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR63_0_Field_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR63_0_Field_3_SHIFT                   _MK_SHIFT_CONST(6)
#define EIC_DIST_GICD_NSACR63_0_Field_3_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR63_0_Field_3_SHIFT)
#define EIC_DIST_GICD_NSACR63_0_Field_3_RANGE                   7:6
#define EIC_DIST_GICD_NSACR63_0_Field_3_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR63_0_Field_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR63_0_Field_2_SHIFT                   _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_NSACR63_0_Field_2_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR63_0_Field_2_SHIFT)
#define EIC_DIST_GICD_NSACR63_0_Field_2_RANGE                   5:4
#define EIC_DIST_GICD_NSACR63_0_Field_2_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR63_0_Field_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR63_0_Field_1_SHIFT                   _MK_SHIFT_CONST(2)
#define EIC_DIST_GICD_NSACR63_0_Field_1_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR63_0_Field_1_SHIFT)
#define EIC_DIST_GICD_NSACR63_0_Field_1_RANGE                   3:2
#define EIC_DIST_GICD_NSACR63_0_Field_1_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR63_0_Field_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_NSACR63_0_Field_0_SHIFT                   _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_NSACR63_0_Field_0_FIELD                   _MK_FIELD_CONST(0x3, EIC_DIST_GICD_NSACR63_0_Field_0_SHIFT)
#define EIC_DIST_GICD_NSACR63_0_Field_0_RANGE                   1:0
#define EIC_DIST_GICD_NSACR63_0_Field_0_WOFFSET                 0x0
#define EIC_DIST_GICD_NSACR63_0_Field_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_NSACR63_0_Field_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_SGIR_0
#define EIC_DIST_GICD_SGIR_0                    _MK_ADDR_CONST(0x1f00)
#define EIC_DIST_GICD_SGIR_0_SECURE                     0x0
#define EIC_DIST_GICD_SGIR_0_SCR                        0
#define EIC_DIST_GICD_SGIR_0_WORD_COUNT                         0x1
#define EIC_DIST_GICD_SGIR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SGIR_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SGIR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SGIR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SGIR_0_READ_MASK                  _MK_MASK_CONST(0x3ff800f)
#define EIC_DIST_GICD_SGIR_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff800f)
#define EIC_DIST_GICD_SGIR_0_TargetListFilter_SHIFT                     _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_SGIR_0_TargetListFilter_FIELD                     _MK_FIELD_CONST(0x3, EIC_DIST_GICD_SGIR_0_TargetListFilter_SHIFT)
#define EIC_DIST_GICD_SGIR_0_TargetListFilter_RANGE                     25:24
#define EIC_DIST_GICD_SGIR_0_TargetListFilter_WOFFSET                   0x0
#define EIC_DIST_GICD_SGIR_0_TargetListFilter_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SGIR_0_TargetListFilter_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SGIR_0_TargetListFilter_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SGIR_0_TargetListFilter_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SGIR_0_TargetListFilter_SPECIFIC_CPU                      _MK_ENUM_CONST(0)
#define EIC_DIST_GICD_SGIR_0_TargetListFilter_ALL_BUT_SELF                      _MK_ENUM_CONST(1)
#define EIC_DIST_GICD_SGIR_0_TargetListFilter_SELF                      _MK_ENUM_CONST(2)

#define EIC_DIST_GICD_SGIR_0_CPUTargetList_SHIFT                        _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_SGIR_0_CPUTargetList_FIELD                        _MK_FIELD_CONST(0xff, EIC_DIST_GICD_SGIR_0_CPUTargetList_SHIFT)
#define EIC_DIST_GICD_SGIR_0_CPUTargetList_RANGE                        23:16
#define EIC_DIST_GICD_SGIR_0_CPUTargetList_WOFFSET                      0x0
#define EIC_DIST_GICD_SGIR_0_CPUTargetList_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SGIR_0_CPUTargetList_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SGIR_0_CPUTargetList_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SGIR_0_CPUTargetList_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SGIR_0_NSATT_SHIFT                        _MK_SHIFT_CONST(15)
#define EIC_DIST_GICD_SGIR_0_NSATT_FIELD                        _MK_FIELD_CONST(0x1, EIC_DIST_GICD_SGIR_0_NSATT_SHIFT)
#define EIC_DIST_GICD_SGIR_0_NSATT_RANGE                        15:15
#define EIC_DIST_GICD_SGIR_0_NSATT_WOFFSET                      0x0
#define EIC_DIST_GICD_SGIR_0_NSATT_DEFAULT                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SGIR_0_NSATT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SGIR_0_NSATT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SGIR_0_NSATT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SGIR_0_SGIINTID_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_SGIR_0_SGIINTID_FIELD                     _MK_FIELD_CONST(0xf, EIC_DIST_GICD_SGIR_0_SGIINTID_SHIFT)
#define EIC_DIST_GICD_SGIR_0_SGIINTID_RANGE                     3:0
#define EIC_DIST_GICD_SGIR_0_SGIINTID_WOFFSET                   0x0
#define EIC_DIST_GICD_SGIR_0_SGIINTID_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SGIR_0_SGIINTID_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SGIR_0_SGIINTID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SGIR_0_SGIINTID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 7940 [0x1f04]

// Reserved address 7944 [0x1f08]

// Reserved address 7948 [0x1f0c]

// Register EIC_DIST_GICD_CPENDSGIR0_0
#define EIC_DIST_GICD_CPENDSGIR0_0                      _MK_ADDR_CONST(0x1f10)
#define EIC_DIST_GICD_CPENDSGIR0_0_SECURE                       0x0
#define EIC_DIST_GICD_CPENDSGIR0_0_SCR                  0
#define EIC_DIST_GICD_CPENDSGIR0_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_CPENDSGIR0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR0_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_CPENDSGIR0_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI3_pend_SHIFT                      _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI3_pend_FIELD                      _MK_FIELD_CONST(0xff, EIC_DIST_GICD_CPENDSGIR0_0_SGI3_pend_SHIFT)
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI3_pend_RANGE                      31:24
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI3_pend_WOFFSET                    0x0
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI3_pend_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI3_pend_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI3_pend_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI3_pend_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_CPENDSGIR0_0_SGI2_pend_SHIFT                      _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI2_pend_FIELD                      _MK_FIELD_CONST(0xff, EIC_DIST_GICD_CPENDSGIR0_0_SGI2_pend_SHIFT)
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI2_pend_RANGE                      23:16
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI2_pend_WOFFSET                    0x0
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI2_pend_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI2_pend_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI2_pend_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI2_pend_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_CPENDSGIR0_0_SGI1_pend_SHIFT                      _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI1_pend_FIELD                      _MK_FIELD_CONST(0xff, EIC_DIST_GICD_CPENDSGIR0_0_SGI1_pend_SHIFT)
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI1_pend_RANGE                      15:8
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI1_pend_WOFFSET                    0x0
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI1_pend_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI1_pend_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI1_pend_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI1_pend_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_CPENDSGIR0_0_SGI0_pend_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI0_pend_FIELD                      _MK_FIELD_CONST(0xff, EIC_DIST_GICD_CPENDSGIR0_0_SGI0_pend_SHIFT)
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI0_pend_RANGE                      7:0
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI0_pend_WOFFSET                    0x0
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI0_pend_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI0_pend_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI0_pend_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR0_0_SGI0_pend_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_CPENDSGIR1_0
#define EIC_DIST_GICD_CPENDSGIR1_0                      _MK_ADDR_CONST(0x1f14)
#define EIC_DIST_GICD_CPENDSGIR1_0_SECURE                       0x0
#define EIC_DIST_GICD_CPENDSGIR1_0_SCR                  0
#define EIC_DIST_GICD_CPENDSGIR1_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_CPENDSGIR1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR1_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR1_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_CPENDSGIR1_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI7_pend_SHIFT                      _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI7_pend_FIELD                      _MK_FIELD_CONST(0xff, EIC_DIST_GICD_CPENDSGIR1_0_SGI7_pend_SHIFT)
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI7_pend_RANGE                      31:24
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI7_pend_WOFFSET                    0x0
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI7_pend_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI7_pend_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI7_pend_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI7_pend_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_CPENDSGIR1_0_SGI6_pend_SHIFT                      _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI6_pend_FIELD                      _MK_FIELD_CONST(0xff, EIC_DIST_GICD_CPENDSGIR1_0_SGI6_pend_SHIFT)
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI6_pend_RANGE                      23:16
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI6_pend_WOFFSET                    0x0
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI6_pend_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI6_pend_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI6_pend_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI6_pend_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_CPENDSGIR1_0_SGI5_pend_SHIFT                      _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI5_pend_FIELD                      _MK_FIELD_CONST(0xff, EIC_DIST_GICD_CPENDSGIR1_0_SGI5_pend_SHIFT)
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI5_pend_RANGE                      15:8
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI5_pend_WOFFSET                    0x0
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI5_pend_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI5_pend_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI5_pend_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI5_pend_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_CPENDSGIR1_0_SGI4_pend_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI4_pend_FIELD                      _MK_FIELD_CONST(0xff, EIC_DIST_GICD_CPENDSGIR1_0_SGI4_pend_SHIFT)
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI4_pend_RANGE                      7:0
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI4_pend_WOFFSET                    0x0
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI4_pend_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI4_pend_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI4_pend_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR1_0_SGI4_pend_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_CPENDSGIR2_0
#define EIC_DIST_GICD_CPENDSGIR2_0                      _MK_ADDR_CONST(0x1f18)
#define EIC_DIST_GICD_CPENDSGIR2_0_SECURE                       0x0
#define EIC_DIST_GICD_CPENDSGIR2_0_SCR                  0
#define EIC_DIST_GICD_CPENDSGIR2_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_CPENDSGIR2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR2_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR2_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_CPENDSGIR2_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI11_pend_SHIFT                     _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI11_pend_FIELD                     _MK_FIELD_CONST(0xff, EIC_DIST_GICD_CPENDSGIR2_0_SGI11_pend_SHIFT)
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI11_pend_RANGE                     31:24
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI11_pend_WOFFSET                   0x0
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI11_pend_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI11_pend_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI11_pend_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI11_pend_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_CPENDSGIR2_0_SGI10_pend_SHIFT                     _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI10_pend_FIELD                     _MK_FIELD_CONST(0xff, EIC_DIST_GICD_CPENDSGIR2_0_SGI10_pend_SHIFT)
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI10_pend_RANGE                     23:16
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI10_pend_WOFFSET                   0x0
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI10_pend_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI10_pend_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI10_pend_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI10_pend_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_CPENDSGIR2_0_SGI9_pend_SHIFT                      _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI9_pend_FIELD                      _MK_FIELD_CONST(0xff, EIC_DIST_GICD_CPENDSGIR2_0_SGI9_pend_SHIFT)
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI9_pend_RANGE                      15:8
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI9_pend_WOFFSET                    0x0
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI9_pend_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI9_pend_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI9_pend_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI9_pend_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_CPENDSGIR2_0_SGI8_pend_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI8_pend_FIELD                      _MK_FIELD_CONST(0xff, EIC_DIST_GICD_CPENDSGIR2_0_SGI8_pend_SHIFT)
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI8_pend_RANGE                      7:0
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI8_pend_WOFFSET                    0x0
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI8_pend_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI8_pend_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI8_pend_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR2_0_SGI8_pend_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_CPENDSGIR3_0
#define EIC_DIST_GICD_CPENDSGIR3_0                      _MK_ADDR_CONST(0x1f1c)
#define EIC_DIST_GICD_CPENDSGIR3_0_SECURE                       0x0
#define EIC_DIST_GICD_CPENDSGIR3_0_SCR                  0
#define EIC_DIST_GICD_CPENDSGIR3_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_CPENDSGIR3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR3_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR3_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_CPENDSGIR3_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI15_pend_SHIFT                     _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI15_pend_FIELD                     _MK_FIELD_CONST(0xff, EIC_DIST_GICD_CPENDSGIR3_0_SGI15_pend_SHIFT)
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI15_pend_RANGE                     31:24
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI15_pend_WOFFSET                   0x0
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI15_pend_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI15_pend_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI15_pend_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI15_pend_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_CPENDSGIR3_0_SGI14_pend_SHIFT                     _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI14_pend_FIELD                     _MK_FIELD_CONST(0xff, EIC_DIST_GICD_CPENDSGIR3_0_SGI14_pend_SHIFT)
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI14_pend_RANGE                     23:16
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI14_pend_WOFFSET                   0x0
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI14_pend_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI14_pend_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI14_pend_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI14_pend_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_CPENDSGIR3_0_SGI13_pend_SHIFT                     _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI13_pend_FIELD                     _MK_FIELD_CONST(0xff, EIC_DIST_GICD_CPENDSGIR3_0_SGI13_pend_SHIFT)
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI13_pend_RANGE                     15:8
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI13_pend_WOFFSET                   0x0
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI13_pend_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI13_pend_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI13_pend_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI13_pend_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_CPENDSGIR3_0_SGI12_pend_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI12_pend_FIELD                     _MK_FIELD_CONST(0xff, EIC_DIST_GICD_CPENDSGIR3_0_SGI12_pend_SHIFT)
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI12_pend_RANGE                     7:0
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI12_pend_WOFFSET                   0x0
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI12_pend_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI12_pend_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI12_pend_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CPENDSGIR3_0_SGI12_pend_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_SPENDSGIR0_0
#define EIC_DIST_GICD_SPENDSGIR0_0                      _MK_ADDR_CONST(0x1f20)
#define EIC_DIST_GICD_SPENDSGIR0_0_SECURE                       0x0
#define EIC_DIST_GICD_SPENDSGIR0_0_SCR                  0
#define EIC_DIST_GICD_SPENDSGIR0_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_SPENDSGIR0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR0_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_SPENDSGIR0_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI3_pend_SHIFT                      _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI3_pend_FIELD                      _MK_FIELD_CONST(0xff, EIC_DIST_GICD_SPENDSGIR0_0_SGI3_pend_SHIFT)
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI3_pend_RANGE                      31:24
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI3_pend_WOFFSET                    0x0
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI3_pend_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI3_pend_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI3_pend_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI3_pend_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPENDSGIR0_0_SGI2_pend_SHIFT                      _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI2_pend_FIELD                      _MK_FIELD_CONST(0xff, EIC_DIST_GICD_SPENDSGIR0_0_SGI2_pend_SHIFT)
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI2_pend_RANGE                      23:16
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI2_pend_WOFFSET                    0x0
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI2_pend_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI2_pend_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI2_pend_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI2_pend_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPENDSGIR0_0_SGI1_pend_SHIFT                      _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI1_pend_FIELD                      _MK_FIELD_CONST(0xff, EIC_DIST_GICD_SPENDSGIR0_0_SGI1_pend_SHIFT)
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI1_pend_RANGE                      15:8
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI1_pend_WOFFSET                    0x0
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI1_pend_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI1_pend_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI1_pend_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI1_pend_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPENDSGIR0_0_SGI0_pend_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI0_pend_FIELD                      _MK_FIELD_CONST(0xff, EIC_DIST_GICD_SPENDSGIR0_0_SGI0_pend_SHIFT)
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI0_pend_RANGE                      7:0
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI0_pend_WOFFSET                    0x0
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI0_pend_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI0_pend_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI0_pend_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR0_0_SGI0_pend_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_SPENDSGIR1_0
#define EIC_DIST_GICD_SPENDSGIR1_0                      _MK_ADDR_CONST(0x1f24)
#define EIC_DIST_GICD_SPENDSGIR1_0_SECURE                       0x0
#define EIC_DIST_GICD_SPENDSGIR1_0_SCR                  0
#define EIC_DIST_GICD_SPENDSGIR1_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_SPENDSGIR1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR1_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR1_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_SPENDSGIR1_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI7_pend_SHIFT                      _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI7_pend_FIELD                      _MK_FIELD_CONST(0xff, EIC_DIST_GICD_SPENDSGIR1_0_SGI7_pend_SHIFT)
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI7_pend_RANGE                      31:24
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI7_pend_WOFFSET                    0x0
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI7_pend_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI7_pend_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI7_pend_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI7_pend_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPENDSGIR1_0_SGI6_pend_SHIFT                      _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI6_pend_FIELD                      _MK_FIELD_CONST(0xff, EIC_DIST_GICD_SPENDSGIR1_0_SGI6_pend_SHIFT)
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI6_pend_RANGE                      23:16
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI6_pend_WOFFSET                    0x0
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI6_pend_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI6_pend_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI6_pend_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI6_pend_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPENDSGIR1_0_SGI5_pend_SHIFT                      _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI5_pend_FIELD                      _MK_FIELD_CONST(0xff, EIC_DIST_GICD_SPENDSGIR1_0_SGI5_pend_SHIFT)
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI5_pend_RANGE                      15:8
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI5_pend_WOFFSET                    0x0
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI5_pend_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI5_pend_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI5_pend_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI5_pend_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPENDSGIR1_0_SGI4_pend_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI4_pend_FIELD                      _MK_FIELD_CONST(0xff, EIC_DIST_GICD_SPENDSGIR1_0_SGI4_pend_SHIFT)
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI4_pend_RANGE                      7:0
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI4_pend_WOFFSET                    0x0
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI4_pend_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI4_pend_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI4_pend_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR1_0_SGI4_pend_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_SPENDSGIR2_0
#define EIC_DIST_GICD_SPENDSGIR2_0                      _MK_ADDR_CONST(0x1f28)
#define EIC_DIST_GICD_SPENDSGIR2_0_SECURE                       0x0
#define EIC_DIST_GICD_SPENDSGIR2_0_SCR                  0
#define EIC_DIST_GICD_SPENDSGIR2_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_SPENDSGIR2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR2_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR2_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_SPENDSGIR2_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI11_pend_SHIFT                     _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI11_pend_FIELD                     _MK_FIELD_CONST(0xff, EIC_DIST_GICD_SPENDSGIR2_0_SGI11_pend_SHIFT)
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI11_pend_RANGE                     31:24
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI11_pend_WOFFSET                   0x0
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI11_pend_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI11_pend_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI11_pend_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI11_pend_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPENDSGIR2_0_SGI10_pend_SHIFT                     _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI10_pend_FIELD                     _MK_FIELD_CONST(0xff, EIC_DIST_GICD_SPENDSGIR2_0_SGI10_pend_SHIFT)
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI10_pend_RANGE                     23:16
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI10_pend_WOFFSET                   0x0
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI10_pend_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI10_pend_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI10_pend_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI10_pend_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPENDSGIR2_0_SGI9_pend_SHIFT                      _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI9_pend_FIELD                      _MK_FIELD_CONST(0xff, EIC_DIST_GICD_SPENDSGIR2_0_SGI9_pend_SHIFT)
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI9_pend_RANGE                      15:8
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI9_pend_WOFFSET                    0x0
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI9_pend_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI9_pend_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI9_pend_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI9_pend_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPENDSGIR2_0_SGI8_pend_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI8_pend_FIELD                      _MK_FIELD_CONST(0xff, EIC_DIST_GICD_SPENDSGIR2_0_SGI8_pend_SHIFT)
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI8_pend_RANGE                      7:0
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI8_pend_WOFFSET                    0x0
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI8_pend_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI8_pend_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI8_pend_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR2_0_SGI8_pend_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_SPENDSGIR3_0
#define EIC_DIST_GICD_SPENDSGIR3_0                      _MK_ADDR_CONST(0x1f2c)
#define EIC_DIST_GICD_SPENDSGIR3_0_SECURE                       0x0
#define EIC_DIST_GICD_SPENDSGIR3_0_SCR                  0
#define EIC_DIST_GICD_SPENDSGIR3_0_WORD_COUNT                   0x1
#define EIC_DIST_GICD_SPENDSGIR3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR3_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR3_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_SPENDSGIR3_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI15_pend_SHIFT                     _MK_SHIFT_CONST(24)
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI15_pend_FIELD                     _MK_FIELD_CONST(0xff, EIC_DIST_GICD_SPENDSGIR3_0_SGI15_pend_SHIFT)
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI15_pend_RANGE                     31:24
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI15_pend_WOFFSET                   0x0
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI15_pend_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI15_pend_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI15_pend_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI15_pend_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPENDSGIR3_0_SGI14_pend_SHIFT                     _MK_SHIFT_CONST(16)
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI14_pend_FIELD                     _MK_FIELD_CONST(0xff, EIC_DIST_GICD_SPENDSGIR3_0_SGI14_pend_SHIFT)
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI14_pend_RANGE                     23:16
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI14_pend_WOFFSET                   0x0
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI14_pend_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI14_pend_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI14_pend_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI14_pend_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPENDSGIR3_0_SGI13_pend_SHIFT                     _MK_SHIFT_CONST(8)
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI13_pend_FIELD                     _MK_FIELD_CONST(0xff, EIC_DIST_GICD_SPENDSGIR3_0_SGI13_pend_SHIFT)
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI13_pend_RANGE                     15:8
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI13_pend_WOFFSET                   0x0
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI13_pend_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI13_pend_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI13_pend_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI13_pend_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_SPENDSGIR3_0_SGI12_pend_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI12_pend_FIELD                     _MK_FIELD_CONST(0xff, EIC_DIST_GICD_SPENDSGIR3_0_SGI12_pend_SHIFT)
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI12_pend_RANGE                     7:0
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI12_pend_WOFFSET                   0x0
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI12_pend_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI12_pend_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI12_pend_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_SPENDSGIR3_0_SGI12_pend_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 7984 [0x1f30]

// Reserved address 7988 [0x1f34]

// Reserved address 7992 [0x1f38]

// Reserved address 7996 [0x1f3c]

// Reserved address 8000 [0x1f40]

// Reserved address 8004 [0x1f44]

// Reserved address 8008 [0x1f48]

// Reserved address 8012 [0x1f4c]

// Reserved address 8016 [0x1f50]

// Reserved address 8020 [0x1f54]

// Reserved address 8024 [0x1f58]

// Reserved address 8028 [0x1f5c]

// Reserved address 8032 [0x1f60]

// Reserved address 8036 [0x1f64]

// Reserved address 8040 [0x1f68]

// Reserved address 8044 [0x1f6c]

// Reserved address 8048 [0x1f70]

// Reserved address 8052 [0x1f74]

// Reserved address 8056 [0x1f78]

// Reserved address 8060 [0x1f7c]

// Reserved address 8064 [0x1f80]

// Reserved address 8068 [0x1f84]

// Reserved address 8072 [0x1f88]

// Reserved address 8076 [0x1f8c]

// Reserved address 8080 [0x1f90]

// Reserved address 8084 [0x1f94]

// Reserved address 8088 [0x1f98]

// Reserved address 8092 [0x1f9c]

// Reserved address 8096 [0x1fa0]

// Reserved address 8100 [0x1fa4]

// Reserved address 8104 [0x1fa8]

// Reserved address 8108 [0x1fac]

// Reserved address 8112 [0x1fb0]

// Reserved address 8116 [0x1fb4]

// Reserved address 8120 [0x1fb8]

// Reserved address 8124 [0x1fbc]

// Reserved address 8128 [0x1fc0]

// Reserved address 8132 [0x1fc4]

// Reserved address 8136 [0x1fc8]

// Reserved address 8140 [0x1fcc]

// Register EIC_DIST_GICD_PIDR4_0
#define EIC_DIST_GICD_PIDR4_0                   _MK_ADDR_CONST(0x1fd0)
#define EIC_DIST_GICD_PIDR4_0_SECURE                    0x0
#define EIC_DIST_GICD_PIDR4_0_SCR                       0
#define EIC_DIST_GICD_PIDR4_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_PIDR4_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR4_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR4_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define EIC_DIST_GICD_PIDR4_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR4_0_Reserved_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_PIDR4_0_Reserved_FIELD                    _MK_FIELD_CONST(0xf, EIC_DIST_GICD_PIDR4_0_Reserved_SHIFT)
#define EIC_DIST_GICD_PIDR4_0_Reserved_RANGE                    7:4
#define EIC_DIST_GICD_PIDR4_0_Reserved_WOFFSET                  0x0
#define EIC_DIST_GICD_PIDR4_0_Reserved_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR4_0_Reserved_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR4_0_Reserved_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR4_0_Reserved_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_PIDR4_0_ContinuationCode_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_PIDR4_0_ContinuationCode_FIELD                    _MK_FIELD_CONST(0xf, EIC_DIST_GICD_PIDR4_0_ContinuationCode_SHIFT)
#define EIC_DIST_GICD_PIDR4_0_ContinuationCode_RANGE                    3:0
#define EIC_DIST_GICD_PIDR4_0_ContinuationCode_WOFFSET                  0x0
#define EIC_DIST_GICD_PIDR4_0_ContinuationCode_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR4_0_ContinuationCode_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR4_0_ContinuationCode_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR4_0_ContinuationCode_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_PIDR5_0
#define EIC_DIST_GICD_PIDR5_0                   _MK_ADDR_CONST(0x1fd4)
#define EIC_DIST_GICD_PIDR5_0_SECURE                    0x0
#define EIC_DIST_GICD_PIDR5_0_SCR                       0
#define EIC_DIST_GICD_PIDR5_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_PIDR5_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR5_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR5_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define EIC_DIST_GICD_PIDR5_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR5_0_Reserved_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_PIDR5_0_Reserved_FIELD                    _MK_FIELD_CONST(0xff, EIC_DIST_GICD_PIDR5_0_Reserved_SHIFT)
#define EIC_DIST_GICD_PIDR5_0_Reserved_RANGE                    7:0
#define EIC_DIST_GICD_PIDR5_0_Reserved_WOFFSET                  0x0
#define EIC_DIST_GICD_PIDR5_0_Reserved_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR5_0_Reserved_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR5_0_Reserved_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR5_0_Reserved_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_PIDR6_0
#define EIC_DIST_GICD_PIDR6_0                   _MK_ADDR_CONST(0x1fd8)
#define EIC_DIST_GICD_PIDR6_0_SECURE                    0x0
#define EIC_DIST_GICD_PIDR6_0_SCR                       0
#define EIC_DIST_GICD_PIDR6_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_PIDR6_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR6_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR6_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define EIC_DIST_GICD_PIDR6_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR6_0_Reserved_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_PIDR6_0_Reserved_FIELD                    _MK_FIELD_CONST(0xff, EIC_DIST_GICD_PIDR6_0_Reserved_SHIFT)
#define EIC_DIST_GICD_PIDR6_0_Reserved_RANGE                    7:0
#define EIC_DIST_GICD_PIDR6_0_Reserved_WOFFSET                  0x0
#define EIC_DIST_GICD_PIDR6_0_Reserved_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR6_0_Reserved_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR6_0_Reserved_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR6_0_Reserved_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_PIDR7_0
#define EIC_DIST_GICD_PIDR7_0                   _MK_ADDR_CONST(0x1fdc)
#define EIC_DIST_GICD_PIDR7_0_SECURE                    0x0
#define EIC_DIST_GICD_PIDR7_0_SCR                       0
#define EIC_DIST_GICD_PIDR7_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_PIDR7_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR7_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR7_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define EIC_DIST_GICD_PIDR7_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR7_0_Reserved_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_PIDR7_0_Reserved_FIELD                    _MK_FIELD_CONST(0xff, EIC_DIST_GICD_PIDR7_0_Reserved_SHIFT)
#define EIC_DIST_GICD_PIDR7_0_Reserved_RANGE                    7:0
#define EIC_DIST_GICD_PIDR7_0_Reserved_WOFFSET                  0x0
#define EIC_DIST_GICD_PIDR7_0_Reserved_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR7_0_Reserved_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR7_0_Reserved_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR7_0_Reserved_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_PIDR0_0
#define EIC_DIST_GICD_PIDR0_0                   _MK_ADDR_CONST(0x1fe0)
#define EIC_DIST_GICD_PIDR0_0_SECURE                    0x0
#define EIC_DIST_GICD_PIDR0_0_SCR                       0
#define EIC_DIST_GICD_PIDR0_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_PIDR0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR0_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR0_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define EIC_DIST_GICD_PIDR0_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR0_0_Dev_id_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_PIDR0_0_Dev_id_FIELD                      _MK_FIELD_CONST(0xff, EIC_DIST_GICD_PIDR0_0_Dev_id_SHIFT)
#define EIC_DIST_GICD_PIDR0_0_Dev_id_RANGE                      7:0
#define EIC_DIST_GICD_PIDR0_0_Dev_id_WOFFSET                    0x0
#define EIC_DIST_GICD_PIDR0_0_Dev_id_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR0_0_Dev_id_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR0_0_Dev_id_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR0_0_Dev_id_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_PIDR1_0
#define EIC_DIST_GICD_PIDR1_0                   _MK_ADDR_CONST(0x1fe4)
#define EIC_DIST_GICD_PIDR1_0_SECURE                    0x0
#define EIC_DIST_GICD_PIDR1_0_SCR                       0
#define EIC_DIST_GICD_PIDR1_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_PIDR1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR1_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR1_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define EIC_DIST_GICD_PIDR1_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR1_0_Arch_id_SHIFT                     _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_PIDR1_0_Arch_id_FIELD                     _MK_FIELD_CONST(0xf, EIC_DIST_GICD_PIDR1_0_Arch_id_SHIFT)
#define EIC_DIST_GICD_PIDR1_0_Arch_id_RANGE                     7:4
#define EIC_DIST_GICD_PIDR1_0_Arch_id_WOFFSET                   0x0
#define EIC_DIST_GICD_PIDR1_0_Arch_id_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR1_0_Arch_id_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR1_0_Arch_id_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR1_0_Arch_id_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_PIDR1_0_Dev_id_SHIFT                      _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_PIDR1_0_Dev_id_FIELD                      _MK_FIELD_CONST(0xf, EIC_DIST_GICD_PIDR1_0_Dev_id_SHIFT)
#define EIC_DIST_GICD_PIDR1_0_Dev_id_RANGE                      3:0
#define EIC_DIST_GICD_PIDR1_0_Dev_id_WOFFSET                    0x0
#define EIC_DIST_GICD_PIDR1_0_Dev_id_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR1_0_Dev_id_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR1_0_Dev_id_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR1_0_Dev_id_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_PIDR2_0
#define EIC_DIST_GICD_PIDR2_0                   _MK_ADDR_CONST(0x1fe8)
#define EIC_DIST_GICD_PIDR2_0_SECURE                    0x0
#define EIC_DIST_GICD_PIDR2_0_SCR                       0
#define EIC_DIST_GICD_PIDR2_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_PIDR2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR2_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR2_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define EIC_DIST_GICD_PIDR2_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR2_0_ArchRev_SHIFT                     _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_PIDR2_0_ArchRev_FIELD                     _MK_FIELD_CONST(0xf, EIC_DIST_GICD_PIDR2_0_ArchRev_SHIFT)
#define EIC_DIST_GICD_PIDR2_0_ArchRev_RANGE                     7:4
#define EIC_DIST_GICD_PIDR2_0_ArchRev_WOFFSET                   0x0
#define EIC_DIST_GICD_PIDR2_0_ArchRev_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR2_0_ArchRev_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR2_0_ArchRev_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR2_0_ArchRev_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_PIDR2_0_UsesJEPcode_SHIFT                 _MK_SHIFT_CONST(3)
#define EIC_DIST_GICD_PIDR2_0_UsesJEPcode_FIELD                 _MK_FIELD_CONST(0x1, EIC_DIST_GICD_PIDR2_0_UsesJEPcode_SHIFT)
#define EIC_DIST_GICD_PIDR2_0_UsesJEPcode_RANGE                 3:3
#define EIC_DIST_GICD_PIDR2_0_UsesJEPcode_WOFFSET                       0x0
#define EIC_DIST_GICD_PIDR2_0_UsesJEPcode_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR2_0_UsesJEPcode_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR2_0_UsesJEPcode_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR2_0_UsesJEPcode_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_PIDR2_0_Arch_id_SHIFT                     _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_PIDR2_0_Arch_id_FIELD                     _MK_FIELD_CONST(0x7, EIC_DIST_GICD_PIDR2_0_Arch_id_SHIFT)
#define EIC_DIST_GICD_PIDR2_0_Arch_id_RANGE                     2:0
#define EIC_DIST_GICD_PIDR2_0_Arch_id_WOFFSET                   0x0
#define EIC_DIST_GICD_PIDR2_0_Arch_id_DEFAULT                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR2_0_Arch_id_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR2_0_Arch_id_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR2_0_Arch_id_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_PIDR3_0
#define EIC_DIST_GICD_PIDR3_0                   _MK_ADDR_CONST(0x1fec)
#define EIC_DIST_GICD_PIDR3_0_SECURE                    0x0
#define EIC_DIST_GICD_PIDR3_0_SCR                       0
#define EIC_DIST_GICD_PIDR3_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_PIDR3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR3_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR3_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define EIC_DIST_GICD_PIDR3_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR3_0_Revision_SHIFT                    _MK_SHIFT_CONST(4)
#define EIC_DIST_GICD_PIDR3_0_Revision_FIELD                    _MK_FIELD_CONST(0xf, EIC_DIST_GICD_PIDR3_0_Revision_SHIFT)
#define EIC_DIST_GICD_PIDR3_0_Revision_RANGE                    7:4
#define EIC_DIST_GICD_PIDR3_0_Revision_WOFFSET                  0x0
#define EIC_DIST_GICD_PIDR3_0_Revision_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR3_0_Revision_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR3_0_Revision_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR3_0_Revision_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EIC_DIST_GICD_PIDR3_0_Reserved_SHIFT                    _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_PIDR3_0_Reserved_FIELD                    _MK_FIELD_CONST(0xf, EIC_DIST_GICD_PIDR3_0_Reserved_SHIFT)
#define EIC_DIST_GICD_PIDR3_0_Reserved_RANGE                    3:0
#define EIC_DIST_GICD_PIDR3_0_Reserved_WOFFSET                  0x0
#define EIC_DIST_GICD_PIDR3_0_Reserved_DEFAULT                  _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR3_0_Reserved_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR3_0_Reserved_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_PIDR3_0_Reserved_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_CIDR0_0
#define EIC_DIST_GICD_CIDR0_0                   _MK_ADDR_CONST(0x1ff0)
#define EIC_DIST_GICD_CIDR0_0_SECURE                    0x0
#define EIC_DIST_GICD_CIDR0_0_SCR                       0
#define EIC_DIST_GICD_CIDR0_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_CIDR0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR0_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR0_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define EIC_DIST_GICD_CIDR0_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR0_0_ARMDefined_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_CIDR0_0_ARMDefined_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_CIDR0_0_ARMDefined_SHIFT)
#define EIC_DIST_GICD_CIDR0_0_ARMDefined_RANGE                  7:0
#define EIC_DIST_GICD_CIDR0_0_ARMDefined_WOFFSET                        0x0
#define EIC_DIST_GICD_CIDR0_0_ARMDefined_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR0_0_ARMDefined_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR0_0_ARMDefined_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR0_0_ARMDefined_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_CIDR1_0
#define EIC_DIST_GICD_CIDR1_0                   _MK_ADDR_CONST(0x1ff4)
#define EIC_DIST_GICD_CIDR1_0_SECURE                    0x0
#define EIC_DIST_GICD_CIDR1_0_SCR                       0
#define EIC_DIST_GICD_CIDR1_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_CIDR1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR1_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR1_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define EIC_DIST_GICD_CIDR1_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR1_0_ARMDefined_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_CIDR1_0_ARMDefined_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_CIDR1_0_ARMDefined_SHIFT)
#define EIC_DIST_GICD_CIDR1_0_ARMDefined_RANGE                  7:0
#define EIC_DIST_GICD_CIDR1_0_ARMDefined_WOFFSET                        0x0
#define EIC_DIST_GICD_CIDR1_0_ARMDefined_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR1_0_ARMDefined_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR1_0_ARMDefined_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR1_0_ARMDefined_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_CIDR2_0
#define EIC_DIST_GICD_CIDR2_0                   _MK_ADDR_CONST(0x1ff8)
#define EIC_DIST_GICD_CIDR2_0_SECURE                    0x0
#define EIC_DIST_GICD_CIDR2_0_SCR                       0
#define EIC_DIST_GICD_CIDR2_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_CIDR2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR2_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR2_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define EIC_DIST_GICD_CIDR2_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR2_0_ARMDefined_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_CIDR2_0_ARMDefined_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_CIDR2_0_ARMDefined_SHIFT)
#define EIC_DIST_GICD_CIDR2_0_ARMDefined_RANGE                  7:0
#define EIC_DIST_GICD_CIDR2_0_ARMDefined_WOFFSET                        0x0
#define EIC_DIST_GICD_CIDR2_0_ARMDefined_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR2_0_ARMDefined_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR2_0_ARMDefined_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR2_0_ARMDefined_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EIC_DIST_GICD_CIDR3_0
#define EIC_DIST_GICD_CIDR3_0                   _MK_ADDR_CONST(0x1ffc)
#define EIC_DIST_GICD_CIDR3_0_SECURE                    0x0
#define EIC_DIST_GICD_CIDR3_0_SCR                       0
#define EIC_DIST_GICD_CIDR3_0_WORD_COUNT                        0x1
#define EIC_DIST_GICD_CIDR3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR3_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR3_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define EIC_DIST_GICD_CIDR3_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR3_0_ARMDefined_SHIFT                  _MK_SHIFT_CONST(0)
#define EIC_DIST_GICD_CIDR3_0_ARMDefined_FIELD                  _MK_FIELD_CONST(0xff, EIC_DIST_GICD_CIDR3_0_ARMDefined_SHIFT)
#define EIC_DIST_GICD_CIDR3_0_ARMDefined_RANGE                  7:0
#define EIC_DIST_GICD_CIDR3_0_ARMDefined_WOFFSET                        0x0
#define EIC_DIST_GICD_CIDR3_0_ARMDefined_DEFAULT                        _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR3_0_ARMDefined_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR3_0_ARMDefined_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EIC_DIST_GICD_CIDR3_0_ARMDefined_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_AREIC_DIST_REGS(_op_) \
_op_(EIC_DIST_GICD_CTLR_0) \
_op_(EIC_DIST_GICD_TYPER_0) \
_op_(EIC_DIST_GICD_IIDR_0) \
_op_(EIC_DIST_GICD_IGROUPR0_0) \
_op_(EIC_DIST_GICD_IGROUPR1_0) \
_op_(EIC_DIST_GICD_IGROUPR2_0) \
_op_(EIC_DIST_GICD_IGROUPR3_0) \
_op_(EIC_DIST_GICD_IGROUPR4_0) \
_op_(EIC_DIST_GICD_IGROUPR5_0) \
_op_(EIC_DIST_GICD_IGROUPR6_0) \
_op_(EIC_DIST_GICD_IGROUPR7_0) \
_op_(EIC_DIST_GICD_IGROUPR8_0) \
_op_(EIC_DIST_GICD_IGROUPR9_0) \
_op_(EIC_DIST_GICD_IGROUPR10_0) \
_op_(EIC_DIST_GICD_IGROUPR11_0) \
_op_(EIC_DIST_GICD_IGROUPR12_0) \
_op_(EIC_DIST_GICD_IGROUPR13_0) \
_op_(EIC_DIST_GICD_IGROUPR14_0) \
_op_(EIC_DIST_GICD_IGROUPR15_0) \
_op_(EIC_DIST_GICD_IGROUPR16_0) \
_op_(EIC_DIST_GICD_IGROUPR17_0) \
_op_(EIC_DIST_GICD_IGROUPR18_0) \
_op_(EIC_DIST_GICD_IGROUPR19_0) \
_op_(EIC_DIST_GICD_IGROUPR20_0) \
_op_(EIC_DIST_GICD_IGROUPR21_0) \
_op_(EIC_DIST_GICD_IGROUPR22_0) \
_op_(EIC_DIST_GICD_IGROUPR23_0) \
_op_(EIC_DIST_GICD_IGROUPR24_0) \
_op_(EIC_DIST_GICD_IGROUPR25_0) \
_op_(EIC_DIST_GICD_IGROUPR26_0) \
_op_(EIC_DIST_GICD_IGROUPR27_0) \
_op_(EIC_DIST_GICD_IGROUPR28_0) \
_op_(EIC_DIST_GICD_IGROUPR29_0) \
_op_(EIC_DIST_GICD_IGROUPR30_0) \
_op_(EIC_DIST_GICD_IGROUPR31_0) \
_op_(EIC_DIST_GICD_ISENABLER0_0) \
_op_(EIC_DIST_GICD_ISENABLER1_0) \
_op_(EIC_DIST_GICD_ISENABLER2_0) \
_op_(EIC_DIST_GICD_ISENABLER3_0) \
_op_(EIC_DIST_GICD_ISENABLER4_0) \
_op_(EIC_DIST_GICD_ISENABLER5_0) \
_op_(EIC_DIST_GICD_ISENABLER6_0) \
_op_(EIC_DIST_GICD_ISENABLER7_0) \
_op_(EIC_DIST_GICD_ISENABLER8_0) \
_op_(EIC_DIST_GICD_ISENABLER9_0) \
_op_(EIC_DIST_GICD_ISENABLER10_0) \
_op_(EIC_DIST_GICD_ISENABLER11_0) \
_op_(EIC_DIST_GICD_ISENABLER12_0) \
_op_(EIC_DIST_GICD_ISENABLER13_0) \
_op_(EIC_DIST_GICD_ISENABLER14_0) \
_op_(EIC_DIST_GICD_ISENABLER15_0) \
_op_(EIC_DIST_GICD_ISENABLER16_0) \
_op_(EIC_DIST_GICD_ISENABLER17_0) \
_op_(EIC_DIST_GICD_ISENABLER18_0) \
_op_(EIC_DIST_GICD_ISENABLER19_0) \
_op_(EIC_DIST_GICD_ISENABLER20_0) \
_op_(EIC_DIST_GICD_ISENABLER21_0) \
_op_(EIC_DIST_GICD_ISENABLER22_0) \
_op_(EIC_DIST_GICD_ISENABLER23_0) \
_op_(EIC_DIST_GICD_ISENABLER24_0) \
_op_(EIC_DIST_GICD_ISENABLER25_0) \
_op_(EIC_DIST_GICD_ISENABLER26_0) \
_op_(EIC_DIST_GICD_ISENABLER27_0) \
_op_(EIC_DIST_GICD_ISENABLER28_0) \
_op_(EIC_DIST_GICD_ISENABLER29_0) \
_op_(EIC_DIST_GICD_ISENABLER30_0) \
_op_(EIC_DIST_GICD_ISENABLER31_0) \
_op_(EIC_DIST_GICD_ICENABLER0_0) \
_op_(EIC_DIST_GICD_ICENABLER1_0) \
_op_(EIC_DIST_GICD_ICENABLER2_0) \
_op_(EIC_DIST_GICD_ICENABLER3_0) \
_op_(EIC_DIST_GICD_ICENABLER4_0) \
_op_(EIC_DIST_GICD_ICENABLER5_0) \
_op_(EIC_DIST_GICD_ICENABLER6_0) \
_op_(EIC_DIST_GICD_ICENABLER7_0) \
_op_(EIC_DIST_GICD_ICENABLER8_0) \
_op_(EIC_DIST_GICD_ICENABLER9_0) \
_op_(EIC_DIST_GICD_ICENABLER10_0) \
_op_(EIC_DIST_GICD_ICENABLER11_0) \
_op_(EIC_DIST_GICD_ICENABLER12_0) \
_op_(EIC_DIST_GICD_ICENABLER13_0) \
_op_(EIC_DIST_GICD_ICENABLER14_0) \
_op_(EIC_DIST_GICD_ICENABLER15_0) \
_op_(EIC_DIST_GICD_ICENABLER16_0) \
_op_(EIC_DIST_GICD_ICENABLER17_0) \
_op_(EIC_DIST_GICD_ICENABLER18_0) \
_op_(EIC_DIST_GICD_ICENABLER19_0) \
_op_(EIC_DIST_GICD_ICENABLER20_0) \
_op_(EIC_DIST_GICD_ICENABLER21_0) \
_op_(EIC_DIST_GICD_ICENABLER22_0) \
_op_(EIC_DIST_GICD_ICENABLER23_0) \
_op_(EIC_DIST_GICD_ICENABLER24_0) \
_op_(EIC_DIST_GICD_ICENABLER25_0) \
_op_(EIC_DIST_GICD_ICENABLER26_0) \
_op_(EIC_DIST_GICD_ICENABLER27_0) \
_op_(EIC_DIST_GICD_ICENABLER28_0) \
_op_(EIC_DIST_GICD_ICENABLER29_0) \
_op_(EIC_DIST_GICD_ICENABLER30_0) \
_op_(EIC_DIST_GICD_ICENABLER31_0) \
_op_(EIC_DIST_GICD_ISPENDR0_0) \
_op_(EIC_DIST_GICD_ISPENDR1_0) \
_op_(EIC_DIST_GICD_ISPENDR2_0) \
_op_(EIC_DIST_GICD_ISPENDR3_0) \
_op_(EIC_DIST_GICD_ISPENDR4_0) \
_op_(EIC_DIST_GICD_ISPENDR5_0) \
_op_(EIC_DIST_GICD_ISPENDR6_0) \
_op_(EIC_DIST_GICD_ISPENDR7_0) \
_op_(EIC_DIST_GICD_ISPENDR8_0) \
_op_(EIC_DIST_GICD_ISPENDR9_0) \
_op_(EIC_DIST_GICD_ISPENDR10_0) \
_op_(EIC_DIST_GICD_ISPENDR11_0) \
_op_(EIC_DIST_GICD_ISPENDR12_0) \
_op_(EIC_DIST_GICD_ISPENDR13_0) \
_op_(EIC_DIST_GICD_ISPENDR14_0) \
_op_(EIC_DIST_GICD_ISPENDR15_0) \
_op_(EIC_DIST_GICD_ISPENDR16_0) \
_op_(EIC_DIST_GICD_ISPENDR17_0) \
_op_(EIC_DIST_GICD_ISPENDR18_0) \
_op_(EIC_DIST_GICD_ISPENDR19_0) \
_op_(EIC_DIST_GICD_ISPENDR20_0) \
_op_(EIC_DIST_GICD_ISPENDR21_0) \
_op_(EIC_DIST_GICD_ISPENDR22_0) \
_op_(EIC_DIST_GICD_ISPENDR23_0) \
_op_(EIC_DIST_GICD_ISPENDR24_0) \
_op_(EIC_DIST_GICD_ISPENDR25_0) \
_op_(EIC_DIST_GICD_ISPENDR26_0) \
_op_(EIC_DIST_GICD_ISPENDR27_0) \
_op_(EIC_DIST_GICD_ISPENDR28_0) \
_op_(EIC_DIST_GICD_ISPENDR29_0) \
_op_(EIC_DIST_GICD_ISPENDR30_0) \
_op_(EIC_DIST_GICD_ISPENDR31_0) \
_op_(EIC_DIST_GICD_ICPENDR0_0) \
_op_(EIC_DIST_GICD_ICPENDR1_0) \
_op_(EIC_DIST_GICD_ICPENDR2_0) \
_op_(EIC_DIST_GICD_ICPENDR3_0) \
_op_(EIC_DIST_GICD_ICPENDR4_0) \
_op_(EIC_DIST_GICD_ICPENDR5_0) \
_op_(EIC_DIST_GICD_ICPENDR6_0) \
_op_(EIC_DIST_GICD_ICPENDR7_0) \
_op_(EIC_DIST_GICD_ICPENDR8_0) \
_op_(EIC_DIST_GICD_ICPENDR9_0) \
_op_(EIC_DIST_GICD_ICPENDR10_0) \
_op_(EIC_DIST_GICD_ICPENDR11_0) \
_op_(EIC_DIST_GICD_ICPENDR12_0) \
_op_(EIC_DIST_GICD_ICPENDR13_0) \
_op_(EIC_DIST_GICD_ICPENDR14_0) \
_op_(EIC_DIST_GICD_ICPENDR15_0) \
_op_(EIC_DIST_GICD_ICPENDR16_0) \
_op_(EIC_DIST_GICD_ICPENDR17_0) \
_op_(EIC_DIST_GICD_ICPENDR18_0) \
_op_(EIC_DIST_GICD_ICPENDR19_0) \
_op_(EIC_DIST_GICD_ICPENDR20_0) \
_op_(EIC_DIST_GICD_ICPENDR21_0) \
_op_(EIC_DIST_GICD_ICPENDR22_0) \
_op_(EIC_DIST_GICD_ICPENDR23_0) \
_op_(EIC_DIST_GICD_ICPENDR24_0) \
_op_(EIC_DIST_GICD_ICPENDR25_0) \
_op_(EIC_DIST_GICD_ICPENDR26_0) \
_op_(EIC_DIST_GICD_ICPENDR27_0) \
_op_(EIC_DIST_GICD_ICPENDR28_0) \
_op_(EIC_DIST_GICD_ICPENDR29_0) \
_op_(EIC_DIST_GICD_ICPENDR30_0) \
_op_(EIC_DIST_GICD_ICPENDR31_0) \
_op_(EIC_DIST_GICD_ISACTIVER0_0) \
_op_(EIC_DIST_GICD_ISACTIVER1_0) \
_op_(EIC_DIST_GICD_ISACTIVER2_0) \
_op_(EIC_DIST_GICD_ISACTIVER3_0) \
_op_(EIC_DIST_GICD_ISACTIVER4_0) \
_op_(EIC_DIST_GICD_ISACTIVER5_0) \
_op_(EIC_DIST_GICD_ISACTIVER6_0) \
_op_(EIC_DIST_GICD_ISACTIVER7_0) \
_op_(EIC_DIST_GICD_ISACTIVER8_0) \
_op_(EIC_DIST_GICD_ISACTIVER9_0) \
_op_(EIC_DIST_GICD_ISACTIVER10_0) \
_op_(EIC_DIST_GICD_ISACTIVER11_0) \
_op_(EIC_DIST_GICD_ISACTIVER12_0) \
_op_(EIC_DIST_GICD_ISACTIVER13_0) \
_op_(EIC_DIST_GICD_ISACTIVER14_0) \
_op_(EIC_DIST_GICD_ISACTIVER15_0) \
_op_(EIC_DIST_GICD_ISACTIVER16_0) \
_op_(EIC_DIST_GICD_ISACTIVER17_0) \
_op_(EIC_DIST_GICD_ISACTIVER18_0) \
_op_(EIC_DIST_GICD_ISACTIVER19_0) \
_op_(EIC_DIST_GICD_ISACTIVER20_0) \
_op_(EIC_DIST_GICD_ISACTIVER21_0) \
_op_(EIC_DIST_GICD_ISACTIVER22_0) \
_op_(EIC_DIST_GICD_ISACTIVER23_0) \
_op_(EIC_DIST_GICD_ISACTIVER24_0) \
_op_(EIC_DIST_GICD_ISACTIVER25_0) \
_op_(EIC_DIST_GICD_ISACTIVER26_0) \
_op_(EIC_DIST_GICD_ISACTIVER27_0) \
_op_(EIC_DIST_GICD_ISACTIVER28_0) \
_op_(EIC_DIST_GICD_ISACTIVER29_0) \
_op_(EIC_DIST_GICD_ISACTIVER30_0) \
_op_(EIC_DIST_GICD_ISACTIVER31_0) \
_op_(EIC_DIST_GICD_ICACTIVER0_0) \
_op_(EIC_DIST_GICD_ICACTIVER1_0) \
_op_(EIC_DIST_GICD_ICACTIVER2_0) \
_op_(EIC_DIST_GICD_ICACTIVER3_0) \
_op_(EIC_DIST_GICD_ICACTIVER4_0) \
_op_(EIC_DIST_GICD_ICACTIVER5_0) \
_op_(EIC_DIST_GICD_ICACTIVER6_0) \
_op_(EIC_DIST_GICD_ICACTIVER7_0) \
_op_(EIC_DIST_GICD_ICACTIVER8_0) \
_op_(EIC_DIST_GICD_ICACTIVER9_0) \
_op_(EIC_DIST_GICD_ICACTIVER10_0) \
_op_(EIC_DIST_GICD_ICACTIVER11_0) \
_op_(EIC_DIST_GICD_ICACTIVER12_0) \
_op_(EIC_DIST_GICD_ICACTIVER13_0) \
_op_(EIC_DIST_GICD_ICACTIVER14_0) \
_op_(EIC_DIST_GICD_ICACTIVER15_0) \
_op_(EIC_DIST_GICD_ICACTIVER16_0) \
_op_(EIC_DIST_GICD_ICACTIVER17_0) \
_op_(EIC_DIST_GICD_ICACTIVER18_0) \
_op_(EIC_DIST_GICD_ICACTIVER19_0) \
_op_(EIC_DIST_GICD_ICACTIVER20_0) \
_op_(EIC_DIST_GICD_ICACTIVER21_0) \
_op_(EIC_DIST_GICD_ICACTIVER22_0) \
_op_(EIC_DIST_GICD_ICACTIVER23_0) \
_op_(EIC_DIST_GICD_ICACTIVER24_0) \
_op_(EIC_DIST_GICD_ICACTIVER25_0) \
_op_(EIC_DIST_GICD_ICACTIVER26_0) \
_op_(EIC_DIST_GICD_ICACTIVER27_0) \
_op_(EIC_DIST_GICD_ICACTIVER28_0) \
_op_(EIC_DIST_GICD_ICACTIVER29_0) \
_op_(EIC_DIST_GICD_ICACTIVER30_0) \
_op_(EIC_DIST_GICD_ICACTIVER31_0) \
_op_(EIC_DIST_GICD_IPRIORITYR0_0) \
_op_(EIC_DIST_GICD_IPRIORITYR1_0) \
_op_(EIC_DIST_GICD_IPRIORITYR2_0) \
_op_(EIC_DIST_GICD_IPRIORITYR3_0) \
_op_(EIC_DIST_GICD_IPRIORITYR4_0) \
_op_(EIC_DIST_GICD_IPRIORITYR5_0) \
_op_(EIC_DIST_GICD_IPRIORITYR6_0) \
_op_(EIC_DIST_GICD_IPRIORITYR7_0) \
_op_(EIC_DIST_GICD_IPRIORITYR8_0) \
_op_(EIC_DIST_GICD_IPRIORITYR9_0) \
_op_(EIC_DIST_GICD_IPRIORITYR10_0) \
_op_(EIC_DIST_GICD_IPRIORITYR11_0) \
_op_(EIC_DIST_GICD_IPRIORITYR12_0) \
_op_(EIC_DIST_GICD_IPRIORITYR13_0) \
_op_(EIC_DIST_GICD_IPRIORITYR14_0) \
_op_(EIC_DIST_GICD_IPRIORITYR15_0) \
_op_(EIC_DIST_GICD_IPRIORITYR16_0) \
_op_(EIC_DIST_GICD_IPRIORITYR17_0) \
_op_(EIC_DIST_GICD_IPRIORITYR18_0) \
_op_(EIC_DIST_GICD_IPRIORITYR19_0) \
_op_(EIC_DIST_GICD_IPRIORITYR20_0) \
_op_(EIC_DIST_GICD_IPRIORITYR21_0) \
_op_(EIC_DIST_GICD_IPRIORITYR22_0) \
_op_(EIC_DIST_GICD_IPRIORITYR23_0) \
_op_(EIC_DIST_GICD_IPRIORITYR24_0) \
_op_(EIC_DIST_GICD_IPRIORITYR25_0) \
_op_(EIC_DIST_GICD_IPRIORITYR26_0) \
_op_(EIC_DIST_GICD_IPRIORITYR27_0) \
_op_(EIC_DIST_GICD_IPRIORITYR28_0) \
_op_(EIC_DIST_GICD_IPRIORITYR29_0) \
_op_(EIC_DIST_GICD_IPRIORITYR30_0) \
_op_(EIC_DIST_GICD_IPRIORITYR31_0) \
_op_(EIC_DIST_GICD_IPRIORITYR32_0) \
_op_(EIC_DIST_GICD_IPRIORITYR33_0) \
_op_(EIC_DIST_GICD_IPRIORITYR34_0) \
_op_(EIC_DIST_GICD_IPRIORITYR35_0) \
_op_(EIC_DIST_GICD_IPRIORITYR36_0) \
_op_(EIC_DIST_GICD_IPRIORITYR37_0) \
_op_(EIC_DIST_GICD_IPRIORITYR38_0) \
_op_(EIC_DIST_GICD_IPRIORITYR39_0) \
_op_(EIC_DIST_GICD_IPRIORITYR40_0) \
_op_(EIC_DIST_GICD_IPRIORITYR41_0) \
_op_(EIC_DIST_GICD_IPRIORITYR42_0) \
_op_(EIC_DIST_GICD_IPRIORITYR43_0) \
_op_(EIC_DIST_GICD_IPRIORITYR44_0) \
_op_(EIC_DIST_GICD_IPRIORITYR45_0) \
_op_(EIC_DIST_GICD_IPRIORITYR46_0) \
_op_(EIC_DIST_GICD_IPRIORITYR47_0) \
_op_(EIC_DIST_GICD_IPRIORITYR48_0) \
_op_(EIC_DIST_GICD_IPRIORITYR49_0) \
_op_(EIC_DIST_GICD_IPRIORITYR50_0) \
_op_(EIC_DIST_GICD_IPRIORITYR51_0) \
_op_(EIC_DIST_GICD_IPRIORITYR52_0) \
_op_(EIC_DIST_GICD_IPRIORITYR53_0) \
_op_(EIC_DIST_GICD_IPRIORITYR54_0) \
_op_(EIC_DIST_GICD_IPRIORITYR55_0) \
_op_(EIC_DIST_GICD_IPRIORITYR56_0) \
_op_(EIC_DIST_GICD_IPRIORITYR57_0) \
_op_(EIC_DIST_GICD_IPRIORITYR58_0) \
_op_(EIC_DIST_GICD_IPRIORITYR59_0) \
_op_(EIC_DIST_GICD_IPRIORITYR60_0) \
_op_(EIC_DIST_GICD_IPRIORITYR61_0) \
_op_(EIC_DIST_GICD_IPRIORITYR62_0) \
_op_(EIC_DIST_GICD_IPRIORITYR63_0) \
_op_(EIC_DIST_GICD_IPRIORITYR64_0) \
_op_(EIC_DIST_GICD_IPRIORITYR65_0) \
_op_(EIC_DIST_GICD_IPRIORITYR66_0) \
_op_(EIC_DIST_GICD_IPRIORITYR67_0) \
_op_(EIC_DIST_GICD_IPRIORITYR68_0) \
_op_(EIC_DIST_GICD_IPRIORITYR69_0) \
_op_(EIC_DIST_GICD_IPRIORITYR70_0) \
_op_(EIC_DIST_GICD_IPRIORITYR71_0) \
_op_(EIC_DIST_GICD_IPRIORITYR72_0) \
_op_(EIC_DIST_GICD_IPRIORITYR73_0) \
_op_(EIC_DIST_GICD_IPRIORITYR74_0) \
_op_(EIC_DIST_GICD_IPRIORITYR75_0) \
_op_(EIC_DIST_GICD_IPRIORITYR76_0) \
_op_(EIC_DIST_GICD_IPRIORITYR77_0) \
_op_(EIC_DIST_GICD_IPRIORITYR78_0) \
_op_(EIC_DIST_GICD_IPRIORITYR79_0) \
_op_(EIC_DIST_GICD_IPRIORITYR80_0) \
_op_(EIC_DIST_GICD_IPRIORITYR81_0) \
_op_(EIC_DIST_GICD_IPRIORITYR82_0) \
_op_(EIC_DIST_GICD_IPRIORITYR83_0) \
_op_(EIC_DIST_GICD_IPRIORITYR84_0) \
_op_(EIC_DIST_GICD_IPRIORITYR85_0) \
_op_(EIC_DIST_GICD_IPRIORITYR86_0) \
_op_(EIC_DIST_GICD_IPRIORITYR87_0) \
_op_(EIC_DIST_GICD_IPRIORITYR88_0) \
_op_(EIC_DIST_GICD_IPRIORITYR89_0) \
_op_(EIC_DIST_GICD_IPRIORITYR90_0) \
_op_(EIC_DIST_GICD_IPRIORITYR91_0) \
_op_(EIC_DIST_GICD_IPRIORITYR92_0) \
_op_(EIC_DIST_GICD_IPRIORITYR93_0) \
_op_(EIC_DIST_GICD_IPRIORITYR94_0) \
_op_(EIC_DIST_GICD_IPRIORITYR95_0) \
_op_(EIC_DIST_GICD_IPRIORITYR96_0) \
_op_(EIC_DIST_GICD_IPRIORITYR97_0) \
_op_(EIC_DIST_GICD_IPRIORITYR98_0) \
_op_(EIC_DIST_GICD_IPRIORITYR99_0) \
_op_(EIC_DIST_GICD_IPRIORITYR100_0) \
_op_(EIC_DIST_GICD_IPRIORITYR101_0) \
_op_(EIC_DIST_GICD_IPRIORITYR102_0) \
_op_(EIC_DIST_GICD_IPRIORITYR103_0) \
_op_(EIC_DIST_GICD_IPRIORITYR104_0) \
_op_(EIC_DIST_GICD_IPRIORITYR105_0) \
_op_(EIC_DIST_GICD_IPRIORITYR106_0) \
_op_(EIC_DIST_GICD_IPRIORITYR107_0) \
_op_(EIC_DIST_GICD_IPRIORITYR108_0) \
_op_(EIC_DIST_GICD_IPRIORITYR109_0) \
_op_(EIC_DIST_GICD_IPRIORITYR110_0) \
_op_(EIC_DIST_GICD_IPRIORITYR111_0) \
_op_(EIC_DIST_GICD_IPRIORITYR112_0) \
_op_(EIC_DIST_GICD_IPRIORITYR113_0) \
_op_(EIC_DIST_GICD_IPRIORITYR114_0) \
_op_(EIC_DIST_GICD_IPRIORITYR115_0) \
_op_(EIC_DIST_GICD_IPRIORITYR116_0) \
_op_(EIC_DIST_GICD_IPRIORITYR117_0) \
_op_(EIC_DIST_GICD_IPRIORITYR118_0) \
_op_(EIC_DIST_GICD_IPRIORITYR119_0) \
_op_(EIC_DIST_GICD_IPRIORITYR120_0) \
_op_(EIC_DIST_GICD_IPRIORITYR121_0) \
_op_(EIC_DIST_GICD_IPRIORITYR122_0) \
_op_(EIC_DIST_GICD_IPRIORITYR123_0) \
_op_(EIC_DIST_GICD_IPRIORITYR124_0) \
_op_(EIC_DIST_GICD_IPRIORITYR125_0) \
_op_(EIC_DIST_GICD_IPRIORITYR126_0) \
_op_(EIC_DIST_GICD_IPRIORITYR127_0) \
_op_(EIC_DIST_GICD_IPRIORITYR128_0) \
_op_(EIC_DIST_GICD_IPRIORITYR129_0) \
_op_(EIC_DIST_GICD_IPRIORITYR130_0) \
_op_(EIC_DIST_GICD_IPRIORITYR131_0) \
_op_(EIC_DIST_GICD_IPRIORITYR132_0) \
_op_(EIC_DIST_GICD_IPRIORITYR133_0) \
_op_(EIC_DIST_GICD_IPRIORITYR134_0) \
_op_(EIC_DIST_GICD_IPRIORITYR135_0) \
_op_(EIC_DIST_GICD_IPRIORITYR136_0) \
_op_(EIC_DIST_GICD_IPRIORITYR137_0) \
_op_(EIC_DIST_GICD_IPRIORITYR138_0) \
_op_(EIC_DIST_GICD_IPRIORITYR139_0) \
_op_(EIC_DIST_GICD_IPRIORITYR140_0) \
_op_(EIC_DIST_GICD_IPRIORITYR141_0) \
_op_(EIC_DIST_GICD_IPRIORITYR142_0) \
_op_(EIC_DIST_GICD_IPRIORITYR143_0) \
_op_(EIC_DIST_GICD_IPRIORITYR144_0) \
_op_(EIC_DIST_GICD_IPRIORITYR145_0) \
_op_(EIC_DIST_GICD_IPRIORITYR146_0) \
_op_(EIC_DIST_GICD_IPRIORITYR147_0) \
_op_(EIC_DIST_GICD_IPRIORITYR148_0) \
_op_(EIC_DIST_GICD_IPRIORITYR149_0) \
_op_(EIC_DIST_GICD_IPRIORITYR150_0) \
_op_(EIC_DIST_GICD_IPRIORITYR151_0) \
_op_(EIC_DIST_GICD_IPRIORITYR152_0) \
_op_(EIC_DIST_GICD_IPRIORITYR153_0) \
_op_(EIC_DIST_GICD_IPRIORITYR154_0) \
_op_(EIC_DIST_GICD_IPRIORITYR155_0) \
_op_(EIC_DIST_GICD_IPRIORITYR156_0) \
_op_(EIC_DIST_GICD_IPRIORITYR157_0) \
_op_(EIC_DIST_GICD_IPRIORITYR158_0) \
_op_(EIC_DIST_GICD_IPRIORITYR159_0) \
_op_(EIC_DIST_GICD_IPRIORITYR160_0) \
_op_(EIC_DIST_GICD_IPRIORITYR161_0) \
_op_(EIC_DIST_GICD_IPRIORITYR162_0) \
_op_(EIC_DIST_GICD_IPRIORITYR163_0) \
_op_(EIC_DIST_GICD_IPRIORITYR164_0) \
_op_(EIC_DIST_GICD_IPRIORITYR165_0) \
_op_(EIC_DIST_GICD_IPRIORITYR166_0) \
_op_(EIC_DIST_GICD_IPRIORITYR167_0) \
_op_(EIC_DIST_GICD_IPRIORITYR168_0) \
_op_(EIC_DIST_GICD_IPRIORITYR169_0) \
_op_(EIC_DIST_GICD_IPRIORITYR170_0) \
_op_(EIC_DIST_GICD_IPRIORITYR171_0) \
_op_(EIC_DIST_GICD_IPRIORITYR172_0) \
_op_(EIC_DIST_GICD_IPRIORITYR173_0) \
_op_(EIC_DIST_GICD_IPRIORITYR174_0) \
_op_(EIC_DIST_GICD_IPRIORITYR175_0) \
_op_(EIC_DIST_GICD_IPRIORITYR176_0) \
_op_(EIC_DIST_GICD_IPRIORITYR177_0) \
_op_(EIC_DIST_GICD_IPRIORITYR178_0) \
_op_(EIC_DIST_GICD_IPRIORITYR179_0) \
_op_(EIC_DIST_GICD_IPRIORITYR180_0) \
_op_(EIC_DIST_GICD_IPRIORITYR181_0) \
_op_(EIC_DIST_GICD_IPRIORITYR182_0) \
_op_(EIC_DIST_GICD_IPRIORITYR183_0) \
_op_(EIC_DIST_GICD_IPRIORITYR184_0) \
_op_(EIC_DIST_GICD_IPRIORITYR185_0) \
_op_(EIC_DIST_GICD_IPRIORITYR186_0) \
_op_(EIC_DIST_GICD_IPRIORITYR187_0) \
_op_(EIC_DIST_GICD_IPRIORITYR188_0) \
_op_(EIC_DIST_GICD_IPRIORITYR189_0) \
_op_(EIC_DIST_GICD_IPRIORITYR190_0) \
_op_(EIC_DIST_GICD_IPRIORITYR191_0) \
_op_(EIC_DIST_GICD_IPRIORITYR192_0) \
_op_(EIC_DIST_GICD_IPRIORITYR193_0) \
_op_(EIC_DIST_GICD_IPRIORITYR194_0) \
_op_(EIC_DIST_GICD_IPRIORITYR195_0) \
_op_(EIC_DIST_GICD_IPRIORITYR196_0) \
_op_(EIC_DIST_GICD_IPRIORITYR197_0) \
_op_(EIC_DIST_GICD_IPRIORITYR198_0) \
_op_(EIC_DIST_GICD_IPRIORITYR199_0) \
_op_(EIC_DIST_GICD_IPRIORITYR200_0) \
_op_(EIC_DIST_GICD_IPRIORITYR201_0) \
_op_(EIC_DIST_GICD_IPRIORITYR202_0) \
_op_(EIC_DIST_GICD_IPRIORITYR203_0) \
_op_(EIC_DIST_GICD_IPRIORITYR204_0) \
_op_(EIC_DIST_GICD_IPRIORITYR205_0) \
_op_(EIC_DIST_GICD_IPRIORITYR206_0) \
_op_(EIC_DIST_GICD_IPRIORITYR207_0) \
_op_(EIC_DIST_GICD_IPRIORITYR208_0) \
_op_(EIC_DIST_GICD_IPRIORITYR209_0) \
_op_(EIC_DIST_GICD_IPRIORITYR210_0) \
_op_(EIC_DIST_GICD_IPRIORITYR211_0) \
_op_(EIC_DIST_GICD_IPRIORITYR212_0) \
_op_(EIC_DIST_GICD_IPRIORITYR213_0) \
_op_(EIC_DIST_GICD_IPRIORITYR214_0) \
_op_(EIC_DIST_GICD_IPRIORITYR215_0) \
_op_(EIC_DIST_GICD_IPRIORITYR216_0) \
_op_(EIC_DIST_GICD_IPRIORITYR217_0) \
_op_(EIC_DIST_GICD_IPRIORITYR218_0) \
_op_(EIC_DIST_GICD_IPRIORITYR219_0) \
_op_(EIC_DIST_GICD_IPRIORITYR220_0) \
_op_(EIC_DIST_GICD_IPRIORITYR221_0) \
_op_(EIC_DIST_GICD_IPRIORITYR222_0) \
_op_(EIC_DIST_GICD_IPRIORITYR223_0) \
_op_(EIC_DIST_GICD_IPRIORITYR224_0) \
_op_(EIC_DIST_GICD_IPRIORITYR225_0) \
_op_(EIC_DIST_GICD_IPRIORITYR226_0) \
_op_(EIC_DIST_GICD_IPRIORITYR227_0) \
_op_(EIC_DIST_GICD_IPRIORITYR228_0) \
_op_(EIC_DIST_GICD_IPRIORITYR229_0) \
_op_(EIC_DIST_GICD_IPRIORITYR230_0) \
_op_(EIC_DIST_GICD_IPRIORITYR231_0) \
_op_(EIC_DIST_GICD_IPRIORITYR232_0) \
_op_(EIC_DIST_GICD_IPRIORITYR233_0) \
_op_(EIC_DIST_GICD_IPRIORITYR234_0) \
_op_(EIC_DIST_GICD_IPRIORITYR235_0) \
_op_(EIC_DIST_GICD_IPRIORITYR236_0) \
_op_(EIC_DIST_GICD_IPRIORITYR237_0) \
_op_(EIC_DIST_GICD_IPRIORITYR238_0) \
_op_(EIC_DIST_GICD_IPRIORITYR239_0) \
_op_(EIC_DIST_GICD_IPRIORITYR240_0) \
_op_(EIC_DIST_GICD_IPRIORITYR241_0) \
_op_(EIC_DIST_GICD_IPRIORITYR242_0) \
_op_(EIC_DIST_GICD_IPRIORITYR243_0) \
_op_(EIC_DIST_GICD_IPRIORITYR244_0) \
_op_(EIC_DIST_GICD_IPRIORITYR245_0) \
_op_(EIC_DIST_GICD_IPRIORITYR246_0) \
_op_(EIC_DIST_GICD_IPRIORITYR247_0) \
_op_(EIC_DIST_GICD_IPRIORITYR248_0) \
_op_(EIC_DIST_GICD_IPRIORITYR249_0) \
_op_(EIC_DIST_GICD_IPRIORITYR250_0) \
_op_(EIC_DIST_GICD_IPRIORITYR251_0) \
_op_(EIC_DIST_GICD_IPRIORITYR252_0) \
_op_(EIC_DIST_GICD_IPRIORITYR253_0) \
_op_(EIC_DIST_GICD_IPRIORITYR254_0) \
_op_(EIC_DIST_GICD_IPRIORITYR255_0) \
_op_(EIC_DIST_GICD_ITARGETSR0_0) \
_op_(EIC_DIST_GICD_ITARGETSR1_0) \
_op_(EIC_DIST_GICD_ITARGETSR2_0) \
_op_(EIC_DIST_GICD_ITARGETSR3_0) \
_op_(EIC_DIST_GICD_ITARGETSR4_0) \
_op_(EIC_DIST_GICD_ITARGETSR5_0) \
_op_(EIC_DIST_GICD_ITARGETSR6_0) \
_op_(EIC_DIST_GICD_ITARGETSR7_0) \
_op_(EIC_DIST_GICD_ITARGETSR8_0) \
_op_(EIC_DIST_GICD_ITARGETSR9_0) \
_op_(EIC_DIST_GICD_ITARGETSR10_0) \
_op_(EIC_DIST_GICD_ITARGETSR11_0) \
_op_(EIC_DIST_GICD_ITARGETSR12_0) \
_op_(EIC_DIST_GICD_ITARGETSR13_0) \
_op_(EIC_DIST_GICD_ITARGETSR14_0) \
_op_(EIC_DIST_GICD_ITARGETSR15_0) \
_op_(EIC_DIST_GICD_ITARGETSR16_0) \
_op_(EIC_DIST_GICD_ITARGETSR17_0) \
_op_(EIC_DIST_GICD_ITARGETSR18_0) \
_op_(EIC_DIST_GICD_ITARGETSR19_0) \
_op_(EIC_DIST_GICD_ITARGETSR20_0) \
_op_(EIC_DIST_GICD_ITARGETSR21_0) \
_op_(EIC_DIST_GICD_ITARGETSR22_0) \
_op_(EIC_DIST_GICD_ITARGETSR23_0) \
_op_(EIC_DIST_GICD_ITARGETSR24_0) \
_op_(EIC_DIST_GICD_ITARGETSR25_0) \
_op_(EIC_DIST_GICD_ITARGETSR26_0) \
_op_(EIC_DIST_GICD_ITARGETSR27_0) \
_op_(EIC_DIST_GICD_ITARGETSR28_0) \
_op_(EIC_DIST_GICD_ITARGETSR29_0) \
_op_(EIC_DIST_GICD_ITARGETSR30_0) \
_op_(EIC_DIST_GICD_ITARGETSR31_0) \
_op_(EIC_DIST_GICD_ITARGETSR32_0) \
_op_(EIC_DIST_GICD_ITARGETSR33_0) \
_op_(EIC_DIST_GICD_ITARGETSR34_0) \
_op_(EIC_DIST_GICD_ITARGETSR35_0) \
_op_(EIC_DIST_GICD_ITARGETSR36_0) \
_op_(EIC_DIST_GICD_ITARGETSR37_0) \
_op_(EIC_DIST_GICD_ITARGETSR38_0) \
_op_(EIC_DIST_GICD_ITARGETSR39_0) \
_op_(EIC_DIST_GICD_ITARGETSR40_0) \
_op_(EIC_DIST_GICD_ITARGETSR41_0) \
_op_(EIC_DIST_GICD_ITARGETSR42_0) \
_op_(EIC_DIST_GICD_ITARGETSR43_0) \
_op_(EIC_DIST_GICD_ITARGETSR44_0) \
_op_(EIC_DIST_GICD_ITARGETSR45_0) \
_op_(EIC_DIST_GICD_ITARGETSR46_0) \
_op_(EIC_DIST_GICD_ITARGETSR47_0) \
_op_(EIC_DIST_GICD_ICFGR0_0) \
_op_(EIC_DIST_GICD_ICFGR1_0) \
_op_(EIC_DIST_GICD_ICFGR2_0) \
_op_(EIC_DIST_GICD_ICFGR3_0) \
_op_(EIC_DIST_GICD_ICFGR4_0) \
_op_(EIC_DIST_GICD_ICFGR5_0) \
_op_(EIC_DIST_GICD_ICFGR6_0) \
_op_(EIC_DIST_GICD_ICFGR7_0) \
_op_(EIC_DIST_GICD_ICFGR8_0) \
_op_(EIC_DIST_GICD_ICFGR9_0) \
_op_(EIC_DIST_GICD_ICFGR10_0) \
_op_(EIC_DIST_GICD_ICFGR11_0) \
_op_(EIC_DIST_GICD_ICFGR12_0) \
_op_(EIC_DIST_GICD_ICFGR13_0) \
_op_(EIC_DIST_GICD_ICFGR14_0) \
_op_(EIC_DIST_GICD_ICFGR15_0) \
_op_(EIC_DIST_GICD_ICFGR16_0) \
_op_(EIC_DIST_GICD_ICFGR17_0) \
_op_(EIC_DIST_GICD_ICFGR18_0) \
_op_(EIC_DIST_GICD_ICFGR19_0) \
_op_(EIC_DIST_GICD_ICFGR20_0) \
_op_(EIC_DIST_GICD_ICFGR21_0) \
_op_(EIC_DIST_GICD_ICFGR22_0) \
_op_(EIC_DIST_GICD_ICFGR23_0) \
_op_(EIC_DIST_GICD_ICFGR24_0) \
_op_(EIC_DIST_GICD_ICFGR25_0) \
_op_(EIC_DIST_GICD_ICFGR26_0) \
_op_(EIC_DIST_GICD_ICFGR27_0) \
_op_(EIC_DIST_GICD_ICFGR28_0) \
_op_(EIC_DIST_GICD_ICFGR29_0) \
_op_(EIC_DIST_GICD_ICFGR30_0) \
_op_(EIC_DIST_GICD_ICFGR31_0) \
_op_(EIC_DIST_GICD_ICFGR32_0) \
_op_(EIC_DIST_GICD_ICFGR33_0) \
_op_(EIC_DIST_GICD_ICFGR34_0) \
_op_(EIC_DIST_GICD_ICFGR35_0) \
_op_(EIC_DIST_GICD_ICFGR36_0) \
_op_(EIC_DIST_GICD_ICFGR37_0) \
_op_(EIC_DIST_GICD_ICFGR38_0) \
_op_(EIC_DIST_GICD_ICFGR39_0) \
_op_(EIC_DIST_GICD_ICFGR40_0) \
_op_(EIC_DIST_GICD_ICFGR41_0) \
_op_(EIC_DIST_GICD_ICFGR42_0) \
_op_(EIC_DIST_GICD_ICFGR43_0) \
_op_(EIC_DIST_GICD_ICFGR44_0) \
_op_(EIC_DIST_GICD_ICFGR45_0) \
_op_(EIC_DIST_GICD_ICFGR46_0) \
_op_(EIC_DIST_GICD_ICFGR47_0) \
_op_(EIC_DIST_GICD_ICFGR48_0) \
_op_(EIC_DIST_GICD_ICFGR49_0) \
_op_(EIC_DIST_GICD_ICFGR50_0) \
_op_(EIC_DIST_GICD_ICFGR51_0) \
_op_(EIC_DIST_GICD_ICFGR52_0) \
_op_(EIC_DIST_GICD_ICFGR53_0) \
_op_(EIC_DIST_GICD_ICFGR54_0) \
_op_(EIC_DIST_GICD_ICFGR55_0) \
_op_(EIC_DIST_GICD_ICFGR56_0) \
_op_(EIC_DIST_GICD_ICFGR57_0) \
_op_(EIC_DIST_GICD_ICFGR58_0) \
_op_(EIC_DIST_GICD_ICFGR59_0) \
_op_(EIC_DIST_GICD_ICFGR60_0) \
_op_(EIC_DIST_GICD_ICFGR61_0) \
_op_(EIC_DIST_GICD_ICFGR62_0) \
_op_(EIC_DIST_GICD_ICFGR63_0) \
_op_(EIC_DIST_GICD_PPISR_0) \
_op_(EIC_DIST_GICD_SPISR0_0) \
_op_(EIC_DIST_GICD_SPISR1_0) \
_op_(EIC_DIST_GICD_SPISR2_0) \
_op_(EIC_DIST_GICD_SPISR3_0) \
_op_(EIC_DIST_GICD_SPISR4_0) \
_op_(EIC_DIST_GICD_SPISR5_0) \
_op_(EIC_DIST_GICD_SPISR6_0) \
_op_(EIC_DIST_GICD_SPISR7_0) \
_op_(EIC_DIST_GICD_SPISR8_0) \
_op_(EIC_DIST_GICD_SPISR9_0) \
_op_(EIC_DIST_GICD_SPISR10_0) \
_op_(EIC_DIST_GICD_NSACR0_0) \
_op_(EIC_DIST_GICD_NSACR1_0) \
_op_(EIC_DIST_GICD_NSACR2_0) \
_op_(EIC_DIST_GICD_NSACR3_0) \
_op_(EIC_DIST_GICD_NSACR4_0) \
_op_(EIC_DIST_GICD_NSACR5_0) \
_op_(EIC_DIST_GICD_NSACR6_0) \
_op_(EIC_DIST_GICD_NSACR7_0) \
_op_(EIC_DIST_GICD_NSACR8_0) \
_op_(EIC_DIST_GICD_NSACR9_0) \
_op_(EIC_DIST_GICD_NSACR10_0) \
_op_(EIC_DIST_GICD_NSACR11_0) \
_op_(EIC_DIST_GICD_NSACR12_0) \
_op_(EIC_DIST_GICD_NSACR13_0) \
_op_(EIC_DIST_GICD_NSACR14_0) \
_op_(EIC_DIST_GICD_NSACR15_0) \
_op_(EIC_DIST_GICD_NSACR16_0) \
_op_(EIC_DIST_GICD_NSACR17_0) \
_op_(EIC_DIST_GICD_NSACR18_0) \
_op_(EIC_DIST_GICD_NSACR19_0) \
_op_(EIC_DIST_GICD_NSACR20_0) \
_op_(EIC_DIST_GICD_NSACR21_0) \
_op_(EIC_DIST_GICD_NSACR22_0) \
_op_(EIC_DIST_GICD_NSACR23_0) \
_op_(EIC_DIST_GICD_NSACR24_0) \
_op_(EIC_DIST_GICD_NSACR25_0) \
_op_(EIC_DIST_GICD_NSACR26_0) \
_op_(EIC_DIST_GICD_NSACR27_0) \
_op_(EIC_DIST_GICD_NSACR28_0) \
_op_(EIC_DIST_GICD_NSACR29_0) \
_op_(EIC_DIST_GICD_NSACR30_0) \
_op_(EIC_DIST_GICD_NSACR31_0) \
_op_(EIC_DIST_GICD_NSACR32_0) \
_op_(EIC_DIST_GICD_NSACR33_0) \
_op_(EIC_DIST_GICD_NSACR34_0) \
_op_(EIC_DIST_GICD_NSACR35_0) \
_op_(EIC_DIST_GICD_NSACR36_0) \
_op_(EIC_DIST_GICD_NSACR37_0) \
_op_(EIC_DIST_GICD_NSACR38_0) \
_op_(EIC_DIST_GICD_NSACR39_0) \
_op_(EIC_DIST_GICD_NSACR40_0) \
_op_(EIC_DIST_GICD_NSACR41_0) \
_op_(EIC_DIST_GICD_NSACR42_0) \
_op_(EIC_DIST_GICD_NSACR43_0) \
_op_(EIC_DIST_GICD_NSACR44_0) \
_op_(EIC_DIST_GICD_NSACR45_0) \
_op_(EIC_DIST_GICD_NSACR46_0) \
_op_(EIC_DIST_GICD_NSACR47_0) \
_op_(EIC_DIST_GICD_NSACR48_0) \
_op_(EIC_DIST_GICD_NSACR49_0) \
_op_(EIC_DIST_GICD_NSACR50_0) \
_op_(EIC_DIST_GICD_NSACR51_0) \
_op_(EIC_DIST_GICD_NSACR52_0) \
_op_(EIC_DIST_GICD_NSACR53_0) \
_op_(EIC_DIST_GICD_NSACR54_0) \
_op_(EIC_DIST_GICD_NSACR55_0) \
_op_(EIC_DIST_GICD_NSACR56_0) \
_op_(EIC_DIST_GICD_NSACR57_0) \
_op_(EIC_DIST_GICD_NSACR58_0) \
_op_(EIC_DIST_GICD_NSACR59_0) \
_op_(EIC_DIST_GICD_NSACR60_0) \
_op_(EIC_DIST_GICD_NSACR61_0) \
_op_(EIC_DIST_GICD_NSACR62_0) \
_op_(EIC_DIST_GICD_NSACR63_0) \
_op_(EIC_DIST_GICD_SGIR_0) \
_op_(EIC_DIST_GICD_CPENDSGIR0_0) \
_op_(EIC_DIST_GICD_CPENDSGIR1_0) \
_op_(EIC_DIST_GICD_CPENDSGIR2_0) \
_op_(EIC_DIST_GICD_CPENDSGIR3_0) \
_op_(EIC_DIST_GICD_SPENDSGIR0_0) \
_op_(EIC_DIST_GICD_SPENDSGIR1_0) \
_op_(EIC_DIST_GICD_SPENDSGIR2_0) \
_op_(EIC_DIST_GICD_SPENDSGIR3_0) \
_op_(EIC_DIST_GICD_PIDR4_0) \
_op_(EIC_DIST_GICD_PIDR5_0) \
_op_(EIC_DIST_GICD_PIDR6_0) \
_op_(EIC_DIST_GICD_PIDR7_0) \
_op_(EIC_DIST_GICD_PIDR0_0) \
_op_(EIC_DIST_GICD_PIDR1_0) \
_op_(EIC_DIST_GICD_PIDR2_0) \
_op_(EIC_DIST_GICD_PIDR3_0) \
_op_(EIC_DIST_GICD_CIDR0_0) \
_op_(EIC_DIST_GICD_CIDR1_0) \
_op_(EIC_DIST_GICD_CIDR2_0) \
_op_(EIC_DIST_GICD_CIDR3_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_EIC_DIST   0x00001000

//
// AREIC_DIST REGISTER BANKS
//

#define EIC_DIST0_FIRST_REG 0x1000 // EIC_DIST_GICD_CTLR_0
#define EIC_DIST0_LAST_REG 0x1008 // EIC_DIST_GICD_IIDR_0
#define EIC_DIST1_FIRST_REG 0x1080 // EIC_DIST_GICD_IGROUPR0_0
#define EIC_DIST1_LAST_REG 0x18bc // EIC_DIST_GICD_ITARGETSR47_0
#define EIC_DIST2_FIRST_REG 0x1c00 // EIC_DIST_GICD_ICFGR0_0
#define EIC_DIST2_LAST_REG 0x1d2c // EIC_DIST_GICD_SPISR10_0
#define EIC_DIST3_FIRST_REG 0x1e00 // EIC_DIST_GICD_NSACR0_0
#define EIC_DIST3_LAST_REG 0x1f00 // EIC_DIST_GICD_SGIR_0
#define EIC_DIST4_FIRST_REG 0x1f10 // EIC_DIST_GICD_CPENDSGIR0_0
#define EIC_DIST4_LAST_REG 0x1f2c // EIC_DIST_GICD_SPENDSGIR3_0
#define EIC_DIST5_FIRST_REG 0x1fd0 // EIC_DIST_GICD_PIDR4_0
#define EIC_DIST5_LAST_REG 0x1ffc // EIC_DIST_GICD_CIDR3_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___AREIC_DIST_H_INC_
