$comment
	File created using the following command:
		vcd file mips.msim.vcd -direction
$end
$date
	Thu Jan 18 01:00:59 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module instruction_block_vlg_vec_tst $end
$var reg 32 ! pc [31:0] $end
$var wire 1 " instruction [31] $end
$var wire 1 # instruction [30] $end
$var wire 1 $ instruction [29] $end
$var wire 1 % instruction [28] $end
$var wire 1 & instruction [27] $end
$var wire 1 ' instruction [26] $end
$var wire 1 ( instruction [25] $end
$var wire 1 ) instruction [24] $end
$var wire 1 * instruction [23] $end
$var wire 1 + instruction [22] $end
$var wire 1 , instruction [21] $end
$var wire 1 - instruction [20] $end
$var wire 1 . instruction [19] $end
$var wire 1 / instruction [18] $end
$var wire 1 0 instruction [17] $end
$var wire 1 1 instruction [16] $end
$var wire 1 2 instruction [15] $end
$var wire 1 3 instruction [14] $end
$var wire 1 4 instruction [13] $end
$var wire 1 5 instruction [12] $end
$var wire 1 6 instruction [11] $end
$var wire 1 7 instruction [10] $end
$var wire 1 8 instruction [9] $end
$var wire 1 9 instruction [8] $end
$var wire 1 : instruction [7] $end
$var wire 1 ; instruction [6] $end
$var wire 1 < instruction [5] $end
$var wire 1 = instruction [4] $end
$var wire 1 > instruction [3] $end
$var wire 1 ? instruction [2] $end
$var wire 1 @ instruction [1] $end
$var wire 1 A instruction [0] $end

$scope module i1 $end
$var wire 1 B gnd $end
$var wire 1 C vcc $end
$var wire 1 D unknown $end
$var tri1 1 E devclrn $end
$var tri1 1 F devpor $end
$var tri1 1 G devoe $end
$var wire 1 H pc[5]~input_o $end
$var wire 1 I pc[6]~input_o $end
$var wire 1 J pc[7]~input_o $end
$var wire 1 K pc[8]~input_o $end
$var wire 1 L pc[9]~input_o $end
$var wire 1 M pc[10]~input_o $end
$var wire 1 N pc[11]~input_o $end
$var wire 1 O pc[12]~input_o $end
$var wire 1 P pc[13]~input_o $end
$var wire 1 Q pc[14]~input_o $end
$var wire 1 R pc[15]~input_o $end
$var wire 1 S pc[16]~input_o $end
$var wire 1 T pc[17]~input_o $end
$var wire 1 U pc[18]~input_o $end
$var wire 1 V pc[19]~input_o $end
$var wire 1 W pc[20]~input_o $end
$var wire 1 X pc[21]~input_o $end
$var wire 1 Y pc[22]~input_o $end
$var wire 1 Z pc[23]~input_o $end
$var wire 1 [ pc[24]~input_o $end
$var wire 1 \ pc[25]~input_o $end
$var wire 1 ] pc[26]~input_o $end
$var wire 1 ^ pc[27]~input_o $end
$var wire 1 _ pc[28]~input_o $end
$var wire 1 ` pc[29]~input_o $end
$var wire 1 a pc[30]~input_o $end
$var wire 1 b pc[31]~input_o $end
$var wire 1 c ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 d pc[4]~input_o $end
$var wire 1 e pc[3]~input_o $end
$var wire 1 f pc[1]~input_o $end
$var wire 1 g pc[2]~input_o $end
$var wire 1 h pc[0]~input_o $end
$var wire 1 i instructions~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 !
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0B
1C
xD
1E
1F
1G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
1g
0h
0i
$end
#1000000
