# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../PYNQ_DEMO PT . III.srcs/sources_1/new/Clock_Divider.v" \
"../../../../PYNQ_DEMO PT . III.ip_user_files/bd/Clk_Div/ip/Clk_Div_Clock_Divider_0_0/sim/Clk_Div_Clock_Divider_0_0.v" \
"../../../../PYNQ_DEMO PT . III.ip_user_files/bd/Clk_Div/ip/Clk_Div_Clock_Divider_1_0/sim/Clk_Div_Clock_Divider_1_0.v" \
"../../../../PYNQ_DEMO PT . III.ip_user_files/bd/Clk_Div/ip/Clk_Div_Clock_Divider_1_1/sim/Clk_Div_Clock_Divider_1_1.v" \
"../../../../PYNQ_DEMO PT . III.ip_user_files/bd/Clk_Div/ip/Clk_Div_Clock_Divider_1_2/sim/Clk_Div_Clock_Divider_1_2.v" \
"../../../../PYNQ_DEMO PT . III.ip_user_files/bd/Clk_Div/sim/Clk_Div.v" \
"../../../../PYNQ_DEMO PT . III.gen/sources_1/bd/Clk_Div/hdl/Clk_Div_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
