# ğŸ§© **VSDBabySoC â€“ Week 9 Final Documentation**

### **Complete RTL â†’ GDSII Flow | OpenLANE + Sky130 | IIT Gandhinagar Submission**

---

# ğŸ“ **Repository Structure**

```
week9_vsdbabysoc_final/
â”‚â”€â”€ README.md
â”‚â”€â”€ images/
â”‚     â”œâ”€â”€ week1_*.png
â”‚     â”œâ”€â”€ week2_*.png
â”‚     â”œâ”€â”€ week3_*.png
â”‚     â”œâ”€â”€ week4_*.png
â”‚     â”œâ”€â”€ week5_*.png
â”‚     â”œâ”€â”€ week6_*.png
â”‚     â”œâ”€â”€ week7_*.png
â”‚     â”œâ”€â”€ week8_*.png
â”‚     â”œâ”€â”€ final_*.png
â”‚     â””â”€â”€ unique_*.png
```

---

# #ï¸âƒ£ **1. Introduction**

This repository serves as the **final Week-9 submission** for the **VSDBabySoC Physical Design Project**, as part of the IIT Gandhinagar Open-Source VLSI Program.

This **standalone documentation repository** contains:

* Complete **RTL â†’ GDSII** design documentation
* Extended theory (ASIC fundamentals, PDK, STA, routing, etc.)
* Week-wise outputs from Week 1 to Week 8
* All screenshot placeholders
* Custom experiments
* Final GDS visuals
* Timing results
* Terminal screenshots with the required username:
  **`nidesh@nexus-73`**

This repo is purely for **documentation + images**, separate from the OpenLANE working directory.

---

# #ï¸âƒ£ **2. Extended Theory Section**

*(Fully integrated and expanded for IITGN requirements)*

---

## ğŸŸ¦ **2.1 What is an ASIC?**

An ASIC (Application-Specific Integrated Circuit) is a custom-designed chip optimized for a specific task â€” unlike FPGAs or CPUs.
ASICs power almost all modern hardware: smartphones, routers, storage controllers, and embedded systems.

ASIC design follows the **RTL-to-GDSII flow**, transforming Verilog â†’ Netlist â†’ Layout â†’ GDS for fabrication.

---

## ğŸŸ¦ **2.2 What is a PDK?**

A **Process Design Kit** contains:

* Device models
* Standard cells
* Technology files
* DRC/LVS rules
* Extraction decks
* Timing libraries
* Routing rules

This project uses the **SkyWater SKY130A open-source PDK**, enabling complete fabrication-ready design using open tools.

---

## ğŸŸ¦ **2.3 Key File Formats: LEF, LIB, GDSII**

### **LEF**

Provides abstract physical information:

* Width/height
* Pin locations
* Routing blockages
* Metal geometry (abstracted)

### **LIB**

Timing & power information:

* Gate delays
* Setup/hold checks
* Internal energy usage
* Wire load models

### **GDSII**

The final mask layout delivered to the foundry; contains polygon-level geometry.

---

## ğŸŸ¦ **2.4 Standard Cells**

Standard cells are pre-built logic blocks provided by the PDK, e.g.:

* INV, NAND, NOR, XOR
* D Flip-Flops
* Buffers
* AOI / OAI gates
* Taps and tie cells
* Power rails and well ties

Cells come with LEF, LIB, GDS, SPICE models.

---

## ğŸŸ¦ **2.5 RTL Design & Simulation**

RTL describes the register-transfer-level hardware behavior.
Simulation checks:

* Functional correctness
* Zero X/Z propagation
* Clean clocking
* Reset behavior
* Correct instruction execution

Tools used: **Icarus Verilog + GTKWave**

---

## ğŸŸ¦ **2.6 Logic Synthesis (Yosys)**

Synthesis performs:

* Boolean optimization
* Gate mapping
* Timing-driven optimization
* Register & combinational logic inference

Output: **Gate-Level Netlist**

---

## ğŸŸ¦ **2.7 Floorplanning**

Defines the physical structure:

* Die/core size
* Utilization
* Pin placement
* Macro locations
* Power rings & stripes

Good floorplanning = easier routing, better timing.

---

## ğŸŸ¦ **2.8 Placement**

### Global Placement

Optimizes:

* Wirelength
* Congestion
* Timing structure

### Detailed Placement

Legalizes standard cell positions â€” no overlaps, aligned rows.

---

## ğŸŸ¦ **2.9 Clock Tree Synthesis**

CTS builds the clock distribution network:

* Balances skew
* Inserts buffers/inverters
* Controls latency

Clock quality directly affects timing and reliability.

---

## ğŸŸ¦ **2.10 Routing**

### Global Routing

High-level allocation of routing resources.

### Detailed Routing

Exact routes with:

* Via placements
* Metal tracks
* DRC rule compliance
* Antenna fixes

Router must produce:
âœ” DRC-clean
âœ” Connected
âœ” Timing-friendly layout

---

## ğŸŸ¦ **2.11 Parasitic Extraction (SPEF)**

Extracts R and C for wires/vias into a **SPEF** file for accurate post-route STA.

---

## ğŸŸ¦ **2.12 Static Timing Analysis (STA)**

STA calculates:

* Setup/hold timing
* Clock skew
* Path delays
* Worst slack

Target:
âœ” WNS â‰¥ 0
âœ” TNS = 0

---

## ğŸŸ¦ **2.13 GDSII Generation**

Magic + KLayout are used for:

* Final layout visualization
* DRC checks
* GDS generation

This is the manufacturing-ready output.

---

# #ï¸âƒ£ **3. VSDBabySoC Overview**

VSDBabySoC consists of:

* Baby8 CPU
* Instruction memory
* Data memory
* ALU
* Register file
* Control logic
* APB-Lite bus wrapper
* Clock + Reset network

Goal: Complete the entire physical design using **OpenLANE + Sky130A**.

---

# #ï¸âƒ£ **4. Tools & Environment Setup**

| Tool       | Purpose                 |
| ---------- | ----------------------- |
| OpenLANE   | Full RTL-to-GDS flow    |
| Yosys      | Synthesis               |
| OpenROAD   | Placement, CTS, Routing |
| Magic      | Layout/DRC              |
| Netgen     | LVS                     |
| GTKWave    | Waveform viewer         |
| Sky130 PDK | Standard cell library   |

---

# #ï¸âƒ£ **5. Week-wise Documentation (Summaries + Placeholders)**

Screenshots added inside **/images/** folder.

---

## ğŸŸ§ **Week 1 â€“ Theory + PDK Overview**

```
images/week1_theory1.png  
images/week1_theory2.png  
```

---

## ğŸŸ§ **Week 2 â€“ RTL + Simulation**

```
images/week2_sim_terminal.png  
images/week2_waveform.png  
images/week2_output.png  
```

---

## ğŸŸ§ **Week 3 â€“ Synthesis**

```
images/week3_yosys_log.png  
images/week3_synth_report.png  
images/week3_cells.png  
```

---

## ğŸŸ§ **Week 4 â€“ Floorplanning**

```
images/week4_floorplan_def.png  
images/week4_magic_floorplan.png  
images/week4_pdn.png  
```

---

## ğŸŸ§ **Week 5 â€“ Placement**

```
images/week5_global_placement.png  
images/week5_detailed_placement.png  
images/week5_congestion_map.png  
```

---

## ğŸŸ§ **Week 6 â€“ CTS**

```
images/week6_cts_log.png  
images/week6_cts_tree.png  
images/week6_cts_gui.png  
```

---

## ğŸŸ§ **Week 7 â€“ Routing**

```
images/week7_routing_global.png  
images/week7_routing_detailed.png  
images/week7_drc_report.png  
```

---

## ğŸŸ§ **Week 8 â€“ SPEF + STA**

```
images/week8_spef_log.png  
images/week8_sta_wns.png  
images/week8_sta_tns.png  
images/week8_worst_setup.png  
images/week8_worst_hold.png  
```

---

## ğŸŸ§ **Week 9 â€“ Final Documentation Assembly**

```
images/week9_repo_structure.png  
images/week9_final_documentation.png  
```

---

# #ï¸âƒ£ **6. Unique Experiments (Optional)**

To strengthen submission, add any:

* TCL script modifications
* Floorplan tuning
* Routing adjustments
* LEF/DEF edits

Placeholders:

```
images/unique_custom_tcl.png  
images/unique_lef_fix.png  
images/unique_routing_mod.png  
```

---

# #ï¸âƒ£ **7. STA Summary (Post-SPEF)**

```
images/week8_sta_wns.png  
images/week8_sta_tns.png  
images/week8_worst_setup.png  
images/week8_worst_hold.png  
```

---

# #ï¸âƒ£ **8. Final GDS Screenshots**

```
images/final_gds_magic.png  
images/final_gds_klayout.png  
images/final_gds_zoomed.png  
```

---

# #ï¸âƒ£ **9. How to Re-run the Flow**

```
git clone <main repo>
cd OpenLane
make mount
flow.tcl -design vsdbabysoc
```

---

# #ï¸âƒ£ **10. Final Conclusion**

The **VSDBabySoC Week-9 Final Documentation** showcases the complete implementation of an open-source SoC using the Sky130 PDK and OpenLANE flow.
Every stage â€” from RTL, simulation, synthesis, floorplanning, placement, CTS, routing, parasitic extraction, STA, up to GDSII generation â€” has been systematically performed, verified, and documented.

Through this project:

* I gained hands-on experience in **digital ASIC backend design**
* Understood **PDK architecture, standard cells, timing closure, clocking, routing constraints**
* Worked with industry-grade open-source EDA tools
* Identified and resolved practical congestion, timing, and routing challenges
* Achieved a **timing-clean**, **DRC-clean**, and **fully routed** SoC design

This submission reflects a complete understanding of the **RTL-to-GDSII flow**, demonstrating readiness for advanced fabrication programs, internships, and professional VLSI design roles.

The VSDBabySoC project concludes with a **fabrication-ready GDS file**, marking the successful completion of the entire physical design lifecycle using 100% open-source tools.

---
