// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
// Date        : Fri Nov 15 11:04:31 2024
// Host        : DESKTOP-S07ATB7 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/bd_85a6_csc_0_sim_netlist.v
// Design      : bd_85a6_csc_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu7ev-ffvc1156-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_85a6_csc_0,bd_85a6_csc_0_v_csc,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "bd_85a6_csc_0_v_csc,Vivado 2023.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module bd_85a6_csc_0
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [8:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [8:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 9, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 187481262, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN mpsoc_preset_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 187481262, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN mpsoc_preset_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TVALID" *) input s_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TREADY" *) output s_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDATA" *) input [23:0]s_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TKEEP" *) input [2:0]s_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TSTRB" *) input [2:0]s_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TUSER" *) input [0:0]s_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TLAST" *) input [0:0]s_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TID" *) input [0:0]s_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 187481262, PHASE 0.0, CLK_DOMAIN mpsoc_preset_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_video_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [23:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [2:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [2:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 187481262, PHASE 0.0, CLK_DOMAIN mpsoc_preset_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [8:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [8:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  bd_85a6_csc_0_v_csc inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[2:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[2:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA({NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED[31:16],\^s_axi_CTRL_RDATA }),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_CTRL_WDATA[15:0]}),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB({1'b0,1'b0,s_axi_CTRL_WSTRB[1:0]}),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TDEST(1'b0),
        .s_axis_video_TID(1'b0),
        .s_axis_video_TKEEP({1'b0,1'b0,1'b0}),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TREADY(s_axis_video_TREADY),
        .s_axis_video_TSTRB({1'b0,1'b0,1'b0}),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
endmodule

module bd_85a6_csc_0_AXIvideo2MultiPixStream
   (\B_V_data_1_state_reg[1] ,
    \cond_reg_343_reg[0]_0 ,
    AXIvideo2MultiPixStream_U0_ap_ready,
    Q,
    in,
    empty_n_reg,
    push,
    mOutPtr17_out,
    ap_clk,
    ap_rst_n_inv,
    AXIvideo2MultiPixStream_U0_HwReg_width_c23_write,
    \cond_reg_343_reg[0]_1 ,
    ap_rst_n,
    s_axis_video_TVALID,
    E,
    stream_in_full_n,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    stream_in_empty_n,
    v_vcresampler_core_1_U0_stream_in_read,
    D,
    s_axis_video_TDATA,
    \d_read_reg_22_reg[11] );
  output \B_V_data_1_state_reg[1] ;
  output \cond_reg_343_reg[0]_0 ;
  output AXIvideo2MultiPixStream_U0_ap_ready;
  output [0:0]Q;
  output [23:0]in;
  output [0:0]empty_n_reg;
  output push;
  output mOutPtr17_out;
  input ap_clk;
  input ap_rst_n_inv;
  input AXIvideo2MultiPixStream_U0_HwReg_width_c23_write;
  input \cond_reg_343_reg[0]_1 ;
  input ap_rst_n;
  input s_axis_video_TVALID;
  input [0:0]E;
  input stream_in_full_n;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input stream_in_empty_n;
  input v_vcresampler_core_1_U0_stream_in_read;
  input [11:0]D;
  input [23:0]s_axis_video_TDATA;
  input [11:0]\d_read_reg_22_reg[11] ;

  wire AXIvideo2MultiPixStream_U0_HwReg_width_c23_write;
  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire \B_V_data_1_state_reg[1] ;
  wire [11:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg_n_5_[6] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]axi_data_13_fu_96;
  wire axi_data_13_fu_961;
  wire axi_last_2_reg_164;
  wire axi_last_fu_54;
  wire axi_last_reg_84;
  wire [11:0]cols_reg_353;
  wire \cond_reg_343_reg[0]_0 ;
  wire \cond_reg_343_reg[0]_1 ;
  wire [11:0]\d_read_reg_22_reg[11] ;
  wire [0:0]empty_n_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_13;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_14;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_7;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_11;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_50;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_51;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_52;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_53;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_54;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_55;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_56;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_57;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_61;
  wire grp_reg_unsigned_short_s_fu_257_ap_ce;
  wire [11:0]grp_reg_unsigned_short_s_fu_257_ap_return;
  wire [11:0]grp_reg_unsigned_short_s_fu_262_ap_return;
  wire [11:1]i_4_fu_278_p2;
  wire \i_fu_100[0]_i_1_n_5 ;
  wire \i_fu_100[11]_i_5_n_5 ;
  wire \i_fu_100[11]_i_6_n_5 ;
  wire \i_fu_100[11]_i_7_n_5 ;
  wire \i_fu_100[11]_i_8_n_5 ;
  wire \i_fu_100[11]_i_9_n_5 ;
  wire [11:0]i_fu_100_reg;
  wire \i_fu_100_reg[11]_i_3_n_11 ;
  wire \i_fu_100_reg[11]_i_3_n_12 ;
  wire \i_fu_100_reg[8]_i_1_n_10 ;
  wire \i_fu_100_reg[8]_i_1_n_11 ;
  wire \i_fu_100_reg[8]_i_1_n_12 ;
  wire \i_fu_100_reg[8]_i_1_n_5 ;
  wire \i_fu_100_reg[8]_i_1_n_6 ;
  wire \i_fu_100_reg[8]_i_1_n_7 ;
  wire \i_fu_100_reg[8]_i_1_n_8 ;
  wire \i_fu_100_reg[8]_i_1_n_9 ;
  wire icmp_ln496_fu_273_p2;
  wire [23:0]in;
  wire mOutPtr17_out;
  wire [23:0]p_0_in;
  wire p_15_in;
  wire [23:0]p_1_in;
  wire p_2_in;
  wire push;
  wire regslice_both_s_axis_video_V_data_V_U_n_31;
  wire regslice_both_s_axis_video_V_last_V_U_n_6;
  wire regslice_both_s_axis_video_V_last_V_U_n_7;
  wire [11:0]rows_reg_348;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TREADY_int_regslice;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TUSER_int_regslice;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_reg_150;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire [7:0]tmp_1_fu_285_p4;
  wire [7:0]tmp_s_fu_264_p4;
  wire v_vcresampler_core_1_U0_stream_in_read;
  wire [7:2]\NLW_i_fu_100_reg[11]_i_3_CO_UNCONNECTED ;
  wire [7:3]\NLW_i_fu_100_reg[11]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(AXIvideo2MultiPixStream_U0_ap_ready),
        .I1(ap_CS_fsm_state5),
        .I2(AXIvideo2MultiPixStream_U0_HwReg_width_c23_write),
        .I3(Q),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(icmp_ln496_fu_273_p2),
        .I1(ap_CS_fsm_state5),
        .O(AXIvideo2MultiPixStream_U0_ap_ready));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  FDRE \axi_data_13_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[0]),
        .Q(axi_data_13_fu_96[0]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[10]),
        .Q(axi_data_13_fu_96[10]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[11] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[11]),
        .Q(axi_data_13_fu_96[11]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[12] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[12]),
        .Q(axi_data_13_fu_96[12]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[13] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[13]),
        .Q(axi_data_13_fu_96[13]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[14] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[14]),
        .Q(axi_data_13_fu_96[14]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[15] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[15]),
        .Q(axi_data_13_fu_96[15]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[16] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[16]),
        .Q(axi_data_13_fu_96[16]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[17] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[17]),
        .Q(axi_data_13_fu_96[17]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[18] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[18]),
        .Q(axi_data_13_fu_96[18]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[19] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[19]),
        .Q(axi_data_13_fu_96[19]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[1]),
        .Q(axi_data_13_fu_96[1]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[20] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[20]),
        .Q(axi_data_13_fu_96[20]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[21] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[21]),
        .Q(axi_data_13_fu_96[21]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[22] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[22]),
        .Q(axi_data_13_fu_96[22]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[23] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[23]),
        .Q(axi_data_13_fu_96[23]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[2]),
        .Q(axi_data_13_fu_96[2]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[3]),
        .Q(axi_data_13_fu_96[3]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[4]),
        .Q(axi_data_13_fu_96[4]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[5]),
        .Q(axi_data_13_fu_96[5]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[6]),
        .Q(axi_data_13_fu_96[6]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[7]),
        .Q(axi_data_13_fu_96[7]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[8]),
        .Q(axi_data_13_fu_96[8]),
        .R(1'b0));
  FDRE \axi_data_13_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .D(p_1_in[9]),
        .Q(axi_data_13_fu_96[9]),
        .R(1'b0));
  FDSE \axi_last_2_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(axi_last_fu_54),
        .Q(axi_last_2_reg_164),
        .S(ap_NS_fsm1));
  FDRE \cols_reg_353_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[0]),
        .Q(cols_reg_353[0]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[10]),
        .Q(cols_reg_353[10]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[11]),
        .Q(cols_reg_353[11]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[1]),
        .Q(cols_reg_353[1]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[2]),
        .Q(cols_reg_353[2]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[3]),
        .Q(cols_reg_353[3]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[4]),
        .Q(cols_reg_353[4]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[5]),
        .Q(cols_reg_353[5]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[6]),
        .Q(cols_reg_353[6]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[7]),
        .Q(cols_reg_353[7]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[8]),
        .Q(cols_reg_353[8]),
        .R(1'b0));
  FDRE \cols_reg_353_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_262_ap_return[9]),
        .Q(cols_reg_353[9]),
        .R(1'b0));
  FDRE \cond_reg_343_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cond_reg_343_reg[0]_1 ),
        .Q(\cond_reg_343_reg[0]_0 ),
        .R(1'b0));
  bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225
       (.D({ap_NS_fsm[8],ap_NS_fsm[4]}),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[5] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_7),
        .\ap_CS_fsm_reg[8] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_13),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_data_13_fu_961(axi_data_13_fu_961),
        .axi_last_reg_84(axi_last_reg_84),
        .\axi_last_reg_84_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_6),
        .\eol_reg_177_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_14),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .p_2_in(p_2_in),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_14),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176
       (.D(ap_NS_fsm[3:2]),
        .E(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_data_13_fu_961(axi_data_13_fu_961),
        .axi_last_fu_54(axi_last_fu_54),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY),
        .grp_reg_unsigned_short_s_fu_257_ap_ce(grp_reg_unsigned_short_s_fu_257_ap_ce),
        .p_2_in(p_2_in),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TUSER_int_regslice(s_axis_video_TUSER_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .\sof_reg_83_reg[0]_0 (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_11));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_11),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196
       (.AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .\B_V_data_1_state_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_7),
        .D(ap_NS_fsm[6:5]),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .\ap_CS_fsm_reg[4] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_61),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_fu_100_reg[23]_0 ({tmp_s_fu_264_p4,tmp_1_fu_285_p4,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_50,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_51,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_52,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_53,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_54,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_55,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_56,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_57}),
        .\axi_data_fu_100_reg[23]_1 (p_0_in),
        .\axi_last_fu_104_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_7),
        .empty_n_reg(empty_n_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .icmp_ln496_fu_273_p2(icmp_ln496_fu_273_p2),
        .in(in),
        .\j_fu_96[11]_i_3 (cols_reg_353),
        .mOutPtr17_out(mOutPtr17_out),
        .\mOutPtr_reg[4] (regslice_both_s_axis_video_V_data_V_U_n_31),
        .\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] (\cond_reg_343_reg[0]_0 ),
        .p_15_in(p_15_in),
        .push(push),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .sof_reg_150(sof_reg_150),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_vcresampler_core_1_U0_stream_in_read(v_vcresampler_core_1_U0_stream_in_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_61),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_85a6_csc_0_reg_unsigned_short_s_113 grp_reg_unsigned_short_s_fu_257
       (.D(grp_reg_unsigned_short_s_fu_257_ap_return),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[11]_0 (\d_read_reg_22_reg[11] ),
        .grp_reg_unsigned_short_s_fu_257_ap_ce(grp_reg_unsigned_short_s_fu_257_ap_ce));
  bd_85a6_csc_0_reg_unsigned_short_s_114 grp_reg_unsigned_short_s_fu_262
       (.D(D),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[11]_0 (grp_reg_unsigned_short_s_fu_262_ap_return));
  LUT4 #(
    .INIT(16'h0D02)) 
    \i_fu_100[0]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(icmp_ln496_fu_273_p2),
        .I2(AXIvideo2MultiPixStream_U0_HwReg_width_c23_write),
        .I3(i_fu_100_reg[0]),
        .O(\i_fu_100[0]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_100[11]_i_2 
       (.I0(ap_CS_fsm_state5),
        .I1(icmp_ln496_fu_273_p2),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \i_fu_100[11]_i_4 
       (.I0(i_fu_100_reg[5]),
        .I1(rows_reg_348[5]),
        .I2(i_fu_100_reg[2]),
        .I3(rows_reg_348[2]),
        .I4(\i_fu_100[11]_i_5_n_5 ),
        .I5(\i_fu_100[11]_i_6_n_5 ),
        .O(icmp_ln496_fu_273_p2));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \i_fu_100[11]_i_5 
       (.I0(rows_reg_348[0]),
        .I1(i_fu_100_reg[0]),
        .I2(rows_reg_348[1]),
        .I3(i_fu_100_reg[1]),
        .I4(\i_fu_100[11]_i_7_n_5 ),
        .O(\i_fu_100[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \i_fu_100[11]_i_6 
       (.I0(\i_fu_100[11]_i_8_n_5 ),
        .I1(i_fu_100_reg[7]),
        .I2(rows_reg_348[7]),
        .I3(i_fu_100_reg[6]),
        .I4(rows_reg_348[6]),
        .I5(\i_fu_100[11]_i_9_n_5 ),
        .O(\i_fu_100[11]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \i_fu_100[11]_i_7 
       (.I0(i_fu_100_reg[4]),
        .I1(rows_reg_348[4]),
        .I2(i_fu_100_reg[3]),
        .I3(rows_reg_348[3]),
        .O(\i_fu_100[11]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \i_fu_100[11]_i_8 
       (.I0(i_fu_100_reg[10]),
        .I1(rows_reg_348[10]),
        .I2(i_fu_100_reg[9]),
        .I3(rows_reg_348[9]),
        .O(\i_fu_100[11]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \i_fu_100[11]_i_9 
       (.I0(i_fu_100_reg[11]),
        .I1(rows_reg_348[11]),
        .I2(i_fu_100_reg[8]),
        .I3(rows_reg_348[8]),
        .O(\i_fu_100[11]_i_9_n_5 ));
  FDRE \i_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_100[0]_i_1_n_5 ),
        .Q(i_fu_100_reg[0]),
        .R(1'b0));
  FDRE \i_fu_100_reg[10] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(i_4_fu_278_p2[10]),
        .Q(i_fu_100_reg[10]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c23_write));
  FDRE \i_fu_100_reg[11] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(i_4_fu_278_p2[11]),
        .Q(i_fu_100_reg[11]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c23_write));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_100_reg[11]_i_3 
       (.CI(\i_fu_100_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_fu_100_reg[11]_i_3_CO_UNCONNECTED [7:2],\i_fu_100_reg[11]_i_3_n_11 ,\i_fu_100_reg[11]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_100_reg[11]_i_3_O_UNCONNECTED [7:3],i_4_fu_278_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,i_fu_100_reg[11:9]}));
  FDRE \i_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(i_4_fu_278_p2[1]),
        .Q(i_fu_100_reg[1]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c23_write));
  FDRE \i_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(i_4_fu_278_p2[2]),
        .Q(i_fu_100_reg[2]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c23_write));
  FDRE \i_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(i_4_fu_278_p2[3]),
        .Q(i_fu_100_reg[3]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c23_write));
  FDRE \i_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(i_4_fu_278_p2[4]),
        .Q(i_fu_100_reg[4]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c23_write));
  FDRE \i_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(i_4_fu_278_p2[5]),
        .Q(i_fu_100_reg[5]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c23_write));
  FDRE \i_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(i_4_fu_278_p2[6]),
        .Q(i_fu_100_reg[6]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c23_write));
  FDRE \i_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(i_4_fu_278_p2[7]),
        .Q(i_fu_100_reg[7]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c23_write));
  FDRE \i_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(i_4_fu_278_p2[8]),
        .Q(i_fu_100_reg[8]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c23_write));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_100_reg[8]_i_1 
       (.CI(i_fu_100_reg[0]),
        .CI_TOP(1'b0),
        .CO({\i_fu_100_reg[8]_i_1_n_5 ,\i_fu_100_reg[8]_i_1_n_6 ,\i_fu_100_reg[8]_i_1_n_7 ,\i_fu_100_reg[8]_i_1_n_8 ,\i_fu_100_reg[8]_i_1_n_9 ,\i_fu_100_reg[8]_i_1_n_10 ,\i_fu_100_reg[8]_i_1_n_11 ,\i_fu_100_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(i_4_fu_278_p2[8:1]),
        .S(i_fu_100_reg[8:1]));
  FDRE \i_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0),
        .D(i_4_fu_278_p2[9]),
        .Q(i_fu_100_reg[9]),
        .R(AXIvideo2MultiPixStream_U0_HwReg_width_c23_write));
  bd_85a6_csc_0_regslice_both_115 regslice_both_s_axis_video_V_data_V_U
       (.\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .D(p_1_in),
        .Q(axi_data_13_fu_96),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_13_fu_96_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_13),
        .\axi_data_13_fu_96_reg[0]_0 (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6),
        .\axi_data_13_fu_96_reg[23] ({tmp_s_fu_264_p4,tmp_1_fu_285_p4,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_50,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_51,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_52,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_53,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_54,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_55,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_56,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_57}),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg(regslice_both_s_axis_video_V_data_V_U_n_31),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(p_0_in),
        .p_15_in(p_15_in),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  bd_85a6_csc_0_regslice_both__parameterized1_116 regslice_both_s_axis_video_V_last_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_2_reg_164(axi_last_2_reg_164),
        .axi_last_reg_84(axi_last_reg_84),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg(regslice_both_s_axis_video_V_last_V_U_n_7),
        .p_15_in(p_15_in),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID));
  bd_85a6_csc_0_regslice_both__parameterized1_117 regslice_both_s_axis_video_V_user_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TUSER_int_regslice(s_axis_video_TUSER_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID));
  FDRE \rows_reg_348_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[0]),
        .Q(rows_reg_348[0]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[10]),
        .Q(rows_reg_348[10]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[11]),
        .Q(rows_reg_348[11]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[1]),
        .Q(rows_reg_348[1]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[2]),
        .Q(rows_reg_348[2]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[3]),
        .Q(rows_reg_348[3]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[4]),
        .Q(rows_reg_348[4]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[5]),
        .Q(rows_reg_348[5]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[6]),
        .Q(rows_reg_348[6]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[7]),
        .Q(rows_reg_348[7]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[8]),
        .Q(rows_reg_348[8]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_257_ap_return[9]),
        .Q(rows_reg_348[9]),
        .R(1'b0));
  FDRE \sof_reg_150_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(1'b1),
        .Q(sof_reg_150),
        .R(ap_NS_fsm1));
endmodule

module bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
   (axi_last_reg_84,
    ap_loop_init_int_reg,
    \ap_CS_fsm_reg[5] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY,
    axi_data_13_fu_961,
    D,
    ap_NS_fsm1,
    \ap_CS_fsm_reg[8] ,
    \eol_reg_177_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    \axi_last_reg_84_reg[0]_0 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
    s_axis_video_TVALID_int_regslice,
    Q,
    p_2_in,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
    ap_rst_n);
  output axi_last_reg_84;
  output ap_loop_init_int_reg;
  output \ap_CS_fsm_reg[5] ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY;
  output axi_data_13_fu_961;
  output [1:0]D;
  output ap_NS_fsm1;
  output \ap_CS_fsm_reg[8] ;
  output \eol_reg_177_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \axi_last_reg_84_reg[0]_0 ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg;
  input s_axis_video_TVALID_int_regslice;
  input [4:0]Q;
  input p_2_in;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out;
  input ap_rst_n;

  wire [1:0]D;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_13_fu_961;
  wire axi_last_reg_84;
  wire \axi_last_reg_84_reg[0]_0 ;
  wire \eol_reg_177_reg[0] ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out;
  wire p_2_in;
  wire s_axis_video_TVALID_int_regslice;

  FDRE \axi_last_reg_84_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_reg_84_reg[0]_0 ),
        .Q(axi_last_reg_84),
        .R(1'b0));
  bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_120 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(axi_last_reg_84),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_data_13_fu_961(axi_data_13_fu_961),
        .\eol_reg_177_reg[0] (\eol_reg_177_reg[0] ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .p_2_in(p_2_in),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
endmodule

module bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
   (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY,
    axi_last_fu_54,
    E,
    p_2_in,
    D,
    \sof_reg_83_reg[0]_0 ,
    grp_reg_unsigned_short_s_fu_257_ap_ce,
    s_axis_video_TUSER_int_regslice,
    ap_clk,
    s_axis_video_TLAST_int_regslice,
    ap_rst_n_inv,
    axi_data_13_fu_961,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
    s_axis_video_TVALID_int_regslice,
    Q,
    ap_rst_n);
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY;
  output axi_last_fu_54;
  output [0:0]E;
  output p_2_in;
  output [1:0]D;
  output \sof_reg_83_reg[0]_0 ;
  output grp_reg_unsigned_short_s_fu_257_ap_ce;
  input s_axis_video_TUSER_int_regslice;
  input ap_clk;
  input s_axis_video_TLAST_int_regslice;
  input ap_rst_n_inv;
  input axi_data_13_fu_961;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg;
  input s_axis_video_TVALID_int_regslice;
  input [2:0]Q;
  input ap_rst_n;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_13_fu_961;
  wire axi_last_fu_54;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY;
  wire grp_reg_unsigned_short_s_fu_257_ap_ce;
  wire p_2_in;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TUSER_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_reg_83;
  wire \sof_reg_83_reg[0]_0 ;

  FDRE \axi_last_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY),
        .D(s_axis_video_TLAST_int_regslice),
        .Q(axi_last_fu_54),
        .R(1'b0));
  bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_119 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_data_13_fu_961(axi_data_13_fu_961),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY),
        .grp_reg_unsigned_short_s_fu_257_ap_ce(grp_reg_unsigned_short_s_fu_257_ap_ce),
        .p_2_in(p_2_in),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .sof_reg_83(sof_reg_83),
        .\sof_reg_83_reg[0] (\sof_reg_83_reg[0]_0 ));
  FDRE \sof_reg_83_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY),
        .D(s_axis_video_TUSER_int_regslice),
        .Q(sof_reg_83),
        .R(1'b0));
endmodule

module bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width
   (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
    s_axis_video_TREADY_int_regslice,
    p_15_in,
    D,
    in,
    \axi_data_fu_100_reg[23]_0 ,
    empty_n_reg,
    push,
    mOutPtr17_out,
    \ap_CS_fsm_reg[4] ,
    \axi_last_fu_104_reg[0]_0 ,
    ap_clk,
    ap_rst_n_inv,
    \B_V_data_1_state_reg[0] ,
    Q,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
    ap_rst_n,
    AXIvideo2MultiPixStream_U0_ap_ready,
    s_axis_video_TVALID_int_regslice,
    stream_in_full_n,
    sof_reg_150,
    \j_fu_96[11]_i_3 ,
    \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ,
    stream_in_empty_n,
    v_vcresampler_core_1_U0_stream_in_read,
    \mOutPtr_reg[4] ,
    icmp_ln496_fu_273_p2,
    \axi_data_fu_100_reg[23]_1 );
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out;
  output s_axis_video_TREADY_int_regslice;
  output p_15_in;
  output [1:0]D;
  output [23:0]in;
  output [23:0]\axi_data_fu_100_reg[23]_0 ;
  output [0:0]empty_n_reg;
  output push;
  output mOutPtr17_out;
  output \ap_CS_fsm_reg[4] ;
  input \axi_last_fu_104_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input \B_V_data_1_state_reg[0] ;
  input [2:0]Q;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg;
  input ap_rst_n;
  input AXIvideo2MultiPixStream_U0_ap_ready;
  input s_axis_video_TVALID_int_regslice;
  input stream_in_full_n;
  input sof_reg_150;
  input [11:0]\j_fu_96[11]_i_3 ;
  input \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ;
  input stream_in_empty_n;
  input v_vcresampler_core_1_U0_stream_in_read;
  input \mOutPtr_reg[4] ;
  input icmp_ln496_fu_273_p2;
  input [23:0]\axi_data_fu_100_reg[23]_1 ;

  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire \B_V_data_1_state_reg[0] ;
  wire [1:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:0]ap_sig_allocacmp_j_3;
  wire [23:0]\axi_data_fu_100_reg[23]_0 ;
  wire [23:0]\axi_data_fu_100_reg[23]_1 ;
  wire axi_last_fu_1043_out;
  wire \axi_last_fu_104_reg[0]_0 ;
  wire \axi_last_fu_104_reg_n_5_[0] ;
  wire [0:0]empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out;
  wire icmp_ln496_fu_273_p2;
  wire \icmp_ln500_reg_353_reg_n_5_[0] ;
  wire [23:0]in;
  wire [11:0]j_4_fu_223_p2;
  wire j_4_fu_223_p2_carry__0_n_11;
  wire j_4_fu_223_p2_carry__0_n_12;
  wire j_4_fu_223_p2_carry_n_10;
  wire j_4_fu_223_p2_carry_n_11;
  wire j_4_fu_223_p2_carry_n_12;
  wire j_4_fu_223_p2_carry_n_5;
  wire j_4_fu_223_p2_carry_n_6;
  wire j_4_fu_223_p2_carry_n_7;
  wire j_4_fu_223_p2_carry_n_8;
  wire j_4_fu_223_p2_carry_n_9;
  wire j_fu_96;
  wire [11:0]\j_fu_96[11]_i_3 ;
  wire \j_fu_96_reg_n_5_[0] ;
  wire \j_fu_96_reg_n_5_[10] ;
  wire \j_fu_96_reg_n_5_[11] ;
  wire \j_fu_96_reg_n_5_[1] ;
  wire \j_fu_96_reg_n_5_[2] ;
  wire \j_fu_96_reg_n_5_[3] ;
  wire \j_fu_96_reg_n_5_[4] ;
  wire \j_fu_96_reg_n_5_[5] ;
  wire \j_fu_96_reg_n_5_[6] ;
  wire \j_fu_96_reg_n_5_[7] ;
  wire \j_fu_96_reg_n_5_[8] ;
  wire \j_fu_96_reg_n_5_[9] ;
  wire mOutPtr17_out;
  wire \mOutPtr_reg[4] ;
  wire \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ;
  wire p_15_in;
  wire push;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_reg_150;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire v_vcresampler_core_1_U0_stream_in_read;
  wire [7:2]NLW_j_4_fu_223_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_j_4_fu_223_p2_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(\axi_data_fu_100_reg[23]_0 [16]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][10]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [2]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][11]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [3]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][12]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [4]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][13]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [5]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][14]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [6]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][15]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [7]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][16]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [8]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][17]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [9]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][18]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [10]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][19]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [11]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][1]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [17]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][20]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [12]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][21]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [13]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][22]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [14]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][23]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [15]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][2]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [18]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][3]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [19]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][4]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [20]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][5]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [21]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][6]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [22]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][7]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [23]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][8]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [0]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][9]_srl16_i_1 
       (.I0(\axi_data_fu_100_reg[23]_0 [1]),
        .I1(\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] ),
        .I2(\axi_data_fu_100_reg[23]_0 [9]),
        .O(in[9]));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [0]),
        .Q(\axi_data_fu_100_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[10] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [10]),
        .Q(\axi_data_fu_100_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[11] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [11]),
        .Q(\axi_data_fu_100_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[12] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [12]),
        .Q(\axi_data_fu_100_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[13] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [13]),
        .Q(\axi_data_fu_100_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[14] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [14]),
        .Q(\axi_data_fu_100_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[15] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [15]),
        .Q(\axi_data_fu_100_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[16] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [16]),
        .Q(\axi_data_fu_100_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[17] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [17]),
        .Q(\axi_data_fu_100_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[18] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [18]),
        .Q(\axi_data_fu_100_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[19] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [19]),
        .Q(\axi_data_fu_100_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [1]),
        .Q(\axi_data_fu_100_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[20] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [20]),
        .Q(\axi_data_fu_100_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[21] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [21]),
        .Q(\axi_data_fu_100_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[22] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [22]),
        .Q(\axi_data_fu_100_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[23] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [23]),
        .Q(\axi_data_fu_100_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [2]),
        .Q(\axi_data_fu_100_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [3]),
        .Q(\axi_data_fu_100_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [4]),
        .Q(\axi_data_fu_100_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [5]),
        .Q(\axi_data_fu_100_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [6]),
        .Q(\axi_data_fu_100_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [7]),
        .Q(\axi_data_fu_100_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [8]),
        .Q(\axi_data_fu_100_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_data_fu_100_reg[23]_1 [9]),
        .Q(\axi_data_fu_100_reg[23]_0 [9]),
        .R(1'b0));
  FDRE \axi_last_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_fu_1043_out),
        .D(\axi_last_fu_104_reg[0]_0 ),
        .Q(\axi_last_fu_104_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \eol_reg_177_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .R(1'b0));
  bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_118 flow_control_loop_pipe_sequential_init_U
       (.AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .\B_V_data_1_state_reg[0] (\B_V_data_1_state_reg[0] ),
        .D(D),
        .E(axi_last_fu_1043_out),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_30),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(j_4_fu_223_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_j_3(ap_sig_allocacmp_j_3),
        .empty_n_reg(empty_n_reg),
        .\eol_reg_177_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\eol_reg_177_reg[0]_0 (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .\eol_reg_177_reg[0]_1 (\axi_last_fu_104_reg_n_5_[0] ),
        .\eol_reg_177_reg[0]_2 (\icmp_ln500_reg_353_reg_n_5_[0] ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_28),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(j_fu_96),
        .icmp_ln496_fu_273_p2(icmp_ln496_fu_273_p2),
        .\icmp_ln500_reg_353_reg[0] (flow_control_loop_pipe_sequential_init_U_n_23),
        .\j_fu_96[11]_i_3_0 (\j_fu_96[11]_i_3 ),
        .\j_fu_96_reg[11] ({\j_fu_96_reg_n_5_[11] ,\j_fu_96_reg_n_5_[10] ,\j_fu_96_reg_n_5_[9] ,\j_fu_96_reg_n_5_[8] ,\j_fu_96_reg_n_5_[7] ,\j_fu_96_reg_n_5_[6] ,\j_fu_96_reg_n_5_[5] ,\j_fu_96_reg_n_5_[4] ,\j_fu_96_reg_n_5_[3] ,\j_fu_96_reg_n_5_[2] ,\j_fu_96_reg_n_5_[1] ,\j_fu_96_reg_n_5_[0] }),
        .mOutPtr17_out(mOutPtr17_out),
        .\mOutPtr_reg[4] (\mOutPtr_reg[4] ),
        .p_15_in(p_15_in),
        .push(push),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .sof_reg_150(sof_reg_150),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_vcresampler_core_1_U0_stream_in_read(v_vcresampler_core_1_U0_stream_in_read));
  FDRE \icmp_ln500_reg_353_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\icmp_ln500_reg_353_reg_n_5_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_4_fu_223_p2_carry
       (.CI(ap_sig_allocacmp_j_3[0]),
        .CI_TOP(1'b0),
        .CO({j_4_fu_223_p2_carry_n_5,j_4_fu_223_p2_carry_n_6,j_4_fu_223_p2_carry_n_7,j_4_fu_223_p2_carry_n_8,j_4_fu_223_p2_carry_n_9,j_4_fu_223_p2_carry_n_10,j_4_fu_223_p2_carry_n_11,j_4_fu_223_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_4_fu_223_p2[8:1]),
        .S(ap_sig_allocacmp_j_3[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_4_fu_223_p2_carry__0
       (.CI(j_4_fu_223_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_j_4_fu_223_p2_carry__0_CO_UNCONNECTED[7:2],j_4_fu_223_p2_carry__0_n_11,j_4_fu_223_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_j_4_fu_223_p2_carry__0_O_UNCONNECTED[7:3],j_4_fu_223_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,ap_sig_allocacmp_j_3[11:9]}));
  FDRE \j_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[0]),
        .Q(\j_fu_96_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \j_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[10]),
        .Q(\j_fu_96_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \j_fu_96_reg[11] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[11]),
        .Q(\j_fu_96_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \j_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[1]),
        .Q(\j_fu_96_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \j_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[2]),
        .Q(\j_fu_96_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \j_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[3]),
        .Q(\j_fu_96_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \j_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[4]),
        .Q(\j_fu_96_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \j_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[5]),
        .Q(\j_fu_96_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \j_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[6]),
        .Q(\j_fu_96_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \j_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[7]),
        .Q(\j_fu_96_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \j_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[8]),
        .Q(\j_fu_96_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \j_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_96),
        .D(j_4_fu_223_p2[9]),
        .Q(\j_fu_96_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
endmodule

module bd_85a6_csc_0_Block_entry3_proc
   (ap_return_34_preg,
    ap_return_35_preg,
    ap_return_36_preg,
    ap_return_37_preg,
    ap_done_reg,
    Block_entry3_proc_U0_ap_done,
    D,
    ap_done_reg_reg_0,
    ap_done_reg_reg_1,
    ap_done_reg_reg_2,
    ap_done_reg_reg_3,
    ap_done_reg_reg_4,
    ap_done_reg_reg_5,
    ap_done_reg_reg_6,
    ap_done_reg_reg_7,
    ap_done_reg_reg_8,
    ap_done_reg_reg_9,
    ap_done_reg_reg_10,
    ap_done_reg_reg_11,
    ap_done_reg_reg_12,
    ap_done_reg_reg_13,
    ap_done_reg_reg_14,
    ap_done_reg_reg_15,
    \ap_return_16_preg_reg[3]_0 ,
    \ap_return_17_preg_reg[9]_0 ,
    \ap_return_18_preg_reg[7]_0 ,
    \ap_return_19_preg_reg[7]_0 ,
    \ap_return_20_preg_reg[15]_0 ,
    \ap_return_21_preg_reg[15]_0 ,
    \ap_return_22_preg_reg[15]_0 ,
    \ap_return_23_preg_reg[15]_0 ,
    \ap_return_24_preg_reg[15]_0 ,
    \ap_return_25_preg_reg[15]_0 ,
    \ap_return_26_preg_reg[15]_0 ,
    \ap_return_27_preg_reg[15]_0 ,
    \ap_return_28_preg_reg[15]_0 ,
    \ap_return_29_preg_reg[9]_0 ,
    \ap_return_30_preg_reg[9]_0 ,
    \ap_return_31_preg_reg[9]_0 ,
    \ap_return_32_preg_reg[7]_0 ,
    \ap_return_33_preg_reg[7]_0 ,
    \ap_return_38_preg_reg[11]_0 ,
    \ap_return_39_preg_reg[11]_0 ,
    ap_rst_n_inv,
    Block_entry3_proc_U0_ap_return_34,
    ap_clk,
    if_din,
    Block_entry3_proc_U0_ap_return_36,
    \ap_return_37_preg_reg[0]_0 ,
    ap_rst_n,
    Block_entry3_proc_U0_ap_start,
    Block_entry3_proc_U0_ap_continue,
    \ap_return_4_preg_reg[0]_0 ,
    Q,
    \ap_return_7_preg_reg[0]_0 ,
    \ap_return_1_preg_reg[7]_0 ,
    \ap_return_5_preg_reg[1]_0 ,
    \ap_return_2_preg_reg[15]_0 ,
    \ap_return_2_preg_reg[2]_0 ,
    \ap_return_3_preg_reg[15]_0 ,
    \ap_return_4_preg_reg[15]_0 ,
    \ap_return_5_preg_reg[15]_0 ,
    \ap_return_6_preg_reg[15]_0 ,
    \ap_return_7_preg_reg[15]_0 ,
    \ap_return_8_preg_reg[15]_0 ,
    \ap_return_10_preg_reg[0]_0 ,
    \ap_return_9_preg_reg[15]_0 ,
    \ap_return_10_preg_reg[15]_0 ,
    \ap_return_11_preg_reg[15]_0 ,
    \ap_return_13_preg_reg[0]_0 ,
    \ap_return_12_preg_reg[15]_0 ,
    \ap_return_13_preg_reg[15]_0 ,
    \ap_return_14_preg_reg[15]_0 ,
    \ap_return_15_preg_reg[9]_0 ,
    \ap_return_16_preg_reg[9]_0 ,
    \ap_return_16_preg_reg[3]_1 ,
    \ap_return_17_preg_reg[9]_1 ,
    \ap_return_18_preg_reg[7]_1 ,
    \ap_return_19_preg_reg[7]_1 ,
    \ap_return_20_preg_reg[15]_1 ,
    \ap_return_21_preg_reg[15]_1 ,
    \ap_return_22_preg_reg[15]_1 ,
    \ap_return_23_preg_reg[15]_1 ,
    \ap_return_24_preg_reg[15]_1 ,
    \ap_return_25_preg_reg[15]_1 ,
    \ap_return_26_preg_reg[15]_1 ,
    \ap_return_27_preg_reg[15]_1 ,
    \ap_return_28_preg_reg[15]_1 ,
    \ap_return_29_preg_reg[9]_1 ,
    \ap_return_30_preg_reg[9]_1 ,
    \ap_return_31_preg_reg[9]_1 ,
    \ap_return_32_preg_reg[7]_1 ,
    \ap_return_33_preg_reg[7]_1 ,
    \ap_return_38_preg_reg[11]_1 ,
    \ap_return_39_preg_reg[11]_1 );
  output ap_return_34_preg;
  output ap_return_35_preg;
  output ap_return_36_preg;
  output ap_return_37_preg;
  output ap_done_reg;
  output Block_entry3_proc_U0_ap_done;
  output [7:0]D;
  output [7:0]ap_done_reg_reg_0;
  output [15:0]ap_done_reg_reg_1;
  output [15:0]ap_done_reg_reg_2;
  output [15:0]ap_done_reg_reg_3;
  output [15:0]ap_done_reg_reg_4;
  output [15:0]ap_done_reg_reg_5;
  output [15:0]ap_done_reg_reg_6;
  output [15:0]ap_done_reg_reg_7;
  output [15:0]ap_done_reg_reg_8;
  output [15:0]ap_done_reg_reg_9;
  output [15:0]ap_done_reg_reg_10;
  output [15:0]ap_done_reg_reg_11;
  output [15:0]ap_done_reg_reg_12;
  output [15:0]ap_done_reg_reg_13;
  output [9:0]ap_done_reg_reg_14;
  output [5:0]ap_done_reg_reg_15;
  output [3:0]\ap_return_16_preg_reg[3]_0 ;
  output [9:0]\ap_return_17_preg_reg[9]_0 ;
  output [7:0]\ap_return_18_preg_reg[7]_0 ;
  output [7:0]\ap_return_19_preg_reg[7]_0 ;
  output [15:0]\ap_return_20_preg_reg[15]_0 ;
  output [15:0]\ap_return_21_preg_reg[15]_0 ;
  output [15:0]\ap_return_22_preg_reg[15]_0 ;
  output [15:0]\ap_return_23_preg_reg[15]_0 ;
  output [15:0]\ap_return_24_preg_reg[15]_0 ;
  output [15:0]\ap_return_25_preg_reg[15]_0 ;
  output [15:0]\ap_return_26_preg_reg[15]_0 ;
  output [15:0]\ap_return_27_preg_reg[15]_0 ;
  output [15:0]\ap_return_28_preg_reg[15]_0 ;
  output [9:0]\ap_return_29_preg_reg[9]_0 ;
  output [9:0]\ap_return_30_preg_reg[9]_0 ;
  output [9:0]\ap_return_31_preg_reg[9]_0 ;
  output [7:0]\ap_return_32_preg_reg[7]_0 ;
  output [7:0]\ap_return_33_preg_reg[7]_0 ;
  output [11:0]\ap_return_38_preg_reg[11]_0 ;
  output [11:0]\ap_return_39_preg_reg[11]_0 ;
  input ap_rst_n_inv;
  input Block_entry3_proc_U0_ap_return_34;
  input ap_clk;
  input [0:0]if_din;
  input Block_entry3_proc_U0_ap_return_36;
  input [0:0]\ap_return_37_preg_reg[0]_0 ;
  input ap_rst_n;
  input Block_entry3_proc_U0_ap_start;
  input Block_entry3_proc_U0_ap_continue;
  input \ap_return_4_preg_reg[0]_0 ;
  input [7:0]Q;
  input \ap_return_7_preg_reg[0]_0 ;
  input [7:0]\ap_return_1_preg_reg[7]_0 ;
  input \ap_return_5_preg_reg[1]_0 ;
  input [15:0]\ap_return_2_preg_reg[15]_0 ;
  input \ap_return_2_preg_reg[2]_0 ;
  input [15:0]\ap_return_3_preg_reg[15]_0 ;
  input [15:0]\ap_return_4_preg_reg[15]_0 ;
  input [15:0]\ap_return_5_preg_reg[15]_0 ;
  input [15:0]\ap_return_6_preg_reg[15]_0 ;
  input [15:0]\ap_return_7_preg_reg[15]_0 ;
  input [15:0]\ap_return_8_preg_reg[15]_0 ;
  input \ap_return_10_preg_reg[0]_0 ;
  input [15:0]\ap_return_9_preg_reg[15]_0 ;
  input [15:0]\ap_return_10_preg_reg[15]_0 ;
  input [15:0]\ap_return_11_preg_reg[15]_0 ;
  input \ap_return_13_preg_reg[0]_0 ;
  input [15:0]\ap_return_12_preg_reg[15]_0 ;
  input [15:0]\ap_return_13_preg_reg[15]_0 ;
  input [15:0]\ap_return_14_preg_reg[15]_0 ;
  input [9:0]\ap_return_15_preg_reg[9]_0 ;
  input [5:0]\ap_return_16_preg_reg[9]_0 ;
  input [3:0]\ap_return_16_preg_reg[3]_1 ;
  input [9:0]\ap_return_17_preg_reg[9]_1 ;
  input [7:0]\ap_return_18_preg_reg[7]_1 ;
  input [7:0]\ap_return_19_preg_reg[7]_1 ;
  input [15:0]\ap_return_20_preg_reg[15]_1 ;
  input [15:0]\ap_return_21_preg_reg[15]_1 ;
  input [15:0]\ap_return_22_preg_reg[15]_1 ;
  input [15:0]\ap_return_23_preg_reg[15]_1 ;
  input [15:0]\ap_return_24_preg_reg[15]_1 ;
  input [15:0]\ap_return_25_preg_reg[15]_1 ;
  input [15:0]\ap_return_26_preg_reg[15]_1 ;
  input [15:0]\ap_return_27_preg_reg[15]_1 ;
  input [15:0]\ap_return_28_preg_reg[15]_1 ;
  input [9:0]\ap_return_29_preg_reg[9]_1 ;
  input [9:0]\ap_return_30_preg_reg[9]_1 ;
  input [9:0]\ap_return_31_preg_reg[9]_1 ;
  input [7:0]\ap_return_32_preg_reg[7]_1 ;
  input [7:0]\ap_return_33_preg_reg[7]_1 ;
  input [11:0]\ap_return_38_preg_reg[11]_1 ;
  input [11:0]\ap_return_39_preg_reg[11]_1 ;

  wire Block_entry3_proc_U0_ap_continue;
  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_return_34;
  wire Block_entry3_proc_U0_ap_return_36;
  wire Block_entry3_proc_U0_ap_start;
  wire [7:0]D;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_5;
  wire [7:0]ap_done_reg_reg_0;
  wire [15:0]ap_done_reg_reg_1;
  wire [15:0]ap_done_reg_reg_10;
  wire [15:0]ap_done_reg_reg_11;
  wire [15:0]ap_done_reg_reg_12;
  wire [15:0]ap_done_reg_reg_13;
  wire [9:0]ap_done_reg_reg_14;
  wire [5:0]ap_done_reg_reg_15;
  wire [15:0]ap_done_reg_reg_2;
  wire [15:0]ap_done_reg_reg_3;
  wire [15:0]ap_done_reg_reg_4;
  wire [15:0]ap_done_reg_reg_5;
  wire [15:0]ap_done_reg_reg_6;
  wire [15:0]ap_done_reg_reg_7;
  wire [15:0]ap_done_reg_reg_8;
  wire [15:0]ap_done_reg_reg_9;
  wire [7:0]ap_return_0_preg;
  wire [15:0]ap_return_10_preg;
  wire \ap_return_10_preg_reg[0]_0 ;
  wire [15:0]\ap_return_10_preg_reg[15]_0 ;
  wire [15:0]ap_return_11_preg;
  wire [15:0]\ap_return_11_preg_reg[15]_0 ;
  wire [15:0]ap_return_12_preg;
  wire [15:0]\ap_return_12_preg_reg[15]_0 ;
  wire [15:0]ap_return_13_preg;
  wire \ap_return_13_preg_reg[0]_0 ;
  wire [15:0]\ap_return_13_preg_reg[15]_0 ;
  wire [15:0]ap_return_14_preg;
  wire [15:0]\ap_return_14_preg_reg[15]_0 ;
  wire [9:0]ap_return_15_preg;
  wire [9:0]\ap_return_15_preg_reg[9]_0 ;
  wire [9:4]ap_return_16_preg;
  wire [3:0]\ap_return_16_preg_reg[3]_0 ;
  wire [3:0]\ap_return_16_preg_reg[3]_1 ;
  wire [5:0]\ap_return_16_preg_reg[9]_0 ;
  wire [9:0]\ap_return_17_preg_reg[9]_0 ;
  wire [9:0]\ap_return_17_preg_reg[9]_1 ;
  wire [7:0]\ap_return_18_preg_reg[7]_0 ;
  wire [7:0]\ap_return_18_preg_reg[7]_1 ;
  wire [7:0]\ap_return_19_preg_reg[7]_0 ;
  wire [7:0]\ap_return_19_preg_reg[7]_1 ;
  wire [7:0]ap_return_1_preg;
  wire [7:0]\ap_return_1_preg_reg[7]_0 ;
  wire [15:0]\ap_return_20_preg_reg[15]_0 ;
  wire [15:0]\ap_return_20_preg_reg[15]_1 ;
  wire [15:0]\ap_return_21_preg_reg[15]_0 ;
  wire [15:0]\ap_return_21_preg_reg[15]_1 ;
  wire [15:0]\ap_return_22_preg_reg[15]_0 ;
  wire [15:0]\ap_return_22_preg_reg[15]_1 ;
  wire [15:0]\ap_return_23_preg_reg[15]_0 ;
  wire [15:0]\ap_return_23_preg_reg[15]_1 ;
  wire [15:0]\ap_return_24_preg_reg[15]_0 ;
  wire [15:0]\ap_return_24_preg_reg[15]_1 ;
  wire [15:0]\ap_return_25_preg_reg[15]_0 ;
  wire [15:0]\ap_return_25_preg_reg[15]_1 ;
  wire [15:0]\ap_return_26_preg_reg[15]_0 ;
  wire [15:0]\ap_return_26_preg_reg[15]_1 ;
  wire [15:0]\ap_return_27_preg_reg[15]_0 ;
  wire [15:0]\ap_return_27_preg_reg[15]_1 ;
  wire [15:0]\ap_return_28_preg_reg[15]_0 ;
  wire [15:0]\ap_return_28_preg_reg[15]_1 ;
  wire [9:0]\ap_return_29_preg_reg[9]_0 ;
  wire [9:0]\ap_return_29_preg_reg[9]_1 ;
  wire [15:0]ap_return_2_preg;
  wire [15:0]\ap_return_2_preg_reg[15]_0 ;
  wire \ap_return_2_preg_reg[2]_0 ;
  wire [9:0]\ap_return_30_preg_reg[9]_0 ;
  wire [9:0]\ap_return_30_preg_reg[9]_1 ;
  wire [9:0]\ap_return_31_preg_reg[9]_0 ;
  wire [9:0]\ap_return_31_preg_reg[9]_1 ;
  wire [7:0]\ap_return_32_preg_reg[7]_0 ;
  wire [7:0]\ap_return_32_preg_reg[7]_1 ;
  wire [7:0]\ap_return_33_preg_reg[7]_0 ;
  wire [7:0]\ap_return_33_preg_reg[7]_1 ;
  wire ap_return_34_preg;
  wire ap_return_35_preg;
  wire ap_return_36_preg;
  wire ap_return_37_preg;
  wire [0:0]\ap_return_37_preg_reg[0]_0 ;
  wire [11:0]\ap_return_38_preg_reg[11]_0 ;
  wire [11:0]\ap_return_38_preg_reg[11]_1 ;
  wire [11:0]\ap_return_39_preg_reg[11]_0 ;
  wire [11:0]\ap_return_39_preg_reg[11]_1 ;
  wire [15:0]ap_return_3_preg;
  wire [15:0]\ap_return_3_preg_reg[15]_0 ;
  wire [15:0]ap_return_4_preg;
  wire \ap_return_4_preg_reg[0]_0 ;
  wire [15:0]\ap_return_4_preg_reg[15]_0 ;
  wire [15:0]ap_return_5_preg;
  wire [15:0]\ap_return_5_preg_reg[15]_0 ;
  wire \ap_return_5_preg_reg[1]_0 ;
  wire [15:0]ap_return_6_preg;
  wire [15:0]\ap_return_6_preg_reg[15]_0 ;
  wire [15:0]ap_return_7_preg;
  wire \ap_return_7_preg_reg[0]_0 ;
  wire [15:0]\ap_return_7_preg_reg[15]_0 ;
  wire [15:0]ap_return_8_preg;
  wire [15:0]\ap_return_8_preg_reg[15]_0 ;
  wire [15:0]ap_return_9_preg;
  wire [15:0]\ap_return_9_preg_reg[15]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]if_din;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(Block_entry3_proc_U0_ap_continue),
        .O(ap_done_reg_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_5),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[2]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[3]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[4]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[5]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[6]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[7]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[7]),
        .O(D[7]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_10_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_10_preg_reg[15]_0 [0]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_10_preg[0]),
        .O(ap_done_reg_reg_9[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_10_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_10_preg_reg[15]_0 [10]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_10_preg[10]),
        .O(ap_done_reg_reg_9[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_10_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_10_preg_reg[15]_0 [11]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_10_preg[11]),
        .O(ap_done_reg_reg_9[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_10_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_10_preg_reg[15]_0 [12]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_10_preg[12]),
        .O(ap_done_reg_reg_9[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_10_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_10_preg_reg[15]_0 [13]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_10_preg[13]),
        .O(ap_done_reg_reg_9[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_10_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_10_preg_reg[15]_0 [14]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_10_preg[14]),
        .O(ap_done_reg_reg_9[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_10_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_10_preg_reg[15]_0 [15]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_10_preg[15]),
        .O(ap_done_reg_reg_9[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_10_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_10_preg_reg[15]_0 [1]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_10_preg[1]),
        .O(ap_done_reg_reg_9[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_10_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_10_preg_reg[15]_0 [2]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_10_preg[2]),
        .O(ap_done_reg_reg_9[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_10_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_10_preg_reg[15]_0 [3]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_10_preg[3]),
        .O(ap_done_reg_reg_9[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_10_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_10_preg_reg[15]_0 [4]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_10_preg[4]),
        .O(ap_done_reg_reg_9[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_10_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_10_preg_reg[15]_0 [5]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_10_preg[5]),
        .O(ap_done_reg_reg_9[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_10_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_10_preg_reg[15]_0 [6]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_10_preg[6]),
        .O(ap_done_reg_reg_9[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_10_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_10_preg_reg[15]_0 [7]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_10_preg[7]),
        .O(ap_done_reg_reg_9[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_10_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_10_preg_reg[15]_0 [8]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_10_preg[8]),
        .O(ap_done_reg_reg_9[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_10_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_10_preg_reg[15]_0 [9]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_10_preg[9]),
        .O(ap_done_reg_reg_9[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_9[0]),
        .Q(ap_return_10_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_9[10]),
        .Q(ap_return_10_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_9[11]),
        .Q(ap_return_10_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_9[12]),
        .Q(ap_return_10_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_9[13]),
        .Q(ap_return_10_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_9[14]),
        .Q(ap_return_10_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_9[15]),
        .Q(ap_return_10_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_9[1]),
        .Q(ap_return_10_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_9[2]),
        .Q(ap_return_10_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_9[3]),
        .Q(ap_return_10_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_9[4]),
        .Q(ap_return_10_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_9[5]),
        .Q(ap_return_10_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_9[6]),
        .Q(ap_return_10_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_9[7]),
        .Q(ap_return_10_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_9[8]),
        .Q(ap_return_10_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_9[9]),
        .Q(ap_return_10_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_11_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_11_preg_reg[15]_0 [0]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_11_preg[0]),
        .O(ap_done_reg_reg_10[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_11_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_11_preg_reg[15]_0 [10]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_11_preg[10]),
        .O(ap_done_reg_reg_10[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_11_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_11_preg_reg[15]_0 [11]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_11_preg[11]),
        .O(ap_done_reg_reg_10[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_11_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_11_preg_reg[15]_0 [12]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_11_preg[12]),
        .O(ap_done_reg_reg_10[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_11_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_11_preg_reg[15]_0 [13]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_11_preg[13]),
        .O(ap_done_reg_reg_10[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_11_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_11_preg_reg[15]_0 [14]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_11_preg[14]),
        .O(ap_done_reg_reg_10[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_11_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_11_preg_reg[15]_0 [15]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_11_preg[15]),
        .O(ap_done_reg_reg_10[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_11_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_11_preg_reg[15]_0 [1]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_11_preg[1]),
        .O(ap_done_reg_reg_10[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_11_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_11_preg_reg[15]_0 [2]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_11_preg[2]),
        .O(ap_done_reg_reg_10[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_11_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_11_preg_reg[15]_0 [3]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_11_preg[3]),
        .O(ap_done_reg_reg_10[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_11_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_11_preg_reg[15]_0 [4]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_11_preg[4]),
        .O(ap_done_reg_reg_10[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_11_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_11_preg_reg[15]_0 [5]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_11_preg[5]),
        .O(ap_done_reg_reg_10[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_11_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_11_preg_reg[15]_0 [6]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_11_preg[6]),
        .O(ap_done_reg_reg_10[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_11_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_11_preg_reg[15]_0 [7]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_11_preg[7]),
        .O(ap_done_reg_reg_10[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_11_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_11_preg_reg[15]_0 [8]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_11_preg[8]),
        .O(ap_done_reg_reg_10[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_11_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_11_preg_reg[15]_0 [9]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_11_preg[9]),
        .O(ap_done_reg_reg_10[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_10[0]),
        .Q(ap_return_11_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_10[10]),
        .Q(ap_return_11_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_10[11]),
        .Q(ap_return_11_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_10[12]),
        .Q(ap_return_11_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_10[13]),
        .Q(ap_return_11_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_10[14]),
        .Q(ap_return_11_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_10[15]),
        .Q(ap_return_11_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_10[1]),
        .Q(ap_return_11_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_10[2]),
        .Q(ap_return_11_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_10[3]),
        .Q(ap_return_11_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_10[4]),
        .Q(ap_return_11_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_10[5]),
        .Q(ap_return_11_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_10[6]),
        .Q(ap_return_11_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_10[7]),
        .Q(ap_return_11_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_10[8]),
        .Q(ap_return_11_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_10[9]),
        .Q(ap_return_11_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_12_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_12_preg_reg[15]_0 [0]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_12_preg[0]),
        .O(ap_done_reg_reg_11[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_12_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_12_preg_reg[15]_0 [10]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_12_preg[10]),
        .O(ap_done_reg_reg_11[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_12_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_12_preg_reg[15]_0 [11]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_12_preg[11]),
        .O(ap_done_reg_reg_11[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_12_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_12_preg_reg[15]_0 [12]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_12_preg[12]),
        .O(ap_done_reg_reg_11[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_12_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_12_preg_reg[15]_0 [13]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_12_preg[13]),
        .O(ap_done_reg_reg_11[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_12_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_12_preg_reg[15]_0 [14]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_12_preg[14]),
        .O(ap_done_reg_reg_11[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_12_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_12_preg_reg[15]_0 [15]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_12_preg[15]),
        .O(ap_done_reg_reg_11[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_12_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_12_preg_reg[15]_0 [1]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_12_preg[1]),
        .O(ap_done_reg_reg_11[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_12_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_12_preg_reg[15]_0 [2]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_12_preg[2]),
        .O(ap_done_reg_reg_11[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_12_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_12_preg_reg[15]_0 [3]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_12_preg[3]),
        .O(ap_done_reg_reg_11[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_12_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_12_preg_reg[15]_0 [4]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_12_preg[4]),
        .O(ap_done_reg_reg_11[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_12_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_12_preg_reg[15]_0 [5]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_12_preg[5]),
        .O(ap_done_reg_reg_11[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_12_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_12_preg_reg[15]_0 [6]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_12_preg[6]),
        .O(ap_done_reg_reg_11[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_12_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_12_preg_reg[15]_0 [7]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_12_preg[7]),
        .O(ap_done_reg_reg_11[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_12_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_12_preg_reg[15]_0 [8]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_12_preg[8]),
        .O(ap_done_reg_reg_11[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_12_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_12_preg_reg[15]_0 [9]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_12_preg[9]),
        .O(ap_done_reg_reg_11[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_11[0]),
        .Q(ap_return_12_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_11[10]),
        .Q(ap_return_12_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_11[11]),
        .Q(ap_return_12_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_11[12]),
        .Q(ap_return_12_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_11[13]),
        .Q(ap_return_12_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_11[14]),
        .Q(ap_return_12_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_11[15]),
        .Q(ap_return_12_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_11[1]),
        .Q(ap_return_12_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_11[2]),
        .Q(ap_return_12_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_11[3]),
        .Q(ap_return_12_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_11[4]),
        .Q(ap_return_12_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_11[5]),
        .Q(ap_return_12_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_11[6]),
        .Q(ap_return_12_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_11[7]),
        .Q(ap_return_12_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_11[8]),
        .Q(ap_return_12_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_11[9]),
        .Q(ap_return_12_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_13_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_13_preg_reg[15]_0 [0]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_13_preg[0]),
        .O(ap_done_reg_reg_12[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_13_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_13_preg_reg[15]_0 [10]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_13_preg[10]),
        .O(ap_done_reg_reg_12[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_13_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_13_preg_reg[15]_0 [11]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_13_preg[11]),
        .O(ap_done_reg_reg_12[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_13_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_13_preg_reg[15]_0 [12]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_13_preg[12]),
        .O(ap_done_reg_reg_12[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_13_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_13_preg_reg[15]_0 [13]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_13_preg[13]),
        .O(ap_done_reg_reg_12[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_13_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_13_preg_reg[15]_0 [14]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_13_preg[14]),
        .O(ap_done_reg_reg_12[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_13_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_13_preg_reg[15]_0 [15]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_13_preg[15]),
        .O(ap_done_reg_reg_12[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_13_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_13_preg_reg[15]_0 [1]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_13_preg[1]),
        .O(ap_done_reg_reg_12[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_13_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_13_preg_reg[15]_0 [2]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_13_preg[2]),
        .O(ap_done_reg_reg_12[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_13_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_13_preg_reg[15]_0 [3]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_13_preg[3]),
        .O(ap_done_reg_reg_12[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_13_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_13_preg_reg[15]_0 [4]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_13_preg[4]),
        .O(ap_done_reg_reg_12[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_13_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_13_preg_reg[15]_0 [5]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_13_preg[5]),
        .O(ap_done_reg_reg_12[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_13_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_13_preg_reg[15]_0 [6]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_13_preg[6]),
        .O(ap_done_reg_reg_12[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_13_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_13_preg_reg[15]_0 [7]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_13_preg[7]),
        .O(ap_done_reg_reg_12[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_13_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_13_preg_reg[15]_0 [8]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_13_preg[8]),
        .O(ap_done_reg_reg_12[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_13_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_13_preg_reg[15]_0 [9]),
        .I2(\ap_return_13_preg_reg[0]_0 ),
        .I3(ap_return_13_preg[9]),
        .O(ap_done_reg_reg_12[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_12[0]),
        .Q(ap_return_13_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_12[10]),
        .Q(ap_return_13_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_12[11]),
        .Q(ap_return_13_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_12[12]),
        .Q(ap_return_13_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_12[13]),
        .Q(ap_return_13_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_12[14]),
        .Q(ap_return_13_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_12[15]),
        .Q(ap_return_13_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_12[1]),
        .Q(ap_return_13_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_12[2]),
        .Q(ap_return_13_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_12[3]),
        .Q(ap_return_13_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_12[4]),
        .Q(ap_return_13_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_12[5]),
        .Q(ap_return_13_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_12[6]),
        .Q(ap_return_13_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_12[7]),
        .Q(ap_return_13_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_12[8]),
        .Q(ap_return_13_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_12[9]),
        .Q(ap_return_13_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_14_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_14_preg_reg[15]_0 [0]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_14_preg[0]),
        .O(ap_done_reg_reg_13[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_14_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_14_preg_reg[15]_0 [10]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_14_preg[10]),
        .O(ap_done_reg_reg_13[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_14_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_14_preg_reg[15]_0 [11]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_14_preg[11]),
        .O(ap_done_reg_reg_13[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_14_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_14_preg_reg[15]_0 [12]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_14_preg[12]),
        .O(ap_done_reg_reg_13[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_14_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_14_preg_reg[15]_0 [13]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_14_preg[13]),
        .O(ap_done_reg_reg_13[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_14_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_14_preg_reg[15]_0 [14]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_14_preg[14]),
        .O(ap_done_reg_reg_13[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_14_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_14_preg_reg[15]_0 [15]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_14_preg[15]),
        .O(ap_done_reg_reg_13[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_14_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_14_preg_reg[15]_0 [1]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_14_preg[1]),
        .O(ap_done_reg_reg_13[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_14_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_14_preg_reg[15]_0 [2]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_14_preg[2]),
        .O(ap_done_reg_reg_13[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_14_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_14_preg_reg[15]_0 [3]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_14_preg[3]),
        .O(ap_done_reg_reg_13[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_14_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_14_preg_reg[15]_0 [4]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_14_preg[4]),
        .O(ap_done_reg_reg_13[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_14_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_14_preg_reg[15]_0 [5]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_14_preg[5]),
        .O(ap_done_reg_reg_13[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_14_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_14_preg_reg[15]_0 [6]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_14_preg[6]),
        .O(ap_done_reg_reg_13[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_14_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_14_preg_reg[15]_0 [7]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_14_preg[7]),
        .O(ap_done_reg_reg_13[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_14_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_14_preg_reg[15]_0 [8]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_14_preg[8]),
        .O(ap_done_reg_reg_13[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_14_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_14_preg_reg[15]_0 [9]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_14_preg[9]),
        .O(ap_done_reg_reg_13[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_13[0]),
        .Q(ap_return_14_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_13[10]),
        .Q(ap_return_14_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_13[11]),
        .Q(ap_return_14_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_13[12]),
        .Q(ap_return_14_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_13[13]),
        .Q(ap_return_14_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_13[14]),
        .Q(ap_return_14_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_13[15]),
        .Q(ap_return_14_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_13[1]),
        .Q(ap_return_14_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_13[2]),
        .Q(ap_return_14_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_13[3]),
        .Q(ap_return_14_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_13[4]),
        .Q(ap_return_14_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_13[5]),
        .Q(ap_return_14_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_13[6]),
        .Q(ap_return_14_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_13[7]),
        .Q(ap_return_14_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_13[8]),
        .Q(ap_return_14_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_13[9]),
        .Q(ap_return_14_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_15_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_15_preg_reg[9]_0 [0]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_15_preg[0]),
        .O(ap_done_reg_reg_14[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_15_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_15_preg_reg[9]_0 [1]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_15_preg[1]),
        .O(ap_done_reg_reg_14[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_15_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_15_preg_reg[9]_0 [2]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_15_preg[2]),
        .O(ap_done_reg_reg_14[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_15_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_15_preg_reg[9]_0 [3]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_15_preg[3]),
        .O(ap_done_reg_reg_14[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_15_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_15_preg_reg[9]_0 [4]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_15_preg[4]),
        .O(ap_done_reg_reg_14[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_15_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_15_preg_reg[9]_0 [5]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_15_preg[5]),
        .O(ap_done_reg_reg_14[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_15_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_15_preg_reg[9]_0 [6]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_15_preg[6]),
        .O(ap_done_reg_reg_14[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_15_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_15_preg_reg[9]_0 [7]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_15_preg[7]),
        .O(ap_done_reg_reg_14[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_15_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_15_preg_reg[9]_0 [8]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_15_preg[8]),
        .O(ap_done_reg_reg_14[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_15_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_15_preg_reg[9]_0 [9]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_15_preg[9]),
        .O(ap_done_reg_reg_14[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_14[0]),
        .Q(ap_return_15_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_14[1]),
        .Q(ap_return_15_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_14[2]),
        .Q(ap_return_15_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_14[3]),
        .Q(ap_return_15_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_14[4]),
        .Q(ap_return_15_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_14[5]),
        .Q(ap_return_15_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_14[6]),
        .Q(ap_return_15_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_14[7]),
        .Q(ap_return_15_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_14[8]),
        .Q(ap_return_15_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_14[9]),
        .Q(ap_return_15_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_16_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_16_preg_reg[9]_0 [0]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_16_preg[4]),
        .O(ap_done_reg_reg_15[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_16_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_16_preg_reg[9]_0 [1]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_16_preg[5]),
        .O(ap_done_reg_reg_15[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_16_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_16_preg_reg[9]_0 [2]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_16_preg[6]),
        .O(ap_done_reg_reg_15[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_16_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_16_preg_reg[9]_0 [3]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_16_preg[7]),
        .O(ap_done_reg_reg_15[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_16_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_16_preg_reg[9]_0 [4]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_16_preg[8]),
        .O(ap_done_reg_reg_15[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_16_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_16_preg_reg[9]_0 [5]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_16_preg[9]),
        .O(ap_done_reg_reg_15[5]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_16_preg_reg[3]_1 [0]),
        .Q(\ap_return_16_preg_reg[3]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_16_preg_reg[3]_1 [1]),
        .Q(\ap_return_16_preg_reg[3]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_16_preg_reg[3]_1 [2]),
        .Q(\ap_return_16_preg_reg[3]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_16_preg_reg[3]_1 [3]),
        .Q(\ap_return_16_preg_reg[3]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_15[0]),
        .Q(ap_return_16_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_15[1]),
        .Q(ap_return_16_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_15[2]),
        .Q(ap_return_16_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_15[3]),
        .Q(ap_return_16_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_15[4]),
        .Q(ap_return_16_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_15[5]),
        .Q(ap_return_16_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_17_preg_reg[9]_1 [0]),
        .Q(\ap_return_17_preg_reg[9]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_17_preg_reg[9]_1 [1]),
        .Q(\ap_return_17_preg_reg[9]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_17_preg_reg[9]_1 [2]),
        .Q(\ap_return_17_preg_reg[9]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_17_preg_reg[9]_1 [3]),
        .Q(\ap_return_17_preg_reg[9]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_17_preg_reg[9]_1 [4]),
        .Q(\ap_return_17_preg_reg[9]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_17_preg_reg[9]_1 [5]),
        .Q(\ap_return_17_preg_reg[9]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_17_preg_reg[9]_1 [6]),
        .Q(\ap_return_17_preg_reg[9]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_17_preg_reg[9]_1 [7]),
        .Q(\ap_return_17_preg_reg[9]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_17_preg_reg[9]_1 [8]),
        .Q(\ap_return_17_preg_reg[9]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_17_preg_reg[9]_1 [9]),
        .Q(\ap_return_17_preg_reg[9]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_18_preg_reg[7]_1 [0]),
        .Q(\ap_return_18_preg_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_18_preg_reg[7]_1 [1]),
        .Q(\ap_return_18_preg_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_18_preg_reg[7]_1 [2]),
        .Q(\ap_return_18_preg_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_18_preg_reg[7]_1 [3]),
        .Q(\ap_return_18_preg_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_18_preg_reg[7]_1 [4]),
        .Q(\ap_return_18_preg_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_18_preg_reg[7]_1 [5]),
        .Q(\ap_return_18_preg_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_18_preg_reg[7]_1 [6]),
        .Q(\ap_return_18_preg_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_18_preg_reg[7]_1 [7]),
        .Q(\ap_return_18_preg_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_19_preg_reg[7]_1 [0]),
        .Q(\ap_return_19_preg_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_19_preg_reg[7]_1 [1]),
        .Q(\ap_return_19_preg_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_19_preg_reg[7]_1 [2]),
        .Q(\ap_return_19_preg_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_19_preg_reg[7]_1 [3]),
        .Q(\ap_return_19_preg_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_19_preg_reg[7]_1 [4]),
        .Q(\ap_return_19_preg_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_19_preg_reg[7]_1 [5]),
        .Q(\ap_return_19_preg_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_19_preg_reg[7]_1 [6]),
        .Q(\ap_return_19_preg_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_19_preg_reg[7]_1 [7]),
        .Q(\ap_return_19_preg_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[7]_0 [0]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_1_preg[0]),
        .O(ap_done_reg_reg_0[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[7]_0 [1]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_1_preg[1]),
        .O(ap_done_reg_reg_0[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[7]_0 [2]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_1_preg[2]),
        .O(ap_done_reg_reg_0[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[7]_0 [3]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_1_preg[3]),
        .O(ap_done_reg_reg_0[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[7]_0 [4]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_1_preg[4]),
        .O(ap_done_reg_reg_0[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[7]_0 [5]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_1_preg[5]),
        .O(ap_done_reg_reg_0[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[7]_0 [6]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_1_preg[6]),
        .O(ap_done_reg_reg_0[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[7]_0 [7]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_1_preg[7]),
        .O(ap_done_reg_reg_0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[0]),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[1]),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[2]),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[3]),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[4]),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[5]),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[6]),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[7]),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[15]_1 [0]),
        .Q(\ap_return_20_preg_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[15]_1 [10]),
        .Q(\ap_return_20_preg_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[15]_1 [11]),
        .Q(\ap_return_20_preg_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[15]_1 [12]),
        .Q(\ap_return_20_preg_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[15]_1 [13]),
        .Q(\ap_return_20_preg_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[15]_1 [14]),
        .Q(\ap_return_20_preg_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[15]_1 [15]),
        .Q(\ap_return_20_preg_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[15]_1 [1]),
        .Q(\ap_return_20_preg_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[15]_1 [2]),
        .Q(\ap_return_20_preg_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[15]_1 [3]),
        .Q(\ap_return_20_preg_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[15]_1 [4]),
        .Q(\ap_return_20_preg_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[15]_1 [5]),
        .Q(\ap_return_20_preg_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[15]_1 [6]),
        .Q(\ap_return_20_preg_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[15]_1 [7]),
        .Q(\ap_return_20_preg_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[15]_1 [8]),
        .Q(\ap_return_20_preg_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[15]_1 [9]),
        .Q(\ap_return_20_preg_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[15]_1 [0]),
        .Q(\ap_return_21_preg_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[15]_1 [10]),
        .Q(\ap_return_21_preg_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[15]_1 [11]),
        .Q(\ap_return_21_preg_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[15]_1 [12]),
        .Q(\ap_return_21_preg_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[15]_1 [13]),
        .Q(\ap_return_21_preg_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[15]_1 [14]),
        .Q(\ap_return_21_preg_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[15]_1 [15]),
        .Q(\ap_return_21_preg_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[15]_1 [1]),
        .Q(\ap_return_21_preg_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[15]_1 [2]),
        .Q(\ap_return_21_preg_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[15]_1 [3]),
        .Q(\ap_return_21_preg_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[15]_1 [4]),
        .Q(\ap_return_21_preg_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[15]_1 [5]),
        .Q(\ap_return_21_preg_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[15]_1 [6]),
        .Q(\ap_return_21_preg_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[15]_1 [7]),
        .Q(\ap_return_21_preg_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[15]_1 [8]),
        .Q(\ap_return_21_preg_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[15]_1 [9]),
        .Q(\ap_return_21_preg_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_22_preg_reg[15]_1 [0]),
        .Q(\ap_return_22_preg_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_22_preg_reg[15]_1 [10]),
        .Q(\ap_return_22_preg_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_22_preg_reg[15]_1 [11]),
        .Q(\ap_return_22_preg_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_22_preg_reg[15]_1 [12]),
        .Q(\ap_return_22_preg_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_22_preg_reg[15]_1 [13]),
        .Q(\ap_return_22_preg_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_22_preg_reg[15]_1 [14]),
        .Q(\ap_return_22_preg_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_22_preg_reg[15]_1 [15]),
        .Q(\ap_return_22_preg_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_22_preg_reg[15]_1 [1]),
        .Q(\ap_return_22_preg_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_22_preg_reg[15]_1 [2]),
        .Q(\ap_return_22_preg_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_22_preg_reg[15]_1 [3]),
        .Q(\ap_return_22_preg_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_22_preg_reg[15]_1 [4]),
        .Q(\ap_return_22_preg_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_22_preg_reg[15]_1 [5]),
        .Q(\ap_return_22_preg_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_22_preg_reg[15]_1 [6]),
        .Q(\ap_return_22_preg_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_22_preg_reg[15]_1 [7]),
        .Q(\ap_return_22_preg_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_22_preg_reg[15]_1 [8]),
        .Q(\ap_return_22_preg_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_22_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_22_preg_reg[15]_1 [9]),
        .Q(\ap_return_22_preg_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_23_preg_reg[15]_1 [0]),
        .Q(\ap_return_23_preg_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_23_preg_reg[15]_1 [10]),
        .Q(\ap_return_23_preg_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_23_preg_reg[15]_1 [11]),
        .Q(\ap_return_23_preg_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_23_preg_reg[15]_1 [12]),
        .Q(\ap_return_23_preg_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_23_preg_reg[15]_1 [13]),
        .Q(\ap_return_23_preg_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_23_preg_reg[15]_1 [14]),
        .Q(\ap_return_23_preg_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_23_preg_reg[15]_1 [15]),
        .Q(\ap_return_23_preg_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_23_preg_reg[15]_1 [1]),
        .Q(\ap_return_23_preg_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_23_preg_reg[15]_1 [2]),
        .Q(\ap_return_23_preg_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_23_preg_reg[15]_1 [3]),
        .Q(\ap_return_23_preg_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_23_preg_reg[15]_1 [4]),
        .Q(\ap_return_23_preg_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_23_preg_reg[15]_1 [5]),
        .Q(\ap_return_23_preg_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_23_preg_reg[15]_1 [6]),
        .Q(\ap_return_23_preg_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_23_preg_reg[15]_1 [7]),
        .Q(\ap_return_23_preg_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_23_preg_reg[15]_1 [8]),
        .Q(\ap_return_23_preg_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_23_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_23_preg_reg[15]_1 [9]),
        .Q(\ap_return_23_preg_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_24_preg_reg[15]_1 [0]),
        .Q(\ap_return_24_preg_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_24_preg_reg[15]_1 [10]),
        .Q(\ap_return_24_preg_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_24_preg_reg[15]_1 [11]),
        .Q(\ap_return_24_preg_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_24_preg_reg[15]_1 [12]),
        .Q(\ap_return_24_preg_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_24_preg_reg[15]_1 [13]),
        .Q(\ap_return_24_preg_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_24_preg_reg[15]_1 [14]),
        .Q(\ap_return_24_preg_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_24_preg_reg[15]_1 [15]),
        .Q(\ap_return_24_preg_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_24_preg_reg[15]_1 [1]),
        .Q(\ap_return_24_preg_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_24_preg_reg[15]_1 [2]),
        .Q(\ap_return_24_preg_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_24_preg_reg[15]_1 [3]),
        .Q(\ap_return_24_preg_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_24_preg_reg[15]_1 [4]),
        .Q(\ap_return_24_preg_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_24_preg_reg[15]_1 [5]),
        .Q(\ap_return_24_preg_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_24_preg_reg[15]_1 [6]),
        .Q(\ap_return_24_preg_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_24_preg_reg[15]_1 [7]),
        .Q(\ap_return_24_preg_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_24_preg_reg[15]_1 [8]),
        .Q(\ap_return_24_preg_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_24_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_24_preg_reg[15]_1 [9]),
        .Q(\ap_return_24_preg_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_25_preg_reg[15]_1 [0]),
        .Q(\ap_return_25_preg_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_25_preg_reg[15]_1 [10]),
        .Q(\ap_return_25_preg_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_25_preg_reg[15]_1 [11]),
        .Q(\ap_return_25_preg_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_25_preg_reg[15]_1 [12]),
        .Q(\ap_return_25_preg_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_25_preg_reg[15]_1 [13]),
        .Q(\ap_return_25_preg_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_25_preg_reg[15]_1 [14]),
        .Q(\ap_return_25_preg_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_25_preg_reg[15]_1 [15]),
        .Q(\ap_return_25_preg_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_25_preg_reg[15]_1 [1]),
        .Q(\ap_return_25_preg_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_25_preg_reg[15]_1 [2]),
        .Q(\ap_return_25_preg_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_25_preg_reg[15]_1 [3]),
        .Q(\ap_return_25_preg_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_25_preg_reg[15]_1 [4]),
        .Q(\ap_return_25_preg_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_25_preg_reg[15]_1 [5]),
        .Q(\ap_return_25_preg_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_25_preg_reg[15]_1 [6]),
        .Q(\ap_return_25_preg_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_25_preg_reg[15]_1 [7]),
        .Q(\ap_return_25_preg_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_25_preg_reg[15]_1 [8]),
        .Q(\ap_return_25_preg_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_25_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_25_preg_reg[15]_1 [9]),
        .Q(\ap_return_25_preg_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_26_preg_reg[15]_1 [0]),
        .Q(\ap_return_26_preg_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_26_preg_reg[15]_1 [10]),
        .Q(\ap_return_26_preg_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_26_preg_reg[15]_1 [11]),
        .Q(\ap_return_26_preg_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_26_preg_reg[15]_1 [12]),
        .Q(\ap_return_26_preg_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_26_preg_reg[15]_1 [13]),
        .Q(\ap_return_26_preg_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_26_preg_reg[15]_1 [14]),
        .Q(\ap_return_26_preg_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_26_preg_reg[15]_1 [15]),
        .Q(\ap_return_26_preg_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_26_preg_reg[15]_1 [1]),
        .Q(\ap_return_26_preg_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_26_preg_reg[15]_1 [2]),
        .Q(\ap_return_26_preg_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_26_preg_reg[15]_1 [3]),
        .Q(\ap_return_26_preg_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_26_preg_reg[15]_1 [4]),
        .Q(\ap_return_26_preg_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_26_preg_reg[15]_1 [5]),
        .Q(\ap_return_26_preg_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_26_preg_reg[15]_1 [6]),
        .Q(\ap_return_26_preg_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_26_preg_reg[15]_1 [7]),
        .Q(\ap_return_26_preg_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_26_preg_reg[15]_1 [8]),
        .Q(\ap_return_26_preg_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_26_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_26_preg_reg[15]_1 [9]),
        .Q(\ap_return_26_preg_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_27_preg_reg[15]_1 [0]),
        .Q(\ap_return_27_preg_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_27_preg_reg[15]_1 [10]),
        .Q(\ap_return_27_preg_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_27_preg_reg[15]_1 [11]),
        .Q(\ap_return_27_preg_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_27_preg_reg[15]_1 [12]),
        .Q(\ap_return_27_preg_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_27_preg_reg[15]_1 [13]),
        .Q(\ap_return_27_preg_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_27_preg_reg[15]_1 [14]),
        .Q(\ap_return_27_preg_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_27_preg_reg[15]_1 [15]),
        .Q(\ap_return_27_preg_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_27_preg_reg[15]_1 [1]),
        .Q(\ap_return_27_preg_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_27_preg_reg[15]_1 [2]),
        .Q(\ap_return_27_preg_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_27_preg_reg[15]_1 [3]),
        .Q(\ap_return_27_preg_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_27_preg_reg[15]_1 [4]),
        .Q(\ap_return_27_preg_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_27_preg_reg[15]_1 [5]),
        .Q(\ap_return_27_preg_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_27_preg_reg[15]_1 [6]),
        .Q(\ap_return_27_preg_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_27_preg_reg[15]_1 [7]),
        .Q(\ap_return_27_preg_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_27_preg_reg[15]_1 [8]),
        .Q(\ap_return_27_preg_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_27_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_27_preg_reg[15]_1 [9]),
        .Q(\ap_return_27_preg_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_28_preg_reg[15]_1 [0]),
        .Q(\ap_return_28_preg_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_28_preg_reg[15]_1 [10]),
        .Q(\ap_return_28_preg_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_28_preg_reg[15]_1 [11]),
        .Q(\ap_return_28_preg_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_28_preg_reg[15]_1 [12]),
        .Q(\ap_return_28_preg_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_28_preg_reg[15]_1 [13]),
        .Q(\ap_return_28_preg_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_28_preg_reg[15]_1 [14]),
        .Q(\ap_return_28_preg_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_28_preg_reg[15]_1 [15]),
        .Q(\ap_return_28_preg_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_28_preg_reg[15]_1 [1]),
        .Q(\ap_return_28_preg_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_28_preg_reg[15]_1 [2]),
        .Q(\ap_return_28_preg_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_28_preg_reg[15]_1 [3]),
        .Q(\ap_return_28_preg_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_28_preg_reg[15]_1 [4]),
        .Q(\ap_return_28_preg_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_28_preg_reg[15]_1 [5]),
        .Q(\ap_return_28_preg_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_28_preg_reg[15]_1 [6]),
        .Q(\ap_return_28_preg_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_28_preg_reg[15]_1 [7]),
        .Q(\ap_return_28_preg_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_28_preg_reg[15]_1 [8]),
        .Q(\ap_return_28_preg_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_28_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_28_preg_reg[15]_1 [9]),
        .Q(\ap_return_28_preg_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_29_preg_reg[9]_1 [0]),
        .Q(\ap_return_29_preg_reg[9]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_29_preg_reg[9]_1 [1]),
        .Q(\ap_return_29_preg_reg[9]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_29_preg_reg[9]_1 [2]),
        .Q(\ap_return_29_preg_reg[9]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_29_preg_reg[9]_1 [3]),
        .Q(\ap_return_29_preg_reg[9]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_29_preg_reg[9]_1 [4]),
        .Q(\ap_return_29_preg_reg[9]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_29_preg_reg[9]_1 [5]),
        .Q(\ap_return_29_preg_reg[9]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_29_preg_reg[9]_1 [6]),
        .Q(\ap_return_29_preg_reg[9]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_29_preg_reg[9]_1 [7]),
        .Q(\ap_return_29_preg_reg[9]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_29_preg_reg[9]_1 [8]),
        .Q(\ap_return_29_preg_reg[9]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_29_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_29_preg_reg[9]_1 [9]),
        .Q(\ap_return_29_preg_reg[9]_0 [9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [0]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[0]),
        .O(ap_done_reg_reg_1[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [10]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_2_preg[10]),
        .O(ap_done_reg_reg_1[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [11]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_2_preg[11]),
        .O(ap_done_reg_reg_1[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [12]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_2_preg[12]),
        .O(ap_done_reg_reg_1[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [13]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_2_preg[13]),
        .O(ap_done_reg_reg_1[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [14]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_2_preg[14]),
        .O(ap_done_reg_reg_1[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [15]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_2_preg[15]),
        .O(ap_done_reg_reg_1[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [1]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_2_preg[1]),
        .O(ap_done_reg_reg_1[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [2]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_2_preg[2]),
        .O(ap_done_reg_reg_1[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [3]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_2_preg[3]),
        .O(ap_done_reg_reg_1[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [4]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_2_preg[4]),
        .O(ap_done_reg_reg_1[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [5]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_2_preg[5]),
        .O(ap_done_reg_reg_1[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [6]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_2_preg[6]),
        .O(ap_done_reg_reg_1[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [7]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_2_preg[7]),
        .O(ap_done_reg_reg_1[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [8]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_2_preg[8]),
        .O(ap_done_reg_reg_1[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [9]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_2_preg[9]),
        .O(ap_done_reg_reg_1[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[0]),
        .Q(ap_return_2_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[10]),
        .Q(ap_return_2_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[11]),
        .Q(ap_return_2_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[12]),
        .Q(ap_return_2_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[13]),
        .Q(ap_return_2_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[14]),
        .Q(ap_return_2_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[15]),
        .Q(ap_return_2_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[1]),
        .Q(ap_return_2_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[2]),
        .Q(ap_return_2_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[3]),
        .Q(ap_return_2_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[4]),
        .Q(ap_return_2_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[5]),
        .Q(ap_return_2_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[6]),
        .Q(ap_return_2_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[7]),
        .Q(ap_return_2_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[8]),
        .Q(ap_return_2_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[9]),
        .Q(ap_return_2_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_30_preg_reg[9]_1 [0]),
        .Q(\ap_return_30_preg_reg[9]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_30_preg_reg[9]_1 [1]),
        .Q(\ap_return_30_preg_reg[9]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_30_preg_reg[9]_1 [2]),
        .Q(\ap_return_30_preg_reg[9]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_30_preg_reg[9]_1 [3]),
        .Q(\ap_return_30_preg_reg[9]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_30_preg_reg[9]_1 [4]),
        .Q(\ap_return_30_preg_reg[9]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_30_preg_reg[9]_1 [5]),
        .Q(\ap_return_30_preg_reg[9]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_30_preg_reg[9]_1 [6]),
        .Q(\ap_return_30_preg_reg[9]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_30_preg_reg[9]_1 [7]),
        .Q(\ap_return_30_preg_reg[9]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_30_preg_reg[9]_1 [8]),
        .Q(\ap_return_30_preg_reg[9]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_30_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_30_preg_reg[9]_1 [9]),
        .Q(\ap_return_30_preg_reg[9]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_31_preg_reg[9]_1 [0]),
        .Q(\ap_return_31_preg_reg[9]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_31_preg_reg[9]_1 [1]),
        .Q(\ap_return_31_preg_reg[9]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_31_preg_reg[9]_1 [2]),
        .Q(\ap_return_31_preg_reg[9]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_31_preg_reg[9]_1 [3]),
        .Q(\ap_return_31_preg_reg[9]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_31_preg_reg[9]_1 [4]),
        .Q(\ap_return_31_preg_reg[9]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_31_preg_reg[9]_1 [5]),
        .Q(\ap_return_31_preg_reg[9]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_31_preg_reg[9]_1 [6]),
        .Q(\ap_return_31_preg_reg[9]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_31_preg_reg[9]_1 [7]),
        .Q(\ap_return_31_preg_reg[9]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_31_preg_reg[9]_1 [8]),
        .Q(\ap_return_31_preg_reg[9]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_31_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_31_preg_reg[9]_1 [9]),
        .Q(\ap_return_31_preg_reg[9]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_32_preg_reg[7]_1 [0]),
        .Q(\ap_return_32_preg_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_32_preg_reg[7]_1 [1]),
        .Q(\ap_return_32_preg_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_32_preg_reg[7]_1 [2]),
        .Q(\ap_return_32_preg_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_32_preg_reg[7]_1 [3]),
        .Q(\ap_return_32_preg_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_32_preg_reg[7]_1 [4]),
        .Q(\ap_return_32_preg_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_32_preg_reg[7]_1 [5]),
        .Q(\ap_return_32_preg_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_32_preg_reg[7]_1 [6]),
        .Q(\ap_return_32_preg_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_32_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_32_preg_reg[7]_1 [7]),
        .Q(\ap_return_32_preg_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_33_preg_reg[7]_1 [0]),
        .Q(\ap_return_33_preg_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_33_preg_reg[7]_1 [1]),
        .Q(\ap_return_33_preg_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_33_preg_reg[7]_1 [2]),
        .Q(\ap_return_33_preg_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_33_preg_reg[7]_1 [3]),
        .Q(\ap_return_33_preg_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_33_preg_reg[7]_1 [4]),
        .Q(\ap_return_33_preg_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_33_preg_reg[7]_1 [5]),
        .Q(\ap_return_33_preg_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_33_preg_reg[7]_1 [6]),
        .Q(\ap_return_33_preg_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_33_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_33_preg_reg[7]_1 [7]),
        .Q(\ap_return_33_preg_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_34_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_entry3_proc_U0_ap_return_34),
        .Q(ap_return_34_preg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_35_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(if_din),
        .Q(ap_return_35_preg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_36_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_entry3_proc_U0_ap_return_36),
        .Q(ap_return_36_preg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_37_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_37_preg_reg[0]_0 ),
        .Q(ap_return_37_preg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_38_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_38_preg_reg[11]_1 [0]),
        .Q(\ap_return_38_preg_reg[11]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_38_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_38_preg_reg[11]_1 [10]),
        .Q(\ap_return_38_preg_reg[11]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_38_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_38_preg_reg[11]_1 [11]),
        .Q(\ap_return_38_preg_reg[11]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_38_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_38_preg_reg[11]_1 [1]),
        .Q(\ap_return_38_preg_reg[11]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_38_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_38_preg_reg[11]_1 [2]),
        .Q(\ap_return_38_preg_reg[11]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_38_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_38_preg_reg[11]_1 [3]),
        .Q(\ap_return_38_preg_reg[11]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_38_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_38_preg_reg[11]_1 [4]),
        .Q(\ap_return_38_preg_reg[11]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_38_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_38_preg_reg[11]_1 [5]),
        .Q(\ap_return_38_preg_reg[11]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_38_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_38_preg_reg[11]_1 [6]),
        .Q(\ap_return_38_preg_reg[11]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_38_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_38_preg_reg[11]_1 [7]),
        .Q(\ap_return_38_preg_reg[11]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_38_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_38_preg_reg[11]_1 [8]),
        .Q(\ap_return_38_preg_reg[11]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_38_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_38_preg_reg[11]_1 [9]),
        .Q(\ap_return_38_preg_reg[11]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_39_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_39_preg_reg[11]_1 [0]),
        .Q(\ap_return_39_preg_reg[11]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_39_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_39_preg_reg[11]_1 [10]),
        .Q(\ap_return_39_preg_reg[11]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_39_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_39_preg_reg[11]_1 [11]),
        .Q(\ap_return_39_preg_reg[11]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_39_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_39_preg_reg[11]_1 [1]),
        .Q(\ap_return_39_preg_reg[11]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_39_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_39_preg_reg[11]_1 [2]),
        .Q(\ap_return_39_preg_reg[11]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_39_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_39_preg_reg[11]_1 [3]),
        .Q(\ap_return_39_preg_reg[11]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_39_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_39_preg_reg[11]_1 [4]),
        .Q(\ap_return_39_preg_reg[11]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_39_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_39_preg_reg[11]_1 [5]),
        .Q(\ap_return_39_preg_reg[11]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_39_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_39_preg_reg[11]_1 [6]),
        .Q(\ap_return_39_preg_reg[11]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_39_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_39_preg_reg[11]_1 [7]),
        .Q(\ap_return_39_preg_reg[11]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_39_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_39_preg_reg[11]_1 [8]),
        .Q(\ap_return_39_preg_reg[11]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_39_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_39_preg_reg[11]_1 [9]),
        .Q(\ap_return_39_preg_reg[11]_0 [9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [0]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_3_preg[0]),
        .O(ap_done_reg_reg_2[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [10]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_3_preg[10]),
        .O(ap_done_reg_reg_2[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [11]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_3_preg[11]),
        .O(ap_done_reg_reg_2[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [12]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_3_preg[12]),
        .O(ap_done_reg_reg_2[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [13]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_3_preg[13]),
        .O(ap_done_reg_reg_2[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [14]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_3_preg[14]),
        .O(ap_done_reg_reg_2[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [15]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_3_preg[15]),
        .O(ap_done_reg_reg_2[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [1]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_3_preg[1]),
        .O(ap_done_reg_reg_2[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [2]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_3_preg[2]),
        .O(ap_done_reg_reg_2[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [3]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_3_preg[3]),
        .O(ap_done_reg_reg_2[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [4]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_3_preg[4]),
        .O(ap_done_reg_reg_2[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [5]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_3_preg[5]),
        .O(ap_done_reg_reg_2[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [6]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_3_preg[6]),
        .O(ap_done_reg_reg_2[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [7]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_3_preg[7]),
        .O(ap_done_reg_reg_2[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [8]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_3_preg[8]),
        .O(ap_done_reg_reg_2[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [9]),
        .I2(\ap_return_2_preg_reg[2]_0 ),
        .I3(ap_return_3_preg[9]),
        .O(ap_done_reg_reg_2[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[0]),
        .Q(ap_return_3_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[10]),
        .Q(ap_return_3_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[11]),
        .Q(ap_return_3_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[12]),
        .Q(ap_return_3_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[13]),
        .Q(ap_return_3_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[14]),
        .Q(ap_return_3_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[15]),
        .Q(ap_return_3_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[1]),
        .Q(ap_return_3_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[2]),
        .Q(ap_return_3_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[3]),
        .Q(ap_return_3_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[4]),
        .Q(ap_return_3_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[5]),
        .Q(ap_return_3_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[6]),
        .Q(ap_return_3_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[7]),
        .Q(ap_return_3_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[8]),
        .Q(ap_return_3_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[9]),
        .Q(ap_return_3_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [0]),
        .I2(\ap_return_4_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[0]),
        .O(ap_done_reg_reg_3[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [10]),
        .I2(\ap_return_4_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[10]),
        .O(ap_done_reg_reg_3[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [11]),
        .I2(\ap_return_4_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[11]),
        .O(ap_done_reg_reg_3[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [12]),
        .I2(\ap_return_4_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[12]),
        .O(ap_done_reg_reg_3[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [13]),
        .I2(\ap_return_4_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[13]),
        .O(ap_done_reg_reg_3[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [14]),
        .I2(\ap_return_4_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[14]),
        .O(ap_done_reg_reg_3[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [15]),
        .I2(\ap_return_4_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[15]),
        .O(ap_done_reg_reg_3[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [1]),
        .I2(\ap_return_4_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[1]),
        .O(ap_done_reg_reg_3[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [2]),
        .I2(\ap_return_4_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[2]),
        .O(ap_done_reg_reg_3[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [3]),
        .I2(\ap_return_4_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[3]),
        .O(ap_done_reg_reg_3[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [4]),
        .I2(\ap_return_4_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[4]),
        .O(ap_done_reg_reg_3[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [5]),
        .I2(\ap_return_4_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[5]),
        .O(ap_done_reg_reg_3[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [6]),
        .I2(\ap_return_4_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[6]),
        .O(ap_done_reg_reg_3[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [7]),
        .I2(\ap_return_4_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[7]),
        .O(ap_done_reg_reg_3[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [8]),
        .I2(\ap_return_4_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[8]),
        .O(ap_done_reg_reg_3[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [9]),
        .I2(\ap_return_4_preg_reg[0]_0 ),
        .I3(ap_return_4_preg[9]),
        .O(ap_done_reg_reg_3[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[0]),
        .Q(ap_return_4_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[10]),
        .Q(ap_return_4_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[11]),
        .Q(ap_return_4_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[12]),
        .Q(ap_return_4_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[13]),
        .Q(ap_return_4_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[14]),
        .Q(ap_return_4_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[15]),
        .Q(ap_return_4_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[1]),
        .Q(ap_return_4_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[2]),
        .Q(ap_return_4_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[3]),
        .Q(ap_return_4_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[4]),
        .Q(ap_return_4_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[5]),
        .Q(ap_return_4_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[6]),
        .Q(ap_return_4_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[7]),
        .Q(ap_return_4_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[8]),
        .Q(ap_return_4_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[9]),
        .Q(ap_return_4_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [0]),
        .I2(\ap_return_4_preg_reg[0]_0 ),
        .I3(ap_return_5_preg[0]),
        .O(ap_done_reg_reg_4[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [10]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_5_preg[10]),
        .O(ap_done_reg_reg_4[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [11]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_5_preg[11]),
        .O(ap_done_reg_reg_4[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [12]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_5_preg[12]),
        .O(ap_done_reg_reg_4[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [13]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_5_preg[13]),
        .O(ap_done_reg_reg_4[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [14]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_5_preg[14]),
        .O(ap_done_reg_reg_4[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [15]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_5_preg[15]),
        .O(ap_done_reg_reg_4[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [1]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_5_preg[1]),
        .O(ap_done_reg_reg_4[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [2]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_5_preg[2]),
        .O(ap_done_reg_reg_4[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [3]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_5_preg[3]),
        .O(ap_done_reg_reg_4[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [4]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_5_preg[4]),
        .O(ap_done_reg_reg_4[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [5]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_5_preg[5]),
        .O(ap_done_reg_reg_4[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [6]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_5_preg[6]),
        .O(ap_done_reg_reg_4[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [7]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_5_preg[7]),
        .O(ap_done_reg_reg_4[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [8]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_5_preg[8]),
        .O(ap_done_reg_reg_4[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [9]),
        .I2(\ap_return_5_preg_reg[1]_0 ),
        .I3(ap_return_5_preg[9]),
        .O(ap_done_reg_reg_4[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[0]),
        .Q(ap_return_5_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[10]),
        .Q(ap_return_5_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[11]),
        .Q(ap_return_5_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[12]),
        .Q(ap_return_5_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[13]),
        .Q(ap_return_5_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[14]),
        .Q(ap_return_5_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[15]),
        .Q(ap_return_5_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[1]),
        .Q(ap_return_5_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[2]),
        .Q(ap_return_5_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[3]),
        .Q(ap_return_5_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[4]),
        .Q(ap_return_5_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[5]),
        .Q(ap_return_5_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[6]),
        .Q(ap_return_5_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[7]),
        .Q(ap_return_5_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[8]),
        .Q(ap_return_5_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[9]),
        .Q(ap_return_5_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [0]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_6_preg[0]),
        .O(ap_done_reg_reg_5[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [10]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_6_preg[10]),
        .O(ap_done_reg_reg_5[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [11]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_6_preg[11]),
        .O(ap_done_reg_reg_5[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [12]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_6_preg[12]),
        .O(ap_done_reg_reg_5[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [13]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_6_preg[13]),
        .O(ap_done_reg_reg_5[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [14]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_6_preg[14]),
        .O(ap_done_reg_reg_5[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [15]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_6_preg[15]),
        .O(ap_done_reg_reg_5[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [1]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_6_preg[1]),
        .O(ap_done_reg_reg_5[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [2]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_6_preg[2]),
        .O(ap_done_reg_reg_5[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [3]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_6_preg[3]),
        .O(ap_done_reg_reg_5[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [4]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_6_preg[4]),
        .O(ap_done_reg_reg_5[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [5]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_6_preg[5]),
        .O(ap_done_reg_reg_5[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [6]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_6_preg[6]),
        .O(ap_done_reg_reg_5[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [7]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_6_preg[7]),
        .O(ap_done_reg_reg_5[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [8]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_6_preg[8]),
        .O(ap_done_reg_reg_5[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [9]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_6_preg[9]),
        .O(ap_done_reg_reg_5[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[0]),
        .Q(ap_return_6_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[10]),
        .Q(ap_return_6_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[11]),
        .Q(ap_return_6_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[12]),
        .Q(ap_return_6_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[13]),
        .Q(ap_return_6_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[14]),
        .Q(ap_return_6_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[15]),
        .Q(ap_return_6_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[1]),
        .Q(ap_return_6_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[2]),
        .Q(ap_return_6_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[3]),
        .Q(ap_return_6_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[4]),
        .Q(ap_return_6_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[5]),
        .Q(ap_return_6_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[6]),
        .Q(ap_return_6_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[7]),
        .Q(ap_return_6_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[8]),
        .Q(ap_return_6_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[9]),
        .Q(ap_return_6_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [0]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_7_preg[0]),
        .O(ap_done_reg_reg_6[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [10]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_7_preg[10]),
        .O(ap_done_reg_reg_6[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [11]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_7_preg[11]),
        .O(ap_done_reg_reg_6[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [12]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_7_preg[12]),
        .O(ap_done_reg_reg_6[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [13]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_7_preg[13]),
        .O(ap_done_reg_reg_6[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [14]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_7_preg[14]),
        .O(ap_done_reg_reg_6[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [15]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_7_preg[15]),
        .O(ap_done_reg_reg_6[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [1]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_7_preg[1]),
        .O(ap_done_reg_reg_6[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [2]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_7_preg[2]),
        .O(ap_done_reg_reg_6[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [3]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_7_preg[3]),
        .O(ap_done_reg_reg_6[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [4]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_7_preg[4]),
        .O(ap_done_reg_reg_6[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [5]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_7_preg[5]),
        .O(ap_done_reg_reg_6[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [6]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_7_preg[6]),
        .O(ap_done_reg_reg_6[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [7]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_7_preg[7]),
        .O(ap_done_reg_reg_6[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [8]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_7_preg[8]),
        .O(ap_done_reg_reg_6[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [9]),
        .I2(\ap_return_7_preg_reg[0]_0 ),
        .I3(ap_return_7_preg[9]),
        .O(ap_done_reg_reg_6[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_6[0]),
        .Q(ap_return_7_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_6[10]),
        .Q(ap_return_7_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_6[11]),
        .Q(ap_return_7_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_6[12]),
        .Q(ap_return_7_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_6[13]),
        .Q(ap_return_7_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_6[14]),
        .Q(ap_return_7_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_6[15]),
        .Q(ap_return_7_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_6[1]),
        .Q(ap_return_7_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_6[2]),
        .Q(ap_return_7_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_6[3]),
        .Q(ap_return_7_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_6[4]),
        .Q(ap_return_7_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_6[5]),
        .Q(ap_return_7_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_6[6]),
        .Q(ap_return_7_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_6[7]),
        .Q(ap_return_7_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_6[8]),
        .Q(ap_return_7_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_6[9]),
        .Q(ap_return_7_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_8_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_8_preg_reg[15]_0 [0]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_8_preg[0]),
        .O(ap_done_reg_reg_7[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_8_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_8_preg_reg[15]_0 [10]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_8_preg[10]),
        .O(ap_done_reg_reg_7[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_8_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_8_preg_reg[15]_0 [11]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_8_preg[11]),
        .O(ap_done_reg_reg_7[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_8_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_8_preg_reg[15]_0 [12]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_8_preg[12]),
        .O(ap_done_reg_reg_7[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_8_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_8_preg_reg[15]_0 [13]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_8_preg[13]),
        .O(ap_done_reg_reg_7[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_8_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_8_preg_reg[15]_0 [14]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_8_preg[14]),
        .O(ap_done_reg_reg_7[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_8_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_8_preg_reg[15]_0 [15]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_8_preg[15]),
        .O(ap_done_reg_reg_7[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_8_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_8_preg_reg[15]_0 [1]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_8_preg[1]),
        .O(ap_done_reg_reg_7[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_8_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_8_preg_reg[15]_0 [2]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_8_preg[2]),
        .O(ap_done_reg_reg_7[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_8_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_8_preg_reg[15]_0 [3]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_8_preg[3]),
        .O(ap_done_reg_reg_7[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_8_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_8_preg_reg[15]_0 [4]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_8_preg[4]),
        .O(ap_done_reg_reg_7[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_8_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_8_preg_reg[15]_0 [5]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_8_preg[5]),
        .O(ap_done_reg_reg_7[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_8_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_8_preg_reg[15]_0 [6]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_8_preg[6]),
        .O(ap_done_reg_reg_7[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_8_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_8_preg_reg[15]_0 [7]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_8_preg[7]),
        .O(ap_done_reg_reg_7[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_8_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_8_preg_reg[15]_0 [8]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_8_preg[8]),
        .O(ap_done_reg_reg_7[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_8_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_8_preg_reg[15]_0 [9]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_8_preg[9]),
        .O(ap_done_reg_reg_7[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_7[0]),
        .Q(ap_return_8_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_7[10]),
        .Q(ap_return_8_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_7[11]),
        .Q(ap_return_8_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_7[12]),
        .Q(ap_return_8_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_7[13]),
        .Q(ap_return_8_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_7[14]),
        .Q(ap_return_8_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_7[15]),
        .Q(ap_return_8_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_7[1]),
        .Q(ap_return_8_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_7[2]),
        .Q(ap_return_8_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_7[3]),
        .Q(ap_return_8_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_7[4]),
        .Q(ap_return_8_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_7[5]),
        .Q(ap_return_8_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_7[6]),
        .Q(ap_return_8_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_7[7]),
        .Q(ap_return_8_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_7[8]),
        .Q(ap_return_8_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_7[9]),
        .Q(ap_return_8_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_9_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_9_preg_reg[15]_0 [0]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_9_preg[0]),
        .O(ap_done_reg_reg_8[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_9_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_9_preg_reg[15]_0 [10]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_9_preg[10]),
        .O(ap_done_reg_reg_8[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_9_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_9_preg_reg[15]_0 [11]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_9_preg[11]),
        .O(ap_done_reg_reg_8[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_9_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_9_preg_reg[15]_0 [12]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_9_preg[12]),
        .O(ap_done_reg_reg_8[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_9_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_9_preg_reg[15]_0 [13]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_9_preg[13]),
        .O(ap_done_reg_reg_8[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_9_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_9_preg_reg[15]_0 [14]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_9_preg[14]),
        .O(ap_done_reg_reg_8[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_9_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_9_preg_reg[15]_0 [15]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_9_preg[15]),
        .O(ap_done_reg_reg_8[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_9_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_9_preg_reg[15]_0 [1]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_9_preg[1]),
        .O(ap_done_reg_reg_8[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_9_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_9_preg_reg[15]_0 [2]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_9_preg[2]),
        .O(ap_done_reg_reg_8[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_9_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_9_preg_reg[15]_0 [3]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_9_preg[3]),
        .O(ap_done_reg_reg_8[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_9_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_9_preg_reg[15]_0 [4]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_9_preg[4]),
        .O(ap_done_reg_reg_8[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_9_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_9_preg_reg[15]_0 [5]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_9_preg[5]),
        .O(ap_done_reg_reg_8[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_9_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_9_preg_reg[15]_0 [6]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_9_preg[6]),
        .O(ap_done_reg_reg_8[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_9_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_9_preg_reg[15]_0 [7]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_9_preg[7]),
        .O(ap_done_reg_reg_8[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_9_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_9_preg_reg[15]_0 [8]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_9_preg[8]),
        .O(ap_done_reg_reg_8[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_9_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_9_preg_reg[15]_0 [9]),
        .I2(\ap_return_10_preg_reg[0]_0 ),
        .I3(ap_return_9_preg[9]),
        .O(ap_done_reg_reg_8[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_8[0]),
        .Q(ap_return_9_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_8[10]),
        .Q(ap_return_9_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_8[11]),
        .Q(ap_return_9_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_8[12]),
        .Q(ap_return_9_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_8[13]),
        .Q(ap_return_9_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_8[14]),
        .Q(ap_return_9_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_8[15]),
        .Q(ap_return_9_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_8[1]),
        .Q(ap_return_9_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_8[2]),
        .Q(ap_return_9_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_8[3]),
        .Q(ap_return_9_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_8[4]),
        .Q(ap_return_9_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_8[5]),
        .Q(ap_return_9_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_8[6]),
        .Q(ap_return_9_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_8[7]),
        .Q(ap_return_9_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_8[8]),
        .Q(ap_return_9_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_8[9]),
        .Q(ap_return_9_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_3
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[0]_0 ),
        .O(Block_entry3_proc_U0_ap_done));
endmodule

module bd_85a6_csc_0_CTRL_s_axi
   (Block_entry3_proc_U0_ap_return_36,
    InVideoFormat,
    int_ap_start_reg_rep_0,
    Block_entry3_proc_U0_ap_return_34,
    ap_done_reg_reg,
    OutVideoFormat,
    Block_entry3_proc_U0_ap_start,
    if_din,
    \int_GOffset_reg[3]_0 ,
    \int_GOffset_reg[9]_0 ,
    int_ap_start_reg_rep__3_0,
    mOutPtr17_out,
    ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel,
    ap_sync_channel_write_bPassThru_420_Out_loc_channel,
    ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel,
    ap_sync_channel_write_bPassThru_420_In_loc_channel,
    ap_rst_n_inv,
    K31,
    K32,
    K33,
    D,
    int_ap_start_reg_rep_1,
    int_ap_start_reg_rep__4_0,
    int_ap_start_reg_rep__4_1,
    int_ap_start_reg_rep__4_2,
    int_ap_start_reg_rep__4_3,
    int_ap_start_reg_rep__3_1,
    int_ap_start_reg_rep__0_0,
    int_ap_start_reg_rep__0_1,
    int_ap_start_reg_rep__0_2,
    int_ap_start_reg_rep__0_3,
    int_ap_start_reg_rep__1_0,
    int_ap_start_reg_rep__1_1,
    int_ap_start_reg_rep__1_2,
    int_ap_start_reg_rep__2_0,
    int_ap_start_reg_rep__2_1,
    int_ap_start_reg_rep__2_2,
    int_ap_start_reg_rep__2_3,
    int_ap_start_reg_rep__3_2,
    int_ap_start_reg_rep__3_3,
    int_ap_start_reg_rep__4_4,
    int_ap_start_reg_rep__4_5,
    int_ap_start_reg_rep__4_6,
    s_axi_CTRL_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_CTRL_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    ColStart,
    ColEnd,
    RowStart,
    RowEnd,
    K11,
    K12,
    K13,
    K21,
    K22,
    K23,
    ROffset,
    s_axi_CTRL_RDATA,
    interrupt,
    ap_done_reg,
    ap_return_36_preg,
    ap_return_34_preg,
    ap_return_37_preg,
    ap_return_35_preg,
    \ap_return_16_preg_reg[3] ,
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg,
    bPassThru_422_or_420_Out_loc_channel_full_n,
    pop,
    bPassThru_420_Out_loc_channel_full_n,
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
    bPassThru_422_or_420_In_loc_channel_full_n,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
    bPassThru_420_In_loc_channel_full_n,
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
    ap_rst_n,
    s_axi_CTRL_ARADDR,
    \SRL_SIG_reg[0][11] ,
    \SRL_SIG_reg[0][11]_0 ,
    \ap_return_33_preg_reg[7] ,
    \ap_return_32_preg_reg[7] ,
    \ap_return_31_preg_reg[9] ,
    \ap_return_30_preg_reg[9] ,
    \ap_return_29_preg_reg[9] ,
    \ap_return_28_preg_reg[15] ,
    \ap_return_27_preg_reg[15] ,
    \ap_return_26_preg_reg[15] ,
    \ap_return_25_preg_reg[15] ,
    \ap_return_24_preg_reg[15] ,
    \ap_return_23_preg_reg[15] ,
    \ap_return_22_preg_reg[15] ,
    \ap_return_21_preg_reg[15] ,
    \ap_return_20_preg_reg[15] ,
    \ap_return_19_preg_reg[7] ,
    \ap_return_18_preg_reg[7] ,
    \ap_return_17_preg_reg[9] ,
    s_axi_CTRL_WDATA,
    ap_clk,
    s_axi_CTRL_AWADDR,
    MultiPixStream2AXIvideo_U0_ap_done,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_BREADY,
    ap_idle);
  output Block_entry3_proc_U0_ap_return_36;
  output [7:0]InVideoFormat;
  output int_ap_start_reg_rep_0;
  output Block_entry3_proc_U0_ap_return_34;
  output [0:0]ap_done_reg_reg;
  output [7:0]OutVideoFormat;
  output Block_entry3_proc_U0_ap_start;
  output [0:0]if_din;
  output [3:0]\int_GOffset_reg[3]_0 ;
  output [5:0]\int_GOffset_reg[9]_0 ;
  output int_ap_start_reg_rep__3_0;
  output mOutPtr17_out;
  output ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel;
  output ap_sync_channel_write_bPassThru_420_Out_loc_channel;
  output ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel;
  output ap_sync_channel_write_bPassThru_420_In_loc_channel;
  output ap_rst_n_inv;
  output [15:0]K31;
  output [15:0]K32;
  output [15:0]K33;
  output [11:0]D;
  output [11:0]int_ap_start_reg_rep_1;
  output [7:0]int_ap_start_reg_rep__4_0;
  output int_ap_start_reg_rep__4_1;
  output [7:0]int_ap_start_reg_rep__4_2;
  output [9:0]int_ap_start_reg_rep__4_3;
  output [9:0]int_ap_start_reg_rep__3_1;
  output [9:0]int_ap_start_reg_rep__0_0;
  output int_ap_start_reg_rep__0_1;
  output [15:0]int_ap_start_reg_rep__0_2;
  output [15:0]int_ap_start_reg_rep__0_3;
  output [15:0]int_ap_start_reg_rep__1_0;
  output int_ap_start_reg_rep__1_1;
  output [15:0]int_ap_start_reg_rep__1_2;
  output [15:0]int_ap_start_reg_rep__2_0;
  output int_ap_start_reg_rep__2_1;
  output [15:0]int_ap_start_reg_rep__2_2;
  output [15:0]int_ap_start_reg_rep__2_3;
  output [15:0]int_ap_start_reg_rep__3_2;
  output [15:0]int_ap_start_reg_rep__3_3;
  output [7:0]int_ap_start_reg_rep__4_4;
  output [7:0]int_ap_start_reg_rep__4_5;
  output [9:0]int_ap_start_reg_rep__4_6;
  output s_axi_CTRL_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_CTRL_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [15:0]ColStart;
  output [15:0]ColEnd;
  output [15:0]RowStart;
  output [15:0]RowEnd;
  output [15:0]K11;
  output [15:0]K12;
  output [15:0]K13;
  output [15:0]K21;
  output [15:0]K22;
  output [15:0]K23;
  output [9:0]ROffset;
  output [15:0]s_axi_CTRL_RDATA;
  output interrupt;
  input ap_done_reg;
  input ap_return_36_preg;
  input ap_return_34_preg;
  input ap_return_37_preg;
  input ap_return_35_preg;
  input [3:0]\ap_return_16_preg_reg[3] ;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg;
  input bPassThru_422_or_420_Out_loc_channel_full_n;
  input pop;
  input bPassThru_420_Out_loc_channel_full_n;
  input ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel;
  input bPassThru_422_or_420_In_loc_channel_full_n;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  input bPassThru_420_In_loc_channel_full_n;
  input ap_sync_reg_channel_write_bPassThru_420_In_loc_channel;
  input ap_rst_n;
  input [8:0]s_axi_CTRL_ARADDR;
  input [11:0]\SRL_SIG_reg[0][11] ;
  input [11:0]\SRL_SIG_reg[0][11]_0 ;
  input [7:0]\ap_return_33_preg_reg[7] ;
  input [7:0]\ap_return_32_preg_reg[7] ;
  input [9:0]\ap_return_31_preg_reg[9] ;
  input [9:0]\ap_return_30_preg_reg[9] ;
  input [9:0]\ap_return_29_preg_reg[9] ;
  input [15:0]\ap_return_28_preg_reg[15] ;
  input [15:0]\ap_return_27_preg_reg[15] ;
  input [15:0]\ap_return_26_preg_reg[15] ;
  input [15:0]\ap_return_25_preg_reg[15] ;
  input [15:0]\ap_return_24_preg_reg[15] ;
  input [15:0]\ap_return_23_preg_reg[15] ;
  input [15:0]\ap_return_22_preg_reg[15] ;
  input [15:0]\ap_return_21_preg_reg[15] ;
  input [15:0]\ap_return_20_preg_reg[15] ;
  input [7:0]\ap_return_19_preg_reg[7] ;
  input [7:0]\ap_return_18_preg_reg[7] ;
  input [9:0]\ap_return_17_preg_reg[9] ;
  input [15:0]s_axi_CTRL_WDATA;
  input ap_clk;
  input [8:0]s_axi_CTRL_AWADDR;
  input MultiPixStream2AXIvideo_U0_ap_done;
  input s_axi_CTRL_ARVALID;
  input s_axi_CTRL_RREADY;
  input [1:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_AWVALID;
  input s_axi_CTRL_BREADY;
  input ap_idle;

  wire [9:0]BOffset;
  wire [9:0]BOffset_2;
  wire Block_entry3_proc_U0_ap_return_34;
  wire Block_entry3_proc_U0_ap_return_36;
  wire Block_entry3_proc_U0_ap_start;
  wire [7:0]ClampMin;
  wire [7:0]ClampMin_2;
  wire [7:0]ClipMax;
  wire [7:0]ClipMax_2;
  wire [15:0]ColEnd;
  wire [15:0]ColStart;
  wire [11:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_5 ;
  wire \FSM_onehot_rstate[2]_i_1_n_5 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_5 ;
  wire \FSM_onehot_wstate[2]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_1_n_5 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [3:0]GOffset;
  wire [9:0]GOffset_2;
  wire [7:0]InVideoFormat;
  wire [15:0]K11;
  wire [15:0]K11_2;
  wire [15:0]K12;
  wire [15:0]K12_2;
  wire [15:0]K13;
  wire [15:0]K13_2;
  wire [15:0]K21;
  wire [15:0]K21_2;
  wire [15:0]K22;
  wire [15:0]K22_2;
  wire [15:0]K23;
  wire [15:0]K23_2;
  wire [15:0]K31;
  wire [15:0]K31_2;
  wire [15:0]K32;
  wire [15:0]K32_2;
  wire [15:0]K33;
  wire [15:0]K33_2;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire [7:0]OutVideoFormat;
  wire [9:0]ROffset;
  wire [9:0]ROffset_2;
  wire [15:0]RowEnd;
  wire [15:0]RowStart;
  wire [11:0]\SRL_SIG_reg[0][11] ;
  wire [11:0]\SRL_SIG_reg[0][11]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire [0:0]ap_done_reg_reg;
  wire ap_idle;
  wire [3:0]\ap_return_16_preg_reg[3] ;
  wire [9:0]\ap_return_17_preg_reg[9] ;
  wire [7:0]\ap_return_18_preg_reg[7] ;
  wire [7:0]\ap_return_19_preg_reg[7] ;
  wire [15:0]\ap_return_20_preg_reg[15] ;
  wire [15:0]\ap_return_21_preg_reg[15] ;
  wire [15:0]\ap_return_22_preg_reg[15] ;
  wire [15:0]\ap_return_23_preg_reg[15] ;
  wire [15:0]\ap_return_24_preg_reg[15] ;
  wire [15:0]\ap_return_25_preg_reg[15] ;
  wire [15:0]\ap_return_26_preg_reg[15] ;
  wire [15:0]\ap_return_27_preg_reg[15] ;
  wire [15:0]\ap_return_28_preg_reg[15] ;
  wire [9:0]\ap_return_29_preg_reg[9] ;
  wire [9:0]\ap_return_30_preg_reg[9] ;
  wire [9:0]\ap_return_31_preg_reg[9] ;
  wire [7:0]\ap_return_32_preg_reg[7] ;
  wire [7:0]\ap_return_33_preg_reg[7] ;
  wire ap_return_34_preg;
  wire \ap_return_34_preg[0]_i_2_n_5 ;
  wire ap_return_35_preg;
  wire \ap_return_35_preg[0]_i_2_n_5 ;
  wire ap_return_36_preg;
  wire ap_return_37_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_bPassThru_420_In_loc_channel;
  wire ap_sync_channel_write_bPassThru_420_Out_loc_channel;
  wire ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_420_In_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg;
  wire ar_hs;
  wire auto_restart_status_i_1_n_5;
  wire auto_restart_status_reg_n_5;
  wire bPassThru_420_In_loc_channel_full_n;
  wire bPassThru_420_Out_loc_channel_full_n;
  wire bPassThru_422_or_420_In_loc_channel_full_n;
  wire bPassThru_422_or_420_Out_loc_channel_full_n;
  wire [11:0]height;
  wire [0:0]if_din;
  wire [9:0]int_BOffset0;
  wire \int_BOffset[9]_i_1_n_5 ;
  wire [9:0]int_BOffset_20;
  wire \int_BOffset_2[9]_i_1_n_5 ;
  wire [7:0]int_ClampMin0;
  wire \int_ClampMin[7]_i_1_n_5 ;
  wire [7:0]int_ClampMin_20;
  wire \int_ClampMin_2[7]_i_1_n_5 ;
  wire \int_ClampMin_2[7]_i_3_n_5 ;
  wire [7:0]int_ClipMax0;
  wire \int_ClipMax[7]_i_1_n_5 ;
  wire [7:0]int_ClipMax_20;
  wire \int_ClipMax_2[7]_i_1_n_5 ;
  wire [15:0]int_ColEnd0;
  wire \int_ColEnd[15]_i_1_n_5 ;
  wire [15:0]int_ColStart0;
  wire \int_ColStart[15]_i_1_n_5 ;
  wire [9:0]int_GOffset0;
  wire \int_GOffset[9]_i_1_n_5 ;
  wire [9:0]int_GOffset_20;
  wire \int_GOffset_2[9]_i_1_n_5 ;
  wire \int_GOffset_2[9]_i_3_n_5 ;
  wire [3:0]\int_GOffset_reg[3]_0 ;
  wire [5:0]\int_GOffset_reg[9]_0 ;
  wire [7:0]int_InVideoFormat0;
  wire \int_InVideoFormat[7]_i_1_n_5 ;
  wire \int_InVideoFormat[7]_i_3_n_5 ;
  wire [15:0]int_K110;
  wire \int_K11[15]_i_1_n_5 ;
  wire [15:0]int_K11_20;
  wire \int_K11_2[15]_i_1_n_5 ;
  wire [15:0]int_K120;
  wire \int_K12[15]_i_1_n_5 ;
  wire [15:0]int_K12_20;
  wire \int_K12_2[15]_i_1_n_5 ;
  wire [15:0]int_K130;
  wire \int_K13[15]_i_1_n_5 ;
  wire [15:0]int_K13_20;
  wire \int_K13_2[15]_i_1_n_5 ;
  wire [15:0]int_K210;
  wire \int_K21[15]_i_1_n_5 ;
  wire [15:0]int_K21_20;
  wire \int_K21_2[15]_i_1_n_5 ;
  wire [15:0]int_K220;
  wire \int_K22[15]_i_1_n_5 ;
  wire [15:0]int_K22_20;
  wire \int_K22_2[15]_i_1_n_5 ;
  wire [15:0]int_K230;
  wire \int_K23[15]_i_1_n_5 ;
  wire [15:0]int_K23_20;
  wire \int_K23_2[15]_i_1_n_5 ;
  wire [15:0]int_K310;
  wire \int_K31[15]_i_1_n_5 ;
  wire [15:0]int_K31_20;
  wire \int_K31_2[15]_i_1_n_5 ;
  wire [15:0]int_K320;
  wire \int_K32[15]_i_1_n_5 ;
  wire [15:0]int_K32_20;
  wire \int_K32_2[15]_i_1_n_5 ;
  wire [15:0]int_K330;
  wire \int_K33[15]_i_1_n_5 ;
  wire [15:0]int_K33_20;
  wire \int_K33_2[15]_i_1_n_5 ;
  wire \int_K33_2[15]_i_3_n_5 ;
  wire \int_K33_2[15]_i_4_n_5 ;
  wire [7:0]int_OutVideoFormat0;
  wire \int_OutVideoFormat[7]_i_1_n_5 ;
  wire [9:0]int_ROffset0;
  wire \int_ROffset[9]_i_1_n_5 ;
  wire [9:0]int_ROffset_20;
  wire \int_ROffset_2[9]_i_1_n_5 ;
  wire [15:0]int_RowEnd0;
  wire \int_RowEnd[15]_i_1_n_5 ;
  wire [15:0]int_RowStart0;
  wire \int_RowStart[15]_i_1_n_5 ;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_5;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_5;
  wire int_ap_start_reg_rep_0;
  wire [11:0]int_ap_start_reg_rep_1;
  wire [9:0]int_ap_start_reg_rep__0_0;
  wire int_ap_start_reg_rep__0_1;
  wire [15:0]int_ap_start_reg_rep__0_2;
  wire [15:0]int_ap_start_reg_rep__0_3;
  wire [15:0]int_ap_start_reg_rep__1_0;
  wire int_ap_start_reg_rep__1_1;
  wire [15:0]int_ap_start_reg_rep__1_2;
  wire [15:0]int_ap_start_reg_rep__2_0;
  wire int_ap_start_reg_rep__2_1;
  wire [15:0]int_ap_start_reg_rep__2_2;
  wire [15:0]int_ap_start_reg_rep__2_3;
  wire int_ap_start_reg_rep__3_0;
  wire [9:0]int_ap_start_reg_rep__3_1;
  wire [15:0]int_ap_start_reg_rep__3_2;
  wire [15:0]int_ap_start_reg_rep__3_3;
  wire [7:0]int_ap_start_reg_rep__4_0;
  wire int_ap_start_reg_rep__4_1;
  wire [7:0]int_ap_start_reg_rep__4_2;
  wire [9:0]int_ap_start_reg_rep__4_3;
  wire [7:0]int_ap_start_reg_rep__4_4;
  wire [7:0]int_ap_start_reg_rep__4_5;
  wire [9:0]int_ap_start_reg_rep__4_6;
  wire int_ap_start_rep_i_1__0_n_5;
  wire int_ap_start_rep_i_1__1_n_5;
  wire int_ap_start_rep_i_1__2_n_5;
  wire int_ap_start_rep_i_1__3_n_5;
  wire int_ap_start_rep_i_1__4_n_5;
  wire int_ap_start_rep_i_1_n_5;
  wire int_auto_restart_i_1_n_5;
  wire int_gie_i_1_n_5;
  wire int_gie_i_2_n_5;
  wire int_gie_i_3_n_5;
  wire int_gie_reg_n_5;
  wire [15:0]int_height0;
  wire \int_height[15]_i_1_n_5 ;
  wire \int_height_reg_n_5_[12] ;
  wire \int_height_reg_n_5_[13] ;
  wire \int_height_reg_n_5_[14] ;
  wire \int_height_reg_n_5_[15] ;
  wire int_ier10_out;
  wire \int_ier[1]_i_2_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire \int_isr_reg_n_5_[0] ;
  wire \int_isr_reg_n_5_[1] ;
  wire int_task_ap_done0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_5;
  wire int_task_ap_done_i_3_n_5;
  wire int_task_ap_done_i_4_n_5;
  wire [15:0]int_width0;
  wire \int_width[15]_i_1_n_5 ;
  wire \int_width_reg_n_5_[12] ;
  wire \int_width_reg_n_5_[13] ;
  wire \int_width_reg_n_5_[14] ;
  wire \int_width_reg_n_5_[15] ;
  wire interrupt;
  wire mOutPtr17_out;
  wire p_0_in;
  wire [7:2]p_36_in;
  wire pop;
  wire \rdata[0]_i_12_n_5 ;
  wire \rdata[0]_i_13_n_5 ;
  wire \rdata[0]_i_14_n_5 ;
  wire \rdata[0]_i_15_n_5 ;
  wire \rdata[0]_i_16_n_5 ;
  wire \rdata[0]_i_17_n_5 ;
  wire \rdata[0]_i_18_n_5 ;
  wire \rdata[0]_i_19_n_5 ;
  wire \rdata[0]_i_1_n_5 ;
  wire \rdata[0]_i_2_n_5 ;
  wire \rdata[0]_i_3_n_5 ;
  wire \rdata[0]_i_4_n_5 ;
  wire \rdata[0]_i_7_n_5 ;
  wire \rdata[10]_i_10_n_5 ;
  wire \rdata[10]_i_1_n_5 ;
  wire \rdata[10]_i_2_n_5 ;
  wire \rdata[10]_i_3_n_5 ;
  wire \rdata[10]_i_4_n_5 ;
  wire \rdata[10]_i_5_n_5 ;
  wire \rdata[10]_i_6_n_5 ;
  wire \rdata[10]_i_7_n_5 ;
  wire \rdata[10]_i_8_n_5 ;
  wire \rdata[10]_i_9_n_5 ;
  wire \rdata[11]_i_10_n_5 ;
  wire \rdata[11]_i_1_n_5 ;
  wire \rdata[11]_i_2_n_5 ;
  wire \rdata[11]_i_3_n_5 ;
  wire \rdata[11]_i_4_n_5 ;
  wire \rdata[11]_i_5_n_5 ;
  wire \rdata[11]_i_6_n_5 ;
  wire \rdata[11]_i_7_n_5 ;
  wire \rdata[11]_i_8_n_5 ;
  wire \rdata[11]_i_9_n_5 ;
  wire \rdata[12]_i_10_n_5 ;
  wire \rdata[12]_i_1_n_5 ;
  wire \rdata[12]_i_2_n_5 ;
  wire \rdata[12]_i_3_n_5 ;
  wire \rdata[12]_i_4_n_5 ;
  wire \rdata[12]_i_5_n_5 ;
  wire \rdata[12]_i_6_n_5 ;
  wire \rdata[12]_i_7_n_5 ;
  wire \rdata[12]_i_8_n_5 ;
  wire \rdata[12]_i_9_n_5 ;
  wire \rdata[13]_i_10_n_5 ;
  wire \rdata[13]_i_1_n_5 ;
  wire \rdata[13]_i_2_n_5 ;
  wire \rdata[13]_i_3_n_5 ;
  wire \rdata[13]_i_4_n_5 ;
  wire \rdata[13]_i_5_n_5 ;
  wire \rdata[13]_i_6_n_5 ;
  wire \rdata[13]_i_7_n_5 ;
  wire \rdata[13]_i_8_n_5 ;
  wire \rdata[13]_i_9_n_5 ;
  wire \rdata[14]_i_10_n_5 ;
  wire \rdata[14]_i_1_n_5 ;
  wire \rdata[14]_i_2_n_5 ;
  wire \rdata[14]_i_3_n_5 ;
  wire \rdata[14]_i_4_n_5 ;
  wire \rdata[14]_i_5_n_5 ;
  wire \rdata[14]_i_6_n_5 ;
  wire \rdata[14]_i_7_n_5 ;
  wire \rdata[14]_i_8_n_5 ;
  wire \rdata[14]_i_9_n_5 ;
  wire \rdata[15]_i_10_n_5 ;
  wire \rdata[15]_i_11_n_5 ;
  wire \rdata[15]_i_12_n_5 ;
  wire \rdata[15]_i_13_n_5 ;
  wire \rdata[15]_i_1_n_5 ;
  wire \rdata[15]_i_3_n_5 ;
  wire \rdata[15]_i_4_n_5 ;
  wire \rdata[15]_i_5_n_5 ;
  wire \rdata[15]_i_6_n_5 ;
  wire \rdata[15]_i_7_n_5 ;
  wire \rdata[15]_i_8_n_5 ;
  wire \rdata[15]_i_9_n_5 ;
  wire \rdata[1]_i_12_n_5 ;
  wire \rdata[1]_i_13_n_5 ;
  wire \rdata[1]_i_14_n_5 ;
  wire \rdata[1]_i_15_n_5 ;
  wire \rdata[1]_i_16_n_5 ;
  wire \rdata[1]_i_17_n_5 ;
  wire \rdata[1]_i_18_n_5 ;
  wire \rdata[1]_i_19_n_5 ;
  wire \rdata[1]_i_1_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire \rdata[1]_i_3_n_5 ;
  wire \rdata[1]_i_4_n_5 ;
  wire \rdata[1]_i_7_n_5 ;
  wire \rdata[2]_i_10_n_5 ;
  wire \rdata[2]_i_11_n_5 ;
  wire \rdata[2]_i_12_n_5 ;
  wire \rdata[2]_i_13_n_5 ;
  wire \rdata[2]_i_14_n_5 ;
  wire \rdata[2]_i_15_n_5 ;
  wire \rdata[2]_i_16_n_5 ;
  wire \rdata[2]_i_17_n_5 ;
  wire \rdata[2]_i_1_n_5 ;
  wire \rdata[2]_i_4_n_5 ;
  wire \rdata[2]_i_9_n_5 ;
  wire \rdata[3]_i_10_n_5 ;
  wire \rdata[3]_i_11_n_5 ;
  wire \rdata[3]_i_12_n_5 ;
  wire \rdata[3]_i_13_n_5 ;
  wire \rdata[3]_i_14_n_5 ;
  wire \rdata[3]_i_15_n_5 ;
  wire \rdata[3]_i_16_n_5 ;
  wire \rdata[3]_i_17_n_5 ;
  wire \rdata[3]_i_1_n_5 ;
  wire \rdata[3]_i_4_n_5 ;
  wire \rdata[3]_i_9_n_5 ;
  wire \rdata[4]_i_10_n_5 ;
  wire \rdata[4]_i_11_n_5 ;
  wire \rdata[4]_i_12_n_5 ;
  wire \rdata[4]_i_13_n_5 ;
  wire \rdata[4]_i_14_n_5 ;
  wire \rdata[4]_i_15_n_5 ;
  wire \rdata[4]_i_1_n_5 ;
  wire \rdata[4]_i_2_n_5 ;
  wire \rdata[4]_i_3_n_5 ;
  wire \rdata[4]_i_7_n_5 ;
  wire \rdata[4]_i_8_n_5 ;
  wire \rdata[4]_i_9_n_5 ;
  wire \rdata[5]_i_10_n_5 ;
  wire \rdata[5]_i_11_n_5 ;
  wire \rdata[5]_i_12_n_5 ;
  wire \rdata[5]_i_13_n_5 ;
  wire \rdata[5]_i_14_n_5 ;
  wire \rdata[5]_i_15_n_5 ;
  wire \rdata[5]_i_1_n_5 ;
  wire \rdata[5]_i_2_n_5 ;
  wire \rdata[5]_i_3_n_5 ;
  wire \rdata[5]_i_7_n_5 ;
  wire \rdata[5]_i_8_n_5 ;
  wire \rdata[5]_i_9_n_5 ;
  wire \rdata[6]_i_10_n_5 ;
  wire \rdata[6]_i_11_n_5 ;
  wire \rdata[6]_i_12_n_5 ;
  wire \rdata[6]_i_13_n_5 ;
  wire \rdata[6]_i_14_n_5 ;
  wire \rdata[6]_i_15_n_5 ;
  wire \rdata[6]_i_1_n_5 ;
  wire \rdata[6]_i_2_n_5 ;
  wire \rdata[6]_i_3_n_5 ;
  wire \rdata[6]_i_7_n_5 ;
  wire \rdata[6]_i_8_n_5 ;
  wire \rdata[6]_i_9_n_5 ;
  wire \rdata[7]_i_10_n_5 ;
  wire \rdata[7]_i_11_n_5 ;
  wire \rdata[7]_i_12_n_5 ;
  wire \rdata[7]_i_13_n_5 ;
  wire \rdata[7]_i_14_n_5 ;
  wire \rdata[7]_i_15_n_5 ;
  wire \rdata[7]_i_16_n_5 ;
  wire \rdata[7]_i_17_n_5 ;
  wire \rdata[7]_i_18_n_5 ;
  wire \rdata[7]_i_19_n_5 ;
  wire \rdata[7]_i_1_n_5 ;
  wire \rdata[7]_i_4_n_5 ;
  wire \rdata[7]_i_9_n_5 ;
  wire \rdata[8]_i_10_n_5 ;
  wire \rdata[8]_i_11_n_5 ;
  wire \rdata[8]_i_12_n_5 ;
  wire \rdata[8]_i_1_n_5 ;
  wire \rdata[8]_i_2_n_5 ;
  wire \rdata[8]_i_3_n_5 ;
  wire \rdata[8]_i_4_n_5 ;
  wire \rdata[8]_i_5_n_5 ;
  wire \rdata[8]_i_6_n_5 ;
  wire \rdata[8]_i_7_n_5 ;
  wire \rdata[8]_i_8_n_5 ;
  wire \rdata[8]_i_9_n_5 ;
  wire \rdata[9]_i_10_n_5 ;
  wire \rdata[9]_i_11_n_5 ;
  wire \rdata[9]_i_12_n_5 ;
  wire \rdata[9]_i_13_n_5 ;
  wire \rdata[9]_i_14_n_5 ;
  wire \rdata[9]_i_1_n_5 ;
  wire \rdata[9]_i_2_n_5 ;
  wire \rdata[9]_i_3_n_5 ;
  wire \rdata[9]_i_5_n_5 ;
  wire \rdata[9]_i_7_n_5 ;
  wire \rdata[9]_i_8_n_5 ;
  wire \rdata[9]_i_9_n_5 ;
  wire \rdata_reg[0]_i_10_n_5 ;
  wire \rdata_reg[0]_i_11_n_5 ;
  wire \rdata_reg[0]_i_5_n_5 ;
  wire \rdata_reg[0]_i_6_n_5 ;
  wire \rdata_reg[0]_i_8_n_5 ;
  wire \rdata_reg[0]_i_9_n_5 ;
  wire \rdata_reg[1]_i_10_n_5 ;
  wire \rdata_reg[1]_i_11_n_5 ;
  wire \rdata_reg[1]_i_5_n_5 ;
  wire \rdata_reg[1]_i_6_n_5 ;
  wire \rdata_reg[1]_i_8_n_5 ;
  wire \rdata_reg[1]_i_9_n_5 ;
  wire \rdata_reg[2]_i_2_n_5 ;
  wire \rdata_reg[2]_i_3_n_5 ;
  wire \rdata_reg[2]_i_5_n_5 ;
  wire \rdata_reg[2]_i_6_n_5 ;
  wire \rdata_reg[2]_i_7_n_5 ;
  wire \rdata_reg[2]_i_8_n_5 ;
  wire \rdata_reg[3]_i_2_n_5 ;
  wire \rdata_reg[3]_i_3_n_5 ;
  wire \rdata_reg[3]_i_5_n_5 ;
  wire \rdata_reg[3]_i_6_n_5 ;
  wire \rdata_reg[3]_i_7_n_5 ;
  wire \rdata_reg[3]_i_8_n_5 ;
  wire \rdata_reg[4]_i_4_n_5 ;
  wire \rdata_reg[4]_i_5_n_5 ;
  wire \rdata_reg[4]_i_6_n_5 ;
  wire \rdata_reg[5]_i_4_n_5 ;
  wire \rdata_reg[5]_i_5_n_5 ;
  wire \rdata_reg[5]_i_6_n_5 ;
  wire \rdata_reg[6]_i_4_n_5 ;
  wire \rdata_reg[6]_i_5_n_5 ;
  wire \rdata_reg[6]_i_6_n_5 ;
  wire \rdata_reg[7]_i_2_n_5 ;
  wire \rdata_reg[7]_i_3_n_5 ;
  wire \rdata_reg[7]_i_5_n_5 ;
  wire \rdata_reg[7]_i_6_n_5 ;
  wire \rdata_reg[7]_i_7_n_5 ;
  wire \rdata_reg[7]_i_8_n_5 ;
  wire \rdata_reg[9]_i_4_n_5 ;
  wire \rdata_reg[9]_i_6_n_5 ;
  wire [8:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [8:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [15:0]s_axi_CTRL_WDATA;
  wire [1:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire waddr;
  wire \waddr_reg_n_5_[0] ;
  wire \waddr_reg_n_5_[1] ;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;
  wire \waddr_reg_n_5_[5] ;
  wire \waddr_reg_n_5_[6] ;
  wire \waddr_reg_n_5_[7] ;
  wire \waddr_reg_n_5_[8] ;
  wire [11:0]width;

  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_RVALID),
        .I3(s_axi_CTRL_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_RREADY),
        .I3(s_axi_CTRL_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_5 ),
        .Q(s_axi_CTRL_RVALID),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_CTRL_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_BREADY),
        .I3(s_axi_CTRL_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_5 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_5 ),
        .Q(s_axi_CTRL_BVALID),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF20)) 
    \ap_return_16_preg[0]_i_1 
       (.I0(GOffset[0]),
        .I1(ap_done_reg),
        .I2(int_ap_start_reg_rep__3_0),
        .I3(\ap_return_16_preg_reg[3] [0]),
        .O(\int_GOffset_reg[3]_0 [0]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \ap_return_16_preg[1]_i_1 
       (.I0(GOffset[1]),
        .I1(ap_done_reg),
        .I2(int_ap_start_reg_rep__3_0),
        .I3(\ap_return_16_preg_reg[3] [1]),
        .O(\int_GOffset_reg[3]_0 [1]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \ap_return_16_preg[2]_i_1 
       (.I0(GOffset[2]),
        .I1(ap_done_reg),
        .I2(int_ap_start_reg_rep__3_0),
        .I3(\ap_return_16_preg_reg[3] [2]),
        .O(\int_GOffset_reg[3]_0 [2]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \ap_return_16_preg[3]_i_1 
       (.I0(GOffset[3]),
        .I1(ap_done_reg),
        .I2(int_ap_start_reg_rep__3_0),
        .I3(\ap_return_16_preg_reg[3] [3]),
        .O(\int_GOffset_reg[3]_0 [3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_17_preg[0]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(BOffset[0]),
        .I3(\ap_return_17_preg_reg[9] [0]),
        .O(int_ap_start_reg_rep__4_6[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_17_preg[1]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(BOffset[1]),
        .I3(\ap_return_17_preg_reg[9] [1]),
        .O(int_ap_start_reg_rep__4_6[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_17_preg[2]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(BOffset[2]),
        .I3(\ap_return_17_preg_reg[9] [2]),
        .O(int_ap_start_reg_rep__4_6[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_17_preg[3]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(BOffset[3]),
        .I3(\ap_return_17_preg_reg[9] [3]),
        .O(int_ap_start_reg_rep__4_6[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_17_preg[4]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(BOffset[4]),
        .I3(\ap_return_17_preg_reg[9] [4]),
        .O(int_ap_start_reg_rep__4_6[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_17_preg[5]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(BOffset[5]),
        .I3(\ap_return_17_preg_reg[9] [5]),
        .O(int_ap_start_reg_rep__4_6[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_17_preg[6]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(BOffset[6]),
        .I3(\ap_return_17_preg_reg[9] [6]),
        .O(int_ap_start_reg_rep__4_6[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_17_preg[7]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(BOffset[7]),
        .I3(\ap_return_17_preg_reg[9] [7]),
        .O(int_ap_start_reg_rep__4_6[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_17_preg[8]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(BOffset[8]),
        .I3(\ap_return_17_preg_reg[9] [8]),
        .O(int_ap_start_reg_rep__4_6[8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_17_preg[9]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(BOffset[9]),
        .I3(\ap_return_17_preg_reg[9] [9]),
        .O(int_ap_start_reg_rep__4_6[9]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_18_preg[0]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClampMin[0]),
        .I3(\ap_return_18_preg_reg[7] [0]),
        .O(int_ap_start_reg_rep__4_5[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_18_preg[1]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClampMin[1]),
        .I3(\ap_return_18_preg_reg[7] [1]),
        .O(int_ap_start_reg_rep__4_5[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_18_preg[2]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClampMin[2]),
        .I3(\ap_return_18_preg_reg[7] [2]),
        .O(int_ap_start_reg_rep__4_5[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_18_preg[3]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClampMin[3]),
        .I3(\ap_return_18_preg_reg[7] [3]),
        .O(int_ap_start_reg_rep__4_5[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_18_preg[4]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClampMin[4]),
        .I3(\ap_return_18_preg_reg[7] [4]),
        .O(int_ap_start_reg_rep__4_5[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_18_preg[5]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClampMin[5]),
        .I3(\ap_return_18_preg_reg[7] [5]),
        .O(int_ap_start_reg_rep__4_5[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_18_preg[6]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClampMin[6]),
        .I3(\ap_return_18_preg_reg[7] [6]),
        .O(int_ap_start_reg_rep__4_5[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_18_preg[7]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClampMin[7]),
        .I3(\ap_return_18_preg_reg[7] [7]),
        .O(int_ap_start_reg_rep__4_5[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_19_preg[0]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClipMax[0]),
        .I3(\ap_return_19_preg_reg[7] [0]),
        .O(int_ap_start_reg_rep__4_4[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_19_preg[1]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClipMax[1]),
        .I3(\ap_return_19_preg_reg[7] [1]),
        .O(int_ap_start_reg_rep__4_4[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_19_preg[2]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClipMax[2]),
        .I3(\ap_return_19_preg_reg[7] [2]),
        .O(int_ap_start_reg_rep__4_4[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_19_preg[3]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClipMax[3]),
        .I3(\ap_return_19_preg_reg[7] [3]),
        .O(int_ap_start_reg_rep__4_4[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_19_preg[4]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClipMax[4]),
        .I3(\ap_return_19_preg_reg[7] [4]),
        .O(int_ap_start_reg_rep__4_4[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_19_preg[5]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClipMax[5]),
        .I3(\ap_return_19_preg_reg[7] [5]),
        .O(int_ap_start_reg_rep__4_4[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_19_preg[6]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClipMax[6]),
        .I3(\ap_return_19_preg_reg[7] [6]),
        .O(int_ap_start_reg_rep__4_4[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_19_preg[7]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClipMax[7]),
        .I3(\ap_return_19_preg_reg[7] [7]),
        .O(int_ap_start_reg_rep__4_4[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_20_preg[0]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K11_2[0]),
        .I3(\ap_return_20_preg_reg[15] [0]),
        .O(int_ap_start_reg_rep__3_3[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_20_preg[10]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K11_2[10]),
        .I3(\ap_return_20_preg_reg[15] [10]),
        .O(int_ap_start_reg_rep__3_3[10]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_20_preg[11]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K11_2[11]),
        .I3(\ap_return_20_preg_reg[15] [11]),
        .O(int_ap_start_reg_rep__3_3[11]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_20_preg[12]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K11_2[12]),
        .I3(\ap_return_20_preg_reg[15] [12]),
        .O(int_ap_start_reg_rep__3_3[12]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_20_preg[13]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K11_2[13]),
        .I3(\ap_return_20_preg_reg[15] [13]),
        .O(int_ap_start_reg_rep__3_3[13]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_20_preg[14]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K11_2[14]),
        .I3(\ap_return_20_preg_reg[15] [14]),
        .O(int_ap_start_reg_rep__3_3[14]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_20_preg[15]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K11_2[15]),
        .I3(\ap_return_20_preg_reg[15] [15]),
        .O(int_ap_start_reg_rep__3_3[15]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_20_preg[1]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K11_2[1]),
        .I3(\ap_return_20_preg_reg[15] [1]),
        .O(int_ap_start_reg_rep__3_3[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_20_preg[2]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K11_2[2]),
        .I3(\ap_return_20_preg_reg[15] [2]),
        .O(int_ap_start_reg_rep__3_3[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_20_preg[3]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K11_2[3]),
        .I3(\ap_return_20_preg_reg[15] [3]),
        .O(int_ap_start_reg_rep__3_3[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_20_preg[4]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K11_2[4]),
        .I3(\ap_return_20_preg_reg[15] [4]),
        .O(int_ap_start_reg_rep__3_3[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_20_preg[5]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K11_2[5]),
        .I3(\ap_return_20_preg_reg[15] [5]),
        .O(int_ap_start_reg_rep__3_3[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_20_preg[6]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K11_2[6]),
        .I3(\ap_return_20_preg_reg[15] [6]),
        .O(int_ap_start_reg_rep__3_3[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_20_preg[7]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K11_2[7]),
        .I3(\ap_return_20_preg_reg[15] [7]),
        .O(int_ap_start_reg_rep__3_3[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_20_preg[8]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K11_2[8]),
        .I3(\ap_return_20_preg_reg[15] [8]),
        .O(int_ap_start_reg_rep__3_3[8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_20_preg[9]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K11_2[9]),
        .I3(\ap_return_20_preg_reg[15] [9]),
        .O(int_ap_start_reg_rep__3_3[9]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_21_preg[0]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K12_2[0]),
        .I3(\ap_return_21_preg_reg[15] [0]),
        .O(int_ap_start_reg_rep__3_2[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_21_preg[10]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K12_2[10]),
        .I3(\ap_return_21_preg_reg[15] [10]),
        .O(int_ap_start_reg_rep__3_2[10]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_21_preg[11]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K12_2[11]),
        .I3(\ap_return_21_preg_reg[15] [11]),
        .O(int_ap_start_reg_rep__3_2[11]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_21_preg[12]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K12_2[12]),
        .I3(\ap_return_21_preg_reg[15] [12]),
        .O(int_ap_start_reg_rep__3_2[12]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_21_preg[13]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K12_2[13]),
        .I3(\ap_return_21_preg_reg[15] [13]),
        .O(int_ap_start_reg_rep__3_2[13]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_21_preg[14]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K12_2[14]),
        .I3(\ap_return_21_preg_reg[15] [14]),
        .O(int_ap_start_reg_rep__3_2[14]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_21_preg[15]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K12_2[15]),
        .I3(\ap_return_21_preg_reg[15] [15]),
        .O(int_ap_start_reg_rep__3_2[15]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_21_preg[1]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K12_2[1]),
        .I3(\ap_return_21_preg_reg[15] [1]),
        .O(int_ap_start_reg_rep__3_2[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_21_preg[2]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K12_2[2]),
        .I3(\ap_return_21_preg_reg[15] [2]),
        .O(int_ap_start_reg_rep__3_2[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_21_preg[3]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K12_2[3]),
        .I3(\ap_return_21_preg_reg[15] [3]),
        .O(int_ap_start_reg_rep__3_2[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_21_preg[4]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K12_2[4]),
        .I3(\ap_return_21_preg_reg[15] [4]),
        .O(int_ap_start_reg_rep__3_2[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_21_preg[5]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K12_2[5]),
        .I3(\ap_return_21_preg_reg[15] [5]),
        .O(int_ap_start_reg_rep__3_2[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_21_preg[6]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K12_2[6]),
        .I3(\ap_return_21_preg_reg[15] [6]),
        .O(int_ap_start_reg_rep__3_2[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_21_preg[7]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K12_2[7]),
        .I3(\ap_return_21_preg_reg[15] [7]),
        .O(int_ap_start_reg_rep__3_2[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_21_preg[8]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K12_2[8]),
        .I3(\ap_return_21_preg_reg[15] [8]),
        .O(int_ap_start_reg_rep__3_2[8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_21_preg[9]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(K12_2[9]),
        .I3(\ap_return_21_preg_reg[15] [9]),
        .O(int_ap_start_reg_rep__3_2[9]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_22_preg[0]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K13_2[0]),
        .I3(\ap_return_22_preg_reg[15] [0]),
        .O(int_ap_start_reg_rep__2_3[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_22_preg[10]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K13_2[10]),
        .I3(\ap_return_22_preg_reg[15] [10]),
        .O(int_ap_start_reg_rep__2_3[10]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_22_preg[11]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K13_2[11]),
        .I3(\ap_return_22_preg_reg[15] [11]),
        .O(int_ap_start_reg_rep__2_3[11]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_22_preg[12]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K13_2[12]),
        .I3(\ap_return_22_preg_reg[15] [12]),
        .O(int_ap_start_reg_rep__2_3[12]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_22_preg[13]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K13_2[13]),
        .I3(\ap_return_22_preg_reg[15] [13]),
        .O(int_ap_start_reg_rep__2_3[13]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_22_preg[14]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K13_2[14]),
        .I3(\ap_return_22_preg_reg[15] [14]),
        .O(int_ap_start_reg_rep__2_3[14]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_22_preg[15]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K13_2[15]),
        .I3(\ap_return_22_preg_reg[15] [15]),
        .O(int_ap_start_reg_rep__2_3[15]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_22_preg[1]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K13_2[1]),
        .I3(\ap_return_22_preg_reg[15] [1]),
        .O(int_ap_start_reg_rep__2_3[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_22_preg[2]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K13_2[2]),
        .I3(\ap_return_22_preg_reg[15] [2]),
        .O(int_ap_start_reg_rep__2_3[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_22_preg[3]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K13_2[3]),
        .I3(\ap_return_22_preg_reg[15] [3]),
        .O(int_ap_start_reg_rep__2_3[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_22_preg[4]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K13_2[4]),
        .I3(\ap_return_22_preg_reg[15] [4]),
        .O(int_ap_start_reg_rep__2_3[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_22_preg[5]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K13_2[5]),
        .I3(\ap_return_22_preg_reg[15] [5]),
        .O(int_ap_start_reg_rep__2_3[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_22_preg[6]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K13_2[6]),
        .I3(\ap_return_22_preg_reg[15] [6]),
        .O(int_ap_start_reg_rep__2_3[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_22_preg[7]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K13_2[7]),
        .I3(\ap_return_22_preg_reg[15] [7]),
        .O(int_ap_start_reg_rep__2_3[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_22_preg[8]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K13_2[8]),
        .I3(\ap_return_22_preg_reg[15] [8]),
        .O(int_ap_start_reg_rep__2_3[8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_22_preg[9]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K13_2[9]),
        .I3(\ap_return_22_preg_reg[15] [9]),
        .O(int_ap_start_reg_rep__2_3[9]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_23_preg[0]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K21_2[0]),
        .I3(\ap_return_23_preg_reg[15] [0]),
        .O(int_ap_start_reg_rep__2_2[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_23_preg[10]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K21_2[10]),
        .I3(\ap_return_23_preg_reg[15] [10]),
        .O(int_ap_start_reg_rep__2_2[10]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_23_preg[11]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K21_2[11]),
        .I3(\ap_return_23_preg_reg[15] [11]),
        .O(int_ap_start_reg_rep__2_2[11]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_23_preg[12]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K21_2[12]),
        .I3(\ap_return_23_preg_reg[15] [12]),
        .O(int_ap_start_reg_rep__2_2[12]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_23_preg[13]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K21_2[13]),
        .I3(\ap_return_23_preg_reg[15] [13]),
        .O(int_ap_start_reg_rep__2_2[13]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_23_preg[14]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K21_2[14]),
        .I3(\ap_return_23_preg_reg[15] [14]),
        .O(int_ap_start_reg_rep__2_2[14]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_23_preg[15]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K21_2[15]),
        .I3(\ap_return_23_preg_reg[15] [15]),
        .O(int_ap_start_reg_rep__2_2[15]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_23_preg[1]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K21_2[1]),
        .I3(\ap_return_23_preg_reg[15] [1]),
        .O(int_ap_start_reg_rep__2_2[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_23_preg[2]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K21_2[2]),
        .I3(\ap_return_23_preg_reg[15] [2]),
        .O(int_ap_start_reg_rep__2_2[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_23_preg[3]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K21_2[3]),
        .I3(\ap_return_23_preg_reg[15] [3]),
        .O(int_ap_start_reg_rep__2_2[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_23_preg[4]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K21_2[4]),
        .I3(\ap_return_23_preg_reg[15] [4]),
        .O(int_ap_start_reg_rep__2_2[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_23_preg[5]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K21_2[5]),
        .I3(\ap_return_23_preg_reg[15] [5]),
        .O(int_ap_start_reg_rep__2_2[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_23_preg[6]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K21_2[6]),
        .I3(\ap_return_23_preg_reg[15] [6]),
        .O(int_ap_start_reg_rep__2_2[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_23_preg[7]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K21_2[7]),
        .I3(\ap_return_23_preg_reg[15] [7]),
        .O(int_ap_start_reg_rep__2_2[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_23_preg[8]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K21_2[8]),
        .I3(\ap_return_23_preg_reg[15] [8]),
        .O(int_ap_start_reg_rep__2_2[8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_23_preg[9]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K21_2[9]),
        .I3(\ap_return_23_preg_reg[15] [9]),
        .O(int_ap_start_reg_rep__2_2[9]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_24_preg[0]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K22_2[0]),
        .I3(\ap_return_24_preg_reg[15] [0]),
        .O(int_ap_start_reg_rep__2_0[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_24_preg[10]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K22_2[10]),
        .I3(\ap_return_24_preg_reg[15] [10]),
        .O(int_ap_start_reg_rep__2_0[10]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_24_preg[11]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K22_2[11]),
        .I3(\ap_return_24_preg_reg[15] [11]),
        .O(int_ap_start_reg_rep__2_0[11]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_24_preg[12]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K22_2[12]),
        .I3(\ap_return_24_preg_reg[15] [12]),
        .O(int_ap_start_reg_rep__2_0[12]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_24_preg[13]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K22_2[13]),
        .I3(\ap_return_24_preg_reg[15] [13]),
        .O(int_ap_start_reg_rep__2_0[13]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_24_preg[14]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K22_2[14]),
        .I3(\ap_return_24_preg_reg[15] [14]),
        .O(int_ap_start_reg_rep__2_0[14]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_24_preg[15]_i_1 
       (.I0(int_ap_start_reg_rep__2_1),
        .I1(ap_done_reg),
        .I2(K22_2[15]),
        .I3(\ap_return_24_preg_reg[15] [15]),
        .O(int_ap_start_reg_rep__2_0[15]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_24_preg[1]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K22_2[1]),
        .I3(\ap_return_24_preg_reg[15] [1]),
        .O(int_ap_start_reg_rep__2_0[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_24_preg[2]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K22_2[2]),
        .I3(\ap_return_24_preg_reg[15] [2]),
        .O(int_ap_start_reg_rep__2_0[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_24_preg[3]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K22_2[3]),
        .I3(\ap_return_24_preg_reg[15] [3]),
        .O(int_ap_start_reg_rep__2_0[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_24_preg[4]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K22_2[4]),
        .I3(\ap_return_24_preg_reg[15] [4]),
        .O(int_ap_start_reg_rep__2_0[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_24_preg[5]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K22_2[5]),
        .I3(\ap_return_24_preg_reg[15] [5]),
        .O(int_ap_start_reg_rep__2_0[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_24_preg[6]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K22_2[6]),
        .I3(\ap_return_24_preg_reg[15] [6]),
        .O(int_ap_start_reg_rep__2_0[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_24_preg[7]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K22_2[7]),
        .I3(\ap_return_24_preg_reg[15] [7]),
        .O(int_ap_start_reg_rep__2_0[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_24_preg[8]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K22_2[8]),
        .I3(\ap_return_24_preg_reg[15] [8]),
        .O(int_ap_start_reg_rep__2_0[8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_24_preg[9]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K22_2[9]),
        .I3(\ap_return_24_preg_reg[15] [9]),
        .O(int_ap_start_reg_rep__2_0[9]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_25_preg[0]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K23_2[0]),
        .I3(\ap_return_25_preg_reg[15] [0]),
        .O(int_ap_start_reg_rep__1_2[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_25_preg[10]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K23_2[10]),
        .I3(\ap_return_25_preg_reg[15] [10]),
        .O(int_ap_start_reg_rep__1_2[10]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_25_preg[11]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K23_2[11]),
        .I3(\ap_return_25_preg_reg[15] [11]),
        .O(int_ap_start_reg_rep__1_2[11]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_25_preg[12]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K23_2[12]),
        .I3(\ap_return_25_preg_reg[15] [12]),
        .O(int_ap_start_reg_rep__1_2[12]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_25_preg[13]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K23_2[13]),
        .I3(\ap_return_25_preg_reg[15] [13]),
        .O(int_ap_start_reg_rep__1_2[13]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_25_preg[14]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K23_2[14]),
        .I3(\ap_return_25_preg_reg[15] [14]),
        .O(int_ap_start_reg_rep__1_2[14]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_25_preg[15]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K23_2[15]),
        .I3(\ap_return_25_preg_reg[15] [15]),
        .O(int_ap_start_reg_rep__1_2[15]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_25_preg[1]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K23_2[1]),
        .I3(\ap_return_25_preg_reg[15] [1]),
        .O(int_ap_start_reg_rep__1_2[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_25_preg[2]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K23_2[2]),
        .I3(\ap_return_25_preg_reg[15] [2]),
        .O(int_ap_start_reg_rep__1_2[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_25_preg[3]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K23_2[3]),
        .I3(\ap_return_25_preg_reg[15] [3]),
        .O(int_ap_start_reg_rep__1_2[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_25_preg[4]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K23_2[4]),
        .I3(\ap_return_25_preg_reg[15] [4]),
        .O(int_ap_start_reg_rep__1_2[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_25_preg[5]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K23_2[5]),
        .I3(\ap_return_25_preg_reg[15] [5]),
        .O(int_ap_start_reg_rep__1_2[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_25_preg[6]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K23_2[6]),
        .I3(\ap_return_25_preg_reg[15] [6]),
        .O(int_ap_start_reg_rep__1_2[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_25_preg[7]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K23_2[7]),
        .I3(\ap_return_25_preg_reg[15] [7]),
        .O(int_ap_start_reg_rep__1_2[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_25_preg[8]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K23_2[8]),
        .I3(\ap_return_25_preg_reg[15] [8]),
        .O(int_ap_start_reg_rep__1_2[8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_25_preg[9]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K23_2[9]),
        .I3(\ap_return_25_preg_reg[15] [9]),
        .O(int_ap_start_reg_rep__1_2[9]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_26_preg[0]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K31_2[0]),
        .I3(\ap_return_26_preg_reg[15] [0]),
        .O(int_ap_start_reg_rep__1_0[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_26_preg[10]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K31_2[10]),
        .I3(\ap_return_26_preg_reg[15] [10]),
        .O(int_ap_start_reg_rep__1_0[10]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_26_preg[11]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K31_2[11]),
        .I3(\ap_return_26_preg_reg[15] [11]),
        .O(int_ap_start_reg_rep__1_0[11]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_26_preg[12]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K31_2[12]),
        .I3(\ap_return_26_preg_reg[15] [12]),
        .O(int_ap_start_reg_rep__1_0[12]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_26_preg[13]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K31_2[13]),
        .I3(\ap_return_26_preg_reg[15] [13]),
        .O(int_ap_start_reg_rep__1_0[13]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_26_preg[14]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K31_2[14]),
        .I3(\ap_return_26_preg_reg[15] [14]),
        .O(int_ap_start_reg_rep__1_0[14]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_26_preg[15]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K31_2[15]),
        .I3(\ap_return_26_preg_reg[15] [15]),
        .O(int_ap_start_reg_rep__1_0[15]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_26_preg[1]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K31_2[1]),
        .I3(\ap_return_26_preg_reg[15] [1]),
        .O(int_ap_start_reg_rep__1_0[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_26_preg[2]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K31_2[2]),
        .I3(\ap_return_26_preg_reg[15] [2]),
        .O(int_ap_start_reg_rep__1_0[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_26_preg[3]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K31_2[3]),
        .I3(\ap_return_26_preg_reg[15] [3]),
        .O(int_ap_start_reg_rep__1_0[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_26_preg[4]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K31_2[4]),
        .I3(\ap_return_26_preg_reg[15] [4]),
        .O(int_ap_start_reg_rep__1_0[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_26_preg[5]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K31_2[5]),
        .I3(\ap_return_26_preg_reg[15] [5]),
        .O(int_ap_start_reg_rep__1_0[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_26_preg[6]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K31_2[6]),
        .I3(\ap_return_26_preg_reg[15] [6]),
        .O(int_ap_start_reg_rep__1_0[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_26_preg[7]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K31_2[7]),
        .I3(\ap_return_26_preg_reg[15] [7]),
        .O(int_ap_start_reg_rep__1_0[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_26_preg[8]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K31_2[8]),
        .I3(\ap_return_26_preg_reg[15] [8]),
        .O(int_ap_start_reg_rep__1_0[8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_26_preg[9]_i_1 
       (.I0(int_ap_start_reg_rep__1_1),
        .I1(ap_done_reg),
        .I2(K31_2[9]),
        .I3(\ap_return_26_preg_reg[15] [9]),
        .O(int_ap_start_reg_rep__1_0[9]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_27_preg[0]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K32_2[0]),
        .I3(\ap_return_27_preg_reg[15] [0]),
        .O(int_ap_start_reg_rep__0_3[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_27_preg[10]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K32_2[10]),
        .I3(\ap_return_27_preg_reg[15] [10]),
        .O(int_ap_start_reg_rep__0_3[10]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_27_preg[11]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K32_2[11]),
        .I3(\ap_return_27_preg_reg[15] [11]),
        .O(int_ap_start_reg_rep__0_3[11]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_27_preg[12]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K32_2[12]),
        .I3(\ap_return_27_preg_reg[15] [12]),
        .O(int_ap_start_reg_rep__0_3[12]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_27_preg[13]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K32_2[13]),
        .I3(\ap_return_27_preg_reg[15] [13]),
        .O(int_ap_start_reg_rep__0_3[13]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_27_preg[14]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K32_2[14]),
        .I3(\ap_return_27_preg_reg[15] [14]),
        .O(int_ap_start_reg_rep__0_3[14]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_27_preg[15]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K32_2[15]),
        .I3(\ap_return_27_preg_reg[15] [15]),
        .O(int_ap_start_reg_rep__0_3[15]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_27_preg[1]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K32_2[1]),
        .I3(\ap_return_27_preg_reg[15] [1]),
        .O(int_ap_start_reg_rep__0_3[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_27_preg[2]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K32_2[2]),
        .I3(\ap_return_27_preg_reg[15] [2]),
        .O(int_ap_start_reg_rep__0_3[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_27_preg[3]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K32_2[3]),
        .I3(\ap_return_27_preg_reg[15] [3]),
        .O(int_ap_start_reg_rep__0_3[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_27_preg[4]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K32_2[4]),
        .I3(\ap_return_27_preg_reg[15] [4]),
        .O(int_ap_start_reg_rep__0_3[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_27_preg[5]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K32_2[5]),
        .I3(\ap_return_27_preg_reg[15] [5]),
        .O(int_ap_start_reg_rep__0_3[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_27_preg[6]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K32_2[6]),
        .I3(\ap_return_27_preg_reg[15] [6]),
        .O(int_ap_start_reg_rep__0_3[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_27_preg[7]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K32_2[7]),
        .I3(\ap_return_27_preg_reg[15] [7]),
        .O(int_ap_start_reg_rep__0_3[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_27_preg[8]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K32_2[8]),
        .I3(\ap_return_27_preg_reg[15] [8]),
        .O(int_ap_start_reg_rep__0_3[8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_27_preg[9]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K32_2[9]),
        .I3(\ap_return_27_preg_reg[15] [9]),
        .O(int_ap_start_reg_rep__0_3[9]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_28_preg[0]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K33_2[0]),
        .I3(\ap_return_28_preg_reg[15] [0]),
        .O(int_ap_start_reg_rep__0_2[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_28_preg[10]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K33_2[10]),
        .I3(\ap_return_28_preg_reg[15] [10]),
        .O(int_ap_start_reg_rep__0_2[10]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_28_preg[11]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K33_2[11]),
        .I3(\ap_return_28_preg_reg[15] [11]),
        .O(int_ap_start_reg_rep__0_2[11]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_28_preg[12]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K33_2[12]),
        .I3(\ap_return_28_preg_reg[15] [12]),
        .O(int_ap_start_reg_rep__0_2[12]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_28_preg[13]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K33_2[13]),
        .I3(\ap_return_28_preg_reg[15] [13]),
        .O(int_ap_start_reg_rep__0_2[13]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_28_preg[14]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K33_2[14]),
        .I3(\ap_return_28_preg_reg[15] [14]),
        .O(int_ap_start_reg_rep__0_2[14]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_28_preg[15]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K33_2[15]),
        .I3(\ap_return_28_preg_reg[15] [15]),
        .O(int_ap_start_reg_rep__0_2[15]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_28_preg[1]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K33_2[1]),
        .I3(\ap_return_28_preg_reg[15] [1]),
        .O(int_ap_start_reg_rep__0_2[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_28_preg[2]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K33_2[2]),
        .I3(\ap_return_28_preg_reg[15] [2]),
        .O(int_ap_start_reg_rep__0_2[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_28_preg[3]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K33_2[3]),
        .I3(\ap_return_28_preg_reg[15] [3]),
        .O(int_ap_start_reg_rep__0_2[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_28_preg[4]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K33_2[4]),
        .I3(\ap_return_28_preg_reg[15] [4]),
        .O(int_ap_start_reg_rep__0_2[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_28_preg[5]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K33_2[5]),
        .I3(\ap_return_28_preg_reg[15] [5]),
        .O(int_ap_start_reg_rep__0_2[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_28_preg[6]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K33_2[6]),
        .I3(\ap_return_28_preg_reg[15] [6]),
        .O(int_ap_start_reg_rep__0_2[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_28_preg[7]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K33_2[7]),
        .I3(\ap_return_28_preg_reg[15] [7]),
        .O(int_ap_start_reg_rep__0_2[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_28_preg[8]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K33_2[8]),
        .I3(\ap_return_28_preg_reg[15] [8]),
        .O(int_ap_start_reg_rep__0_2[8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_28_preg[9]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(K33_2[9]),
        .I3(\ap_return_28_preg_reg[15] [9]),
        .O(int_ap_start_reg_rep__0_2[9]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_29_preg[0]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(ROffset_2[0]),
        .I3(\ap_return_29_preg_reg[9] [0]),
        .O(int_ap_start_reg_rep__0_0[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_29_preg[1]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(ROffset_2[1]),
        .I3(\ap_return_29_preg_reg[9] [1]),
        .O(int_ap_start_reg_rep__0_0[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_29_preg[2]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(ROffset_2[2]),
        .I3(\ap_return_29_preg_reg[9] [2]),
        .O(int_ap_start_reg_rep__0_0[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_29_preg[3]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(ROffset_2[3]),
        .I3(\ap_return_29_preg_reg[9] [3]),
        .O(int_ap_start_reg_rep__0_0[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_29_preg[4]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(ROffset_2[4]),
        .I3(\ap_return_29_preg_reg[9] [4]),
        .O(int_ap_start_reg_rep__0_0[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_29_preg[5]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(ROffset_2[5]),
        .I3(\ap_return_29_preg_reg[9] [5]),
        .O(int_ap_start_reg_rep__0_0[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_29_preg[6]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(ROffset_2[6]),
        .I3(\ap_return_29_preg_reg[9] [6]),
        .O(int_ap_start_reg_rep__0_0[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_29_preg[7]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(ROffset_2[7]),
        .I3(\ap_return_29_preg_reg[9] [7]),
        .O(int_ap_start_reg_rep__0_0[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_29_preg[8]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(ROffset_2[8]),
        .I3(\ap_return_29_preg_reg[9] [8]),
        .O(int_ap_start_reg_rep__0_0[8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_29_preg[9]_i_1 
       (.I0(int_ap_start_reg_rep__0_1),
        .I1(ap_done_reg),
        .I2(ROffset_2[9]),
        .I3(\ap_return_29_preg_reg[9] [9]),
        .O(int_ap_start_reg_rep__0_0[9]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_30_preg[0]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(GOffset_2[0]),
        .I3(\ap_return_30_preg_reg[9] [0]),
        .O(int_ap_start_reg_rep__3_1[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_30_preg[1]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(GOffset_2[1]),
        .I3(\ap_return_30_preg_reg[9] [1]),
        .O(int_ap_start_reg_rep__3_1[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_30_preg[2]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(GOffset_2[2]),
        .I3(\ap_return_30_preg_reg[9] [2]),
        .O(int_ap_start_reg_rep__3_1[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_30_preg[3]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(GOffset_2[3]),
        .I3(\ap_return_30_preg_reg[9] [3]),
        .O(int_ap_start_reg_rep__3_1[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_30_preg[4]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(GOffset_2[4]),
        .I3(\ap_return_30_preg_reg[9] [4]),
        .O(int_ap_start_reg_rep__3_1[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_30_preg[5]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(GOffset_2[5]),
        .I3(\ap_return_30_preg_reg[9] [5]),
        .O(int_ap_start_reg_rep__3_1[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_30_preg[6]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(GOffset_2[6]),
        .I3(\ap_return_30_preg_reg[9] [6]),
        .O(int_ap_start_reg_rep__3_1[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_30_preg[7]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(GOffset_2[7]),
        .I3(\ap_return_30_preg_reg[9] [7]),
        .O(int_ap_start_reg_rep__3_1[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_30_preg[8]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(GOffset_2[8]),
        .I3(\ap_return_30_preg_reg[9] [8]),
        .O(int_ap_start_reg_rep__3_1[8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_30_preg[9]_i_1 
       (.I0(int_ap_start_reg_rep__3_0),
        .I1(ap_done_reg),
        .I2(GOffset_2[9]),
        .I3(\ap_return_30_preg_reg[9] [9]),
        .O(int_ap_start_reg_rep__3_1[9]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_31_preg[0]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(BOffset_2[0]),
        .I3(\ap_return_31_preg_reg[9] [0]),
        .O(int_ap_start_reg_rep__4_3[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_31_preg[1]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(BOffset_2[1]),
        .I3(\ap_return_31_preg_reg[9] [1]),
        .O(int_ap_start_reg_rep__4_3[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_31_preg[2]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(BOffset_2[2]),
        .I3(\ap_return_31_preg_reg[9] [2]),
        .O(int_ap_start_reg_rep__4_3[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_31_preg[3]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(BOffset_2[3]),
        .I3(\ap_return_31_preg_reg[9] [3]),
        .O(int_ap_start_reg_rep__4_3[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_31_preg[4]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(BOffset_2[4]),
        .I3(\ap_return_31_preg_reg[9] [4]),
        .O(int_ap_start_reg_rep__4_3[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_31_preg[5]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(BOffset_2[5]),
        .I3(\ap_return_31_preg_reg[9] [5]),
        .O(int_ap_start_reg_rep__4_3[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_31_preg[6]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(BOffset_2[6]),
        .I3(\ap_return_31_preg_reg[9] [6]),
        .O(int_ap_start_reg_rep__4_3[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_31_preg[7]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(BOffset_2[7]),
        .I3(\ap_return_31_preg_reg[9] [7]),
        .O(int_ap_start_reg_rep__4_3[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_31_preg[8]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(BOffset_2[8]),
        .I3(\ap_return_31_preg_reg[9] [8]),
        .O(int_ap_start_reg_rep__4_3[8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_31_preg[9]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(BOffset_2[9]),
        .I3(\ap_return_31_preg_reg[9] [9]),
        .O(int_ap_start_reg_rep__4_3[9]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_32_preg[0]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClampMin_2[0]),
        .I3(\ap_return_32_preg_reg[7] [0]),
        .O(int_ap_start_reg_rep__4_2[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_32_preg[1]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClampMin_2[1]),
        .I3(\ap_return_32_preg_reg[7] [1]),
        .O(int_ap_start_reg_rep__4_2[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_32_preg[2]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClampMin_2[2]),
        .I3(\ap_return_32_preg_reg[7] [2]),
        .O(int_ap_start_reg_rep__4_2[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_32_preg[3]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClampMin_2[3]),
        .I3(\ap_return_32_preg_reg[7] [3]),
        .O(int_ap_start_reg_rep__4_2[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_32_preg[4]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClampMin_2[4]),
        .I3(\ap_return_32_preg_reg[7] [4]),
        .O(int_ap_start_reg_rep__4_2[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_32_preg[5]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClampMin_2[5]),
        .I3(\ap_return_32_preg_reg[7] [5]),
        .O(int_ap_start_reg_rep__4_2[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_32_preg[6]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClampMin_2[6]),
        .I3(\ap_return_32_preg_reg[7] [6]),
        .O(int_ap_start_reg_rep__4_2[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_32_preg[7]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClampMin_2[7]),
        .I3(\ap_return_32_preg_reg[7] [7]),
        .O(int_ap_start_reg_rep__4_2[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_33_preg[0]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClipMax_2[0]),
        .I3(\ap_return_33_preg_reg[7] [0]),
        .O(int_ap_start_reg_rep__4_0[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_33_preg[1]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClipMax_2[1]),
        .I3(\ap_return_33_preg_reg[7] [1]),
        .O(int_ap_start_reg_rep__4_0[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_33_preg[2]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClipMax_2[2]),
        .I3(\ap_return_33_preg_reg[7] [2]),
        .O(int_ap_start_reg_rep__4_0[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_33_preg[3]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClipMax_2[3]),
        .I3(\ap_return_33_preg_reg[7] [3]),
        .O(int_ap_start_reg_rep__4_0[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_33_preg[4]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClipMax_2[4]),
        .I3(\ap_return_33_preg_reg[7] [4]),
        .O(int_ap_start_reg_rep__4_0[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_33_preg[5]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClipMax_2[5]),
        .I3(\ap_return_33_preg_reg[7] [5]),
        .O(int_ap_start_reg_rep__4_0[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_33_preg[6]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClipMax_2[6]),
        .I3(\ap_return_33_preg_reg[7] [6]),
        .O(int_ap_start_reg_rep__4_0[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_33_preg[7]_i_1 
       (.I0(int_ap_start_reg_rep__4_1),
        .I1(ap_done_reg),
        .I2(ClipMax_2[7]),
        .I3(\ap_return_33_preg_reg[7] [7]),
        .O(int_ap_start_reg_rep__4_0[7]));
  LUT6 #(
    .INIT(64'hFEFFFFFF54550000)) 
    \ap_return_34_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(InVideoFormat[7]),
        .I2(\ap_return_34_preg[0]_i_2_n_5 ),
        .I3(InVideoFormat[0]),
        .I4(int_ap_start_reg_rep_0),
        .I5(ap_return_34_preg),
        .O(Block_entry3_proc_U0_ap_return_34));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_return_34_preg[0]_i_2 
       (.I0(InVideoFormat[5]),
        .I1(InVideoFormat[3]),
        .I2(InVideoFormat[2]),
        .I3(InVideoFormat[1]),
        .I4(InVideoFormat[4]),
        .I5(InVideoFormat[6]),
        .O(\ap_return_34_preg[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF54550000)) 
    \ap_return_35_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(OutVideoFormat[7]),
        .I2(\ap_return_35_preg[0]_i_2_n_5 ),
        .I3(OutVideoFormat[0]),
        .I4(int_ap_start_reg_rep_0),
        .I5(ap_return_35_preg),
        .O(if_din));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_return_35_preg[0]_i_2 
       (.I0(OutVideoFormat[5]),
        .I1(OutVideoFormat[3]),
        .I2(OutVideoFormat[2]),
        .I3(OutVideoFormat[1]),
        .I4(OutVideoFormat[4]),
        .I5(OutVideoFormat[6]),
        .O(\ap_return_35_preg[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFEFF5400)) 
    \ap_return_36_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_34_preg[0]_i_2_n_5 ),
        .I2(InVideoFormat[7]),
        .I3(int_ap_start_reg_rep_0),
        .I4(ap_return_36_preg),
        .O(Block_entry3_proc_U0_ap_return_36));
  LUT5 #(
    .INIT(32'hFEFF5400)) 
    \ap_return_37_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_35_preg[0]_i_2_n_5 ),
        .I2(OutVideoFormat[7]),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_return_37_preg),
        .O(ap_done_reg_reg));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_38_preg[0]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(width[0]),
        .I3(\SRL_SIG_reg[0][11]_0 [0]),
        .O(int_ap_start_reg_rep_1[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_38_preg[10]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(width[10]),
        .I3(\SRL_SIG_reg[0][11]_0 [10]),
        .O(int_ap_start_reg_rep_1[10]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_38_preg[11]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(width[11]),
        .I3(\SRL_SIG_reg[0][11]_0 [11]),
        .O(int_ap_start_reg_rep_1[11]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_38_preg[1]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(width[1]),
        .I3(\SRL_SIG_reg[0][11]_0 [1]),
        .O(int_ap_start_reg_rep_1[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_38_preg[2]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(width[2]),
        .I3(\SRL_SIG_reg[0][11]_0 [2]),
        .O(int_ap_start_reg_rep_1[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_38_preg[3]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(width[3]),
        .I3(\SRL_SIG_reg[0][11]_0 [3]),
        .O(int_ap_start_reg_rep_1[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_38_preg[4]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(width[4]),
        .I3(\SRL_SIG_reg[0][11]_0 [4]),
        .O(int_ap_start_reg_rep_1[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_38_preg[5]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(width[5]),
        .I3(\SRL_SIG_reg[0][11]_0 [5]),
        .O(int_ap_start_reg_rep_1[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_38_preg[6]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(width[6]),
        .I3(\SRL_SIG_reg[0][11]_0 [6]),
        .O(int_ap_start_reg_rep_1[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_38_preg[7]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(width[7]),
        .I3(\SRL_SIG_reg[0][11]_0 [7]),
        .O(int_ap_start_reg_rep_1[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_38_preg[8]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(width[8]),
        .I3(\SRL_SIG_reg[0][11]_0 [8]),
        .O(int_ap_start_reg_rep_1[8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_38_preg[9]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(width[9]),
        .I3(\SRL_SIG_reg[0][11]_0 [9]),
        .O(int_ap_start_reg_rep_1[9]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_39_preg[0]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(height[0]),
        .I3(\SRL_SIG_reg[0][11] [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_39_preg[10]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(height[10]),
        .I3(\SRL_SIG_reg[0][11] [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_39_preg[11]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(height[11]),
        .I3(\SRL_SIG_reg[0][11] [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_39_preg[1]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(height[1]),
        .I3(\SRL_SIG_reg[0][11] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_39_preg[2]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(height[2]),
        .I3(\SRL_SIG_reg[0][11] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_39_preg[3]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(height[3]),
        .I3(\SRL_SIG_reg[0][11] [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_39_preg[4]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(height[4]),
        .I3(\SRL_SIG_reg[0][11] [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_39_preg[5]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(height[5]),
        .I3(\SRL_SIG_reg[0][11] [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_39_preg[6]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(height[6]),
        .I3(\SRL_SIG_reg[0][11] [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_39_preg[7]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(height[7]),
        .I3(\SRL_SIG_reg[0][11] [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_39_preg[8]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(height[8]),
        .I3(\SRL_SIG_reg[0][11] [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \ap_return_39_preg[9]_i_1 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(height[9]),
        .I3(\SRL_SIG_reg[0][11] [9]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel_i_1
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(bPassThru_420_In_loc_channel_full_n),
        .I3(ap_sync_reg_channel_write_bPassThru_420_In_loc_channel),
        .O(ap_sync_channel_write_bPassThru_420_In_loc_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel_i_1
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(bPassThru_420_Out_loc_channel_full_n),
        .I3(ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel),
        .O(ap_sync_channel_write_bPassThru_420_Out_loc_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_i_2
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(bPassThru_422_or_420_In_loc_channel_full_n),
        .I3(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .O(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_i_1
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(bPassThru_422_or_420_Out_loc_channel_full_n),
        .I3(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg),
        .O(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_36_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_5),
        .O(auto_restart_status_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_5),
        .Q(auto_restart_status_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[0]),
        .O(int_BOffset0[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[1]),
        .O(int_BOffset0[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[2]),
        .O(int_BOffset0[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[3]),
        .O(int_BOffset0[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[4]),
        .O(int_BOffset0[4]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[5]),
        .O(int_BOffset0[5]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[6]),
        .O(int_BOffset0[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[7]),
        .O(int_BOffset0[7]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset[8]),
        .O(int_BOffset0[8]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \int_BOffset[9]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\int_InVideoFormat[7]_i_3_n_5 ),
        .O(\int_BOffset[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[9]_i_2 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset[9]),
        .O(int_BOffset0[9]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[0]),
        .O(int_BOffset_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[1]),
        .O(int_BOffset_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[2]),
        .O(int_BOffset_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[3]),
        .O(int_BOffset_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[4]),
        .O(int_BOffset_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[5]),
        .O(int_BOffset_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[6]),
        .O(int_BOffset_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset_2[7]),
        .O(int_BOffset_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset_2[8]),
        .O(int_BOffset_20[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \int_BOffset_2[9]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_GOffset_2[9]_i_3_n_5 ),
        .O(\int_BOffset_2[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset_2[9]_i_2 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset_2[9]),
        .O(int_BOffset_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[9]_i_1_n_5 ),
        .D(int_BOffset_20[0]),
        .Q(BOffset_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[9]_i_1_n_5 ),
        .D(int_BOffset_20[1]),
        .Q(BOffset_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[9]_i_1_n_5 ),
        .D(int_BOffset_20[2]),
        .Q(BOffset_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[9]_i_1_n_5 ),
        .D(int_BOffset_20[3]),
        .Q(BOffset_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[9]_i_1_n_5 ),
        .D(int_BOffset_20[4]),
        .Q(BOffset_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[9]_i_1_n_5 ),
        .D(int_BOffset_20[5]),
        .Q(BOffset_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[9]_i_1_n_5 ),
        .D(int_BOffset_20[6]),
        .Q(BOffset_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[9]_i_1_n_5 ),
        .D(int_BOffset_20[7]),
        .Q(BOffset_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[9]_i_1_n_5 ),
        .D(int_BOffset_20[8]),
        .Q(BOffset_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_BOffset_2[9]_i_1_n_5 ),
        .D(int_BOffset_20[9]),
        .Q(BOffset_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[0] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[0]),
        .Q(BOffset[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[1] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[1]),
        .Q(BOffset[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[2] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[2]),
        .Q(BOffset[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[3] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[3]),
        .Q(BOffset[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[4] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[4]),
        .Q(BOffset[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[5] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[5]),
        .Q(BOffset[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[6] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[6]),
        .Q(BOffset[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[7] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[7]),
        .Q(BOffset[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[8] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[8]),
        .Q(BOffset[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[9] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[9]),
        .Q(BOffset[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[0]),
        .O(int_ClampMin0[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[1]),
        .O(int_ClampMin0[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[2]),
        .O(int_ClampMin0[2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[3]),
        .O(int_ClampMin0[3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[4]),
        .O(int_ClampMin0[4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[5]),
        .O(int_ClampMin0[5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[6]),
        .O(int_ClampMin0[6]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \int_ClampMin[7]_i_1 
       (.I0(\int_InVideoFormat[7]_i_3_n_5 ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_ClampMin[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[7]),
        .O(int_ClampMin0[7]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[0]),
        .O(int_ClampMin_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[1]),
        .O(int_ClampMin_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[2]),
        .O(int_ClampMin_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[3]),
        .O(int_ClampMin_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[4]),
        .O(int_ClampMin_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[5]),
        .O(int_ClampMin_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[6]),
        .O(int_ClampMin_20[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_ClampMin_2[7]_i_1 
       (.I0(\int_ClampMin_2[7]_i_3_n_5 ),
        .I1(\waddr_reg_n_5_[3] ),
        .O(\int_ClampMin_2[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin_2[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin_2[7]),
        .O(int_ClampMin_20[7]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \int_ClampMin_2[7]_i_3 
       (.I0(\waddr_reg_n_5_[7] ),
        .I1(\waddr_reg_n_5_[6] ),
        .I2(\waddr_reg_n_5_[8] ),
        .I3(\int_K33_2[15]_i_4_n_5 ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_ClampMin_2[7]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[7]_i_1_n_5 ),
        .D(int_ClampMin_20[0]),
        .Q(ClampMin_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[7]_i_1_n_5 ),
        .D(int_ClampMin_20[1]),
        .Q(ClampMin_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[7]_i_1_n_5 ),
        .D(int_ClampMin_20[2]),
        .Q(ClampMin_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[7]_i_1_n_5 ),
        .D(int_ClampMin_20[3]),
        .Q(ClampMin_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[7]_i_1_n_5 ),
        .D(int_ClampMin_20[4]),
        .Q(ClampMin_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[7]_i_1_n_5 ),
        .D(int_ClampMin_20[5]),
        .Q(ClampMin_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[7]_i_1_n_5 ),
        .D(int_ClampMin_20[6]),
        .Q(ClampMin_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_ClampMin_2[7]_i_1_n_5 ),
        .D(int_ClampMin_20[7]),
        .Q(ClampMin_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[0] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[0]),
        .Q(ClampMin[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[1] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[1]),
        .Q(ClampMin[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[2] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[2]),
        .Q(ClampMin[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[3] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[3]),
        .Q(ClampMin[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[4] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[4]),
        .Q(ClampMin[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[5] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[5]),
        .Q(ClampMin[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[6] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[6]),
        .Q(ClampMin[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[7] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[7]),
        .Q(ClampMin[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[0]),
        .O(int_ClipMax0[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[1]),
        .O(int_ClipMax0[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[2]),
        .O(int_ClipMax0[2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[3]),
        .O(int_ClipMax0[3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[4]),
        .O(int_ClipMax0[4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[5]),
        .O(int_ClipMax0[5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[6]),
        .O(int_ClipMax0[6]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \int_ClipMax[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\int_InVideoFormat[7]_i_3_n_5 ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_ClipMax[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[7]),
        .O(int_ClipMax0[7]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[0]),
        .O(int_ClipMax_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[1]),
        .O(int_ClipMax_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[2]),
        .O(int_ClipMax_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[3]),
        .O(int_ClipMax_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[4]),
        .O(int_ClipMax_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[5]),
        .O(int_ClipMax_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[6]),
        .O(int_ClipMax_20[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \int_ClipMax_2[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_ClampMin_2[7]_i_3_n_5 ),
        .O(\int_ClipMax_2[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax_2[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax_2[7]),
        .O(int_ClipMax_20[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[7]_i_1_n_5 ),
        .D(int_ClipMax_20[0]),
        .Q(ClipMax_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[7]_i_1_n_5 ),
        .D(int_ClipMax_20[1]),
        .Q(ClipMax_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[7]_i_1_n_5 ),
        .D(int_ClipMax_20[2]),
        .Q(ClipMax_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[7]_i_1_n_5 ),
        .D(int_ClipMax_20[3]),
        .Q(ClipMax_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[7]_i_1_n_5 ),
        .D(int_ClipMax_20[4]),
        .Q(ClipMax_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[7]_i_1_n_5 ),
        .D(int_ClipMax_20[5]),
        .Q(ClipMax_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[7]_i_1_n_5 ),
        .D(int_ClipMax_20[6]),
        .Q(ClipMax_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_ClipMax_2[7]_i_1_n_5 ),
        .D(int_ClipMax_20[7]),
        .Q(ClipMax_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[0] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[0]),
        .Q(ClipMax[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[1] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[1]),
        .Q(ClipMax[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[2] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[2]),
        .Q(ClipMax[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[3] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[3]),
        .Q(ClipMax[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[4] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[4]),
        .Q(ClipMax[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[5] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[5]),
        .Q(ClipMax[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[6] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[6]),
        .Q(ClipMax[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[7] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[7]),
        .Q(ClipMax[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[0]),
        .O(int_ColEnd0[0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[10]),
        .O(int_ColEnd0[10]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[11]),
        .O(int_ColEnd0[11]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[12]),
        .O(int_ColEnd0[12]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[13]),
        .O(int_ColEnd0[13]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[14]),
        .O(int_ColEnd0[14]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \int_ColEnd[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\int_InVideoFormat[7]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_ColEnd[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[15]),
        .O(int_ColEnd0[15]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[1]),
        .O(int_ColEnd0[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[2]),
        .O(int_ColEnd0[2]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[3]),
        .O(int_ColEnd0[3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[4]),
        .O(int_ColEnd0[4]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[5]),
        .O(int_ColEnd0[5]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[6]),
        .O(int_ColEnd0[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColEnd[7]),
        .O(int_ColEnd0[7]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[8]),
        .O(int_ColEnd0[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColEnd[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColEnd[9]),
        .O(int_ColEnd0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[0] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[0]),
        .Q(ColEnd[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[10] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[10]),
        .Q(ColEnd[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[11] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[11]),
        .Q(ColEnd[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[12] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[12]),
        .Q(ColEnd[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[13] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[13]),
        .Q(ColEnd[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[14] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[14]),
        .Q(ColEnd[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[15] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[15]),
        .Q(ColEnd[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[1] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[1]),
        .Q(ColEnd[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[2] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[2]),
        .Q(ColEnd[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[3] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[3]),
        .Q(ColEnd[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[4] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[4]),
        .Q(ColEnd[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[5] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[5]),
        .Q(ColEnd[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[6] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[6]),
        .Q(ColEnd[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[7] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[7]),
        .Q(ColEnd[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[8] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[8]),
        .Q(ColEnd[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColEnd_reg[9] 
       (.C(ap_clk),
        .CE(\int_ColEnd[15]_i_1_n_5 ),
        .D(int_ColEnd0[9]),
        .Q(ColEnd[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[0]),
        .O(int_ColStart0[0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[10]),
        .O(int_ColStart0[10]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[11]),
        .O(int_ColStart0[11]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[12]),
        .O(int_ColStart0[12]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[13]),
        .O(int_ColStart0[13]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[14]),
        .O(int_ColStart0[14]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \int_ColStart[15]_i_1 
       (.I0(\waddr_reg_n_5_[6] ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\int_InVideoFormat[7]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_ColStart[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[15]),
        .O(int_ColStart0[15]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[1]),
        .O(int_ColStart0[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[2]),
        .O(int_ColStart0[2]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[3]),
        .O(int_ColStart0[3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[4]),
        .O(int_ColStart0[4]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[5]),
        .O(int_ColStart0[5]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[6]),
        .O(int_ColStart0[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColStart[7]),
        .O(int_ColStart0[7]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[8]),
        .O(int_ColStart0[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColStart[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ColStart[9]),
        .O(int_ColStart0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[0] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[0]),
        .Q(ColStart[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[10] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[10]),
        .Q(ColStart[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[11] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[11]),
        .Q(ColStart[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[12] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[12]),
        .Q(ColStart[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[13] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[13]),
        .Q(ColStart[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[14] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[14]),
        .Q(ColStart[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[15] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[15]),
        .Q(ColStart[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[1] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[1]),
        .Q(ColStart[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[2] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[2]),
        .Q(ColStart[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[3] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[3]),
        .Q(ColStart[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[4] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[4]),
        .Q(ColStart[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[5] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[5]),
        .Q(ColStart[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[6] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[6]),
        .Q(ColStart[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[7] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[7]),
        .Q(ColStart[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[8] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[8]),
        .Q(ColStart[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColStart_reg[9] 
       (.C(ap_clk),
        .CE(\int_ColStart[15]_i_1_n_5 ),
        .D(int_ColStart0[9]),
        .Q(ColStart[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[0]),
        .O(int_GOffset0[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[1]),
        .O(int_GOffset0[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[2]),
        .O(int_GOffset0[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[3]),
        .O(int_GOffset0[3]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_GOffset_reg[9]_0 [0]),
        .O(int_GOffset0[4]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_GOffset_reg[9]_0 [1]),
        .O(int_GOffset0[5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_GOffset_reg[9]_0 [2]),
        .O(int_GOffset0[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_GOffset_reg[9]_0 [3]),
        .O(int_GOffset0[7]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_GOffset_reg[9]_0 [4]),
        .O(int_GOffset0[8]));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \int_GOffset[9]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\int_InVideoFormat[7]_i_3_n_5 ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_GOffset[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[9]_i_2 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_GOffset_reg[9]_0 [5]),
        .O(int_GOffset0[9]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[0]),
        .O(int_GOffset_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[1]),
        .O(int_GOffset_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[2]),
        .O(int_GOffset_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[3]),
        .O(int_GOffset_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[4]),
        .O(int_GOffset_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[5]),
        .O(int_GOffset_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[6]),
        .O(int_GOffset_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset_2[7]),
        .O(int_GOffset_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset_2[8]),
        .O(int_GOffset_20[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_GOffset_2[9]_i_1 
       (.I0(\int_GOffset_2[9]_i_3_n_5 ),
        .I1(\waddr_reg_n_5_[3] ),
        .O(\int_GOffset_2[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset_2[9]_i_2 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset_2[9]),
        .O(int_GOffset_20[9]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \int_GOffset_2[9]_i_3 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\int_K33_2[15]_i_4_n_5 ),
        .I3(\waddr_reg_n_5_[8] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[7] ),
        .O(\int_GOffset_2[9]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[9]_i_1_n_5 ),
        .D(int_GOffset_20[0]),
        .Q(GOffset_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[9]_i_1_n_5 ),
        .D(int_GOffset_20[1]),
        .Q(GOffset_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[9]_i_1_n_5 ),
        .D(int_GOffset_20[2]),
        .Q(GOffset_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[9]_i_1_n_5 ),
        .D(int_GOffset_20[3]),
        .Q(GOffset_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[9]_i_1_n_5 ),
        .D(int_GOffset_20[4]),
        .Q(GOffset_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[9]_i_1_n_5 ),
        .D(int_GOffset_20[5]),
        .Q(GOffset_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[9]_i_1_n_5 ),
        .D(int_GOffset_20[6]),
        .Q(GOffset_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[9]_i_1_n_5 ),
        .D(int_GOffset_20[7]),
        .Q(GOffset_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[9]_i_1_n_5 ),
        .D(int_GOffset_20[8]),
        .Q(GOffset_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_GOffset_2[9]_i_1_n_5 ),
        .D(int_GOffset_20[9]),
        .Q(GOffset_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[0] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[0]),
        .Q(GOffset[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[1] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[1]),
        .Q(GOffset[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[2] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[2]),
        .Q(GOffset[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[3] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[3]),
        .Q(GOffset[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[4] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[4]),
        .Q(\int_GOffset_reg[9]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[5] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[5]),
        .Q(\int_GOffset_reg[9]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[6] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[6]),
        .Q(\int_GOffset_reg[9]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[7] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[7]),
        .Q(\int_GOffset_reg[9]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[8] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[8]),
        .Q(\int_GOffset_reg[9]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[9] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[9]),
        .Q(\int_GOffset_reg[9]_0 [5]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[0]),
        .O(int_InVideoFormat0[0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[1]),
        .O(int_InVideoFormat0[1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[2]),
        .O(int_InVideoFormat0[2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[3]),
        .O(int_InVideoFormat0[3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[4]),
        .O(int_InVideoFormat0[4]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[5]),
        .O(int_InVideoFormat0[5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[6]),
        .O(int_InVideoFormat0[6]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \int_InVideoFormat[7]_i_1 
       (.I0(\int_InVideoFormat[7]_i_3_n_5 ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_InVideoFormat[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[7]),
        .O(int_InVideoFormat0[7]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_InVideoFormat[7]_i_3 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[0] ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_5_[1] ),
        .I5(\waddr_reg_n_5_[8] ),
        .O(\int_InVideoFormat[7]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[0] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[0]),
        .Q(InVideoFormat[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[1] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[1]),
        .Q(InVideoFormat[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[2] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[2]),
        .Q(InVideoFormat[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[3] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[3]),
        .Q(InVideoFormat[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[4] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[4]),
        .Q(InVideoFormat[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[5] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[5]),
        .Q(InVideoFormat[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[6] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[6]),
        .Q(InVideoFormat[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[7] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[7]),
        .Q(InVideoFormat[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[0]),
        .O(int_K110[0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[10]),
        .O(int_K110[10]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[11]),
        .O(int_K110[11]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[12]),
        .O(int_K110[12]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[13]),
        .O(int_K110[13]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[14]),
        .O(int_K110[14]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \int_K11[15]_i_1 
       (.I0(\int_InVideoFormat[7]_i_3_n_5 ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_K11[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[15]),
        .O(int_K110[15]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[1]),
        .O(int_K110[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[2]),
        .O(int_K110[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[3]),
        .O(int_K110[3]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[4]),
        .O(int_K110[4]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[5]),
        .O(int_K110[5]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[6]),
        .O(int_K110[6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[7]),
        .O(int_K110[7]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[8]),
        .O(int_K110[8]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[9]),
        .O(int_K110[9]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[0]),
        .O(int_K11_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[10]),
        .O(int_K11_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[11]),
        .O(int_K11_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[12]),
        .O(int_K11_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[13]),
        .O(int_K11_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[14]),
        .O(int_K11_20[14]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \int_K11_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\int_InVideoFormat[7]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_K11_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[15]),
        .O(int_K11_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[1]),
        .O(int_K11_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[2]),
        .O(int_K11_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[3]),
        .O(int_K11_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[4]),
        .O(int_K11_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[5]),
        .O(int_K11_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[6]),
        .O(int_K11_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11_2[7]),
        .O(int_K11_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[8]),
        .O(int_K11_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11_2[9]),
        .O(int_K11_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[0]),
        .Q(K11_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[10]),
        .Q(K11_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[11]),
        .Q(K11_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[12]),
        .Q(K11_2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[13]),
        .Q(K11_2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[14]),
        .Q(K11_2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[15]),
        .Q(K11_2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[1]),
        .Q(K11_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[2]),
        .Q(K11_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[3]),
        .Q(K11_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[4]),
        .Q(K11_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[5]),
        .Q(K11_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[6]),
        .Q(K11_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[7]),
        .Q(K11_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[8]),
        .Q(K11_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K11_2[15]_i_1_n_5 ),
        .D(int_K11_20[9]),
        .Q(K11_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[0] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[0]),
        .Q(K11[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[10] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[10]),
        .Q(K11[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[11] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[11]),
        .Q(K11[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[12] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[12]),
        .Q(K11[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[13] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[13]),
        .Q(K11[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[14] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[14]),
        .Q(K11[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[15] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[15]),
        .Q(K11[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[1] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[1]),
        .Q(K11[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[2] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[2]),
        .Q(K11[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[3] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[3]),
        .Q(K11[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[4] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[4]),
        .Q(K11[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[5] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[5]),
        .Q(K11[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[6] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[6]),
        .Q(K11[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[7] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[7]),
        .Q(K11[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[8] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[8]),
        .Q(K11[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[9] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[9]),
        .Q(K11[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[0]),
        .O(int_K120[0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[10]),
        .O(int_K120[10]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[11]),
        .O(int_K120[11]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[12]),
        .O(int_K120[12]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[13]),
        .O(int_K120[13]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[14]),
        .O(int_K120[14]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \int_K12[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\int_InVideoFormat[7]_i_3_n_5 ),
        .O(\int_K12[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[15]),
        .O(int_K120[15]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[1]),
        .O(int_K120[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[2]),
        .O(int_K120[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[3]),
        .O(int_K120[3]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[4]),
        .O(int_K120[4]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[5]),
        .O(int_K120[5]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[6]),
        .O(int_K120[6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[7]),
        .O(int_K120[7]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[8]),
        .O(int_K120[8]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[9]),
        .O(int_K120[9]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[0]),
        .O(int_K12_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[10]),
        .O(int_K12_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[11]),
        .O(int_K12_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[12]),
        .O(int_K12_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[13]),
        .O(int_K12_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[14]),
        .O(int_K12_20[14]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \int_K12_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_InVideoFormat[7]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_K12_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[15]),
        .O(int_K12_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[1]),
        .O(int_K12_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[2]),
        .O(int_K12_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[3]),
        .O(int_K12_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[4]),
        .O(int_K12_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[5]),
        .O(int_K12_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[6]),
        .O(int_K12_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12_2[7]),
        .O(int_K12_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[8]),
        .O(int_K12_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12_2[9]),
        .O(int_K12_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[0]),
        .Q(K12_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[10]),
        .Q(K12_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[11]),
        .Q(K12_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[12]),
        .Q(K12_2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[13]),
        .Q(K12_2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[14]),
        .Q(K12_2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[15]),
        .Q(K12_2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[1]),
        .Q(K12_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[2]),
        .Q(K12_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[3]),
        .Q(K12_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[4]),
        .Q(K12_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[5]),
        .Q(K12_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[6]),
        .Q(K12_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[7]),
        .Q(K12_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[8]),
        .Q(K12_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K12_2[15]_i_1_n_5 ),
        .D(int_K12_20[9]),
        .Q(K12_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[0] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[0]),
        .Q(K12[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[10] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[10]),
        .Q(K12[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[11] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[11]),
        .Q(K12[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[12] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[12]),
        .Q(K12[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[13] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[13]),
        .Q(K12[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[14] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[14]),
        .Q(K12[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[15] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[15]),
        .Q(K12[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[1] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[1]),
        .Q(K12[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[2] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[2]),
        .Q(K12[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[3] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[3]),
        .Q(K12[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[4] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[4]),
        .Q(K12[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[5] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[5]),
        .Q(K12[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[6] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[6]),
        .Q(K12[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[7] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[7]),
        .Q(K12[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[8] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[8]),
        .Q(K12[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[9] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[9]),
        .Q(K12[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[0]),
        .O(int_K130[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[10]),
        .O(int_K130[10]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[11]),
        .O(int_K130[11]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[12]),
        .O(int_K130[12]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[13]),
        .O(int_K130[13]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[14]),
        .O(int_K130[14]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \int_K13[15]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\int_InVideoFormat[7]_i_3_n_5 ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_K13[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[15]),
        .O(int_K130[15]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[1]),
        .O(int_K130[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[2]),
        .O(int_K130[2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[3]),
        .O(int_K130[3]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[4]),
        .O(int_K130[4]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[5]),
        .O(int_K130[5]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[6]),
        .O(int_K130[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[7]),
        .O(int_K130[7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[8]),
        .O(int_K130[8]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[9]),
        .O(int_K130[9]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[0]),
        .O(int_K13_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[10]),
        .O(int_K13_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[11]),
        .O(int_K13_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[12]),
        .O(int_K13_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[13]),
        .O(int_K13_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[14]),
        .O(int_K13_20[14]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \int_K13_2[15]_i_1 
       (.I0(\int_InVideoFormat[7]_i_3_n_5 ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_K13_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[15]),
        .O(int_K13_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[1]),
        .O(int_K13_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[2]),
        .O(int_K13_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[3]),
        .O(int_K13_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[4]),
        .O(int_K13_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[5]),
        .O(int_K13_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[6]),
        .O(int_K13_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13_2[7]),
        .O(int_K13_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[8]),
        .O(int_K13_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13_2[9]),
        .O(int_K13_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[0]),
        .Q(K13_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[10]),
        .Q(K13_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[11]),
        .Q(K13_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[12]),
        .Q(K13_2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[13]),
        .Q(K13_2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[14]),
        .Q(K13_2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[15]),
        .Q(K13_2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[1]),
        .Q(K13_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[2]),
        .Q(K13_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[3]),
        .Q(K13_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[4]),
        .Q(K13_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[5]),
        .Q(K13_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[6]),
        .Q(K13_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[7]),
        .Q(K13_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[8]),
        .Q(K13_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K13_2[15]_i_1_n_5 ),
        .D(int_K13_20[9]),
        .Q(K13_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[0] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[0]),
        .Q(K13[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[10] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[10]),
        .Q(K13[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[11] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[11]),
        .Q(K13[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[12] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[12]),
        .Q(K13[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[13] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[13]),
        .Q(K13[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[14] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[14]),
        .Q(K13[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[15] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[15]),
        .Q(K13[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[1] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[1]),
        .Q(K13[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[2] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[2]),
        .Q(K13[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[3] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[3]),
        .Q(K13[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[4] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[4]),
        .Q(K13[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[5] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[5]),
        .Q(K13[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[6] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[6]),
        .Q(K13[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[7] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[7]),
        .Q(K13[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[8] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[8]),
        .Q(K13[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[9] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[9]),
        .Q(K13[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[0]),
        .O(int_K210[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[10]),
        .O(int_K210[10]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[11]),
        .O(int_K210[11]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[12]),
        .O(int_K210[12]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[13]),
        .O(int_K210[13]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[14]),
        .O(int_K210[14]));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \int_K21[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\int_InVideoFormat[7]_i_3_n_5 ),
        .O(\int_K21[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[15]),
        .O(int_K210[15]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[1]),
        .O(int_K210[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[2]),
        .O(int_K210[2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[3]),
        .O(int_K210[3]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[4]),
        .O(int_K210[4]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[5]),
        .O(int_K210[5]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[6]),
        .O(int_K210[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[7]),
        .O(int_K210[7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[8]),
        .O(int_K210[8]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[9]),
        .O(int_K210[9]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[0]),
        .O(int_K21_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[10]),
        .O(int_K21_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[11]),
        .O(int_K21_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[12]),
        .O(int_K21_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[13]),
        .O(int_K21_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[14]),
        .O(int_K21_20[14]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \int_K21_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\int_InVideoFormat[7]_i_3_n_5 ),
        .O(\int_K21_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[15]),
        .O(int_K21_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[1]),
        .O(int_K21_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[2]),
        .O(int_K21_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[3]),
        .O(int_K21_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[4]),
        .O(int_K21_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[5]),
        .O(int_K21_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[6]),
        .O(int_K21_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21_2[7]),
        .O(int_K21_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[8]),
        .O(int_K21_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21_2[9]),
        .O(int_K21_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[0]),
        .Q(K21_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[10]),
        .Q(K21_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[11]),
        .Q(K21_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[12]),
        .Q(K21_2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[13]),
        .Q(K21_2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[14]),
        .Q(K21_2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[15]),
        .Q(K21_2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[1]),
        .Q(K21_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[2]),
        .Q(K21_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[3]),
        .Q(K21_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[4]),
        .Q(K21_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[5]),
        .Q(K21_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[6]),
        .Q(K21_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[7]),
        .Q(K21_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[8]),
        .Q(K21_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K21_2[15]_i_1_n_5 ),
        .D(int_K21_20[9]),
        .Q(K21_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[0] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[0]),
        .Q(K21[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[10] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[10]),
        .Q(K21[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[11] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[11]),
        .Q(K21[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[12] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[12]),
        .Q(K21[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[13] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[13]),
        .Q(K21[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[14] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[14]),
        .Q(K21[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[15] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[15]),
        .Q(K21[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[1] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[1]),
        .Q(K21[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[2] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[2]),
        .Q(K21[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[3] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[3]),
        .Q(K21[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[4] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[4]),
        .Q(K21[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[5] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[5]),
        .Q(K21[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[6] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[6]),
        .Q(K21[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[7] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[7]),
        .Q(K21[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[8] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[8]),
        .Q(K21[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[9] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[9]),
        .Q(K21[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[0]),
        .O(int_K220[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[10]),
        .O(int_K220[10]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[11]),
        .O(int_K220[11]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[12]),
        .O(int_K220[12]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[13]),
        .O(int_K220[13]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[14]),
        .O(int_K220[14]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \int_K22[15]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\int_InVideoFormat[7]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_K22[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[15]),
        .O(int_K220[15]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[1]),
        .O(int_K220[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[2]),
        .O(int_K220[2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[3]),
        .O(int_K220[3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[4]),
        .O(int_K220[4]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[5]),
        .O(int_K220[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[6]),
        .O(int_K220[6]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[7]),
        .O(int_K220[7]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[8]),
        .O(int_K220[8]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[9]),
        .O(int_K220[9]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[0]),
        .O(int_K22_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[10]),
        .O(int_K22_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[11]),
        .O(int_K22_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[12]),
        .O(int_K22_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[13]),
        .O(int_K22_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[14]),
        .O(int_K22_20[14]));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \int_K22_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\int_InVideoFormat[7]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_K22_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[15]),
        .O(int_K22_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[1]),
        .O(int_K22_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[2]),
        .O(int_K22_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[3]),
        .O(int_K22_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[4]),
        .O(int_K22_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[5]),
        .O(int_K22_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[6]),
        .O(int_K22_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22_2[7]),
        .O(int_K22_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[8]),
        .O(int_K22_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22_2[9]),
        .O(int_K22_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[0]),
        .Q(K22_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[10]),
        .Q(K22_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[11]),
        .Q(K22_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[12]),
        .Q(K22_2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[13]),
        .Q(K22_2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[14]),
        .Q(K22_2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[15]),
        .Q(K22_2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[1]),
        .Q(K22_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[2]),
        .Q(K22_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[3]),
        .Q(K22_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[4]),
        .Q(K22_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[5]),
        .Q(K22_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[6]),
        .Q(K22_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[7]),
        .Q(K22_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[8]),
        .Q(K22_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K22_2[15]_i_1_n_5 ),
        .D(int_K22_20[9]),
        .Q(K22_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[0] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[0]),
        .Q(K22[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[10] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[10]),
        .Q(K22[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[11] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[11]),
        .Q(K22[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[12] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[12]),
        .Q(K22[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[13] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[13]),
        .Q(K22[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[14] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[14]),
        .Q(K22[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[15] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[15]),
        .Q(K22[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[1] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[1]),
        .Q(K22[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[2] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[2]),
        .Q(K22[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[3] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[3]),
        .Q(K22[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[4] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[4]),
        .Q(K22[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[5] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[5]),
        .Q(K22[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[6] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[6]),
        .Q(K22[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[7] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[7]),
        .Q(K22[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[8] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[8]),
        .Q(K22[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[9] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[9]),
        .Q(K22[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[0]),
        .O(int_K230[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[10]),
        .O(int_K230[10]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[11]),
        .O(int_K230[11]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[12]),
        .O(int_K230[12]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[13]),
        .O(int_K230[13]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[14]),
        .O(int_K230[14]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \int_K23[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\int_InVideoFormat[7]_i_3_n_5 ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_K23[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[15]),
        .O(int_K230[15]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[1]),
        .O(int_K230[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[2]),
        .O(int_K230[2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[3]),
        .O(int_K230[3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[4]),
        .O(int_K230[4]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[5]),
        .O(int_K230[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[6]),
        .O(int_K230[6]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[7]),
        .O(int_K230[7]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[8]),
        .O(int_K230[8]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[9]),
        .O(int_K230[9]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[0]),
        .O(int_K23_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[10]),
        .O(int_K23_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[11]),
        .O(int_K23_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[12]),
        .O(int_K23_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[13]),
        .O(int_K23_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[14]),
        .O(int_K23_20[14]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \int_K23_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\int_InVideoFormat[7]_i_3_n_5 ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_K23_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[15]),
        .O(int_K23_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[1]),
        .O(int_K23_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[2]),
        .O(int_K23_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[3]),
        .O(int_K23_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[4]),
        .O(int_K23_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[5]),
        .O(int_K23_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[6]),
        .O(int_K23_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23_2[7]),
        .O(int_K23_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[8]),
        .O(int_K23_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23_2[9]),
        .O(int_K23_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[0]),
        .Q(K23_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[10]),
        .Q(K23_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[11]),
        .Q(K23_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[12]),
        .Q(K23_2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[13]),
        .Q(K23_2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[14]),
        .Q(K23_2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[15]),
        .Q(K23_2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[1]),
        .Q(K23_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[2]),
        .Q(K23_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[3]),
        .Q(K23_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[4]),
        .Q(K23_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[5]),
        .Q(K23_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[6]),
        .Q(K23_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[7]),
        .Q(K23_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[8]),
        .Q(K23_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K23_2[15]_i_1_n_5 ),
        .D(int_K23_20[9]),
        .Q(K23_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[0] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[0]),
        .Q(K23[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[10] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[10]),
        .Q(K23[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[11] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[11]),
        .Q(K23[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[12] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[12]),
        .Q(K23[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[13] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[13]),
        .Q(K23[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[14] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[14]),
        .Q(K23[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[15] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[15]),
        .Q(K23[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[1] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[1]),
        .Q(K23[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[2] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[2]),
        .Q(K23[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[3] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[3]),
        .Q(K23[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[4] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[4]),
        .Q(K23[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[5] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[5]),
        .Q(K23[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[6] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[6]),
        .Q(K23[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[7] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[7]),
        .Q(K23[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[8] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[8]),
        .Q(K23[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[9] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[9]),
        .Q(K23[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[0]),
        .O(int_K310[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[10]),
        .O(int_K310[10]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[11]),
        .O(int_K310[11]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[12]),
        .O(int_K310[12]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[13]),
        .O(int_K310[13]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[14]),
        .O(int_K310[14]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_K31[15]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[6] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\int_InVideoFormat[7]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_K31[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[15]),
        .O(int_K310[15]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[1]),
        .O(int_K310[1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[2]),
        .O(int_K310[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[3]),
        .O(int_K310[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[4]),
        .O(int_K310[4]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[5]),
        .O(int_K310[5]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[6]),
        .O(int_K310[6]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[7]),
        .O(int_K310[7]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[8]),
        .O(int_K310[8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[9]),
        .O(int_K310[9]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[0]),
        .O(int_K31_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[10]),
        .O(int_K31_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[11]),
        .O(int_K31_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[12]),
        .O(int_K31_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[13]),
        .O(int_K31_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[14]),
        .O(int_K31_20[14]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \int_K31_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\int_InVideoFormat[7]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_K31_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[15]),
        .O(int_K31_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[1]),
        .O(int_K31_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[2]),
        .O(int_K31_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[3]),
        .O(int_K31_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[4]),
        .O(int_K31_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[5]),
        .O(int_K31_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[6]),
        .O(int_K31_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31_2[7]),
        .O(int_K31_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[8]),
        .O(int_K31_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31_2[9]),
        .O(int_K31_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[0]),
        .Q(K31_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[10]),
        .Q(K31_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[11]),
        .Q(K31_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[12]),
        .Q(K31_2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[13]),
        .Q(K31_2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[14]),
        .Q(K31_2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[15]),
        .Q(K31_2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[1]),
        .Q(K31_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[2]),
        .Q(K31_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[3]),
        .Q(K31_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[4]),
        .Q(K31_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[5]),
        .Q(K31_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[6]),
        .Q(K31_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[7]),
        .Q(K31_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[8]),
        .Q(K31_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K31_2[15]_i_1_n_5 ),
        .D(int_K31_20[9]),
        .Q(K31_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[0] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[0]),
        .Q(K31[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[10] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[10]),
        .Q(K31[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[11] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[11]),
        .Q(K31[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[12] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[12]),
        .Q(K31[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[13] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[13]),
        .Q(K31[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[14] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[14]),
        .Q(K31[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[15] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[15]),
        .Q(K31[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[1] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[1]),
        .Q(K31[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[2] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[2]),
        .Q(K31[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[3] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[3]),
        .Q(K31[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[4] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[4]),
        .Q(K31[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[5] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[5]),
        .Q(K31[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[6] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[6]),
        .Q(K31[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[7] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[7]),
        .Q(K31[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[8] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[8]),
        .Q(K31[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[9] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[9]),
        .Q(K31[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[0]),
        .O(int_K320[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[10]),
        .O(int_K320[10]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[11]),
        .O(int_K320[11]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[12]),
        .O(int_K320[12]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[13]),
        .O(int_K320[13]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[14]),
        .O(int_K320[14]));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \int_K32[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\int_InVideoFormat[7]_i_3_n_5 ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_K32[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[15]),
        .O(int_K320[15]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[1]),
        .O(int_K320[1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[2]),
        .O(int_K320[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[3]),
        .O(int_K320[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[4]),
        .O(int_K320[4]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[5]),
        .O(int_K320[5]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[6]),
        .O(int_K320[6]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[7]),
        .O(int_K320[7]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[8]),
        .O(int_K320[8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[9]),
        .O(int_K320[9]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[0]),
        .O(int_K32_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[10]),
        .O(int_K32_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[11]),
        .O(int_K32_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[12]),
        .O(int_K32_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[13]),
        .O(int_K32_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[14]),
        .O(int_K32_20[14]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \int_K32_2[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\int_InVideoFormat[7]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_K32_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[15]),
        .O(int_K32_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[1]),
        .O(int_K32_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[2]),
        .O(int_K32_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[3]),
        .O(int_K32_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[4]),
        .O(int_K32_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[5]),
        .O(int_K32_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[6]),
        .O(int_K32_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32_2[7]),
        .O(int_K32_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[8]),
        .O(int_K32_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32_2[9]),
        .O(int_K32_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[0]),
        .Q(K32_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[10]),
        .Q(K32_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[11]),
        .Q(K32_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[12]),
        .Q(K32_2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[13]),
        .Q(K32_2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[14]),
        .Q(K32_2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[15]),
        .Q(K32_2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[1]),
        .Q(K32_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[2]),
        .Q(K32_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[3]),
        .Q(K32_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[4]),
        .Q(K32_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[5]),
        .Q(K32_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[6]),
        .Q(K32_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[7]),
        .Q(K32_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[8]),
        .Q(K32_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K32_2[15]_i_1_n_5 ),
        .D(int_K32_20[9]),
        .Q(K32_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[0] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[0]),
        .Q(K32[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[10] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[10]),
        .Q(K32[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[11] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[11]),
        .Q(K32[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[12] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[12]),
        .Q(K32[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[13] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[13]),
        .Q(K32[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[14] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[14]),
        .Q(K32[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[15] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[15]),
        .Q(K32[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[1] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[1]),
        .Q(K32[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[2] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[2]),
        .Q(K32[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[3] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[3]),
        .Q(K32[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[4] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[4]),
        .Q(K32[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[5] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[5]),
        .Q(K32[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[6] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[6]),
        .Q(K32[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[7] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[7]),
        .Q(K32[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[8] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[8]),
        .Q(K32[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[9] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[9]),
        .Q(K32[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[0]),
        .O(int_K330[0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[10]),
        .O(int_K330[10]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[11]),
        .O(int_K330[11]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[12]),
        .O(int_K330[12]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[13]),
        .O(int_K330[13]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[14]),
        .O(int_K330[14]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \int_K33[15]_i_1 
       (.I0(\waddr_reg_n_5_[6] ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\int_InVideoFormat[7]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_K33[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[15]),
        .O(int_K330[15]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[1]),
        .O(int_K330[1]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[2]),
        .O(int_K330[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[3]),
        .O(int_K330[3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[4]),
        .O(int_K330[4]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[5]),
        .O(int_K330[5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[6]),
        .O(int_K330[6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[7]),
        .O(int_K330[7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[8]),
        .O(int_K330[8]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[9]),
        .O(int_K330[9]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[0]),
        .O(int_K33_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[10]),
        .O(int_K33_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[11]),
        .O(int_K33_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[12]),
        .O(int_K33_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[13]),
        .O(int_K33_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[14]),
        .O(int_K33_20[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_K33_2[15]_i_1 
       (.I0(\int_K33_2[15]_i_3_n_5 ),
        .I1(\waddr_reg_n_5_[3] ),
        .O(\int_K33_2[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[15]),
        .O(int_K33_20[15]));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_K33_2[15]_i_3 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\int_K33_2[15]_i_4_n_5 ),
        .I2(\waddr_reg_n_5_[8] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_K33_2[15]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_K33_2[15]_i_4 
       (.I0(\waddr_reg_n_5_[1] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\waddr_reg_n_5_[0] ),
        .I4(\waddr_reg_n_5_[2] ),
        .O(\int_K33_2[15]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[1]),
        .O(int_K33_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[2]),
        .O(int_K33_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[3]),
        .O(int_K33_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[4]),
        .O(int_K33_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[5]),
        .O(int_K33_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[6]),
        .O(int_K33_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33_2[7]),
        .O(int_K33_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[8]),
        .O(int_K33_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33_2[9]),
        .O(int_K33_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[0]),
        .Q(K33_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[10]),
        .Q(K33_2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[11]),
        .Q(K33_2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[12]),
        .Q(K33_2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[13]),
        .Q(K33_2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[14]),
        .Q(K33_2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[15]),
        .Q(K33_2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[1]),
        .Q(K33_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[2]),
        .Q(K33_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[3]),
        .Q(K33_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[4]),
        .Q(K33_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[5]),
        .Q(K33_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[6]),
        .Q(K33_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[7]),
        .Q(K33_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[8]),
        .Q(K33_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_K33_2[15]_i_1_n_5 ),
        .D(int_K33_20[9]),
        .Q(K33_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[0] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[0]),
        .Q(K33[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[10] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[10]),
        .Q(K33[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[11] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[11]),
        .Q(K33[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[12] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[12]),
        .Q(K33[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[13] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[13]),
        .Q(K33[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[14] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[14]),
        .Q(K33[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[15] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[15]),
        .Q(K33[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[1] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[1]),
        .Q(K33[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[2] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[2]),
        .Q(K33[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[3] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[3]),
        .Q(K33[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[4] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[4]),
        .Q(K33[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[5] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[5]),
        .Q(K33[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[6] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[6]),
        .Q(K33[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[7] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[7]),
        .Q(K33[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[8] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[8]),
        .Q(K33[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[9] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[9]),
        .Q(K33[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[0]),
        .O(int_OutVideoFormat0[0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[1]),
        .O(int_OutVideoFormat0[1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[2]),
        .O(int_OutVideoFormat0[2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[3]),
        .O(int_OutVideoFormat0[3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[4]),
        .O(int_OutVideoFormat0[4]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[5]),
        .O(int_OutVideoFormat0[5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[6]),
        .O(int_OutVideoFormat0[6]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \int_OutVideoFormat[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\int_InVideoFormat[7]_i_3_n_5 ),
        .O(\int_OutVideoFormat[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[7]),
        .O(int_OutVideoFormat0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[0] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[0]),
        .Q(OutVideoFormat[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[1] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[1]),
        .Q(OutVideoFormat[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[2] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[2]),
        .Q(OutVideoFormat[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[3] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[3]),
        .Q(OutVideoFormat[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[4] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[4]),
        .Q(OutVideoFormat[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[5] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[5]),
        .Q(OutVideoFormat[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[6] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[6]),
        .Q(OutVideoFormat[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[7] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[7]),
        .Q(OutVideoFormat[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[0]),
        .O(int_ROffset0[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[1]),
        .O(int_ROffset0[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[2]),
        .O(int_ROffset0[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[3]),
        .O(int_ROffset0[3]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[4]),
        .O(int_ROffset0[4]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[5]),
        .O(int_ROffset0[5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[6]),
        .O(int_ROffset0[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[7]),
        .O(int_ROffset0[7]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset[8]),
        .O(int_ROffset0[8]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \int_ROffset[9]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\int_InVideoFormat[7]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_ROffset[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[9]_i_2 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset[9]),
        .O(int_ROffset0[9]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[0]),
        .O(int_ROffset_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[1]),
        .O(int_ROffset_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[2]),
        .O(int_ROffset_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[3]),
        .O(int_ROffset_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[4]),
        .O(int_ROffset_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[5]),
        .O(int_ROffset_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[6]),
        .O(int_ROffset_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset_2[7]),
        .O(int_ROffset_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset_2[8]),
        .O(int_ROffset_20[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \int_ROffset_2[9]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_K33_2[15]_i_3_n_5 ),
        .O(\int_ROffset_2[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset_2[9]_i_2 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset_2[9]),
        .O(int_ROffset_20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[9]_i_1_n_5 ),
        .D(int_ROffset_20[0]),
        .Q(ROffset_2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[9]_i_1_n_5 ),
        .D(int_ROffset_20[1]),
        .Q(ROffset_2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[9]_i_1_n_5 ),
        .D(int_ROffset_20[2]),
        .Q(ROffset_2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[9]_i_1_n_5 ),
        .D(int_ROffset_20[3]),
        .Q(ROffset_2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[9]_i_1_n_5 ),
        .D(int_ROffset_20[4]),
        .Q(ROffset_2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[9]_i_1_n_5 ),
        .D(int_ROffset_20[5]),
        .Q(ROffset_2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[9]_i_1_n_5 ),
        .D(int_ROffset_20[6]),
        .Q(ROffset_2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[9]_i_1_n_5 ),
        .D(int_ROffset_20[7]),
        .Q(ROffset_2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[9]_i_1_n_5 ),
        .D(int_ROffset_20[8]),
        .Q(ROffset_2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_ROffset_2[9]_i_1_n_5 ),
        .D(int_ROffset_20[9]),
        .Q(ROffset_2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[0] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[0]),
        .Q(ROffset[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[1] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[1]),
        .Q(ROffset[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[2] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[2]),
        .Q(ROffset[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[3] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[3]),
        .Q(ROffset[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[4] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[4]),
        .Q(ROffset[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[5] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[5]),
        .Q(ROffset[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[6] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[6]),
        .Q(ROffset[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[7] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[7]),
        .Q(ROffset[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[8] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[8]),
        .Q(ROffset[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[9] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[9]),
        .Q(ROffset[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[0]),
        .O(int_RowEnd0[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[10]),
        .O(int_RowEnd0[10]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[11]),
        .O(int_RowEnd0[11]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[12]),
        .O(int_RowEnd0[12]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[13]),
        .O(int_RowEnd0[13]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[14]),
        .O(int_RowEnd0[14]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \int_RowEnd[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_InVideoFormat[7]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_RowEnd[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[15]),
        .O(int_RowEnd0[15]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[1]),
        .O(int_RowEnd0[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[2]),
        .O(int_RowEnd0[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[3]),
        .O(int_RowEnd0[3]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[4]),
        .O(int_RowEnd0[4]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[5]),
        .O(int_RowEnd0[5]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[6]),
        .O(int_RowEnd0[6]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowEnd[7]),
        .O(int_RowEnd0[7]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[8]),
        .O(int_RowEnd0[8]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowEnd[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowEnd[9]),
        .O(int_RowEnd0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[0] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[0]),
        .Q(RowEnd[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[10] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[10]),
        .Q(RowEnd[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[11] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[11]),
        .Q(RowEnd[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[12] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[12]),
        .Q(RowEnd[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[13] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[13]),
        .Q(RowEnd[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[14] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[14]),
        .Q(RowEnd[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[15] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[15]),
        .Q(RowEnd[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[1] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[1]),
        .Q(RowEnd[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[2] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[2]),
        .Q(RowEnd[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[3] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[3]),
        .Q(RowEnd[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[4] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[4]),
        .Q(RowEnd[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[5] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[5]),
        .Q(RowEnd[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[6] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[6]),
        .Q(RowEnd[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[7] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[7]),
        .Q(RowEnd[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[8] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[8]),
        .Q(RowEnd[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowEnd_reg[9] 
       (.C(ap_clk),
        .CE(\int_RowEnd[15]_i_1_n_5 ),
        .D(int_RowEnd0[9]),
        .Q(RowEnd[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[0]),
        .O(int_RowStart0[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[10]),
        .O(int_RowStart0[10]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[11]),
        .O(int_RowStart0[11]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[12]),
        .O(int_RowStart0[12]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[13]),
        .O(int_RowStart0[13]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[14]),
        .O(int_RowStart0[14]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \int_RowStart[15]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\int_InVideoFormat[7]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_RowStart[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[15]),
        .O(int_RowStart0[15]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[1]),
        .O(int_RowStart0[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[2]),
        .O(int_RowStart0[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[3]),
        .O(int_RowStart0[3]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[4]),
        .O(int_RowStart0[4]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[5]),
        .O(int_RowStart0[5]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[6]),
        .O(int_RowStart0[6]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(RowStart[7]),
        .O(int_RowStart0[7]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[8]),
        .O(int_RowStart0[8]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_RowStart[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(RowStart[9]),
        .O(int_RowStart0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[0] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[0]),
        .Q(RowStart[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[10] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[10]),
        .Q(RowStart[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[11] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[11]),
        .Q(RowStart[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[12] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[12]),
        .Q(RowStart[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[13] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[13]),
        .Q(RowStart[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[14] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[14]),
        .Q(RowStart[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[15] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[15]),
        .Q(RowStart[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[1] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[1]),
        .Q(RowStart[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[2] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[2]),
        .Q(RowStart[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[3] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[3]),
        .Q(RowStart[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[4] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[4]),
        .Q(RowStart[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[5] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[5]),
        .Q(RowStart[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[6] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[6]),
        .Q(RowStart[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[7] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[7]),
        .Q(RowStart[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[8] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[8]),
        .Q(RowStart[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_RowStart_reg[9] 
       (.C(ap_clk),
        .CE(\int_RowStart[15]_i_1_n_5 ),
        .D(int_RowStart0[9]),
        .Q(RowStart[9]),
        .R(ap_rst_n_inv));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_36_in[2]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h02FF0202)) 
    int_ap_ready_i_1
       (.I0(Block_entry3_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(p_36_in[7]),
        .I3(int_task_ap_done0),
        .I4(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_5),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFA8)) 
    int_ap_start_i_1
       (.I0(Block_entry3_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(p_36_in[7]),
        .I3(int_ap_start5_out),
        .O(int_ap_start_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    int_ap_start_i_2
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[3] ),
        .O(int_ap_start5_out));
  (* ORIG_CELL_NAME = "int_ap_start_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(Block_entry3_proc_U0_ap_start),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_ap_start_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_rep_i_1_n_5),
        .Q(int_ap_start_reg_rep_0),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_ap_start_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg_rep__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_rep_i_1__0_n_5),
        .Q(int_ap_start_reg_rep__0_1),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_ap_start_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg_rep__1
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_rep_i_1__1_n_5),
        .Q(int_ap_start_reg_rep__1_1),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_ap_start_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg_rep__2
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_rep_i_1__2_n_5),
        .Q(int_ap_start_reg_rep__2_1),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_ap_start_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg_rep__3
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_rep_i_1__3_n_5),
        .Q(int_ap_start_reg_rep__3_0),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_ap_start_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg_rep__4
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_rep_i_1__4_n_5),
        .Q(int_ap_start_reg_rep__4_1),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFA8)) 
    int_ap_start_rep_i_1
       (.I0(Block_entry3_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(p_36_in[7]),
        .I3(int_ap_start5_out),
        .O(int_ap_start_rep_i_1_n_5));
  LUT4 #(
    .INIT(16'hFFA8)) 
    int_ap_start_rep_i_1__0
       (.I0(Block_entry3_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(p_36_in[7]),
        .I3(int_ap_start5_out),
        .O(int_ap_start_rep_i_1__0_n_5));
  LUT4 #(
    .INIT(16'hFFA8)) 
    int_ap_start_rep_i_1__1
       (.I0(Block_entry3_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(p_36_in[7]),
        .I3(int_ap_start5_out),
        .O(int_ap_start_rep_i_1__1_n_5));
  LUT4 #(
    .INIT(16'hFFA8)) 
    int_ap_start_rep_i_1__2
       (.I0(Block_entry3_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(p_36_in[7]),
        .I3(int_ap_start5_out),
        .O(int_ap_start_rep_i_1__2_n_5));
  LUT4 #(
    .INIT(16'hFFA8)) 
    int_ap_start_rep_i_1__3
       (.I0(Block_entry3_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(p_36_in[7]),
        .I3(int_ap_start5_out),
        .O(int_ap_start_rep_i_1__3_n_5));
  LUT4 #(
    .INIT(16'hFFA8)) 
    int_ap_start_rep_i_1__4
       (.I0(Block_entry3_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(p_36_in[7]),
        .I3(int_ap_start5_out),
        .O(int_ap_start_rep_i_1__4_n_5));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\int_ier[1]_i_2_n_5 ),
        .I3(s_axi_CTRL_WSTRB[0]),
        .I4(p_36_in[7]),
        .O(int_auto_restart_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(p_36_in[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(int_gie_i_2_n_5),
        .I4(int_gie_i_3_n_5),
        .I5(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_5_[1] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\waddr_reg_n_5_[0] ),
        .I4(\waddr_reg_n_5_[8] ),
        .I5(\waddr_reg_n_5_[7] ),
        .O(int_gie_i_2_n_5));
  LUT4 #(
    .INIT(16'h0010)) 
    int_gie_i_3
       (.I0(\waddr_reg_n_5_[6] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(int_gie_i_3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[10]),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[11]),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[12] ),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[13] ),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[14] ),
        .O(int_height0[14]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \int_height[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\int_InVideoFormat[7]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_height[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[15] ),
        .O(int_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[0]),
        .Q(height[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[10]),
        .Q(height[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[11]),
        .Q(height[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[12]),
        .Q(\int_height_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[13]),
        .Q(\int_height_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[14]),
        .Q(\int_height_reg_n_5_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[15]),
        .Q(\int_height_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[1]),
        .Q(height[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[2]),
        .Q(height[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[3]),
        .Q(height[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[4]),
        .Q(height[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[5]),
        .Q(height[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[6]),
        .Q(height[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[7]),
        .Q(height[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[8]),
        .Q(height[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[9]),
        .Q(height[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h80)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(\int_ier[1]_i_2_n_5 ),
        .I2(\waddr_reg_n_5_[3] ),
        .O(int_ier10_out));
  LUT5 #(
    .INIT(32'h00000100)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\waddr_reg_n_5_[6] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\int_InVideoFormat[7]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[4] ),
        .O(\int_ier[1]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_CTRL_WDATA[0]),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_CTRL_WDATA[1]),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_5),
        .I1(\int_isr_reg_n_5_[1] ),
        .I2(\int_isr_reg_n_5_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_5_[0] ),
        .I3(MultiPixStream2AXIvideo_U0_ap_done),
        .I4(\int_isr_reg_n_5_[0] ),
        .O(\int_isr[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(int_gie_i_3_n_5),
        .I2(int_gie_i_2_n_5),
        .I3(\waddr_reg_n_5_[3] ),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'h2FFF0FFFF222F000)) 
    \int_isr[1]_i_1 
       (.I0(Block_entry3_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(s_axi_CTRL_WDATA[1]),
        .I3(int_isr7_out),
        .I4(p_0_in),
        .I5(\int_isr_reg_n_5_[1] ),
        .O(\int_isr[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7520FFFF75207520)) 
    int_task_ap_done_i_1
       (.I0(auto_restart_status_reg_n_5),
        .I1(p_36_in[2]),
        .I2(ap_idle),
        .I3(MultiPixStream2AXIvideo_U0_ap_done),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_5));
  LUT5 #(
    .INIT(32'h01000000)) 
    int_task_ap_done_i_2
       (.I0(int_task_ap_done_i_3_n_5),
        .I1(int_task_ap_done_i_4_n_5),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_CTRL_ARVALID),
        .O(int_task_ap_done0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_task_ap_done_i_3
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .O(int_task_ap_done_i_3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_task_ap_done_i_4
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .O(int_task_ap_done_i_4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_5),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[10]),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[11]),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[12] ),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[13] ),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[14] ),
        .O(int_width0[14]));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_width[15]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\int_InVideoFormat[7]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_width[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[15] ),
        .O(int_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[0]),
        .Q(width[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[10]),
        .Q(width[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[11]),
        .Q(width[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[12]),
        .Q(\int_width_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[13]),
        .Q(\int_width_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[14]),
        .Q(\int_width_reg_n_5_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[15]),
        .Q(\int_width_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[1]),
        .Q(width[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[2]),
        .Q(width[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[3]),
        .Q(width[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[4]),
        .Q(width[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[5]),
        .Q(width[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[6]),
        .Q(width[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[7]),
        .Q(width[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[8]),
        .Q(width[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[9]),
        .Q(width[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h00000E00)) 
    \mOutPtr[2]_i_2__32 
       (.I0(int_ap_start_reg_rep_0),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_full_n),
        .I4(pop),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \rdata[0]_i_1 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[0]_i_2_n_5 ),
        .I2(s_axi_CTRL_ARADDR[8]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(\rdata[15]_i_7_n_5 ),
        .I5(\rdata[0]_i_3_n_5 ),
        .O(\rdata[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_12 
       (.I0(ROffset[0]),
        .I1(K33[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[0]),
        .O(\rdata[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_13 
       (.I0(ClipMax[0]),
        .I1(ClampMin[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[0]),
        .O(\rdata[0]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_14 
       (.I0(K21_2[0]),
        .I1(K13_2[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[0]),
        .O(\rdata[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_15 
       (.I0(K32_2[0]),
        .I1(K31_2[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[0]),
        .O(\rdata[0]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_16 
       (.I0(OutVideoFormat[0]),
        .I1(InVideoFormat[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ier_reg_n_5_[0] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(Block_entry3_proc_U0_ap_start),
        .O(\rdata[0]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_17 
       (.I0(ColEnd[0]),
        .I1(ColStart[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[0]),
        .O(\rdata[0]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_18 
       (.I0(K12[0]),
        .I1(K11[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[0]),
        .O(\rdata[0]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_19 
       (.I0(K23[0]),
        .I1(K22[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[0]),
        .O(\rdata[0]_i_19_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata[0]_i_2 
       (.I0(int_gie_reg_n_5),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_isr_reg_n_5_[0] ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \rdata[0]_i_3 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[0]_i_4_n_5 ),
        .I2(s_axi_CTRL_ARADDR[8]),
        .I3(\rdata_reg[0]_i_5_n_5 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata_reg[0]_i_6_n_5 ),
        .O(\rdata[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \rdata[0]_i_4 
       (.I0(\rdata[0]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(ClipMax_2[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ClampMin_2[0]),
        .O(\rdata[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_7 
       (.I0(BOffset_2[0]),
        .I1(GOffset_2[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[0]),
        .O(\rdata[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[10]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\rdata[10]_i_4_n_5 ),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[10]_i_10 
       (.I0(K31[10]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K32[10]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(K33[10]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[10]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[10]_i_2 
       (.I0(\rdata[10]_i_5_n_5 ),
        .I1(\rdata[10]_i_6_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[10]_i_7_n_5 ),
        .O(\rdata[10]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[10]_i_3 
       (.I0(\rdata[10]_i_8_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[10]_i_9_n_5 ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[10]_i_10_n_5 ),
        .O(\rdata[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \rdata[10]_i_4 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K33_2[10]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_5 
       (.I0(K23[10]),
        .I1(K22[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[10]),
        .O(\rdata[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_6 
       (.I0(K12[10]),
        .I1(K11[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[10]),
        .O(\rdata[10]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_7 
       (.I0(ColEnd[10]),
        .I1(ColStart[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[10]),
        .O(\rdata[10]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_8 
       (.I0(K32_2[10]),
        .I1(K31_2[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[10]),
        .O(\rdata[10]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_9 
       (.I0(K21_2[10]),
        .I1(K13_2[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[10]),
        .O(\rdata[10]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[11]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\rdata[11]_i_4_n_5 ),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[11]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[11]_i_10 
       (.I0(K31[11]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K32[11]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(K33[11]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[11]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[11]_i_2 
       (.I0(\rdata[11]_i_5_n_5 ),
        .I1(\rdata[11]_i_6_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[11]_i_7_n_5 ),
        .O(\rdata[11]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[11]_i_3 
       (.I0(\rdata[11]_i_8_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[11]_i_9_n_5 ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[11]_i_10_n_5 ),
        .O(\rdata[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \rdata[11]_i_4 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K33_2[11]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_5 
       (.I0(K23[11]),
        .I1(K22[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[11]),
        .O(\rdata[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_6 
       (.I0(K12[11]),
        .I1(K11[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[11]),
        .O(\rdata[11]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_7 
       (.I0(ColEnd[11]),
        .I1(ColStart[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[11]),
        .O(\rdata[11]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_8 
       (.I0(K32_2[11]),
        .I1(K31_2[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[11]),
        .O(\rdata[11]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_9 
       (.I0(K21_2[11]),
        .I1(K13_2[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[11]),
        .O(\rdata[11]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[12]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\rdata[12]_i_4_n_5 ),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[12]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[12]_i_10 
       (.I0(K31[12]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K32[12]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(K33[12]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[12]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[12]_i_2 
       (.I0(\rdata[12]_i_5_n_5 ),
        .I1(\rdata[12]_i_6_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[12]_i_7_n_5 ),
        .O(\rdata[12]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[12]_i_3 
       (.I0(\rdata[12]_i_8_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[12]_i_9_n_5 ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[12]_i_10_n_5 ),
        .O(\rdata[12]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \rdata[12]_i_4 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K33_2[12]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[12]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_5 
       (.I0(K23[12]),
        .I1(K22[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[12]),
        .O(\rdata[12]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_6 
       (.I0(K12[12]),
        .I1(K11[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[12]),
        .O(\rdata[12]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_7 
       (.I0(ColEnd[12]),
        .I1(ColStart[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_height_reg_n_5_[12] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_width_reg_n_5_[12] ),
        .O(\rdata[12]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_8 
       (.I0(K32_2[12]),
        .I1(K31_2[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[12]),
        .O(\rdata[12]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_9 
       (.I0(K21_2[12]),
        .I1(K13_2[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[12]),
        .O(\rdata[12]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[13]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\rdata[13]_i_4_n_5 ),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[13]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[13]_i_10 
       (.I0(K31[13]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K32[13]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(K33[13]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[13]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[13]_i_2 
       (.I0(\rdata[13]_i_5_n_5 ),
        .I1(\rdata[13]_i_6_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[13]_i_7_n_5 ),
        .O(\rdata[13]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[13]_i_3 
       (.I0(\rdata[13]_i_8_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[13]_i_9_n_5 ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[13]_i_10_n_5 ),
        .O(\rdata[13]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \rdata[13]_i_4 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K33_2[13]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[13]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_5 
       (.I0(K23[13]),
        .I1(K22[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[13]),
        .O(\rdata[13]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_6 
       (.I0(K12[13]),
        .I1(K11[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[13]),
        .O(\rdata[13]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_7 
       (.I0(ColEnd[13]),
        .I1(ColStart[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_height_reg_n_5_[13] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_width_reg_n_5_[13] ),
        .O(\rdata[13]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_8 
       (.I0(K32_2[13]),
        .I1(K31_2[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[13]),
        .O(\rdata[13]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_9 
       (.I0(K21_2[13]),
        .I1(K13_2[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[13]),
        .O(\rdata[13]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[14]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\rdata[14]_i_4_n_5 ),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[14]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[14]_i_10 
       (.I0(K31[14]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K32[14]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(K33[14]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[14]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[14]_i_2 
       (.I0(\rdata[14]_i_5_n_5 ),
        .I1(\rdata[14]_i_6_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[14]_i_7_n_5 ),
        .O(\rdata[14]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[14]_i_3 
       (.I0(\rdata[14]_i_8_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[14]_i_9_n_5 ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[14]_i_10_n_5 ),
        .O(\rdata[14]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \rdata[14]_i_4 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K33_2[14]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[14]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_5 
       (.I0(K23[14]),
        .I1(K22[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[14]),
        .O(\rdata[14]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_6 
       (.I0(K12[14]),
        .I1(K11[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[14]),
        .O(\rdata[14]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_7 
       (.I0(ColEnd[14]),
        .I1(ColStart[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_height_reg_n_5_[14] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_width_reg_n_5_[14] ),
        .O(\rdata[14]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_8 
       (.I0(K32_2[14]),
        .I1(K31_2[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[14]),
        .O(\rdata[14]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_9 
       (.I0(K21_2[14]),
        .I1(K13_2[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[14]),
        .O(\rdata[14]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'hE000)) 
    \rdata[15]_i_1 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_ARVALID),
        .O(\rdata[15]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_10 
       (.I0(ColEnd[15]),
        .I1(ColStart[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_height_reg_n_5_[15] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_width_reg_n_5_[15] ),
        .O(\rdata[15]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_11 
       (.I0(K32_2[15]),
        .I1(K31_2[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[15]),
        .O(\rdata[15]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_12 
       (.I0(K21_2[15]),
        .I1(K13_2[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[15]),
        .O(\rdata[15]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[15]_i_13 
       (.I0(K31[15]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K32[15]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(K33[15]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[15]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_2 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[15]_i_3 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\rdata[15]_i_6_n_5 ),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[15]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[15]_i_4 
       (.I0(\rdata[15]_i_8_n_5 ),
        .I1(\rdata[15]_i_9_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[15]_i_10_n_5 ),
        .O(\rdata[15]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[15]_i_5 
       (.I0(\rdata[15]_i_11_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\rdata[15]_i_12_n_5 ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[15]_i_13_n_5 ),
        .O(\rdata[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \rdata[15]_i_6 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(K33_2[15]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[15]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \rdata[15]_i_7 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[15]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_8 
       (.I0(K23[15]),
        .I1(K22[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[15]),
        .O(\rdata[15]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_9 
       (.I0(K12[15]),
        .I1(K11[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[15]),
        .O(\rdata[15]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \rdata[1]_i_1 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[1]_i_2_n_5 ),
        .I2(s_axi_CTRL_ARADDR[8]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(\rdata[15]_i_7_n_5 ),
        .I5(\rdata[1]_i_3_n_5 ),
        .O(\rdata[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_12 
       (.I0(ROffset[1]),
        .I1(K33[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[1]),
        .O(\rdata[1]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_13 
       (.I0(ClipMax[1]),
        .I1(ClampMin[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[1]),
        .O(\rdata[1]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_14 
       (.I0(K21_2[1]),
        .I1(K13_2[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[1]),
        .O(\rdata[1]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_15 
       (.I0(K32_2[1]),
        .I1(K31_2[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[1]),
        .O(\rdata[1]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_16 
       (.I0(OutVideoFormat[1]),
        .I1(InVideoFormat[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(p_0_in),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(int_task_ap_done__0),
        .O(\rdata[1]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_17 
       (.I0(ColEnd[1]),
        .I1(ColStart[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[1]),
        .O(\rdata[1]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_18 
       (.I0(K12[1]),
        .I1(K11[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[1]),
        .O(\rdata[1]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_19 
       (.I0(K23[1]),
        .I1(K22[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[1]),
        .O(\rdata[1]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \rdata[1]_i_2 
       (.I0(\int_isr_reg_n_5_[1] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \rdata[1]_i_3 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[1]_i_4_n_5 ),
        .I2(s_axi_CTRL_ARADDR[8]),
        .I3(\rdata_reg[1]_i_5_n_5 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata_reg[1]_i_6_n_5 ),
        .O(\rdata[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \rdata[1]_i_4 
       (.I0(\rdata[1]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(ClipMax_2[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ClampMin_2[1]),
        .O(\rdata[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_7 
       (.I0(BOffset_2[1]),
        .I1(GOffset_2[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[1]),
        .O(\rdata[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[2]_i_1 
       (.I0(\rdata_reg[2]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata_reg[2]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\rdata[2]_i_4_n_5 ),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[2]_i_10 
       (.I0(OutVideoFormat[2]),
        .I1(InVideoFormat[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(p_36_in[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[2]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_11 
       (.I0(ColEnd[2]),
        .I1(ColStart[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[2]),
        .O(\rdata[2]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_12 
       (.I0(K12[2]),
        .I1(K11[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[2]),
        .O(\rdata[2]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_13 
       (.I0(K23[2]),
        .I1(K22[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[2]),
        .O(\rdata[2]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_14 
       (.I0(ROffset[2]),
        .I1(K33[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[2]),
        .O(\rdata[2]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_15 
       (.I0(ClipMax[2]),
        .I1(ClampMin[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[2]),
        .O(\rdata[2]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_16 
       (.I0(K21_2[2]),
        .I1(K13_2[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[2]),
        .O(\rdata[2]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_17 
       (.I0(K32_2[2]),
        .I1(K31_2[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[2]),
        .O(\rdata[2]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[2]_i_4 
       (.I0(ClampMin_2[2]),
        .I1(\rdata[7]_i_9_n_5 ),
        .I2(ClipMax_2[2]),
        .I3(\rdata[7]_i_10_n_5 ),
        .I4(\rdata[2]_i_9_n_5 ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_9 
       (.I0(BOffset_2[2]),
        .I1(GOffset_2[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[2]),
        .O(\rdata[2]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[3]_i_1 
       (.I0(\rdata_reg[3]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata_reg[3]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\rdata[3]_i_4_n_5 ),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[3]_i_10 
       (.I0(OutVideoFormat[3]),
        .I1(InVideoFormat[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(int_ap_ready__0),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[3]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_11 
       (.I0(ColEnd[3]),
        .I1(ColStart[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[3]),
        .O(\rdata[3]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_12 
       (.I0(K12[3]),
        .I1(K11[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[3]),
        .O(\rdata[3]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_13 
       (.I0(K23[3]),
        .I1(K22[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[3]),
        .O(\rdata[3]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_14 
       (.I0(ROffset[3]),
        .I1(K33[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[3]),
        .O(\rdata[3]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_15 
       (.I0(ClipMax[3]),
        .I1(ClampMin[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(GOffset[3]),
        .O(\rdata[3]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_16 
       (.I0(K21_2[3]),
        .I1(K13_2[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[3]),
        .O(\rdata[3]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_17 
       (.I0(K32_2[3]),
        .I1(K31_2[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[3]),
        .O(\rdata[3]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[3]_i_4 
       (.I0(ClampMin_2[3]),
        .I1(\rdata[7]_i_9_n_5 ),
        .I2(ClipMax_2[3]),
        .I3(\rdata[7]_i_10_n_5 ),
        .I4(\rdata[3]_i_9_n_5 ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_9 
       (.I0(BOffset_2[3]),
        .I1(GOffset_2[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[3]),
        .O(\rdata[3]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0000000022222E22)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\rdata[4]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_10 
       (.I0(K32_2[4]),
        .I1(K31_2[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[4]),
        .O(\rdata[4]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_11 
       (.I0(ROffset[4]),
        .I1(K33[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[4]),
        .O(\rdata[4]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_12 
       (.I0(ClipMax[4]),
        .I1(ClampMin[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_GOffset_reg[9]_0 [0]),
        .O(\rdata[4]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_13 
       (.I0(K12[4]),
        .I1(K11[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[4]),
        .O(\rdata[4]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_14 
       (.I0(K23[4]),
        .I1(K22[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[4]),
        .O(\rdata[4]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_15 
       (.I0(ColEnd[4]),
        .I1(ColStart[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[4]),
        .O(\rdata[4]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_2 
       (.I0(\rdata_reg[4]_i_4_n_5 ),
        .I1(\rdata_reg[4]_i_5_n_5 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\rdata_reg[4]_i_6_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[4]_i_7_n_5 ),
        .O(\rdata[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \rdata[4]_i_3 
       (.I0(\rdata[4]_i_8_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(ClipMax_2[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ClampMin_2[4]),
        .O(\rdata[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rdata[4]_i_7 
       (.I0(\rdata[4]_i_15_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(InVideoFormat[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(OutVideoFormat[4]),
        .O(\rdata[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_8 
       (.I0(BOffset_2[4]),
        .I1(GOffset_2[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[4]),
        .O(\rdata[4]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_9 
       (.I0(K21_2[4]),
        .I1(K13_2[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[4]),
        .O(\rdata[4]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0000000022222E22)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\rdata[5]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_10 
       (.I0(K32_2[5]),
        .I1(K31_2[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[5]),
        .O(\rdata[5]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_11 
       (.I0(ROffset[5]),
        .I1(K33[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[5]),
        .O(\rdata[5]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_12 
       (.I0(ClipMax[5]),
        .I1(ClampMin[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_GOffset_reg[9]_0 [1]),
        .O(\rdata[5]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_13 
       (.I0(K12[5]),
        .I1(K11[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[5]),
        .O(\rdata[5]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_14 
       (.I0(K23[5]),
        .I1(K22[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[5]),
        .O(\rdata[5]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_15 
       (.I0(ColEnd[5]),
        .I1(ColStart[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[5]),
        .O(\rdata[5]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_2 
       (.I0(\rdata_reg[5]_i_4_n_5 ),
        .I1(\rdata_reg[5]_i_5_n_5 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\rdata_reg[5]_i_6_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[5]_i_7_n_5 ),
        .O(\rdata[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \rdata[5]_i_3 
       (.I0(\rdata[5]_i_8_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(ClipMax_2[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ClampMin_2[5]),
        .O(\rdata[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rdata[5]_i_7 
       (.I0(\rdata[5]_i_15_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(InVideoFormat[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(OutVideoFormat[5]),
        .O(\rdata[5]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_8 
       (.I0(BOffset_2[5]),
        .I1(GOffset_2[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[5]),
        .O(\rdata[5]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_9 
       (.I0(K21_2[5]),
        .I1(K13_2[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[5]),
        .O(\rdata[5]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0000000022222E22)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\rdata[6]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_10 
       (.I0(K32_2[6]),
        .I1(K31_2[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[6]),
        .O(\rdata[6]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_11 
       (.I0(ROffset[6]),
        .I1(K33[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[6]),
        .O(\rdata[6]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_12 
       (.I0(ClipMax[6]),
        .I1(ClampMin[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_GOffset_reg[9]_0 [2]),
        .O(\rdata[6]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_13 
       (.I0(K12[6]),
        .I1(K11[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[6]),
        .O(\rdata[6]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_14 
       (.I0(K23[6]),
        .I1(K22[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[6]),
        .O(\rdata[6]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_15 
       (.I0(ColEnd[6]),
        .I1(ColStart[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[6]),
        .O(\rdata[6]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_2 
       (.I0(\rdata_reg[6]_i_4_n_5 ),
        .I1(\rdata_reg[6]_i_5_n_5 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\rdata_reg[6]_i_6_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[6]_i_7_n_5 ),
        .O(\rdata[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \rdata[6]_i_3 
       (.I0(\rdata[6]_i_8_n_5 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(ClipMax_2[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ClampMin_2[6]),
        .O(\rdata[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rdata[6]_i_7 
       (.I0(\rdata[6]_i_15_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(InVideoFormat[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(OutVideoFormat[6]),
        .O(\rdata[6]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_8 
       (.I0(BOffset_2[6]),
        .I1(GOffset_2[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[6]),
        .O(\rdata[6]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_9 
       (.I0(K21_2[6]),
        .I1(K13_2[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[6]),
        .O(\rdata[6]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[7]_i_1 
       (.I0(\rdata_reg[7]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata_reg[7]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\rdata[7]_i_4_n_5 ),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata[7]_i_10 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_11 
       (.I0(BOffset_2[7]),
        .I1(GOffset_2[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[7]),
        .O(\rdata[7]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[7]_i_12 
       (.I0(OutVideoFormat[7]),
        .I1(InVideoFormat[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(p_36_in[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_13 
       (.I0(ColEnd[7]),
        .I1(ColStart[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[7]),
        .O(\rdata[7]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_14 
       (.I0(K12[7]),
        .I1(K11[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[7]),
        .O(\rdata[7]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_15 
       (.I0(K23[7]),
        .I1(K22[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[7]),
        .O(\rdata[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_16 
       (.I0(ROffset[7]),
        .I1(K33[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[7]),
        .O(\rdata[7]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_17 
       (.I0(ClipMax[7]),
        .I1(ClampMin[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(BOffset[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_GOffset_reg[9]_0 [3]),
        .O(\rdata[7]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_18 
       (.I0(K21_2[7]),
        .I1(K13_2[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[7]),
        .O(\rdata[7]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_19 
       (.I0(K32_2[7]),
        .I1(K31_2[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[7]),
        .O(\rdata[7]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[7]_i_4 
       (.I0(ClampMin_2[7]),
        .I1(\rdata[7]_i_9_n_5 ),
        .I2(ClipMax_2[7]),
        .I3(\rdata[7]_i_10_n_5 ),
        .I4(\rdata[7]_i_11_n_5 ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[7]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \rdata[7]_i_9 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[7]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[8]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[8]),
        .I4(\rdata[8]_i_4_n_5 ),
        .I5(\rdata[15]_i_7_n_5 ),
        .O(\rdata[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[8]_i_10 
       (.I0(\int_GOffset_reg[9]_0 [4]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(BOffset[8]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[8]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_11 
       (.I0(ROffset[8]),
        .I1(K33[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[8]),
        .O(\rdata[8]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_12 
       (.I0(BOffset_2[8]),
        .I1(GOffset_2[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[8]),
        .O(\rdata[8]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[8]_i_2 
       (.I0(\rdata[8]_i_5_n_5 ),
        .I1(\rdata[8]_i_6_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[8]_i_7_n_5 ),
        .O(\rdata[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_3 
       (.I0(\rdata[8]_i_8_n_5 ),
        .I1(\rdata[8]_i_9_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\rdata[8]_i_10_n_5 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[8]_i_11_n_5 ),
        .O(\rdata[8]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rdata[8]_i_4 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[8]_i_12_n_5 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[8]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_5 
       (.I0(K23[8]),
        .I1(K22[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[8]),
        .O(\rdata[8]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_6 
       (.I0(K12[8]),
        .I1(K11[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[8]),
        .O(\rdata[8]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_7 
       (.I0(ColEnd[8]),
        .I1(ColStart[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[8]),
        .O(\rdata[8]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_8 
       (.I0(K32_2[8]),
        .I1(K31_2[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[8]),
        .O(\rdata[8]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_9 
       (.I0(K21_2[8]),
        .I1(K13_2[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[8]),
        .O(\rdata[8]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h00000000E2E200E2)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(\rdata[9]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[9]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_10 
       (.I0(K32_2[9]),
        .I1(K31_2[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K23_2[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K22_2[9]),
        .O(\rdata[9]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_11 
       (.I0(ROffset[9]),
        .I1(K33[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K32[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K31[9]),
        .O(\rdata[9]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_12 
       (.I0(K12[9]),
        .I1(K11[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(RowEnd[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(RowStart[9]),
        .O(\rdata[9]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_13 
       (.I0(K23[9]),
        .I1(K22[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K21[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K13[9]),
        .O(\rdata[9]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_14 
       (.I0(ColEnd[9]),
        .I1(ColStart[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(height[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(width[9]),
        .O(\rdata[9]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_2 
       (.I0(\rdata_reg[9]_i_4_n_5 ),
        .I1(\rdata[9]_i_5_n_5 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(\rdata_reg[9]_i_6_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[9]_i_7_n_5 ),
        .O(\rdata[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rdata[9]_i_3 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[9]_i_8_n_5 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[9]_i_5 
       (.I0(\int_GOffset_reg[9]_0 [5]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(BOffset[9]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[9]_i_11_n_5 ),
        .O(\rdata[9]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h88888B88)) 
    \rdata[9]_i_7 
       (.I0(\rdata[9]_i_14_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(interrupt),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_8 
       (.I0(BOffset_2[9]),
        .I1(GOffset_2[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ROffset_2[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K33_2[9]),
        .O(\rdata[9]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_9 
       (.I0(K21_2[9]),
        .I1(K13_2[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(K12_2[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(K11_2[9]),
        .O(\rdata[9]_i_9_n_5 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF7 \rdata_reg[0]_i_10 
       (.I0(\rdata[0]_i_16_n_5 ),
        .I1(\rdata[0]_i_17_n_5 ),
        .O(\rdata_reg[0]_i_10_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[0]_i_11 
       (.I0(\rdata[0]_i_18_n_5 ),
        .I1(\rdata[0]_i_19_n_5 ),
        .O(\rdata_reg[0]_i_11_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF8 \rdata_reg[0]_i_5 
       (.I0(\rdata_reg[0]_i_8_n_5 ),
        .I1(\rdata_reg[0]_i_9_n_5 ),
        .O(\rdata_reg[0]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF8 \rdata_reg[0]_i_6 
       (.I0(\rdata_reg[0]_i_10_n_5 ),
        .I1(\rdata_reg[0]_i_11_n_5 ),
        .O(\rdata_reg[0]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_8 
       (.I0(\rdata[0]_i_12_n_5 ),
        .I1(\rdata[0]_i_13_n_5 ),
        .O(\rdata_reg[0]_i_8_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[0]_i_9 
       (.I0(\rdata[0]_i_14_n_5 ),
        .I1(\rdata[0]_i_15_n_5 ),
        .O(\rdata_reg[0]_i_9_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_3_n_5 ),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF7 \rdata_reg[1]_i_10 
       (.I0(\rdata[1]_i_16_n_5 ),
        .I1(\rdata[1]_i_17_n_5 ),
        .O(\rdata_reg[1]_i_10_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[1]_i_11 
       (.I0(\rdata[1]_i_18_n_5 ),
        .I1(\rdata[1]_i_19_n_5 ),
        .O(\rdata_reg[1]_i_11_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF8 \rdata_reg[1]_i_5 
       (.I0(\rdata_reg[1]_i_8_n_5 ),
        .I1(\rdata_reg[1]_i_9_n_5 ),
        .O(\rdata_reg[1]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF8 \rdata_reg[1]_i_6 
       (.I0(\rdata_reg[1]_i_10_n_5 ),
        .I1(\rdata_reg[1]_i_11_n_5 ),
        .O(\rdata_reg[1]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_8 
       (.I0(\rdata[1]_i_12_n_5 ),
        .I1(\rdata[1]_i_13_n_5 ),
        .O(\rdata_reg[1]_i_8_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[1]_i_9 
       (.I0(\rdata[1]_i_14_n_5 ),
        .I1(\rdata[1]_i_15_n_5 ),
        .O(\rdata_reg[1]_i_9_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[2]_i_2 
       (.I0(\rdata_reg[2]_i_5_n_5 ),
        .I1(\rdata_reg[2]_i_6_n_5 ),
        .O(\rdata_reg[2]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF8 \rdata_reg[2]_i_3 
       (.I0(\rdata_reg[2]_i_7_n_5 ),
        .I1(\rdata_reg[2]_i_8_n_5 ),
        .O(\rdata_reg[2]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_5 
       (.I0(\rdata[2]_i_10_n_5 ),
        .I1(\rdata[2]_i_11_n_5 ),
        .O(\rdata_reg[2]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[2]_i_6 
       (.I0(\rdata[2]_i_12_n_5 ),
        .I1(\rdata[2]_i_13_n_5 ),
        .O(\rdata_reg[2]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[2]_i_7 
       (.I0(\rdata[2]_i_14_n_5 ),
        .I1(\rdata[2]_i_15_n_5 ),
        .O(\rdata_reg[2]_i_7_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[2]_i_8 
       (.I0(\rdata[2]_i_16_n_5 ),
        .I1(\rdata[2]_i_17_n_5 ),
        .O(\rdata_reg[2]_i_8_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[3]_i_2 
       (.I0(\rdata_reg[3]_i_5_n_5 ),
        .I1(\rdata_reg[3]_i_6_n_5 ),
        .O(\rdata_reg[3]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF8 \rdata_reg[3]_i_3 
       (.I0(\rdata_reg[3]_i_7_n_5 ),
        .I1(\rdata_reg[3]_i_8_n_5 ),
        .O(\rdata_reg[3]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_5 
       (.I0(\rdata[3]_i_10_n_5 ),
        .I1(\rdata[3]_i_11_n_5 ),
        .O(\rdata_reg[3]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[3]_i_6 
       (.I0(\rdata[3]_i_12_n_5 ),
        .I1(\rdata[3]_i_13_n_5 ),
        .O(\rdata_reg[3]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[3]_i_7 
       (.I0(\rdata[3]_i_14_n_5 ),
        .I1(\rdata[3]_i_15_n_5 ),
        .O(\rdata_reg[3]_i_7_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[3]_i_8 
       (.I0(\rdata[3]_i_16_n_5 ),
        .I1(\rdata[3]_i_17_n_5 ),
        .O(\rdata_reg[3]_i_8_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF7 \rdata_reg[4]_i_4 
       (.I0(\rdata[4]_i_9_n_5 ),
        .I1(\rdata[4]_i_10_n_5 ),
        .O(\rdata_reg[4]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[4]_i_5 
       (.I0(\rdata[4]_i_11_n_5 ),
        .I1(\rdata[4]_i_12_n_5 ),
        .O(\rdata_reg[4]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[4]_i_6 
       (.I0(\rdata[4]_i_13_n_5 ),
        .I1(\rdata[4]_i_14_n_5 ),
        .O(\rdata_reg[4]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF7 \rdata_reg[5]_i_4 
       (.I0(\rdata[5]_i_9_n_5 ),
        .I1(\rdata[5]_i_10_n_5 ),
        .O(\rdata_reg[5]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[5]_i_5 
       (.I0(\rdata[5]_i_11_n_5 ),
        .I1(\rdata[5]_i_12_n_5 ),
        .O(\rdata_reg[5]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[5]_i_6 
       (.I0(\rdata[5]_i_13_n_5 ),
        .I1(\rdata[5]_i_14_n_5 ),
        .O(\rdata_reg[5]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF7 \rdata_reg[6]_i_4 
       (.I0(\rdata[6]_i_9_n_5 ),
        .I1(\rdata[6]_i_10_n_5 ),
        .O(\rdata_reg[6]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[6]_i_5 
       (.I0(\rdata[6]_i_11_n_5 ),
        .I1(\rdata[6]_i_12_n_5 ),
        .O(\rdata_reg[6]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[6]_i_6 
       (.I0(\rdata[6]_i_13_n_5 ),
        .I1(\rdata[6]_i_14_n_5 ),
        .O(\rdata_reg[6]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[7]_i_2 
       (.I0(\rdata_reg[7]_i_5_n_5 ),
        .I1(\rdata_reg[7]_i_6_n_5 ),
        .O(\rdata_reg[7]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF8 \rdata_reg[7]_i_3 
       (.I0(\rdata_reg[7]_i_7_n_5 ),
        .I1(\rdata_reg[7]_i_8_n_5 ),
        .O(\rdata_reg[7]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_5 
       (.I0(\rdata[7]_i_12_n_5 ),
        .I1(\rdata[7]_i_13_n_5 ),
        .O(\rdata_reg[7]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[7]_i_6 
       (.I0(\rdata[7]_i_14_n_5 ),
        .I1(\rdata[7]_i_15_n_5 ),
        .O(\rdata_reg[7]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[7]_i_7 
       (.I0(\rdata[7]_i_16_n_5 ),
        .I1(\rdata[7]_i_17_n_5 ),
        .O(\rdata_reg[7]_i_7_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[7]_i_8 
       (.I0(\rdata[7]_i_18_n_5 ),
        .I1(\rdata[7]_i_19_n_5 ),
        .O(\rdata_reg[7]_i_8_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF7 \rdata_reg[9]_i_4 
       (.I0(\rdata[9]_i_9_n_5 ),
        .I1(\rdata[9]_i_10_n_5 ),
        .O(\rdata_reg[9]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[9]_i_6 
       (.I0(\rdata[9]_i_12_n_5 ),
        .I1(\rdata[9]_i_13_n_5 ),
        .O(\rdata_reg[9]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[8]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(\waddr_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[7]),
        .Q(\waddr_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[8]),
        .Q(\waddr_reg_n_5_[8] ),
        .R(1'b0));
endmodule

module bd_85a6_csc_0_MultiPixStream2AXIvideo
   (\B_V_data_1_state_reg[0] ,
    Q,
    \B_V_data_1_state_reg[1] ,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    \mOutPtr_reg[0] ,
    empty_n_reg,
    mOutPtr17_out,
    mOutPtr0,
    E,
    mOutPtr17_out_0,
    SR,
    m_axis_video_TDATA,
    MultiPixStream2AXIvideo_U0_ap_done,
    ap_clk,
    ap_rst_n_inv,
    stream_out_vresampled_empty_n,
    m_axis_video_TREADY,
    \mOutPtr_reg[0]_0 ,
    push,
    MultiPixStream2AXIvideo_U0_ap_start,
    push_1,
    D,
    \B_V_data_1_payload_B_reg[23] ,
    \d_read_reg_22_reg[11] ,
    ap_rst_n,
    HwReg_width_c_empty_n,
    HwReg_height_c_empty_n);
  output \B_V_data_1_state_reg[0] ;
  output [1:0]Q;
  output \B_V_data_1_state_reg[1] ;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output \mOutPtr_reg[0] ;
  output empty_n_reg;
  output mOutPtr17_out;
  output mOutPtr0;
  output [0:0]E;
  output mOutPtr17_out_0;
  output [0:0]SR;
  output [23:0]m_axis_video_TDATA;
  output MultiPixStream2AXIvideo_U0_ap_done;
  input ap_clk;
  input ap_rst_n_inv;
  input stream_out_vresampled_empty_n;
  input m_axis_video_TREADY;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input push;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input push_1;
  input [11:0]D;
  input [23:0]\B_V_data_1_payload_B_reg[23] ;
  input [11:0]\d_read_reg_22_reg[11] ;
  input ap_rst_n;
  input HwReg_width_c_empty_n;
  input HwReg_height_c_empty_n;

  wire [23:0]\B_V_data_1_payload_B_reg[23] ;
  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[1] ;
  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_height_c_empty_n;
  wire HwReg_width_c_empty_n;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[4]_i_2__0_n_5 ;
  wire \ap_CS_fsm[4]_i_3__1_n_5 ;
  wire \ap_CS_fsm[4]_i_4__0_n_5 ;
  wire \ap_CS_fsm[4]_i_5__0_n_5 ;
  wire \ap_CS_fsm[4]_i_6__0_n_5 ;
  wire \ap_CS_fsm[4]_i_7__0_n_5 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_reg_393;
  wire [11:0]cols_reg_204;
  wire [11:0]\d_read_reg_22_reg[11] ;
  wire empty_n_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_13;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_5;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_7;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_9;
  wire [11:0]grp_reg_unsigned_short_s_fu_145_ap_return;
  wire [11:0]grp_reg_unsigned_short_s_fu_151_ap_return;
  wire [11:0]i_2_fu_176_p2;
  wire [11:0]i_fu_84_reg;
  wire \i_fu_84_reg[11]_i_2_n_11 ;
  wire \i_fu_84_reg[11]_i_2_n_12 ;
  wire \i_fu_84_reg[8]_i_1_n_10 ;
  wire \i_fu_84_reg[8]_i_1_n_11 ;
  wire \i_fu_84_reg[8]_i_1_n_12 ;
  wire \i_fu_84_reg[8]_i_1_n_5 ;
  wire \i_fu_84_reg[8]_i_1_n_6 ;
  wire \i_fu_84_reg[8]_i_1_n_7 ;
  wire \i_fu_84_reg[8]_i_1_n_8 ;
  wire \i_fu_84_reg[8]_i_1_n_9 ;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire mOutPtr17_out_0;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [0:0]m_axis_video_TUSER;
  wire push;
  wire push_1;
  wire [11:0]rows_reg_199;
  wire sof_reg_106;
  wire stream_out_vresampled_empty_n;
  wire [11:0]sub_fu_162_p2;
  wire [11:0]sub_reg_209;
  wire [7:2]\NLW_i_fu_84_reg[11]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_i_fu_84_reg[11]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(Q[0]),
        .I1(HwReg_height_c_empty_n),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(HwReg_width_c_empty_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(i_fu_84_reg[5]),
        .I1(rows_reg_199[5]),
        .I2(i_fu_84_reg[2]),
        .I3(rows_reg_199[2]),
        .I4(\ap_CS_fsm[4]_i_3__1_n_5 ),
        .I5(\ap_CS_fsm[4]_i_4__0_n_5 ),
        .O(\ap_CS_fsm[4]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ap_CS_fsm[4]_i_3__1 
       (.I0(rows_reg_199[0]),
        .I1(i_fu_84_reg[0]),
        .I2(rows_reg_199[1]),
        .I3(i_fu_84_reg[1]),
        .I4(\ap_CS_fsm[4]_i_5__0_n_5 ),
        .O(\ap_CS_fsm[4]_i_3__1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \ap_CS_fsm[4]_i_4__0 
       (.I0(\ap_CS_fsm[4]_i_6__0_n_5 ),
        .I1(i_fu_84_reg[7]),
        .I2(rows_reg_199[7]),
        .I3(i_fu_84_reg[6]),
        .I4(rows_reg_199[6]),
        .I5(\ap_CS_fsm[4]_i_7__0_n_5 ),
        .O(\ap_CS_fsm[4]_i_4__0_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[4]_i_5__0 
       (.I0(i_fu_84_reg[4]),
        .I1(rows_reg_199[4]),
        .I2(i_fu_84_reg[3]),
        .I3(rows_reg_199[3]),
        .O(\ap_CS_fsm[4]_i_5__0_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[4]_i_6__0 
       (.I0(i_fu_84_reg[10]),
        .I1(rows_reg_199[10]),
        .I2(i_fu_84_reg[9]),
        .I3(rows_reg_199[9]),
        .O(\ap_CS_fsm[4]_i_6__0_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[4]_i_7__0 
       (.I0(i_fu_84_reg[11]),
        .I1(rows_reg_199[11]),
        .I2(i_fu_84_reg[8]),
        .I3(rows_reg_199[8]),
        .O(\ap_CS_fsm[4]_i_7__0_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SR),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  FDRE \cols_reg_204_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[0]),
        .Q(cols_reg_204[0]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[10]),
        .Q(cols_reg_204[10]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[11]),
        .Q(cols_reg_204[11]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[1]),
        .Q(cols_reg_204[1]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[2]),
        .Q(cols_reg_204[2]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[3]),
        .Q(cols_reg_204[3]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[4]),
        .Q(cols_reg_204[4]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[5]),
        .Q(cols_reg_204[5]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[6]),
        .Q(cols_reg_204[6]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[7]),
        .Q(cols_reg_204[7]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[8]),
        .Q(cols_reg_204[8]),
        .R(1'b0));
  FDRE \cols_reg_204_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_151_ap_return[9]),
        .Q(cols_reg_204[9]),
        .R(1'b0));
  bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120
       (.\B_V_data_1_state_reg[1] (E),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .D(ap_NS_fsm[3:2]),
        .E(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0),
        .Q({Q[1],ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_reg_393(axi_last_reg_393),
        .\axi_last_reg_393_reg[0]_0 (sub_reg_209),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_9),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_13),
        .\icmp_ln619_reg_389_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_5),
        .\j_fu_100[11]_i_3 (cols_reg_204),
        .mOutPtr17_out_0(mOutPtr17_out_0),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .push_1(push_1),
        .\sof_2_reg_163_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_7),
        .sof_reg_106(sof_reg_106),
        .stream_out_vresampled_empty_n(stream_out_vresampled_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_9),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_85a6_csc_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_145
       (.D(grp_reg_unsigned_short_s_fu_145_ap_return),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state2,Q[0]}),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[11]_0 (\d_read_reg_22_reg[11] ));
  bd_85a6_csc_0_reg_unsigned_short_s_68 grp_reg_unsigned_short_s_fu_151
       (.D(sub_fu_162_p2),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[11]_0 (grp_reg_unsigned_short_s_fu_151_ap_return),
        .\d_read_reg_22_reg[11]_1 (D));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_84[0]_i_1 
       (.I0(i_fu_84_reg[0]),
        .O(i_2_fu_176_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_84[11]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2__0_n_5 ),
        .I1(ap_CS_fsm_state3),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0));
  FDRE \i_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0),
        .D(i_2_fu_176_p2[0]),
        .Q(i_fu_84_reg[0]),
        .R(SR));
  FDRE \i_fu_84_reg[10] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0),
        .D(i_2_fu_176_p2[10]),
        .Q(i_fu_84_reg[10]),
        .R(SR));
  FDRE \i_fu_84_reg[11] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0),
        .D(i_2_fu_176_p2[11]),
        .Q(i_fu_84_reg[11]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_84_reg[11]_i_2 
       (.CI(\i_fu_84_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_fu_84_reg[11]_i_2_CO_UNCONNECTED [7:2],\i_fu_84_reg[11]_i_2_n_11 ,\i_fu_84_reg[11]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_84_reg[11]_i_2_O_UNCONNECTED [7:3],i_2_fu_176_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,i_fu_84_reg[11:9]}));
  FDRE \i_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0),
        .D(i_2_fu_176_p2[1]),
        .Q(i_fu_84_reg[1]),
        .R(SR));
  FDRE \i_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0),
        .D(i_2_fu_176_p2[2]),
        .Q(i_fu_84_reg[2]),
        .R(SR));
  FDRE \i_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0),
        .D(i_2_fu_176_p2[3]),
        .Q(i_fu_84_reg[3]),
        .R(SR));
  FDRE \i_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0),
        .D(i_2_fu_176_p2[4]),
        .Q(i_fu_84_reg[4]),
        .R(SR));
  FDRE \i_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0),
        .D(i_2_fu_176_p2[5]),
        .Q(i_fu_84_reg[5]),
        .R(SR));
  FDRE \i_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0),
        .D(i_2_fu_176_p2[6]),
        .Q(i_fu_84_reg[6]),
        .R(SR));
  FDRE \i_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0),
        .D(i_2_fu_176_p2[7]),
        .Q(i_fu_84_reg[7]),
        .R(SR));
  FDRE \i_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0),
        .D(i_2_fu_176_p2[8]),
        .Q(i_fu_84_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_84_reg[8]_i_1 
       (.CI(i_fu_84_reg[0]),
        .CI_TOP(1'b0),
        .CO({\i_fu_84_reg[8]_i_1_n_5 ,\i_fu_84_reg[8]_i_1_n_6 ,\i_fu_84_reg[8]_i_1_n_7 ,\i_fu_84_reg[8]_i_1_n_8 ,\i_fu_84_reg[8]_i_1_n_9 ,\i_fu_84_reg[8]_i_1_n_10 ,\i_fu_84_reg[8]_i_1_n_11 ,\i_fu_84_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_176_p2[8:1]),
        .S(i_fu_84_reg[8:1]));
  FDRE \i_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0),
        .D(i_2_fu_176_p2[9]),
        .Q(i_fu_84_reg[9]),
        .R(SR));
  bd_85a6_csc_0_regslice_both regslice_both_m_axis_video_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (\B_V_data_1_payload_B_reg[23] ),
        .B_V_data_1_sel_wr_reg_0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_5),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .D({ap_NS_fsm[4],ap_NS_fsm[0]}),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state5,Q[1],ap_CS_fsm_state3,Q[0]}),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm[4]_i_2__0_n_5 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(empty_n_reg),
        .mOutPtr0(mOutPtr0),
        .mOutPtr17_out(mOutPtr17_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .push(push),
        .stream_out_vresampled_empty_n(stream_out_vresampled_empty_n));
  bd_85a6_csc_0_regslice_both__parameterized1 regslice_both_m_axis_video_V_last_V_U
       (.B_V_data_1_sel_wr_reg_0(\B_V_data_1_state_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_reg_393(axi_last_reg_393),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY));
  bd_85a6_csc_0_regslice_both__parameterized1_69 regslice_both_m_axis_video_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_7),
        .B_V_data_1_sel_wr_reg_0(\B_V_data_1_state_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER));
  FDRE \rows_reg_199_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[0]),
        .Q(rows_reg_199[0]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[10]),
        .Q(rows_reg_199[10]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[11]),
        .Q(rows_reg_199[11]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[1]),
        .Q(rows_reg_199[1]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[2]),
        .Q(rows_reg_199[2]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[3]),
        .Q(rows_reg_199[3]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[4]),
        .Q(rows_reg_199[4]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[5]),
        .Q(rows_reg_199[5]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[6]),
        .Q(rows_reg_199[6]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[7]),
        .Q(rows_reg_199[7]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[8]),
        .Q(rows_reg_199[8]),
        .R(1'b0));
  FDRE \rows_reg_199_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_145_ap_return[9]),
        .Q(rows_reg_199[9]),
        .R(1'b0));
  FDRE \sof_reg_106_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_13),
        .Q(sof_reg_106),
        .R(1'b0));
  FDRE \sub_reg_209_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[0]),
        .Q(sub_reg_209[0]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[10]),
        .Q(sub_reg_209[10]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[11]),
        .Q(sub_reg_209[11]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[1]),
        .Q(sub_reg_209[1]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[2]),
        .Q(sub_reg_209[2]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[3]),
        .Q(sub_reg_209[3]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[4]),
        .Q(sub_reg_209[4]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[5]),
        .Q(sub_reg_209[5]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[6]),
        .Q(sub_reg_209[6]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[7]),
        .Q(sub_reg_209[7]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[8]),
        .Q(sub_reg_209[8]),
        .R(1'b0));
  FDRE \sub_reg_209_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_162_p2[9]),
        .Q(sub_reg_209[9]),
        .R(1'b0));
endmodule

module bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2
   (\icmp_ln619_reg_389_reg[0]_0 ,
    ap_enable_reg_pp0_iter1,
    \sof_2_reg_163_reg[0]_0 ,
    axi_last_reg_393,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg,
    \B_V_data_1_state_reg[1] ,
    mOutPtr17_out_0,
    \B_V_data_1_state_reg[1]_0 ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_0,
    D,
    ap_rst_n_inv,
    ap_clk,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
    E,
    stream_out_vresampled_empty_n,
    Q,
    m_axis_video_TREADY_int_regslice,
    push_1,
    sof_reg_106,
    ap_rst_n,
    \axi_last_reg_393_reg[0]_0 ,
    \j_fu_100[11]_i_3 );
  output \icmp_ln619_reg_389_reg[0]_0 ;
  output ap_enable_reg_pp0_iter1;
  output \sof_2_reg_163_reg[0]_0 ;
  output axi_last_reg_393;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg;
  output [0:0]\B_V_data_1_state_reg[1] ;
  output mOutPtr17_out_0;
  output \B_V_data_1_state_reg[1]_0 ;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_0;
  output [1:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg;
  input [0:0]E;
  input stream_out_vresampled_empty_n;
  input [1:0]Q;
  input m_axis_video_TREADY_int_regslice;
  input push_1;
  input sof_reg_106;
  input ap_rst_n;
  input [11:0]\axi_last_reg_393_reg[0]_0 ;
  input [11:0]\j_fu_100[11]_i_3 ;

  wire [0:0]\B_V_data_1_state_reg[1] ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_5;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:0]ap_sig_allocacmp_j_1;
  wire axi_last_reg_393;
  wire [11:0]\axi_last_reg_393_reg[0]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_0;
  wire \icmp_ln619_reg_389_reg[0]_0 ;
  wire [11:0]j_2_fu_223_p2;
  wire j_2_fu_223_p2_carry__0_n_11;
  wire j_2_fu_223_p2_carry__0_n_12;
  wire j_2_fu_223_p2_carry_n_10;
  wire j_2_fu_223_p2_carry_n_11;
  wire j_2_fu_223_p2_carry_n_12;
  wire j_2_fu_223_p2_carry_n_5;
  wire j_2_fu_223_p2_carry_n_6;
  wire j_2_fu_223_p2_carry_n_7;
  wire j_2_fu_223_p2_carry_n_8;
  wire j_2_fu_223_p2_carry_n_9;
  wire j_fu_100;
  wire [11:0]\j_fu_100[11]_i_3 ;
  wire \j_fu_100_reg_n_5_[0] ;
  wire \j_fu_100_reg_n_5_[10] ;
  wire \j_fu_100_reg_n_5_[11] ;
  wire \j_fu_100_reg_n_5_[1] ;
  wire \j_fu_100_reg_n_5_[2] ;
  wire \j_fu_100_reg_n_5_[3] ;
  wire \j_fu_100_reg_n_5_[4] ;
  wire \j_fu_100_reg_n_5_[5] ;
  wire \j_fu_100_reg_n_5_[6] ;
  wire \j_fu_100_reg_n_5_[7] ;
  wire \j_fu_100_reg_n_5_[8] ;
  wire \j_fu_100_reg_n_5_[9] ;
  wire mOutPtr17_out_0;
  wire m_axis_video_TREADY_int_regslice;
  wire push_1;
  wire \sof_2_reg_163_reg[0]_0 ;
  wire sof_reg_106;
  wire \sof_reg_106[0]_i_2_n_5 ;
  wire stream_out_vresampled_empty_n;
  wire [7:2]NLW_j_2_fu_223_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_j_2_fu_223_p2_carry__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00008000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(Q[1]),
        .I2(stream_out_vresampled_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln619_reg_389_reg[0]_0 ),
        .O(\B_V_data_1_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAAEAEAEAEAEAEAE)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln619_reg_389_reg[0]_0 ),
        .I3(stream_out_vresampled_empty_n),
        .I4(Q[1]),
        .I5(m_axis_video_TREADY_int_regslice),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE \axi_last_reg_393_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(axi_last_reg_393),
        .R(1'b0));
  bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_70 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_14),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_7),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(j_2_fu_223_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_j_1(ap_sig_allocacmp_j_1),
        .axi_last_reg_393(axi_last_reg_393),
        .\axi_last_reg_393_reg[0] (flow_control_loop_pipe_sequential_init_U_n_6),
        .\axi_last_reg_393_reg[0]_0 ({\j_fu_100_reg_n_5_[11] ,\j_fu_100_reg_n_5_[10] ,\j_fu_100_reg_n_5_[9] ,\j_fu_100_reg_n_5_[8] ,\j_fu_100_reg_n_5_[7] ,\j_fu_100_reg_n_5_[6] ,\j_fu_100_reg_n_5_[5] ,\j_fu_100_reg_n_5_[4] ,\j_fu_100_reg_n_5_[3] ,\j_fu_100_reg_n_5_[2] ,\j_fu_100_reg_n_5_[1] ,\j_fu_100_reg_n_5_[0] }),
        .\axi_last_reg_393_reg[0]_1 (\axi_last_reg_393_reg[0]_0 ),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_0),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_1(flow_control_loop_pipe_sequential_init_U_n_9),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_2(j_fu_100),
        .\icmp_ln619_reg_389_reg[0] (ap_enable_reg_pp0_iter1),
        .\icmp_ln619_reg_389_reg[0]_0 (\icmp_ln619_reg_389_reg[0]_0 ),
        .\j_fu_100[11]_i_3_0 (\j_fu_100[11]_i_3 ),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .\sof_2_reg_163_reg[0] (flow_control_loop_pipe_sequential_init_U_n_10),
        .\sof_2_reg_163_reg[0]_0 (\sof_2_reg_163_reg[0]_0 ),
        .sof_reg_106(sof_reg_106),
        .\sof_reg_106_reg[0] (\sof_reg_106[0]_i_2_n_5 ),
        .stream_out_vresampled_empty_n(stream_out_vresampled_empty_n));
  FDRE \icmp_ln619_reg_389_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(\icmp_ln619_reg_389_reg[0]_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_2_fu_223_p2_carry
       (.CI(ap_sig_allocacmp_j_1[0]),
        .CI_TOP(1'b0),
        .CO({j_2_fu_223_p2_carry_n_5,j_2_fu_223_p2_carry_n_6,j_2_fu_223_p2_carry_n_7,j_2_fu_223_p2_carry_n_8,j_2_fu_223_p2_carry_n_9,j_2_fu_223_p2_carry_n_10,j_2_fu_223_p2_carry_n_11,j_2_fu_223_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_2_fu_223_p2[8:1]),
        .S(ap_sig_allocacmp_j_1[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_2_fu_223_p2_carry__0
       (.CI(j_2_fu_223_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_j_2_fu_223_p2_carry__0_CO_UNCONNECTED[7:2],j_2_fu_223_p2_carry__0_n_11,j_2_fu_223_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_j_2_fu_223_p2_carry__0_O_UNCONNECTED[7:3],j_2_fu_223_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,ap_sig_allocacmp_j_1[11:9]}));
  FDRE \j_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[0]),
        .Q(\j_fu_100_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \j_fu_100_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[10]),
        .Q(\j_fu_100_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \j_fu_100_reg[11] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[11]),
        .Q(\j_fu_100_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \j_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[1]),
        .Q(\j_fu_100_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \j_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[2]),
        .Q(\j_fu_100_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \j_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[3]),
        .Q(\j_fu_100_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \j_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[4]),
        .Q(\j_fu_100_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \j_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[5]),
        .Q(\j_fu_100_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \j_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[6]),
        .Q(\j_fu_100_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \j_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[7]),
        .Q(\j_fu_100_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \j_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[8]),
        .Q(\j_fu_100_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \j_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_100),
        .D(j_2_fu_223_p2[9]),
        .Q(\j_fu_100_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \mOutPtr[4]_i_1__4 
       (.I0(push_1),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(Q[1]),
        .I3(stream_out_vresampled_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\icmp_ln619_reg_389_reg[0]_0 ),
        .O(\B_V_data_1_state_reg[1] ));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    \mOutPtr[4]_i_3__4 
       (.I0(push_1),
        .I1(\icmp_ln619_reg_389_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_out_vresampled_empty_n),
        .I4(Q[1]),
        .I5(m_axis_video_TREADY_int_regslice),
        .O(mOutPtr17_out_0));
  FDRE \sof_2_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(\sof_2_reg_163_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h007F0000FFFFFFFF)) 
    \sof_reg_106[0]_i_2 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(Q[1]),
        .I2(stream_out_vresampled_empty_n),
        .I3(\icmp_ln619_reg_389_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_loop_exit_ready_pp0_iter1_reg),
        .O(\sof_reg_106[0]_i_2_n_5 ));
endmodule

module bd_85a6_csc_0_fifo_w10_d5_S
   (full_n_reg_0,
    ap_sync_channel_write_HwReg_BOffset_2_channel,
    empty_n_reg_0,
    HwReg_BOffset_2_channel_empty_n,
    out,
    Block_entry3_proc_U0_ap_done,
    ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
    bPassThru_422_or_420_Out_loc_channel_full_n,
    ap_done_reg_i_2,
    ap_done_reg_i_2_0,
    ap_sync_reg_channel_write_HwReg_BOffset_2_channel_reg,
    ap_done_reg,
    HwReg_ClampMin_2_channel_empty_n,
    HwReg_ROffset_2_channel_empty_n,
    HwReg_GOffset_2_channel_empty_n,
    int_ap_idle_i_7,
    in,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv);
  output full_n_reg_0;
  output ap_sync_channel_write_HwReg_BOffset_2_channel;
  output empty_n_reg_0;
  output HwReg_BOffset_2_channel_empty_n;
  output [9:0]out;
  input Block_entry3_proc_U0_ap_done;
  input ap_sync_reg_channel_write_HwReg_BOffset_2_channel;
  input bPassThru_422_or_420_Out_loc_channel_full_n;
  input ap_done_reg_i_2;
  input ap_done_reg_i_2_0;
  input ap_sync_reg_channel_write_HwReg_BOffset_2_channel_reg;
  input ap_done_reg;
  input HwReg_ClampMin_2_channel_empty_n;
  input HwReg_ROffset_2_channel_empty_n;
  input HwReg_GOffset_2_channel_empty_n;
  input int_ap_idle_i_7;
  input [9:0]in;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;

  wire Block_entry3_proc_U0_ap_done;
  wire HwReg_BOffset_2_channel_empty_n;
  wire HwReg_BOffset_2_channel_full_n;
  wire HwReg_ClampMin_2_channel_empty_n;
  wire HwReg_GOffset_2_channel_empty_n;
  wire HwReg_ROffset_2_channel_empty_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_2;
  wire ap_done_reg_i_2_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_BOffset_2_channel;
  wire ap_sync_reg_channel_write_HwReg_BOffset_2_channel;
  wire ap_sync_reg_channel_write_HwReg_BOffset_2_channel_reg;
  wire bPassThru_422_or_420_Out_loc_channel_full_n;
  wire empty_n_i_1__29_n_5;
  wire empty_n_i_2__29_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__29_n_5;
  wire full_n_reg_0;
  wire [9:0]in;
  wire int_ap_idle_i_7;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__29_n_5 ;
  wire \mOutPtr[1]_i_1__29_n_5 ;
  wire \mOutPtr[2]_i_1__29_n_5 ;
  wire \mOutPtr[3]_i_1__29_n_5 ;
  wire \mOutPtr[3]_i_2__29_n_5 ;
  wire \mOutPtr[3]_i_3__29_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire [9:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_112 U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg
       (.HwReg_BOffset_2_channel_full_n(HwReg_BOffset_2_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_BOffset_2_channel(ap_sync_reg_channel_write_HwReg_BOffset_2_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .mOutPtr_reg_1_sp_1(\mOutPtr_reg[1]_1 ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFF070737FF)) 
    ap_done_reg_i_4
       (.I0(HwReg_BOffset_2_channel_full_n),
        .I1(Block_entry3_proc_U0_ap_done),
        .I2(ap_sync_reg_channel_write_HwReg_BOffset_2_channel),
        .I3(bPassThru_422_or_420_Out_loc_channel_full_n),
        .I4(ap_done_reg_i_2),
        .I5(ap_done_reg_i_2_0),
        .O(full_n_reg_0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_BOffset_2_channel_i_1
       (.I0(HwReg_BOffset_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_2_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_BOffset_2_channel),
        .O(ap_sync_channel_write_HwReg_BOffset_2_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__29
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__29_n_5),
        .I3(HwReg_BOffset_2_channel_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(push),
        .O(empty_n_i_1__29_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__29
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__29_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__29_n_5),
        .Q(HwReg_BOffset_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__29
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__29_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_BOffset_2_channel_full_n),
        .O(full_n_i_1__29_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__29
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(HwReg_BOffset_2_channel_empty_n),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_BOffset_2_channel),
        .I5(HwReg_BOffset_2_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__29_n_5),
        .Q(HwReg_BOffset_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    int_ap_idle_i_18
       (.I0(HwReg_BOffset_2_channel_empty_n),
        .I1(HwReg_ClampMin_2_channel_empty_n),
        .I2(HwReg_ROffset_2_channel_empty_n),
        .I3(HwReg_GOffset_2_channel_empty_n),
        .I4(int_ap_idle_i_7),
        .O(empty_n_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__29 
       (.I0(\mOutPtr[3]_i_3__29_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__29_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__29 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_BOffset_2_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__29_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__29 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__29_n_5 ),
        .O(\mOutPtr[2]_i_1__29_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__29 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_BOffset_2_channel),
        .I3(HwReg_BOffset_2_channel_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(HwReg_BOffset_2_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__29 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__29_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__29_n_5 ),
        .O(\mOutPtr[3]_i_1__29_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__29 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_BOffset_2_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__29_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__29 
       (.I0(HwReg_BOffset_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_2_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(HwReg_BOffset_2_channel_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[3]_i_3__29_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__29_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__29_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__29_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__29_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w10_d5_S" *) 
module bd_85a6_csc_0_fifo_w10_d5_S_0
   (ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
    ap_sync_channel_write_HwReg_BOffset_channel,
    empty_n_reg_0,
    HwReg_BOffset_channel_empty_n,
    C,
    ap_sync_reg_channel_write_HwReg_BOffset_channel,
    ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_BOffset_channel_reg_0,
    HwReg_ClampMin_2_channel_full_n,
    HwReg_ClampMin_2_channel_empty_n,
    HwReg_RowStart_channel_empty_n,
    HwReg_BOffset_2_channel_empty_n,
    \add_ln89_reg_616[12]_i_3 ,
    or_ln105_2_reg_1153_pp0_iter2_reg,
    out,
    in,
    ap_clk,
    ap_rst_n,
    empty_n_reg_1,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output ap_sync_reg_channel_write_HwReg_BOffset_channel_reg;
  output ap_sync_channel_write_HwReg_BOffset_channel;
  output empty_n_reg_0;
  output HwReg_BOffset_channel_empty_n;
  output [9:0]C;
  input ap_sync_reg_channel_write_HwReg_BOffset_channel;
  input ap_sync_reg_channel_write_HwReg_ClampMin_2_channel;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_BOffset_channel_reg_0;
  input HwReg_ClampMin_2_channel_full_n;
  input HwReg_ClampMin_2_channel_empty_n;
  input HwReg_RowStart_channel_empty_n;
  input HwReg_BOffset_2_channel_empty_n;
  input \add_ln89_reg_616[12]_i_3 ;
  input or_ln105_2_reg_1153_pp0_iter2_reg;
  input [9:0]out;
  input [9:0]in;
  input ap_clk;
  input ap_rst_n;
  input empty_n_reg_1;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire [9:0]C;
  wire HwReg_BOffset_2_channel_empty_n;
  wire HwReg_BOffset_channel_empty_n;
  wire HwReg_BOffset_channel_full_n;
  wire HwReg_ClampMin_2_channel_empty_n;
  wire HwReg_ClampMin_2_channel_full_n;
  wire HwReg_RowStart_channel_empty_n;
  wire \add_ln89_reg_616[12]_i_3 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_BOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel_reg_0;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_2_channel;
  wire empty_n_i_1__15_n_5;
  wire empty_n_i_2__15_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__15_n_5;
  wire [9:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__15_n_5 ;
  wire \mOutPtr[1]_i_1__15_n_5 ;
  wire \mOutPtr[2]_i_1__15_n_5 ;
  wire \mOutPtr[3]_i_1__15_n_5 ;
  wire \mOutPtr[3]_i_2__15_n_5 ;
  wire \mOutPtr[3]_i_3__15_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire or_ln105_2_reg_1153_pp0_iter2_reg;
  wire [9:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_111 U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg
       (.C(C),
        .HwReg_BOffset_channel_full_n(HwReg_BOffset_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_BOffset_channel(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .mOutPtr_reg_1_sp_1(\mOutPtr_reg[1]_0 ),
        .or_ln105_2_reg_1153_pp0_iter2_reg(or_ln105_2_reg_1153_pp0_iter2_reg),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_10
       (.I0(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .I1(HwReg_BOffset_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_ClampMin_2_channel),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg_0),
        .I5(HwReg_ClampMin_2_channel_full_n),
        .O(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_BOffset_channel_i_1
       (.I0(HwReg_BOffset_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel_reg_0),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .O(ap_sync_channel_write_HwReg_BOffset_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__15
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__15_n_5),
        .I3(HwReg_BOffset_channel_empty_n),
        .I4(empty_n_reg_1),
        .I5(push),
        .O(empty_n_i_1__15_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__15
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__15_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__15_n_5),
        .Q(HwReg_BOffset_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__15
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__15_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_BOffset_channel_full_n),
        .O(full_n_i_1__15_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__15
       (.I0(empty_n_reg_1),
        .I1(HwReg_BOffset_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .I5(HwReg_BOffset_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__15_n_5),
        .Q(HwReg_BOffset_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    int_ap_idle_i_13
       (.I0(HwReg_BOffset_channel_empty_n),
        .I1(HwReg_ClampMin_2_channel_empty_n),
        .I2(HwReg_RowStart_channel_empty_n),
        .I3(HwReg_BOffset_2_channel_empty_n),
        .I4(\add_ln89_reg_616[12]_i_3 ),
        .O(empty_n_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__15 
       (.I0(\mOutPtr[3]_i_3__15_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__15_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__15 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(empty_n_reg_1),
        .I4(HwReg_BOffset_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__15_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__15 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__15_n_5 ),
        .O(\mOutPtr[2]_i_1__15_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__15 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .I3(HwReg_BOffset_channel_full_n),
        .I4(empty_n_reg_1),
        .I5(HwReg_BOffset_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__15 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__15_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__15_n_5 ),
        .O(\mOutPtr[3]_i_1__15_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__15 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_BOffset_channel_empty_n),
        .I2(empty_n_reg_1),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__15_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__15 
       (.I0(HwReg_BOffset_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_BOffset_channel_empty_n),
        .I5(empty_n_reg_1),
        .O(\mOutPtr[3]_i_3__15_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__15_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__15_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__15_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__15_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w10_d5_S" *) 
module bd_85a6_csc_0_fifo_w10_d5_S_25
   (ap_sync_channel_write_HwReg_ROffset_2_channel,
    HwReg_ROffset_2_channel_full_n,
    empty_n_reg_0,
    HwReg_ROffset_2_channel_empty_n,
    out,
    ap_sync_reg_channel_write_HwReg_ROffset_2_channel_reg,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
    HwReg_K33_channel_empty_n,
    HwReg_RowEnd_channel_empty_n,
    HwReg_ROffset_channel_empty_n,
    in,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv);
  output ap_sync_channel_write_HwReg_ROffset_2_channel;
  output HwReg_ROffset_2_channel_full_n;
  output empty_n_reg_0;
  output HwReg_ROffset_2_channel_empty_n;
  output [9:0]out;
  input ap_sync_reg_channel_write_HwReg_ROffset_2_channel_reg;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_ROffset_2_channel;
  input HwReg_K33_channel_empty_n;
  input HwReg_RowEnd_channel_empty_n;
  input HwReg_ROffset_channel_empty_n;
  input [9:0]in;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;

  wire HwReg_K33_channel_empty_n;
  wire HwReg_ROffset_2_channel_empty_n;
  wire HwReg_ROffset_2_channel_full_n;
  wire HwReg_ROffset_channel_empty_n;
  wire HwReg_RowEnd_channel_empty_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_ROffset_2_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_2_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_2_channel_reg;
  wire empty_n_i_1__27_n_5;
  wire empty_n_i_2__27_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__27_n_5;
  wire [9:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__27_n_5 ;
  wire \mOutPtr[1]_i_1__27_n_5 ;
  wire \mOutPtr[2]_i_1__27_n_5 ;
  wire \mOutPtr[3]_i_1__27_n_5 ;
  wire \mOutPtr[3]_i_2__27_n_5 ;
  wire \mOutPtr[3]_i_3__27_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire [9:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_85 U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_ROffset_2_channel(ap_sync_reg_channel_write_HwReg_ROffset_2_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_1 ),
        .mOutPtr_reg_1_sp_1(HwReg_ROffset_2_channel_full_n),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_ROffset_2_channel_i_1
       (.I0(HwReg_ROffset_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_ROffset_2_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_ROffset_2_channel),
        .O(ap_sync_channel_write_HwReg_ROffset_2_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__27
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__27_n_5),
        .I3(HwReg_ROffset_2_channel_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(push),
        .O(empty_n_i_1__27_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__27
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__27_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__27_n_5),
        .Q(HwReg_ROffset_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__27
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__27_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_ROffset_2_channel_full_n),
        .O(full_n_i_1__27_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__27
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(HwReg_ROffset_2_channel_empty_n),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_ROffset_2_channel),
        .I5(HwReg_ROffset_2_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__27_n_5),
        .Q(HwReg_ROffset_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_idle_i_22
       (.I0(HwReg_ROffset_2_channel_empty_n),
        .I1(HwReg_K33_channel_empty_n),
        .I2(HwReg_RowEnd_channel_empty_n),
        .I3(HwReg_ROffset_channel_empty_n),
        .O(empty_n_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__27 
       (.I0(\mOutPtr[3]_i_3__27_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__27_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__27 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_ROffset_2_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__27_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__27 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__27_n_5 ),
        .O(\mOutPtr[2]_i_1__27_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__27 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_ROffset_2_channel),
        .I3(HwReg_ROffset_2_channel_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(HwReg_ROffset_2_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__27 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__27_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__27_n_5 ),
        .O(\mOutPtr[3]_i_1__27_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__27 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_ROffset_2_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__27_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__27 
       (.I0(HwReg_ROffset_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_ROffset_2_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(HwReg_ROffset_2_channel_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[3]_i_3__27_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__27_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__27_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__27_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__27_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w10_d5_S" *) 
module bd_85a6_csc_0_fifo_w10_d5_S_26
   (ap_sync_channel_write_HwReg_ROffset_channel,
    HwReg_ROffset_channel_full_n,
    empty_n_reg_0,
    HwReg_ROffset_channel_empty_n,
    C,
    ap_sync_reg_channel_write_HwReg_ROffset_channel_reg,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_ROffset_channel,
    HwReg_GOffset_channel_empty_n,
    HwReg_K32_channel_empty_n,
    HwReg_K33_channel_empty_n,
    int_ap_idle_i_2,
    or_ln105_2_reg_1153_pp0_iter2_reg,
    out,
    in,
    ap_clk,
    ap_rst_n,
    empty_n_reg_1,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output ap_sync_channel_write_HwReg_ROffset_channel;
  output HwReg_ROffset_channel_full_n;
  output empty_n_reg_0;
  output HwReg_ROffset_channel_empty_n;
  output [9:0]C;
  input ap_sync_reg_channel_write_HwReg_ROffset_channel_reg;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_ROffset_channel;
  input HwReg_GOffset_channel_empty_n;
  input HwReg_K32_channel_empty_n;
  input HwReg_K33_channel_empty_n;
  input int_ap_idle_i_2;
  input or_ln105_2_reg_1153_pp0_iter2_reg;
  input [9:0]out;
  input [9:0]in;
  input ap_clk;
  input ap_rst_n;
  input empty_n_reg_1;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire [9:0]C;
  wire HwReg_GOffset_channel_empty_n;
  wire HwReg_K32_channel_empty_n;
  wire HwReg_K33_channel_empty_n;
  wire HwReg_ROffset_channel_empty_n;
  wire HwReg_ROffset_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_ROffset_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_channel_reg;
  wire empty_n_i_1__13_n_5;
  wire empty_n_i_2__13_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__13_n_5;
  wire [9:0]in;
  wire int_ap_idle_i_2;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__13_n_5 ;
  wire \mOutPtr[1]_i_1__13_n_5 ;
  wire \mOutPtr[2]_i_1__13_n_5 ;
  wire \mOutPtr[3]_i_1__13_n_5 ;
  wire \mOutPtr[3]_i_2__13_n_5 ;
  wire \mOutPtr[3]_i_3__13_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire or_ln105_2_reg_1153_pp0_iter2_reg;
  wire [9:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg
       (.C(C),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_ROffset_channel(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_0 ),
        .mOutPtr_reg_1_sp_1(HwReg_ROffset_channel_full_n),
        .or_ln105_2_reg_1153_pp0_iter2_reg(or_ln105_2_reg_1153_pp0_iter2_reg),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_ROffset_channel_i_1
       (.I0(HwReg_ROffset_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_ROffset_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .O(ap_sync_channel_write_HwReg_ROffset_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__13
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__13_n_5),
        .I3(HwReg_ROffset_channel_empty_n),
        .I4(empty_n_reg_1),
        .I5(push),
        .O(empty_n_i_1__13_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__13
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__13_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__13_n_5),
        .Q(HwReg_ROffset_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__13
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__13_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_ROffset_channel_full_n),
        .O(full_n_i_1__13_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__13
       (.I0(empty_n_reg_1),
        .I1(HwReg_ROffset_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .I5(HwReg_ROffset_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_5),
        .Q(HwReg_ROffset_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    int_ap_idle_i_10
       (.I0(HwReg_ROffset_channel_empty_n),
        .I1(HwReg_GOffset_channel_empty_n),
        .I2(HwReg_K32_channel_empty_n),
        .I3(HwReg_K33_channel_empty_n),
        .I4(int_ap_idle_i_2),
        .O(empty_n_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__13 
       (.I0(\mOutPtr[3]_i_3__13_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__13_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__13 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(empty_n_reg_1),
        .I4(HwReg_ROffset_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__13_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__13 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__13_n_5 ),
        .O(\mOutPtr[2]_i_1__13_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__13 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .I3(HwReg_ROffset_channel_full_n),
        .I4(empty_n_reg_1),
        .I5(HwReg_ROffset_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__13 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__13_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__13_n_5 ),
        .O(\mOutPtr[3]_i_1__13_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__13 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_ROffset_channel_empty_n),
        .I2(empty_n_reg_1),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__13_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__13 
       (.I0(HwReg_ROffset_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_ROffset_channel_empty_n),
        .I5(empty_n_reg_1),
        .O(\mOutPtr[3]_i_3__13_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__13_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__13_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__13_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__13_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w10_d5_S" *) 
module bd_85a6_csc_0_fifo_w10_d5_S_5
   (ap_sync_channel_write_HwReg_GOffset_2_channel,
    HwReg_GOffset_2_channel_full_n,
    out,
    HwReg_GOffset_2_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
    in,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv);
  output ap_sync_channel_write_HwReg_GOffset_2_channel;
  output HwReg_GOffset_2_channel_full_n;
  output [9:0]out;
  output HwReg_GOffset_2_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_GOffset_2_channel;
  input [9:0]in;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;

  wire HwReg_GOffset_2_channel_empty_n;
  wire HwReg_GOffset_2_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_GOffset_2_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_2_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg;
  wire empty_n_i_1__28_n_5;
  wire empty_n_i_2__28_n_5;
  wire full_n_i_1__28_n_5;
  wire [9:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__28_n_5 ;
  wire \mOutPtr[1]_i_1__28_n_5 ;
  wire \mOutPtr[2]_i_1__28_n_5 ;
  wire \mOutPtr[3]_i_1__28_n_5 ;
  wire \mOutPtr[3]_i_2__28_n_5 ;
  wire \mOutPtr[3]_i_3__28_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire [9:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_105 U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_GOffset_2_channel(ap_sync_reg_channel_write_HwReg_GOffset_2_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_1 ),
        .mOutPtr_reg_1_sp_1(HwReg_GOffset_2_channel_full_n),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_GOffset_2_channel_i_1
       (.I0(HwReg_GOffset_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_GOffset_2_channel),
        .O(ap_sync_channel_write_HwReg_GOffset_2_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__28
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__28_n_5),
        .I3(HwReg_GOffset_2_channel_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(push),
        .O(empty_n_i_1__28_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__28
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__28_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__28_n_5),
        .Q(HwReg_GOffset_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__28
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__28_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_GOffset_2_channel_full_n),
        .O(full_n_i_1__28_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__28
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(HwReg_GOffset_2_channel_empty_n),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_GOffset_2_channel),
        .I5(HwReg_GOffset_2_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__28_n_5),
        .Q(HwReg_GOffset_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__28 
       (.I0(\mOutPtr[3]_i_3__28_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__28_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__28 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_GOffset_2_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__28_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__28 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__28_n_5 ),
        .O(\mOutPtr[2]_i_1__28_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__28 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_GOffset_2_channel),
        .I3(HwReg_GOffset_2_channel_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(HwReg_GOffset_2_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__28 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__28_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__28_n_5 ),
        .O(\mOutPtr[3]_i_1__28_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__28 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_GOffset_2_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__28_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__28 
       (.I0(HwReg_GOffset_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(HwReg_GOffset_2_channel_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[3]_i_3__28_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__28_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__28_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__28_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__28_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w10_d5_S" *) 
module bd_85a6_csc_0_fifo_w10_d5_S_6
   (empty_n_reg_0,
    v_csc_core_U0_ap_start,
    ap_sync_reg_channel_write_HwReg_GOffset_channel_reg,
    ap_sync_channel_write_HwReg_GOffset_channel,
    \ap_CS_fsm_reg[0] ,
    HwReg_GOffset_channel_empty_n,
    C,
    HwReg_width_c21_empty_n,
    HwReg_height_c26_full_n,
    HwReg_height_c27_empty_n,
    HwReg_width_c20_full_n,
    ap_sync_reg_channel_write_HwReg_GOffset_channel,
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_GOffset_channel_reg_0,
    HwReg_InVideoFormat_channel_full_n,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    Q,
    v_hcresampler_core_2_U0_ap_idle,
    HwReg_K11_2_channel_empty_n,
    HwReg_ColStart_channel_empty_n,
    HwReg_GOffset_2_channel_empty_n,
    int_ap_idle_i_4_0,
    or_ln105_2_reg_1153_pp0_iter2_reg,
    out,
    in,
    ap_clk,
    ap_rst_n,
    empty_n_reg_1,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output empty_n_reg_0;
  output v_csc_core_U0_ap_start;
  output ap_sync_reg_channel_write_HwReg_GOffset_channel_reg;
  output ap_sync_channel_write_HwReg_GOffset_channel;
  output \ap_CS_fsm_reg[0] ;
  output HwReg_GOffset_channel_empty_n;
  output [9:0]C;
  input HwReg_width_c21_empty_n;
  input HwReg_height_c26_full_n;
  input HwReg_height_c27_empty_n;
  input HwReg_width_c20_full_n;
  input ap_sync_reg_channel_write_HwReg_GOffset_channel;
  input ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_GOffset_channel_reg_0;
  input HwReg_InVideoFormat_channel_full_n;
  input int_ap_idle_reg;
  input int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input [0:0]Q;
  input v_hcresampler_core_2_U0_ap_idle;
  input HwReg_K11_2_channel_empty_n;
  input HwReg_ColStart_channel_empty_n;
  input HwReg_GOffset_2_channel_empty_n;
  input int_ap_idle_i_4_0;
  input or_ln105_2_reg_1153_pp0_iter2_reg;
  input [9:0]out;
  input [9:0]in;
  input ap_clk;
  input ap_rst_n;
  input empty_n_reg_1;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire [9:0]C;
  wire HwReg_ColStart_channel_empty_n;
  wire HwReg_GOffset_2_channel_empty_n;
  wire HwReg_GOffset_channel_empty_n;
  wire HwReg_GOffset_channel_full_n;
  wire HwReg_InVideoFormat_channel_full_n;
  wire HwReg_K11_2_channel_empty_n;
  wire HwReg_height_c26_full_n;
  wire HwReg_height_c27_empty_n;
  wire HwReg_width_c20_full_n;
  wire HwReg_width_c21_empty_n;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_GOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_GOffset_channel_reg_0;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  wire empty_n_i_1__14_n_5;
  wire empty_n_i_2__14_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__14_n_5;
  wire [9:0]in;
  wire int_ap_idle_i_12_n_5;
  wire int_ap_idle_i_4_0;
  wire int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__14_n_5 ;
  wire \mOutPtr[1]_i_1__14_n_5 ;
  wire \mOutPtr[2]_i_1__14_n_5 ;
  wire \mOutPtr[3]_i_1__14_n_5 ;
  wire \mOutPtr[3]_i_2__14_n_5 ;
  wire \mOutPtr[3]_i_3__14_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire or_ln105_2_reg_1153_pp0_iter2_reg;
  wire [9:0]out;
  wire push;
  wire v_csc_core_U0_ap_start;
  wire v_hcresampler_core_2_U0_ap_idle;

  bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_104 U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg
       (.C(C),
        .HwReg_GOffset_channel_full_n(HwReg_GOffset_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_GOffset_channel(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .mOutPtr_reg_1_sp_1(\mOutPtr_reg[1]_0 ),
        .or_ln105_2_reg_1153_pp0_iter2_reg(or_ln105_2_reg_1153_pp0_iter2_reg),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln89_reg_616[12]_i_3 
       (.I0(int_ap_idle_i_12_n_5),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(int_ap_idle_reg_1),
        .O(v_csc_core_U0_ap_start));
  LUT5 #(
    .INIT(32'h80000000)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(v_csc_core_U0_ap_start),
        .I1(HwReg_width_c21_empty_n),
        .I2(HwReg_height_c26_full_n),
        .I3(HwReg_height_c27_empty_n),
        .I4(HwReg_width_c20_full_n),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_18
       (.I0(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .I1(HwReg_GOffset_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_GOffset_channel_reg_0),
        .I5(HwReg_InVideoFormat_channel_full_n),
        .O(ap_sync_reg_channel_write_HwReg_GOffset_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_GOffset_channel_i_1
       (.I0(HwReg_GOffset_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_channel_reg_0),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .O(ap_sync_channel_write_HwReg_GOffset_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__14
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__14_n_5),
        .I3(HwReg_GOffset_channel_empty_n),
        .I4(empty_n_reg_1),
        .I5(push),
        .O(empty_n_i_1__14_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__14
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__14_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__14_n_5),
        .Q(HwReg_GOffset_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__14
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__14_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_GOffset_channel_full_n),
        .O(full_n_i_1__14_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__14
       (.I0(empty_n_reg_1),
        .I1(HwReg_GOffset_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .I5(HwReg_GOffset_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_5),
        .Q(HwReg_GOffset_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    int_ap_idle_i_12
       (.I0(HwReg_GOffset_channel_empty_n),
        .I1(HwReg_K11_2_channel_empty_n),
        .I2(HwReg_ColStart_channel_empty_n),
        .I3(HwReg_GOffset_2_channel_empty_n),
        .I4(int_ap_idle_i_4_0),
        .O(int_ap_idle_i_12_n_5));
  LUT6 #(
    .INIT(64'h0001FFFFFFFFFFFF)) 
    int_ap_idle_i_4
       (.I0(int_ap_idle_i_12_n_5),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(int_ap_idle_reg_1),
        .I4(Q),
        .I5(v_hcresampler_core_2_U0_ap_idle),
        .O(\ap_CS_fsm_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__14 
       (.I0(\mOutPtr[3]_i_3__14_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__14_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__14 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(empty_n_reg_1),
        .I4(HwReg_GOffset_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__14_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__14 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__14_n_5 ),
        .O(\mOutPtr[2]_i_1__14_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__14 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .I3(HwReg_GOffset_channel_full_n),
        .I4(empty_n_reg_1),
        .I5(HwReg_GOffset_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__14 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__14_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__14_n_5 ),
        .O(\mOutPtr[3]_i_1__14_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__14 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_GOffset_channel_empty_n),
        .I2(empty_n_reg_1),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__14_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__14 
       (.I0(HwReg_GOffset_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_GOffset_channel_empty_n),
        .I5(empty_n_reg_1),
        .O(\mOutPtr[3]_i_3__14_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__14_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__14_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__14_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__14_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

module bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg
   (push,
    C,
    mOutPtr_reg_1_sp_1,
    ap_sync_reg_channel_write_HwReg_ROffset_channel,
    ap_done_reg,
    \mOutPtr_reg[1]_0 ,
    mOutPtr_reg,
    in,
    ap_clk,
    or_ln105_2_reg_1153_pp0_iter2_reg,
    out);
  output push;
  output [9:0]C;
  input mOutPtr_reg_1_sp_1;
  input ap_sync_reg_channel_write_HwReg_ROffset_channel;
  input ap_done_reg;
  input \mOutPtr_reg[1]_0 ;
  input [3:0]mOutPtr_reg;
  input [9:0]in;
  input ap_clk;
  input or_ln105_2_reg_1153_pp0_iter2_reg;
  input [9:0]out;

  wire [9:0]C;
  wire [9:0]HwReg_ROffset_channel_dout;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_ROffset_channel;
  wire [9:0]in;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire mOutPtr_reg_1_sn_1;
  wire or_ln105_2_reg_1153_pp0_iter2_reg;
  wire [9:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_ROffset_channel_dout[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__12 
       (.I0(mOutPtr_reg_1_sn_1),
        .I1(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__12 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__12 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__12 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_ROffset_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_ROffset_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_ROffset_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_ROffset_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_ROffset_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_ROffset_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_ROffset_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_ROffset_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_ROffset_channel_dout[9]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17
       (.I0(HwReg_ROffset_channel_dout[9]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[9]),
        .O(C[9]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18
       (.I0(HwReg_ROffset_channel_dout[8]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[8]),
        .O(C[8]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_19
       (.I0(HwReg_ROffset_channel_dout[7]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[7]),
        .O(C[7]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_20
       (.I0(HwReg_ROffset_channel_dout[6]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[6]),
        .O(C[6]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_21
       (.I0(HwReg_ROffset_channel_dout[5]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[5]),
        .O(C[5]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_22
       (.I0(HwReg_ROffset_channel_dout[4]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[4]),
        .O(C[4]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_23
       (.I0(HwReg_ROffset_channel_dout[3]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[3]),
        .O(C[3]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_24
       (.I0(HwReg_ROffset_channel_dout[2]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[2]),
        .O(C[2]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_25
       (.I0(HwReg_ROffset_channel_dout[1]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[1]),
        .O(C[1]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_26
       (.I0(HwReg_ROffset_channel_dout[0]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[0]),
        .O(C[0]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_104
   (push,
    C,
    HwReg_GOffset_channel_full_n,
    ap_sync_reg_channel_write_HwReg_GOffset_channel,
    ap_done_reg,
    mOutPtr_reg_1_sp_1,
    mOutPtr_reg,
    in,
    ap_clk,
    or_ln105_2_reg_1153_pp0_iter2_reg,
    out);
  output push;
  output [9:0]C;
  input HwReg_GOffset_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_GOffset_channel;
  input ap_done_reg;
  input mOutPtr_reg_1_sp_1;
  input [3:0]mOutPtr_reg;
  input [9:0]in;
  input ap_clk;
  input or_ln105_2_reg_1153_pp0_iter2_reg;
  input [9:0]out;

  wire [9:0]C;
  wire [9:0]HwReg_GOffset_channel_dout;
  wire HwReg_GOffset_channel_full_n;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_GOffset_channel;
  wire [9:0]in;
  wire [3:0]mOutPtr_reg;
  wire mOutPtr_reg_1_sn_1;
  wire or_ln105_2_reg_1153_pp0_iter2_reg;
  wire [9:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_GOffset_channel_dout[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__13 
       (.I0(HwReg_GOffset_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .I2(ap_done_reg),
        .I3(mOutPtr_reg_1_sn_1),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__13 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__13 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__13 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_GOffset_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_GOffset_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_GOffset_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_GOffset_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_GOffset_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_GOffset_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_GOffset_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_GOffset_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_GOffset_channel_dout[9]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__0
       (.I0(HwReg_GOffset_channel_dout[9]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[9]),
        .O(C[9]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__0
       (.I0(HwReg_GOffset_channel_dout[8]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[8]),
        .O(C[8]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_19__0
       (.I0(HwReg_GOffset_channel_dout[7]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[7]),
        .O(C[7]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_20__0
       (.I0(HwReg_GOffset_channel_dout[6]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[6]),
        .O(C[6]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_21__0
       (.I0(HwReg_GOffset_channel_dout[5]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[5]),
        .O(C[5]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_22__0
       (.I0(HwReg_GOffset_channel_dout[4]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[4]),
        .O(C[4]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_23__0
       (.I0(HwReg_GOffset_channel_dout[3]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[3]),
        .O(C[3]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_24__0
       (.I0(HwReg_GOffset_channel_dout[2]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[2]),
        .O(C[2]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_25__0
       (.I0(HwReg_GOffset_channel_dout[1]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[1]),
        .O(C[1]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_26__0
       (.I0(HwReg_GOffset_channel_dout[0]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[0]),
        .O(C[0]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_105
   (push,
    out,
    mOutPtr_reg_1_sp_1,
    ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
    ap_done_reg,
    \mOutPtr_reg[1]_0 ,
    mOutPtr_reg,
    in,
    ap_clk);
  output push;
  output [9:0]out;
  input mOutPtr_reg_1_sp_1;
  input ap_sync_reg_channel_write_HwReg_GOffset_2_channel;
  input ap_done_reg;
  input \mOutPtr_reg[1]_0 ;
  input [3:0]mOutPtr_reg;
  input [9:0]in;
  input ap_clk;

  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_GOffset_2_channel;
  wire [9:0]in;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire mOutPtr_reg_1_sn_1;
  wire [9:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__27 
       (.I0(mOutPtr_reg_1_sn_1),
        .I1(ap_sync_reg_channel_write_HwReg_GOffset_2_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__27 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__27 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__27 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_111
   (push,
    C,
    HwReg_BOffset_channel_full_n,
    ap_sync_reg_channel_write_HwReg_BOffset_channel,
    ap_done_reg,
    mOutPtr_reg_1_sp_1,
    mOutPtr_reg,
    in,
    ap_clk,
    or_ln105_2_reg_1153_pp0_iter2_reg,
    out);
  output push;
  output [9:0]C;
  input HwReg_BOffset_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_BOffset_channel;
  input ap_done_reg;
  input mOutPtr_reg_1_sp_1;
  input [3:0]mOutPtr_reg;
  input [9:0]in;
  input ap_clk;
  input or_ln105_2_reg_1153_pp0_iter2_reg;
  input [9:0]out;

  wire [9:0]C;
  wire [9:0]HwReg_BOffset_channel_dout;
  wire HwReg_BOffset_channel_full_n;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel;
  wire [9:0]in;
  wire [3:0]mOutPtr_reg;
  wire mOutPtr_reg_1_sn_1;
  wire or_ln105_2_reg_1153_pp0_iter2_reg;
  wire [9:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_BOffset_channel_dout[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__14 
       (.I0(HwReg_BOffset_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .I2(ap_done_reg),
        .I3(mOutPtr_reg_1_sn_1),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__14 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__14 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__14 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_BOffset_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_BOffset_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_BOffset_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_BOffset_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_BOffset_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_BOffset_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_BOffset_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_BOffset_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_BOffset_channel_dout[9]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__1
       (.I0(HwReg_BOffset_channel_dout[9]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[9]),
        .O(C[9]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18__1
       (.I0(HwReg_BOffset_channel_dout[8]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[8]),
        .O(C[8]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_19__1
       (.I0(HwReg_BOffset_channel_dout[7]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[7]),
        .O(C[7]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_20__1
       (.I0(HwReg_BOffset_channel_dout[6]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[6]),
        .O(C[6]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_21__1
       (.I0(HwReg_BOffset_channel_dout[5]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[5]),
        .O(C[5]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_22__1
       (.I0(HwReg_BOffset_channel_dout[4]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[4]),
        .O(C[4]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_23__1
       (.I0(HwReg_BOffset_channel_dout[3]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[3]),
        .O(C[3]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_24__1
       (.I0(HwReg_BOffset_channel_dout[2]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[2]),
        .O(C[2]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_25__1
       (.I0(HwReg_BOffset_channel_dout[1]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[1]),
        .O(C[1]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_26__1
       (.I0(HwReg_BOffset_channel_dout[0]),
        .I1(or_ln105_2_reg_1153_pp0_iter2_reg),
        .I2(out[0]),
        .O(C[0]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_112
   (push,
    out,
    HwReg_BOffset_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
    ap_done_reg,
    mOutPtr_reg_1_sp_1,
    mOutPtr_reg,
    in,
    ap_clk);
  output push;
  output [9:0]out;
  input HwReg_BOffset_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_BOffset_2_channel;
  input ap_done_reg;
  input mOutPtr_reg_1_sp_1;
  input [3:0]mOutPtr_reg;
  input [9:0]in;
  input ap_clk;

  wire HwReg_BOffset_2_channel_full_n;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_BOffset_2_channel;
  wire [9:0]in;
  wire [3:0]mOutPtr_reg;
  wire mOutPtr_reg_1_sn_1;
  wire [9:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__28 
       (.I0(HwReg_BOffset_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_BOffset_2_channel),
        .I2(ap_done_reg),
        .I3(mOutPtr_reg_1_sn_1),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__28 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__28 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__28 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_85
   (push,
    out,
    mOutPtr_reg_1_sp_1,
    ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
    ap_done_reg,
    \mOutPtr_reg[1]_0 ,
    mOutPtr_reg,
    in,
    ap_clk);
  output push;
  output [9:0]out;
  input mOutPtr_reg_1_sp_1;
  input ap_sync_reg_channel_write_HwReg_ROffset_2_channel;
  input ap_done_reg;
  input \mOutPtr_reg[1]_0 ;
  input [3:0]mOutPtr_reg;
  input [9:0]in;
  input ap_clk;

  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_ROffset_2_channel;
  wire [9:0]in;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire mOutPtr_reg_1_sn_1;
  wire [9:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__26 
       (.I0(mOutPtr_reg_1_sn_1),
        .I1(ap_sync_reg_channel_write_HwReg_ROffset_2_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__26 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__26 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__26 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module bd_85a6_csc_0_fifo_w12_d2_S
   (v_vcresampler_core_U0_HwReg_width_read,
    HwReg_height_c25_empty_n,
    D,
    \SRL_SIG_reg[1][11] ,
    HwReg_height_c25_full_n,
    HwReg_width_c19_empty_n,
    Q,
    v_vcresampler_core_U0_ap_start,
    HwReg_height_c_full_n,
    HwReg_width_c_full_n,
    if_dout,
    ap_rst_n_inv,
    ap_clk,
    E,
    if_din,
    v_hcresampler_core_U0_HwReg_width_c19_write);
  output v_vcresampler_core_U0_HwReg_width_read;
  output HwReg_height_c25_empty_n;
  output [12:0]D;
  output [11:0]\SRL_SIG_reg[1][11] ;
  output HwReg_height_c25_full_n;
  input HwReg_width_c19_empty_n;
  input [0:0]Q;
  input v_vcresampler_core_U0_ap_start;
  input HwReg_height_c_full_n;
  input HwReg_width_c_full_n;
  input [0:0]if_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]E;
  input [11:0]if_din;
  input v_hcresampler_core_U0_HwReg_width_c19_write;

  wire [12:0]D;
  wire [0:0]E;
  wire HwReg_height_c25_empty_n;
  wire HwReg_height_c25_full_n;
  wire HwReg_height_c_full_n;
  wire HwReg_width_c19_empty_n;
  wire HwReg_width_c_full_n;
  wire [0:0]Q;
  wire [11:0]\SRL_SIG_reg[1][11] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__50_n_5;
  wire full_n_i_1__50_n_5;
  wire [11:0]if_din;
  wire [0:0]if_dout;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__50_n_5 ;
  wire \mOutPtr[1]_i_1__44_n_5 ;
  wire [1:1]p_1_out;
  wire v_hcresampler_core_U0_HwReg_width_c19_write;
  wire v_vcresampler_core_U0_HwReg_width_read;
  wire v_vcresampler_core_U0_ap_start;

  bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_83 U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .Q(mOutPtr),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .if_dout(if_dout));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    empty_n_i_1__50
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(v_vcresampler_core_U0_HwReg_width_read),
        .I3(HwReg_height_c25_empty_n),
        .I4(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I5(HwReg_height_c25_full_n),
        .O(empty_n_i_1__50_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__50_n_5),
        .Q(HwReg_height_c25_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    full_n_i_1__50
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I3(HwReg_height_c25_full_n),
        .I4(v_vcresampler_core_U0_HwReg_width_read),
        .I5(HwReg_height_c25_empty_n),
        .O(full_n_i_1__50_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__50_n_5),
        .Q(HwReg_height_c25_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \loopWidth_reg_279[11]_i_1 
       (.I0(HwReg_height_c25_empty_n),
        .I1(HwReg_width_c19_empty_n),
        .I2(Q),
        .I3(v_vcresampler_core_U0_ap_start),
        .I4(HwReg_height_c_full_n),
        .I5(HwReg_width_c_full_n),
        .O(v_vcresampler_core_U0_HwReg_width_read));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__50 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__50_n_5 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[1]_i_1__44 
       (.I0(HwReg_height_c25_full_n),
        .I1(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I2(HwReg_height_c25_empty_n),
        .I3(v_vcresampler_core_U0_HwReg_width_read),
        .O(\mOutPtr[1]_i_1__44_n_5 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_2__11 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I3(HwReg_height_c25_full_n),
        .I4(v_vcresampler_core_U0_HwReg_width_read),
        .I5(HwReg_height_c25_empty_n),
        .O(p_1_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__44_n_5 ),
        .D(\mOutPtr[0]_i_1__50_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__44_n_5 ),
        .D(p_1_out),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_29
   (E,
    HwReg_height_c26_empty_n,
    D,
    HwReg_height_c26_full_n,
    HwReg_width_c20_empty_n,
    HwReg_height_c25_full_n,
    HwReg_width_c19_full_n,
    v_hcresampler_core_U0_ap_start,
    Q,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    v_csc_core_U0_HwReg_width_c20_write,
    v_hcresampler_core_U0_HwReg_width_c19_write);
  output [0:0]E;
  output HwReg_height_c26_empty_n;
  output [11:0]D;
  output HwReg_height_c26_full_n;
  input HwReg_width_c20_empty_n;
  input HwReg_height_c25_full_n;
  input HwReg_width_c19_full_n;
  input v_hcresampler_core_U0_ap_start;
  input [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]if_din;
  input v_csc_core_U0_HwReg_width_c20_write;
  input v_hcresampler_core_U0_HwReg_width_c19_write;

  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_height_c25_full_n;
  wire HwReg_height_c26_empty_n;
  wire HwReg_height_c26_full_n;
  wire HwReg_width_c19_full_n;
  wire HwReg_width_c20_empty_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__47_n_5;
  wire full_n_i_1__47_n_5;
  wire [11:0]if_din;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__47_n_5 ;
  wire \mOutPtr[1]_i_1__42_n_5 ;
  wire [1:1]p_1_out;
  wire v_csc_core_U0_HwReg_width_c20_write;
  wire v_hcresampler_core_U0_HwReg_width_c19_write;
  wire v_hcresampler_core_U0_ap_start;

  bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_82 U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .HwReg_height_c25_full_n(HwReg_height_c25_full_n),
        .HwReg_width_c19_full_n(HwReg_width_c19_full_n),
        .HwReg_width_c20_empty_n(HwReg_width_c20_empty_n),
        .Q(Q),
        .\SRL_SIG_reg[1][0]_0 (HwReg_height_c26_empty_n),
        .\SRL_SIG_reg[1][0]_1 (HwReg_height_c26_full_n),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .\loopHeight_reg_425_reg[0] (mOutPtr),
        .v_csc_core_U0_HwReg_width_c20_write(v_csc_core_U0_HwReg_width_c20_write),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    empty_n_i_1__47
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I3(HwReg_height_c26_empty_n),
        .I4(v_csc_core_U0_HwReg_width_c20_write),
        .I5(HwReg_height_c26_full_n),
        .O(empty_n_i_1__47_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__47_n_5),
        .Q(HwReg_height_c26_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    full_n_i_1__47
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(v_csc_core_U0_HwReg_width_c20_write),
        .I3(HwReg_height_c26_full_n),
        .I4(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I5(HwReg_height_c26_empty_n),
        .O(full_n_i_1__47_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__47_n_5),
        .Q(HwReg_height_c26_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__47 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__47_n_5 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[1]_i_1__42 
       (.I0(HwReg_height_c26_full_n),
        .I1(v_csc_core_U0_HwReg_width_c20_write),
        .I2(HwReg_height_c26_empty_n),
        .I3(v_hcresampler_core_U0_HwReg_width_c19_write),
        .O(\mOutPtr[1]_i_1__42_n_5 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_2__9 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(v_csc_core_U0_HwReg_width_c20_write),
        .I3(HwReg_height_c26_full_n),
        .I4(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I5(HwReg_height_c26_empty_n),
        .O(p_1_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__42_n_5 ),
        .D(\mOutPtr[0]_i_1__47_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__42_n_5 ),
        .D(p_1_out),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_30
   (v_hcresampler_core_2_U0_HwReg_height_read,
    HwReg_height_c27_full_n,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[1][0] ,
    height_dout,
    \SRL_SIG_reg[1][11] ,
    HwReg_height_c27_empty_n,
    v_hcresampler_core_2_U0_ap_start,
    HwReg_width_c21_full_n,
    Q,
    HwReg_width_c22_empty_n,
    HwReg_height_c28_empty_n,
    ap_rst_n_inv,
    ap_clk,
    E,
    if_din,
    v_csc_core_U0_HwReg_width_c20_write);
  output v_hcresampler_core_2_U0_HwReg_height_read;
  output HwReg_height_c27_full_n;
  output [1:0]\mOutPtr_reg[1]_0 ;
  output [0:0]\SRL_SIG_reg[0][0] ;
  output [0:0]\SRL_SIG_reg[1][0] ;
  output [11:0]height_dout;
  output [10:0]\SRL_SIG_reg[1][11] ;
  output HwReg_height_c27_empty_n;
  input v_hcresampler_core_2_U0_ap_start;
  input HwReg_width_c21_full_n;
  input [0:0]Q;
  input HwReg_width_c22_empty_n;
  input HwReg_height_c28_empty_n;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]E;
  input [11:0]if_din;
  input v_csc_core_U0_HwReg_width_c20_write;

  wire [0:0]E;
  wire HwReg_height_c27_empty_n;
  wire HwReg_height_c27_full_n;
  wire HwReg_height_c28_empty_n;
  wire HwReg_width_c21_full_n;
  wire HwReg_width_c22_empty_n;
  wire [0:0]Q;
  wire [0:0]\SRL_SIG_reg[0][0] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire [10:0]\SRL_SIG_reg[1][11] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__44_n_5;
  wire full_n_i_1__44_n_5;
  wire [11:0]height_dout;
  wire [11:0]if_din;
  wire \mOutPtr[0]_i_1__44_n_5 ;
  wire \mOutPtr[1]_i_1__40_n_5 ;
  wire [1:0]\mOutPtr_reg[1]_0 ;
  wire [1:1]p_1_out;
  wire v_csc_core_U0_HwReg_width_c20_write;
  wire v_hcresampler_core_2_U0_HwReg_height_read;
  wire v_hcresampler_core_2_U0_ap_start;

  bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_81 U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg
       (.E(E),
        .Q(\mOutPtr_reg[1]_0 ),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .ap_clk(ap_clk),
        .height_dout(height_dout),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    empty_n_i_1__44
       (.I0(\mOutPtr_reg[1]_0 [1]),
        .I1(\mOutPtr_reg[1]_0 [0]),
        .I2(v_csc_core_U0_HwReg_width_c20_write),
        .I3(HwReg_height_c27_empty_n),
        .I4(v_hcresampler_core_2_U0_HwReg_height_read),
        .I5(HwReg_height_c27_full_n),
        .O(empty_n_i_1__44_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__44_n_5),
        .Q(HwReg_height_c27_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    full_n_i_1__44
       (.I0(\mOutPtr_reg[1]_0 [1]),
        .I1(\mOutPtr_reg[1]_0 [0]),
        .I2(v_hcresampler_core_2_U0_HwReg_height_read),
        .I3(HwReg_height_c27_full_n),
        .I4(v_csc_core_U0_HwReg_width_c20_write),
        .I5(HwReg_height_c27_empty_n),
        .O(full_n_i_1__44_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__44_n_5),
        .Q(HwReg_height_c27_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__44 
       (.I0(\mOutPtr_reg[1]_0 [0]),
        .O(\mOutPtr[0]_i_1__44_n_5 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[1]_i_1__40 
       (.I0(HwReg_height_c27_full_n),
        .I1(v_hcresampler_core_2_U0_HwReg_height_read),
        .I2(HwReg_height_c27_empty_n),
        .I3(v_csc_core_U0_HwReg_width_c20_write),
        .O(\mOutPtr[1]_i_1__40_n_5 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_2__7 
       (.I0(\mOutPtr_reg[1]_0 [0]),
        .I1(\mOutPtr_reg[1]_0 [1]),
        .I2(v_hcresampler_core_2_U0_HwReg_height_read),
        .I3(HwReg_height_c27_full_n),
        .I4(v_csc_core_U0_HwReg_width_c20_write),
        .I5(HwReg_height_c27_empty_n),
        .O(p_1_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__40_n_5 ),
        .D(\mOutPtr[0]_i_1__44_n_5 ),
        .Q(\mOutPtr_reg[1]_0 [0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__40_n_5 ),
        .D(p_1_out),
        .Q(\mOutPtr_reg[1]_0 [1]),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \select_ln685_reg_416[2]_i_1 
       (.I0(HwReg_height_c27_full_n),
        .I1(v_hcresampler_core_2_U0_ap_start),
        .I2(HwReg_width_c21_full_n),
        .I3(Q),
        .I4(HwReg_width_c22_empty_n),
        .I5(HwReg_height_c28_empty_n),
        .O(v_hcresampler_core_2_U0_HwReg_height_read));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_31
   (full_n_reg_0,
    HwReg_height_c28_full_n,
    E,
    empty_n_reg_0,
    HwReg_height_c28_empty_n,
    D,
    HwReg_height_c29_empty_n,
    v_vcresampler_core_1_U0_ap_start,
    HwReg_width_c23_empty_n,
    HwReg_width_c22_full_n,
    Q,
    HwReg_width_c22_empty_n,
    \SRL_SIG_reg[0][11] ,
    HwReg_width_c21_full_n,
    v_hcresampler_core_2_U0_ap_start,
    HwReg_height_c27_full_n,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    v_vcresampler_core_1_U0_HwReg_height_c28_write,
    v_hcresampler_core_2_U0_HwReg_height_read);
  output full_n_reg_0;
  output HwReg_height_c28_full_n;
  output [0:0]E;
  output [0:0]empty_n_reg_0;
  output HwReg_height_c28_empty_n;
  output [11:0]D;
  input HwReg_height_c29_empty_n;
  input v_vcresampler_core_1_U0_ap_start;
  input HwReg_width_c23_empty_n;
  input HwReg_width_c22_full_n;
  input [0:0]Q;
  input HwReg_width_c22_empty_n;
  input [0:0]\SRL_SIG_reg[0][11] ;
  input HwReg_width_c21_full_n;
  input v_hcresampler_core_2_U0_ap_start;
  input HwReg_height_c27_full_n;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]if_din;
  input v_vcresampler_core_1_U0_HwReg_height_c28_write;
  input v_hcresampler_core_2_U0_HwReg_height_read;

  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_height_c27_full_n;
  wire HwReg_height_c28_empty_n;
  wire HwReg_height_c28_full_n;
  wire HwReg_height_c29_empty_n;
  wire HwReg_width_c21_full_n;
  wire HwReg_width_c22_empty_n;
  wire HwReg_width_c22_full_n;
  wire HwReg_width_c23_empty_n;
  wire [0:0]Q;
  wire [0:0]\SRL_SIG_reg[0][11] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__41_n_5;
  wire [0:0]empty_n_reg_0;
  wire full_n_i_1__41_n_5;
  wire full_n_reg_0;
  wire [11:0]if_din;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__41_n_5 ;
  wire \mOutPtr[1]_i_1__38_n_5 ;
  wire [1:1]p_1_out;
  wire v_hcresampler_core_2_U0_HwReg_height_read;
  wire v_hcresampler_core_2_U0_ap_start;
  wire v_vcresampler_core_1_U0_HwReg_height_c28_write;
  wire v_vcresampler_core_1_U0_ap_start;

  bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_80 U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .HwReg_height_c27_full_n(HwReg_height_c27_full_n),
        .HwReg_height_c29_empty_n(HwReg_height_c29_empty_n),
        .HwReg_width_c21_full_n(HwReg_width_c21_full_n),
        .HwReg_width_c22_empty_n(HwReg_width_c22_empty_n),
        .HwReg_width_c22_full_n(HwReg_width_c22_full_n),
        .HwReg_width_c23_empty_n(HwReg_width_c23_empty_n),
        .Q(Q),
        .\SRL_SIG_reg[0][11]_0 (HwReg_height_c28_empty_n),
        .\SRL_SIG_reg[0][11]_1 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_height_c28_full_n),
        .ap_clk(ap_clk),
        .empty_n_reg(empty_n_reg_0),
        .if_din(if_din),
        .\loopHeight_reg_406_reg[0] (mOutPtr),
        .v_hcresampler_core_2_U0_ap_start(v_hcresampler_core_2_U0_ap_start),
        .v_vcresampler_core_1_U0_ap_start(v_vcresampler_core_1_U0_ap_start));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(HwReg_height_c28_full_n),
        .I1(HwReg_height_c29_empty_n),
        .I2(v_vcresampler_core_1_U0_ap_start),
        .I3(HwReg_width_c23_empty_n),
        .I4(HwReg_width_c22_full_n),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    empty_n_i_1__41
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(v_hcresampler_core_2_U0_HwReg_height_read),
        .I3(HwReg_height_c28_empty_n),
        .I4(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I5(HwReg_height_c28_full_n),
        .O(empty_n_i_1__41_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__41_n_5),
        .Q(HwReg_height_c28_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    full_n_i_1__41
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I3(HwReg_height_c28_full_n),
        .I4(v_hcresampler_core_2_U0_HwReg_height_read),
        .I5(HwReg_height_c28_empty_n),
        .O(full_n_i_1__41_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__41_n_5),
        .Q(HwReg_height_c28_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__41 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__41_n_5 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[1]_i_1__38 
       (.I0(HwReg_height_c28_full_n),
        .I1(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I2(HwReg_height_c28_empty_n),
        .I3(v_hcresampler_core_2_U0_HwReg_height_read),
        .O(\mOutPtr[1]_i_1__38_n_5 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_2__5 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I3(HwReg_height_c28_full_n),
        .I4(v_hcresampler_core_2_U0_HwReg_height_read),
        .I5(HwReg_height_c28_empty_n),
        .O(p_1_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__38_n_5 ),
        .D(\mOutPtr[0]_i_1__41_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__38_n_5 ),
        .D(p_1_out),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_32
   (HwReg_height_c29_empty_n,
    HwReg_height_c29_full_n,
    AXIvideo2MultiPixStream_U0_HwReg_width_c23_write,
    D,
    \SRL_SIG_reg[1][11] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    HwReg_width_c23_full_n,
    HwReg_width_c24_channel_empty_n,
    HwReg_height_c30_channel_empty_n,
    HwReg_InVideoFormat_channel_empty_n,
    E,
    v_vcresampler_core_1_U0_HwReg_height_c28_write,
    bPassThru_420_In_loc_channel_dout,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][11] );
  output HwReg_height_c29_empty_n;
  output HwReg_height_c29_full_n;
  output AXIvideo2MultiPixStream_U0_HwReg_width_c23_write;
  output [12:0]D;
  output [11:0]\SRL_SIG_reg[1][11] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input HwReg_width_c23_full_n;
  input HwReg_width_c24_channel_empty_n;
  input HwReg_height_c30_channel_empty_n;
  input HwReg_InVideoFormat_channel_empty_n;
  input [0:0]E;
  input v_vcresampler_core_1_U0_HwReg_height_c28_write;
  input bPassThru_420_In_loc_channel_dout;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [11:0]\SRL_SIG_reg[0][11] ;

  wire AXIvideo2MultiPixStream_U0_HwReg_width_c23_write;
  wire [12:0]D;
  wire [0:0]E;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_height_c29_empty_n;
  wire HwReg_height_c29_full_n;
  wire HwReg_height_c30_channel_empty_n;
  wire HwReg_width_c23_full_n;
  wire HwReg_width_c24_channel_empty_n;
  wire [0:0]Q;
  wire [11:0]\SRL_SIG_reg[0][11] ;
  wire [11:0]\SRL_SIG_reg[1][11] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire bPassThru_420_In_loc_channel_dout;
  wire empty_n_i_1__38_n_5;
  wire full_n_i_1__38_n_5;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__38_n_5 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire [1:1]p_1_out;
  wire v_vcresampler_core_1_U0_HwReg_height_c28_write;

  bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_79 U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .Q(mOutPtr),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .ap_clk(ap_clk),
        .bPassThru_420_In_loc_channel_dout(bPassThru_420_In_loc_channel_dout));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__38
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I3(HwReg_height_c29_empty_n),
        .I4(E),
        .O(empty_n_i_1__38_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__38_n_5),
        .Q(HwReg_height_c29_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__38
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(E),
        .I3(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I4(HwReg_height_c29_empty_n),
        .I5(HwReg_height_c29_full_n),
        .O(full_n_i_1__38_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__38_n_5),
        .Q(HwReg_height_c29_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_fu_100[11]_i_1 
       (.I0(HwReg_height_c29_full_n),
        .I1(Q),
        .I2(HwReg_width_c23_full_n),
        .I3(HwReg_width_c24_channel_empty_n),
        .I4(HwReg_height_c30_channel_empty_n),
        .I5(HwReg_InVideoFormat_channel_empty_n),
        .O(AXIvideo2MultiPixStream_U0_HwReg_width_c23_write));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__38 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__38_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'h99696969)) 
    \mOutPtr[1]_i_2__3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(E),
        .I3(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I4(HwReg_height_c29_empty_n),
        .O(p_1_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[0]_i_1__38_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(p_1_out),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_33
   (ap_sync_channel_write_HwReg_height_c30_channel,
    HwReg_height_c30_channel_full_n,
    \SRL_SIG_reg[1][11] ,
    HwReg_height_c30_channel_empty_n,
    \SRL_SIG_reg[0][11] ,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_height_c30_channel,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    AXIvideo2MultiPixStream_U0_ap_ready);
  output ap_sync_channel_write_HwReg_height_c30_channel;
  output HwReg_height_c30_channel_full_n;
  output [11:0]\SRL_SIG_reg[1][11] ;
  output HwReg_height_c30_channel_empty_n;
  input \SRL_SIG_reg[0][11] ;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_height_c30_channel;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]if_din;
  input AXIvideo2MultiPixStream_U0_ap_ready;

  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire HwReg_height_c30_channel_empty_n;
  wire HwReg_height_c30_channel_full_n;
  wire \SRL_SIG_reg[0][11] ;
  wire [11:0]\SRL_SIG_reg[1][11] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_height_c30_channel;
  wire ap_sync_reg_channel_write_HwReg_height_c30_channel;
  wire empty_n_i_1__35_n_5;
  wire full_n_i_1__35_n_5;
  wire [11:0]if_din;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__35_n_5 ;
  wire \mOutPtr[1]_i_1__34_n_5 ;
  wire [1:1]p_1_out;
  wire push;

  bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_78 U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg
       (.Q(mOutPtr),
        .\SRL_SIG_reg[0][11]_0 (HwReg_height_c30_channel_full_n),
        .\SRL_SIG_reg[0][11]_1 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_height_c30_channel(ap_sync_reg_channel_write_HwReg_height_c30_channel),
        .if_din(if_din),
        .push(push));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_height_c30_channel_i_1
       (.I0(HwReg_height_c30_channel_full_n),
        .I1(\SRL_SIG_reg[0][11] ),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_height_c30_channel),
        .O(ap_sync_channel_write_HwReg_height_c30_channel));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__35
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(AXIvideo2MultiPixStream_U0_ap_ready),
        .I3(HwReg_height_c30_channel_empty_n),
        .I4(push),
        .O(empty_n_i_1__35_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__35_n_5),
        .Q(HwReg_height_c30_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__35
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(AXIvideo2MultiPixStream_U0_ap_ready),
        .I4(HwReg_height_c30_channel_empty_n),
        .I5(HwReg_height_c30_channel_full_n),
        .O(full_n_i_1__35_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__35_n_5),
        .Q(HwReg_height_c30_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__35 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__35_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[1]_i_1__34 
       (.I0(HwReg_height_c30_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_height_c30_channel),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11] ),
        .I4(HwReg_height_c30_channel_empty_n),
        .I5(AXIvideo2MultiPixStream_U0_ap_ready),
        .O(\mOutPtr[1]_i_1__34_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h99696969)) 
    \mOutPtr[1]_i_2__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(AXIvideo2MultiPixStream_U0_ap_ready),
        .I4(HwReg_height_c30_channel_empty_n),
        .O(p_1_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__34_n_5 ),
        .D(\mOutPtr[0]_i_1__35_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__34_n_5 ),
        .D(p_1_out),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_34
   (D,
    HwReg_height_c_full_n,
    HwReg_height_c_empty_n,
    ap_rst_n_inv,
    ap_clk,
    E,
    if_din,
    v_vcresampler_core_U0_HwReg_width_read,
    HwReg_width_c_empty_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    Q,
    MultiPixStream2AXIvideo_U0_Height_read);
  output [11:0]D;
  output HwReg_height_c_full_n;
  output HwReg_height_c_empty_n;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]E;
  input [11:0]if_din;
  input v_vcresampler_core_U0_HwReg_width_read;
  input HwReg_width_c_empty_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input [0:0]Q;
  input MultiPixStream2AXIvideo_U0_Height_read;

  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_height_c_empty_n;
  wire HwReg_height_c_full_n;
  wire HwReg_width_c_empty_n;
  wire MultiPixStream2AXIvideo_U0_Height_read;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__53_n_5;
  wire full_n_i_1__53_n_5;
  wire [11:0]if_din;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__53_n_5 ;
  wire \mOutPtr[1]_i_1__46_n_5 ;
  wire [1:1]p_1_out;
  wire v_vcresampler_core_U0_HwReg_width_read;

  bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_77 U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .Q(mOutPtr),
        .ap_clk(ap_clk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    empty_n_i_1__53
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(MultiPixStream2AXIvideo_U0_Height_read),
        .I3(HwReg_height_c_empty_n),
        .I4(v_vcresampler_core_U0_HwReg_width_read),
        .I5(HwReg_height_c_full_n),
        .O(empty_n_i_1__53_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__53_n_5),
        .Q(HwReg_height_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    full_n_i_1__53
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(v_vcresampler_core_U0_HwReg_width_read),
        .I3(HwReg_height_c_full_n),
        .I4(MultiPixStream2AXIvideo_U0_Height_read),
        .I5(HwReg_height_c_empty_n),
        .O(full_n_i_1__53_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__53_n_5),
        .Q(HwReg_height_c_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__53 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__53_n_5 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[1]_i_1__46 
       (.I0(HwReg_height_c_full_n),
        .I1(v_vcresampler_core_U0_HwReg_width_read),
        .I2(HwReg_width_c_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(HwReg_height_c_empty_n),
        .I5(Q),
        .O(\mOutPtr[1]_i_1__46_n_5 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_2__13 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(v_vcresampler_core_U0_HwReg_width_read),
        .I3(HwReg_height_c_full_n),
        .I4(MultiPixStream2AXIvideo_U0_Height_read),
        .I5(HwReg_height_c_empty_n),
        .O(p_1_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__46_n_5 ),
        .D(\mOutPtr[0]_i_1__53_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__46_n_5 ),
        .D(p_1_out),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_35
   (D,
    HwReg_width_c19_full_n,
    HwReg_width_c19_empty_n,
    ap_rst_n_inv,
    ap_clk,
    E,
    HwReg_width_c20_dout,
    v_hcresampler_core_U0_HwReg_width_c19_write,
    v_vcresampler_core_U0_HwReg_width_read);
  output [11:0]D;
  output HwReg_width_c19_full_n;
  output HwReg_width_c19_empty_n;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]E;
  input [11:0]HwReg_width_c20_dout;
  input v_hcresampler_core_U0_HwReg_width_c19_write;
  input v_vcresampler_core_U0_HwReg_width_read;

  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_width_c19_empty_n;
  wire HwReg_width_c19_full_n;
  wire [11:0]HwReg_width_c20_dout;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__49_n_5;
  wire full_n_i_1__49_n_5;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__49_n_5 ;
  wire \mOutPtr[1]_i_1__43_n_5 ;
  wire [1:1]p_1_out;
  wire v_hcresampler_core_U0_HwReg_width_c19_write;
  wire v_vcresampler_core_U0_HwReg_width_read;

  bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_76 U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .HwReg_width_c20_dout(HwReg_width_c20_dout),
        .Q(mOutPtr),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    empty_n_i_1__49
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(v_vcresampler_core_U0_HwReg_width_read),
        .I3(HwReg_width_c19_empty_n),
        .I4(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I5(HwReg_width_c19_full_n),
        .O(empty_n_i_1__49_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__49_n_5),
        .Q(HwReg_width_c19_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    full_n_i_1__49
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I3(HwReg_width_c19_full_n),
        .I4(v_vcresampler_core_U0_HwReg_width_read),
        .I5(HwReg_width_c19_empty_n),
        .O(full_n_i_1__49_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__49_n_5),
        .Q(HwReg_width_c19_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__49 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__49_n_5 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[1]_i_1__43 
       (.I0(HwReg_width_c19_full_n),
        .I1(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I2(HwReg_width_c19_empty_n),
        .I3(v_vcresampler_core_U0_HwReg_width_read),
        .O(\mOutPtr[1]_i_1__43_n_5 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_2__10 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I3(HwReg_width_c19_full_n),
        .I4(v_vcresampler_core_U0_HwReg_width_read),
        .I5(HwReg_width_c19_empty_n),
        .O(p_1_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__43_n_5 ),
        .D(\mOutPtr[0]_i_1__49_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__43_n_5 ),
        .D(p_1_out),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_36
   (cmp36727_i_fu_253_p2,
    HwReg_width_c20_dout,
    D,
    HwReg_width_c20_full_n,
    HwReg_width_c20_empty_n,
    bPassThru_422_or_420_Out_loc_channel_dout,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    v_csc_core_U0_HwReg_width_c20_write,
    v_hcresampler_core_U0_HwReg_width_c19_write);
  output cmp36727_i_fu_253_p2;
  output [11:0]HwReg_width_c20_dout;
  output [11:0]D;
  output HwReg_width_c20_full_n;
  output HwReg_width_c20_empty_n;
  input bPassThru_422_or_420_Out_loc_channel_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]if_din;
  input v_csc_core_U0_HwReg_width_c20_write;
  input v_hcresampler_core_U0_HwReg_width_c19_write;

  wire [11:0]D;
  wire [11:0]HwReg_width_c20_dout;
  wire HwReg_width_c20_empty_n;
  wire HwReg_width_c20_full_n;
  wire addr;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire bPassThru_422_or_420_Out_loc_channel_dout;
  wire cmp36727_i_fu_253_p2;
  wire empty_n_i_1__46_n_5;
  wire full_n_i_1__46_n_5;
  wire [11:0]if_din;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__46_n_5 ;
  wire \mOutPtr[1]_i_1__41_n_5 ;
  wire [1:1]p_1_out;
  wire v_csc_core_U0_HwReg_width_c20_write;
  wire v_hcresampler_core_U0_HwReg_width_c19_write;

  bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_75 U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .HwReg_width_c20_dout({HwReg_width_c20_dout[11:9],HwReg_width_c20_dout[7:0]}),
        .Q(mOutPtr),
        .\SRL_SIG_reg[1][0]_0 (HwReg_width_c20_full_n),
        .\SRL_SIG_reg[1][8]_0 (HwReg_width_c20_dout[8]),
        .addr(addr),
        .ap_clk(ap_clk),
        .bPassThru_422_or_420_Out_loc_channel_dout(bPassThru_422_or_420_Out_loc_channel_dout),
        .cmp36727_i_fu_253_p2(cmp36727_i_fu_253_p2),
        .if_din(if_din),
        .v_csc_core_U0_HwReg_width_c20_write(v_csc_core_U0_HwReg_width_c20_write));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    empty_n_i_1__46
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I3(HwReg_width_c20_empty_n),
        .I4(v_csc_core_U0_HwReg_width_c20_write),
        .I5(HwReg_width_c20_full_n),
        .O(empty_n_i_1__46_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__46_n_5),
        .Q(HwReg_width_c20_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    full_n_i_1__46
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(v_csc_core_U0_HwReg_width_c20_write),
        .I3(HwReg_width_c20_full_n),
        .I4(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I5(HwReg_width_c20_empty_n),
        .O(full_n_i_1__46_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__46_n_5),
        .Q(HwReg_width_c20_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \loopWidth_reg_440[9]_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(addr));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__46 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__46_n_5 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[1]_i_1__41 
       (.I0(HwReg_width_c20_full_n),
        .I1(v_csc_core_U0_HwReg_width_c20_write),
        .I2(HwReg_width_c20_empty_n),
        .I3(v_hcresampler_core_U0_HwReg_width_c19_write),
        .O(\mOutPtr[1]_i_1__41_n_5 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_2__8 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(v_csc_core_U0_HwReg_width_c20_write),
        .I3(HwReg_width_c20_full_n),
        .I4(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I5(HwReg_width_c20_empty_n),
        .O(p_1_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__41_n_5 ),
        .D(\mOutPtr[0]_i_1__46_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__41_n_5 ),
        .D(p_1_out),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_37
   (Q,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[1][0] ,
    width_dout,
    \SRL_SIG_reg[1][11] ,
    HwReg_width_c21_full_n,
    HwReg_width_c21_empty_n,
    ap_rst_n_inv,
    ap_clk,
    E,
    if_din,
    v_hcresampler_core_2_U0_HwReg_height_read,
    v_csc_core_U0_HwReg_width_c20_write);
  output [1:0]Q;
  output [0:0]\SRL_SIG_reg[0][0] ;
  output [0:0]\SRL_SIG_reg[1][0] ;
  output [11:0]width_dout;
  output [10:0]\SRL_SIG_reg[1][11] ;
  output HwReg_width_c21_full_n;
  output HwReg_width_c21_empty_n;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]E;
  input [11:0]if_din;
  input v_hcresampler_core_2_U0_HwReg_height_read;
  input v_csc_core_U0_HwReg_width_c20_write;

  wire [0:0]E;
  wire HwReg_width_c21_empty_n;
  wire HwReg_width_c21_full_n;
  wire [1:0]Q;
  wire [0:0]\SRL_SIG_reg[0][0] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire [10:0]\SRL_SIG_reg[1][11] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__43_n_5;
  wire full_n_i_1__43_n_5;
  wire [11:0]if_din;
  wire \mOutPtr[0]_i_1__43_n_5 ;
  wire \mOutPtr[1]_i_1__39_n_5 ;
  wire [1:1]p_1_out;
  wire v_csc_core_U0_HwReg_width_c20_write;
  wire v_hcresampler_core_2_U0_HwReg_height_read;
  wire [11:0]width_dout;

  bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_74 U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg
       (.E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .width_dout(width_dout));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    empty_n_i_1__43
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(v_csc_core_U0_HwReg_width_c20_write),
        .I3(HwReg_width_c21_empty_n),
        .I4(v_hcresampler_core_2_U0_HwReg_height_read),
        .I5(HwReg_width_c21_full_n),
        .O(empty_n_i_1__43_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__43_n_5),
        .Q(HwReg_width_c21_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    full_n_i_1__43
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(v_hcresampler_core_2_U0_HwReg_height_read),
        .I3(HwReg_width_c21_full_n),
        .I4(v_csc_core_U0_HwReg_width_c20_write),
        .I5(HwReg_width_c21_empty_n),
        .O(full_n_i_1__43_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__43_n_5),
        .Q(HwReg_width_c21_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__43 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__43_n_5 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[1]_i_1__39 
       (.I0(HwReg_width_c21_full_n),
        .I1(v_hcresampler_core_2_U0_HwReg_height_read),
        .I2(HwReg_width_c21_empty_n),
        .I3(v_csc_core_U0_HwReg_width_c20_write),
        .O(\mOutPtr[1]_i_1__39_n_5 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_2__6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(v_hcresampler_core_2_U0_HwReg_height_read),
        .I3(HwReg_width_c21_full_n),
        .I4(v_csc_core_U0_HwReg_width_c20_write),
        .I5(HwReg_width_c21_empty_n),
        .O(p_1_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__39_n_5 ),
        .D(\mOutPtr[0]_i_1__43_n_5 ),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__39_n_5 ),
        .D(p_1_out),
        .Q(Q[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_38
   (cmp36727_i_fu_239_p2,
    D,
    \mOutPtr_reg[1]_0 ,
    HwReg_width_c22_full_n,
    HwReg_width_c22_empty_n,
    bPassThru_422_or_420_In_loc_channel_dout,
    ap_rst_n_inv,
    ap_clk,
    E,
    if_din,
    v_vcresampler_core_1_U0_HwReg_height_c28_write,
    v_hcresampler_core_2_U0_HwReg_height_read);
  output cmp36727_i_fu_239_p2;
  output [11:0]D;
  output [12:0]\mOutPtr_reg[1]_0 ;
  output HwReg_width_c22_full_n;
  output HwReg_width_c22_empty_n;
  input bPassThru_422_or_420_In_loc_channel_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]E;
  input [11:0]if_din;
  input v_vcresampler_core_1_U0_HwReg_height_c28_write;
  input v_hcresampler_core_2_U0_HwReg_height_read;

  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_width_c22_empty_n;
  wire HwReg_width_c22_full_n;
  wire addr;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire bPassThru_422_or_420_In_loc_channel_dout;
  wire cmp36727_i_fu_239_p2;
  wire empty_n_i_1__40_n_5;
  wire full_n_i_1__40_n_5;
  wire [11:0]if_din;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__40_n_5 ;
  wire \mOutPtr[1]_i_1__37_n_5 ;
  wire [12:0]\mOutPtr_reg[1]_0 ;
  wire [1:1]p_1_out;
  wire v_hcresampler_core_2_U0_HwReg_height_read;
  wire v_vcresampler_core_1_U0_HwReg_height_c28_write;

  bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_73 U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .Q(mOutPtr),
        .addr(addr),
        .ap_clk(ap_clk),
        .bPassThru_422_or_420_In_loc_channel_dout(bPassThru_422_or_420_In_loc_channel_dout),
        .cmp36727_i_fu_239_p2(cmp36727_i_fu_239_p2),
        .if_din(if_din),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    empty_n_i_1__40
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(v_hcresampler_core_2_U0_HwReg_height_read),
        .I3(HwReg_width_c22_empty_n),
        .I4(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I5(HwReg_width_c22_full_n),
        .O(empty_n_i_1__40_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__40_n_5),
        .Q(HwReg_width_c22_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    full_n_i_1__40
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I3(HwReg_width_c22_full_n),
        .I4(v_hcresampler_core_2_U0_HwReg_height_read),
        .I5(HwReg_width_c22_empty_n),
        .O(full_n_i_1__40_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__40_n_5),
        .Q(HwReg_width_c22_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \loopWidth_reg_421[10]_i_3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(addr));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__40 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__40_n_5 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[1]_i_1__37 
       (.I0(HwReg_width_c22_full_n),
        .I1(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I2(HwReg_width_c22_empty_n),
        .I3(v_hcresampler_core_2_U0_HwReg_height_read),
        .O(\mOutPtr[1]_i_1__37_n_5 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_2__4 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I3(HwReg_width_c22_full_n),
        .I4(v_hcresampler_core_2_U0_HwReg_height_read),
        .I5(HwReg_width_c22_empty_n),
        .O(p_1_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__37_n_5 ),
        .D(\mOutPtr[0]_i_1__40_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__37_n_5 ),
        .D(p_1_out),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_39
   (HwReg_width_c23_empty_n,
    HwReg_width_c23_full_n,
    \SRL_SIG_reg[1][11] ,
    ap_rst_n_inv,
    ap_clk,
    E,
    v_vcresampler_core_1_U0_HwReg_height_c28_write,
    \mOutPtr_reg[1]_0 ,
    D);
  output HwReg_width_c23_empty_n;
  output HwReg_width_c23_full_n;
  output [11:0]\SRL_SIG_reg[1][11] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]E;
  input v_vcresampler_core_1_U0_HwReg_height_c28_write;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [11:0]D;

  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_width_c23_empty_n;
  wire HwReg_width_c23_full_n;
  wire [11:0]\SRL_SIG_reg[1][11] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__37_n_5;
  wire full_n_i_1__37_n_5;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__37_n_5 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire [1:1]p_1_out;
  wire v_vcresampler_core_1_U0_HwReg_height_c28_write;

  bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_72 U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .Q(mOutPtr),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .ap_clk(ap_clk));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__37
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I3(HwReg_width_c23_empty_n),
        .I4(E),
        .O(empty_n_i_1__37_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__37_n_5),
        .Q(HwReg_width_c23_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__37
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(E),
        .I3(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I4(HwReg_width_c23_empty_n),
        .I5(HwReg_width_c23_full_n),
        .O(full_n_i_1__37_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__37_n_5),
        .Q(HwReg_width_c23_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__37 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__37_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'h99696969)) 
    \mOutPtr[1]_i_2__2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(E),
        .I3(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I4(HwReg_width_c23_empty_n),
        .O(p_1_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[0]_i_1__37_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(p_1_out),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_40
   (ap_sync_reg_channel_write_HwReg_width_c24_channel_reg,
    ap_sync_channel_write_HwReg_width_c24_channel,
    empty_n_reg_0,
    HwReg_width_c24_channel_empty_n,
    D,
    ap_sync_reg_channel_write_HwReg_width_c24_channel,
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
    bPassThru_420_In_loc_channel_full_n,
    ap_done_reg,
    \SRL_SIG_reg[0][11] ,
    HwReg_ClipMax_2_channel_empty_n,
    HwReg_InVideoFormat_channel_empty_n,
    HwReg_height_c30_channel_empty_n,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    AXIvideo2MultiPixStream_U0_ap_ready);
  output ap_sync_reg_channel_write_HwReg_width_c24_channel_reg;
  output ap_sync_channel_write_HwReg_width_c24_channel;
  output empty_n_reg_0;
  output HwReg_width_c24_channel_empty_n;
  output [11:0]D;
  input ap_sync_reg_channel_write_HwReg_width_c24_channel;
  input ap_sync_reg_channel_write_bPassThru_420_In_loc_channel;
  input bPassThru_420_In_loc_channel_full_n;
  input ap_done_reg;
  input \SRL_SIG_reg[0][11] ;
  input HwReg_ClipMax_2_channel_empty_n;
  input HwReg_InVideoFormat_channel_empty_n;
  input HwReg_height_c30_channel_empty_n;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]if_din;
  input AXIvideo2MultiPixStream_U0_ap_ready;

  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire [11:0]D;
  wire HwReg_ClipMax_2_channel_empty_n;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_height_c30_channel_empty_n;
  wire HwReg_width_c24_channel_empty_n;
  wire HwReg_width_c24_channel_full_n;
  wire \SRL_SIG_reg[0][11] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_width_c24_channel;
  wire ap_sync_reg_channel_write_HwReg_width_c24_channel;
  wire ap_sync_reg_channel_write_HwReg_width_c24_channel_reg;
  wire ap_sync_reg_channel_write_bPassThru_420_In_loc_channel;
  wire bPassThru_420_In_loc_channel_full_n;
  wire empty_n_i_1__34_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__34_n_5;
  wire [11:0]if_din;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__34_n_5 ;
  wire \mOutPtr[1]_i_1__33_n_5 ;
  wire [1:1]p_1_out;
  wire push;

  bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_71 U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .HwReg_width_c24_channel_full_n(HwReg_width_c24_channel_full_n),
        .Q(mOutPtr),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_width_c24_channel(ap_sync_reg_channel_write_HwReg_width_c24_channel),
        .if_din(if_din),
        .push(push));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_done_reg_i_14
       (.I0(ap_sync_reg_channel_write_HwReg_width_c24_channel),
        .I1(HwReg_width_c24_channel_full_n),
        .I2(ap_sync_reg_channel_write_bPassThru_420_In_loc_channel),
        .I3(bPassThru_420_In_loc_channel_full_n),
        .I4(ap_done_reg),
        .I5(\SRL_SIG_reg[0][11] ),
        .O(ap_sync_reg_channel_write_HwReg_width_c24_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_width_c24_channel_i_1
       (.I0(HwReg_width_c24_channel_full_n),
        .I1(\SRL_SIG_reg[0][11] ),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_width_c24_channel),
        .O(ap_sync_channel_write_HwReg_width_c24_channel));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__34
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(AXIvideo2MultiPixStream_U0_ap_ready),
        .I3(HwReg_width_c24_channel_empty_n),
        .I4(push),
        .O(empty_n_i_1__34_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__34_n_5),
        .Q(HwReg_width_c24_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__34
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(AXIvideo2MultiPixStream_U0_ap_ready),
        .I4(HwReg_width_c24_channel_empty_n),
        .I5(HwReg_width_c24_channel_full_n),
        .O(full_n_i_1__34_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__34_n_5),
        .Q(HwReg_width_c24_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_24
       (.I0(HwReg_width_c24_channel_empty_n),
        .I1(HwReg_ClipMax_2_channel_empty_n),
        .I2(HwReg_InVideoFormat_channel_empty_n),
        .I3(HwReg_height_c30_channel_empty_n),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__34 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__34_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[1]_i_1__33 
       (.I0(HwReg_width_c24_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_width_c24_channel),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11] ),
        .I4(HwReg_width_c24_channel_empty_n),
        .I5(AXIvideo2MultiPixStream_U0_ap_ready),
        .O(\mOutPtr[1]_i_1__33_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'h99696969)) 
    \mOutPtr[1]_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(AXIvideo2MultiPixStream_U0_ap_ready),
        .I4(HwReg_width_c24_channel_empty_n),
        .O(p_1_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__33_n_5 ),
        .D(\mOutPtr[0]_i_1__34_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__33_n_5 ),
        .D(p_1_out),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_41
   (E,
    HwReg_width_c_full_n,
    D,
    HwReg_width_c_empty_n,
    HwReg_height_c_full_n,
    v_vcresampler_core_U0_ap_start,
    Q,
    HwReg_width_c19_empty_n,
    HwReg_height_c25_empty_n,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    v_vcresampler_core_U0_HwReg_width_read,
    MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_height_c_empty_n,
    \mOutPtr_reg[0]_0 ,
    MultiPixStream2AXIvideo_U0_Height_read);
  output [0:0]E;
  output HwReg_width_c_full_n;
  output [11:0]D;
  output HwReg_width_c_empty_n;
  input HwReg_height_c_full_n;
  input v_vcresampler_core_U0_ap_start;
  input [0:0]Q;
  input HwReg_width_c19_empty_n;
  input HwReg_height_c25_empty_n;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]if_din;
  input v_vcresampler_core_U0_HwReg_width_read;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input HwReg_height_c_empty_n;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input MultiPixStream2AXIvideo_U0_Height_read;

  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_height_c25_empty_n;
  wire HwReg_height_c_empty_n;
  wire HwReg_height_c_full_n;
  wire HwReg_width_c19_empty_n;
  wire HwReg_width_c_empty_n;
  wire HwReg_width_c_full_n;
  wire MultiPixStream2AXIvideo_U0_Height_read;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__52_n_5;
  wire full_n_i_1__52_n_5;
  wire [11:0]if_din;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__52_n_5 ;
  wire \mOutPtr[1]_i_1__45_n_5 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [1:1]p_1_out;
  wire v_vcresampler_core_U0_HwReg_width_read;
  wire v_vcresampler_core_U0_ap_start;

  bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .HwReg_height_c25_empty_n(HwReg_height_c25_empty_n),
        .HwReg_height_c_full_n(HwReg_height_c_full_n),
        .HwReg_width_c19_empty_n(HwReg_width_c19_empty_n),
        .Q(Q),
        .\SRL_SIG_reg[0][11]_0 (HwReg_width_c_full_n),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[0] (mOutPtr),
        .if_din(if_din),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    empty_n_i_1__52
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(MultiPixStream2AXIvideo_U0_Height_read),
        .I3(HwReg_width_c_empty_n),
        .I4(v_vcresampler_core_U0_HwReg_width_read),
        .I5(HwReg_width_c_full_n),
        .O(empty_n_i_1__52_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__52_n_5),
        .Q(HwReg_width_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    full_n_i_1__52
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(v_vcresampler_core_U0_HwReg_width_read),
        .I3(HwReg_width_c_full_n),
        .I4(MultiPixStream2AXIvideo_U0_Height_read),
        .I5(HwReg_width_c_empty_n),
        .O(full_n_i_1__52_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__52_n_5),
        .Q(HwReg_width_c_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__52 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__52_n_5 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[1]_i_1__45 
       (.I0(HwReg_width_c_full_n),
        .I1(v_vcresampler_core_U0_HwReg_width_read),
        .I2(HwReg_width_c_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(HwReg_height_c_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[1]_i_1__45_n_5 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_2__12 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(v_vcresampler_core_U0_HwReg_width_read),
        .I3(HwReg_width_c_full_n),
        .I4(MultiPixStream2AXIvideo_U0_Height_read),
        .I5(HwReg_width_c_empty_n),
        .O(p_1_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__45_n_5 ),
        .D(\mOutPtr[0]_i_1__52_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__45_n_5 ),
        .D(p_1_out),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

module bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg
   (E,
    D,
    \SRL_SIG_reg[0][11]_0 ,
    HwReg_height_c_full_n,
    v_vcresampler_core_U0_ap_start,
    Q,
    HwReg_width_c19_empty_n,
    HwReg_height_c25_empty_n,
    if_din,
    ap_clk,
    \d_read_reg_22_reg[0] );
  output [0:0]E;
  output [11:0]D;
  input \SRL_SIG_reg[0][11]_0 ;
  input HwReg_height_c_full_n;
  input v_vcresampler_core_U0_ap_start;
  input [0:0]Q;
  input HwReg_width_c19_empty_n;
  input HwReg_height_c25_empty_n;
  input [11:0]if_din;
  input ap_clk;
  input [1:0]\d_read_reg_22_reg[0] ;

  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_height_c25_empty_n;
  wire HwReg_height_c_full_n;
  wire HwReg_width_c19_empty_n;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [1:0]\d_read_reg_22_reg[0] ;
  wire [11:0]if_din;
  wire v_vcresampler_core_U0_ap_start;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][11]_i_1__5 
       (.I0(\SRL_SIG_reg[0][11]_0 ),
        .I1(HwReg_height_c_full_n),
        .I2(v_vcresampler_core_U0_ap_start),
        .I3(Q),
        .I4(HwReg_width_c19_empty_n),
        .I5(HwReg_height_c25_empty_n),
        .O(E));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[0]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\d_read_reg_22_reg[0] [0]),
        .I3(\d_read_reg_22_reg[0] [1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[10]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\d_read_reg_22_reg[0] [0]),
        .I3(\d_read_reg_22_reg[0] [1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[11]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\d_read_reg_22_reg[0] [0]),
        .I3(\d_read_reg_22_reg[0] [1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\d_read_reg_22_reg[0] [0]),
        .I3(\d_read_reg_22_reg[0] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[2]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\d_read_reg_22_reg[0] [0]),
        .I3(\d_read_reg_22_reg[0] [1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[3]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\d_read_reg_22_reg[0] [0]),
        .I3(\d_read_reg_22_reg[0] [1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[4]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\d_read_reg_22_reg[0] [0]),
        .I3(\d_read_reg_22_reg[0] [1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[5]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\d_read_reg_22_reg[0] [0]),
        .I3(\d_read_reg_22_reg[0] [1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[6]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\d_read_reg_22_reg[0] [0]),
        .I3(\d_read_reg_22_reg[0] [1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[7]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\d_read_reg_22_reg[0] [0]),
        .I3(\d_read_reg_22_reg[0] [1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[8]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\d_read_reg_22_reg[0] [0]),
        .I3(\d_read_reg_22_reg[0] [1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[9]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\d_read_reg_22_reg[0] [0]),
        .I3(\d_read_reg_22_reg[0] [1]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_71
   (push,
    D,
    HwReg_width_c24_channel_full_n,
    ap_sync_reg_channel_write_HwReg_width_c24_channel,
    ap_done_reg,
    \SRL_SIG_reg[0][11]_0 ,
    if_din,
    ap_clk,
    Q);
  output push;
  output [11:0]D;
  input HwReg_width_c24_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_width_c24_channel;
  input ap_done_reg;
  input \SRL_SIG_reg[0][11]_0 ;
  input [11:0]if_din;
  input ap_clk;
  input [1:0]Q;

  wire [11:0]D;
  wire HwReg_width_c24_channel_full_n;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_width_c24_channel;
  wire [11:0]if_din;
  wire push;

  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(HwReg_width_c24_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_width_c24_channel),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11]_0 ),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_72
   (\SRL_SIG_reg[1][11]_0 ,
    E,
    D,
    ap_clk,
    Q);
  output [11:0]\SRL_SIG_reg[1][11]_0 ;
  input [0:0]E;
  input [11:0]D;
  input ap_clk;
  input [1:0]Q;

  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1][11]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_306[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_306[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_306[11]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_306[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_306[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_306[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_306[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_306[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_306[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_306[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_306[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_306[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_73
   (cmp36727_i_fu_239_p2,
    D,
    \mOutPtr_reg[1] ,
    bPassThru_422_or_420_In_loc_channel_dout,
    addr,
    Q,
    E,
    if_din,
    ap_clk);
  output cmp36727_i_fu_239_p2;
  output [11:0]D;
  output [12:0]\mOutPtr_reg[1] ;
  input bPassThru_422_or_420_In_loc_channel_dout;
  input addr;
  input [1:0]Q;
  input [0:0]E;
  input [11:0]if_din;
  input ap_clk;

  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire addr;
  wire ap_clk;
  wire bPassThru_422_or_420_In_loc_channel_dout;
  wire cmp36727_i_fu_239_p2;
  wire \cmp36727_i_reg_426[0]_i_2_n_5 ;
  wire \cmp36727_i_reg_426[0]_i_3_n_5 ;
  wire \cmp36727_i_reg_426[0]_i_4_n_5 ;
  wire [11:0]if_din;
  wire \loopWidth_reg_421[10]_i_2_n_5 ;
  wire \loopWidth_reg_421[12]_i_2_n_5 ;
  wire \loopWidth_reg_421[4]_i_2_n_5 ;
  wire \loopWidth_reg_421[6]_i_2_n_5 ;
  wire \loopWidth_reg_421[7]_i_2_n_5 ;
  wire \loopWidth_reg_421[8]_i_2_n_5 ;
  wire \loopWidth_reg_421[9]_i_2_n_5 ;
  wire [12:0]\mOutPtr_reg[1] ;

  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_411[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_411[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_411[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_411[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_411[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_411[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_411[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_411[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_411[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_411[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_411[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_411[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp36727_i_reg_426[0]_i_1 
       (.I0(D[11]),
        .I1(D[9]),
        .I2(\cmp36727_i_reg_426[0]_i_2_n_5 ),
        .I3(D[8]),
        .I4(\loopWidth_reg_421[9]_i_2_n_5 ),
        .I5(D[10]),
        .O(cmp36727_i_fu_239_p2));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFE)) 
    \cmp36727_i_reg_426[0]_i_2 
       (.I0(D[7]),
        .I1(D[5]),
        .I2(\cmp36727_i_reg_426[0]_i_3_n_5 ),
        .I3(D[4]),
        .I4(\cmp36727_i_reg_426[0]_i_4_n_5 ),
        .I5(D[6]),
        .O(\cmp36727_i_reg_426[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFE7F)) 
    \cmp36727_i_reg_426[0]_i_3 
       (.I0(D[3]),
        .I1(D[1]),
        .I2(D[0]),
        .I3(bPassThru_422_or_420_In_loc_channel_dout),
        .I4(D[2]),
        .O(\cmp36727_i_reg_426[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \cmp36727_i_reg_426[0]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(\loopWidth_reg_421[4]_i_2_n_5 ),
        .O(\cmp36727_i_reg_426[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'hAA659A55)) 
    \loopWidth_reg_421[0]_i_1 
       (.I0(bPassThru_422_or_420_In_loc_channel_dout),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .O(\mOutPtr_reg[1] [0]));
  LUT6 #(
    .INIT(64'h3CCC3CCC5A5AAAAA)) 
    \loopWidth_reg_421[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(\SRL_SIG_reg[1]_1 [10]),
        .I2(\loopWidth_reg_421[10]_i_2_n_5 ),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .I4(\SRL_SIG_reg[0]_0 [9]),
        .I5(addr),
        .O(\mOutPtr_reg[1] [10]));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \loopWidth_reg_421[10]_i_2 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[1]_1 [8]),
        .I3(D[6]),
        .I4(\loopWidth_reg_421[7]_i_2_n_5 ),
        .I5(D[7]),
        .O(\loopWidth_reg_421[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'h0B4FF4B0)) 
    \loopWidth_reg_421[11]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\SRL_SIG_reg[0]_0 [11]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .I4(\loopWidth_reg_421[12]_i_2_n_5 ),
        .O(\mOutPtr_reg[1] [11]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \loopWidth_reg_421[12]_i_1 
       (.I0(\loopWidth_reg_421[12]_i_2_n_5 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .I4(\SRL_SIG_reg[1]_1 [11]),
        .O(\mOutPtr_reg[1] [12]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \loopWidth_reg_421[12]_i_2 
       (.I0(D[10]),
        .I1(D[8]),
        .I2(D[6]),
        .I3(\loopWidth_reg_421[7]_i_2_n_5 ),
        .I4(D[7]),
        .I5(D[9]),
        .O(\loopWidth_reg_421[12]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hC3CCC3CCA5A5AAAA)) 
    \loopWidth_reg_421[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\SRL_SIG_reg[1]_1 [1]),
        .I2(bPassThru_422_or_420_In_loc_channel_dout),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(\SRL_SIG_reg[0]_0 [0]),
        .I5(addr),
        .O(\mOutPtr_reg[1] [1]));
  LUT6 #(
    .INIT(64'hE4E4E4E4E41B1B1B)) 
    \loopWidth_reg_421[2]_i_1 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(D[0]),
        .I4(D[1]),
        .I5(bPassThru_422_or_420_In_loc_channel_dout),
        .O(\mOutPtr_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'h0B4FF4B0)) 
    \loopWidth_reg_421[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(\loopWidth_reg_421[4]_i_2_n_5 ),
        .O(\mOutPtr_reg[1] [3]));
  LUT6 #(
    .INIT(64'h3CCC3CCC5A5AAAAA)) 
    \loopWidth_reg_421[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(\loopWidth_reg_421[4]_i_2_n_5 ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .I5(addr),
        .O(\mOutPtr_reg[1] [4]));
  LUT6 #(
    .INIT(64'h5540554055554040)) 
    \loopWidth_reg_421[4]_i_2 
       (.I0(bPassThru_422_or_420_In_loc_channel_dout),
        .I1(D[0]),
        .I2(D[1]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .I5(addr),
        .O(\loopWidth_reg_421[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'h0B4FF4B0)) 
    \loopWidth_reg_421[5]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(\loopWidth_reg_421[6]_i_2_n_5 ),
        .O(\mOutPtr_reg[1] [5]));
  LUT6 #(
    .INIT(64'h3CCC3CCC5A5AAAAA)) 
    \loopWidth_reg_421[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\loopWidth_reg_421[6]_i_2_n_5 ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(addr),
        .O(\mOutPtr_reg[1] [6]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \loopWidth_reg_421[6]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(\loopWidth_reg_421[4]_i_2_n_5 ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .I5(addr),
        .O(\loopWidth_reg_421[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3CCC3CCC5A5AAAAA)) 
    \loopWidth_reg_421[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\SRL_SIG_reg[1]_1 [7]),
        .I2(\loopWidth_reg_421[7]_i_2_n_5 ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .I5(addr),
        .O(\mOutPtr_reg[1] [7]));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \loopWidth_reg_421[7]_i_2 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(D[3]),
        .I4(\loopWidth_reg_421[4]_i_2_n_5 ),
        .I5(D[4]),
        .O(\loopWidth_reg_421[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3CCC3CCC5A5AAAAA)) 
    \loopWidth_reg_421[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(\SRL_SIG_reg[1]_1 [8]),
        .I2(\loopWidth_reg_421[8]_i_2_n_5 ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .I5(addr),
        .O(\mOutPtr_reg[1] [8]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \loopWidth_reg_421[8]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\loopWidth_reg_421[6]_i_2_n_5 ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(addr),
        .O(\loopWidth_reg_421[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3CCC3CCC5A5AAAAA)) 
    \loopWidth_reg_421[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(\SRL_SIG_reg[1]_1 [9]),
        .I2(\loopWidth_reg_421[9]_i_2_n_5 ),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .I4(\SRL_SIG_reg[0]_0 [8]),
        .I5(addr),
        .O(\mOutPtr_reg[1] [9]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \loopWidth_reg_421[9]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\SRL_SIG_reg[1]_1 [7]),
        .I2(\loopWidth_reg_421[7]_i_2_n_5 ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .I5(addr),
        .O(\loopWidth_reg_421[9]_i_2_n_5 ));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_74
   (\SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    width_dout,
    \SRL_SIG_reg[1][11]_0 ,
    E,
    if_din,
    ap_clk,
    Q);
  output [0:0]\SRL_SIG_reg[0][0]_0 ;
  output [0:0]\SRL_SIG_reg[1][0]_0 ;
  output [11:0]width_dout;
  output [10:0]\SRL_SIG_reg[1][11]_0 ;
  input [0:0]E;
  input [11:0]if_din;
  input ap_clk;
  input [1:0]Q;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]\SRL_SIG_reg[0][0]_0 ;
  wire [11:1]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1][11]_0 ;
  wire [11:1]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [11:0]if_din;
  wire [11:0]width_dout;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(width_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [8]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][0]_0 ),
        .Q(\SRL_SIG_reg[1][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_reg_616[12]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(width_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_reg_616[12]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(width_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_reg_616[12]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(width_dout[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_reg_616[8]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(width_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_reg_616[8]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(width_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_reg_616[8]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(width_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_reg_616[8]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(width_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_reg_616[8]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(width_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_reg_616[8]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(width_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_reg_616[8]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(width_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_reg_616[8]_i_9 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(width_dout[1]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_75
   (cmp36727_i_fu_253_p2,
    \SRL_SIG_reg[1][8]_0 ,
    HwReg_width_c20_dout,
    D,
    bPassThru_422_or_420_Out_loc_channel_dout,
    addr,
    Q,
    \SRL_SIG_reg[1][0]_0 ,
    v_csc_core_U0_HwReg_width_c20_write,
    if_din,
    ap_clk);
  output cmp36727_i_fu_253_p2;
  output \SRL_SIG_reg[1][8]_0 ;
  output [10:0]HwReg_width_c20_dout;
  output [11:0]D;
  input bPassThru_422_or_420_Out_loc_channel_dout;
  input addr;
  input [1:0]Q;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_csc_core_U0_HwReg_width_c20_write;
  input [11:0]if_din;
  input ap_clk;

  wire [11:0]D;
  wire [10:0]HwReg_width_c20_dout;
  wire [1:0]Q;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][8]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire addr;
  wire ap_clk;
  wire bPassThru_422_or_420_Out_loc_channel_dout;
  wire cmp36727_i_fu_253_p2;
  wire \cmp36727_i_reg_450[0]_i_2_n_5 ;
  wire \cmp36727_i_reg_450[0]_i_3_n_5 ;
  wire [11:0]if_din;
  wire \loopWidth_reg_440[12]_i_3_n_5 ;
  wire \loopWidth_reg_440[4]_i_2_n_5 ;
  wire \loopWidth_reg_440[6]_i_2_n_5 ;
  wire push;
  wire v_csc_core_U0_HwReg_width_c20_write;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_430[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(HwReg_width_c20_dout[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_430[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(HwReg_width_c20_dout[10]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_430[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(HwReg_width_c20_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_430[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(HwReg_width_c20_dout[2]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_430[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(HwReg_width_c20_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_430[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(HwReg_width_c20_dout[4]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_430[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(HwReg_width_c20_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_430[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(HwReg_width_c20_dout[6]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_430[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(HwReg_width_c20_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_430[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][8]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_width_read_reg_430[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(HwReg_width_c20_dout[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][11]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_csc_core_U0_HwReg_width_c20_write),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp36727_i_reg_450[0]_i_1 
       (.I0(\SRL_SIG_reg[1][8]_0 ),
        .I1(HwReg_width_c20_dout[6]),
        .I2(\cmp36727_i_reg_450[0]_i_2_n_5 ),
        .I3(HwReg_width_c20_dout[5]),
        .I4(\loopWidth_reg_440[6]_i_2_n_5 ),
        .I5(HwReg_width_c20_dout[7]),
        .O(cmp36727_i_fu_253_p2));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFEFF)) 
    \cmp36727_i_reg_450[0]_i_2 
       (.I0(HwReg_width_c20_dout[4]),
        .I1(HwReg_width_c20_dout[2]),
        .I2(\cmp36727_i_reg_450[0]_i_3_n_5 ),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .I4(HwReg_width_c20_dout[1]),
        .I5(HwReg_width_c20_dout[3]),
        .O(\cmp36727_i_reg_450[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAC)) 
    \cmp36727_i_reg_450[0]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(addr),
        .I3(HwReg_width_c20_dout[8]),
        .I4(HwReg_width_c20_dout[10]),
        .I5(HwReg_width_c20_dout[9]),
        .O(\cmp36727_i_reg_450[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_440[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(HwReg_width_c20_dout[0]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \loopWidth_reg_440[10]_i_1 
       (.I0(HwReg_width_c20_dout[9]),
        .I1(\SRL_SIG_reg[1][8]_0 ),
        .I2(\loopWidth_reg_440[12]_i_3_n_5 ),
        .I3(HwReg_width_c20_dout[7]),
        .I4(HwReg_width_c20_dout[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \loopWidth_reg_440[11]_i_1 
       (.I0(HwReg_width_c20_dout[10]),
        .I1(HwReg_width_c20_dout[8]),
        .I2(HwReg_width_c20_dout[7]),
        .I3(\loopWidth_reg_440[12]_i_3_n_5 ),
        .I4(\SRL_SIG_reg[1][8]_0 ),
        .I5(HwReg_width_c20_dout[9]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \loopWidth_reg_440[12]_i_2 
       (.I0(HwReg_width_c20_dout[10]),
        .I1(HwReg_width_c20_dout[8]),
        .I2(HwReg_width_c20_dout[7]),
        .I3(\loopWidth_reg_440[12]_i_3_n_5 ),
        .I4(\SRL_SIG_reg[1][8]_0 ),
        .I5(HwReg_width_c20_dout[9]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \loopWidth_reg_440[12]_i_3 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\loopWidth_reg_440[6]_i_2_n_5 ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(addr),
        .O(\loopWidth_reg_440[12]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'hAA659A55)) 
    \loopWidth_reg_440[1]_i_1 
       (.I0(bPassThru_422_or_420_Out_loc_channel_dout),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[1]_1 [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hC3CCC3CCA5A5AAAA)) 
    \loopWidth_reg_440[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(bPassThru_422_or_420_Out_loc_channel_dout),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(addr),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h0B4FF4B0)) 
    \loopWidth_reg_440[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(\loopWidth_reg_440[4]_i_2_n_5 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h3CCC3CCC5A5AAAAA)) 
    \loopWidth_reg_440[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(\loopWidth_reg_440[4]_i_2_n_5 ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .I5(addr),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0C000C000A0A0000)) 
    \loopWidth_reg_440[4]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(bPassThru_422_or_420_Out_loc_channel_dout),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(addr),
        .O(\loopWidth_reg_440[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h0B4FF4B0)) 
    \loopWidth_reg_440[5]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(\loopWidth_reg_440[6]_i_2_n_5 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h3CCC3CCC5A5AAAAA)) 
    \loopWidth_reg_440[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\loopWidth_reg_440[6]_i_2_n_5 ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(addr),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \loopWidth_reg_440[6]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(\loopWidth_reg_440[4]_i_2_n_5 ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .I5(addr),
        .O(\loopWidth_reg_440[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h0B4FF4B0)) 
    \loopWidth_reg_440[7]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .I4(\loopWidth_reg_440[12]_i_3_n_5 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h535CA3ACACACACAC)) 
    \loopWidth_reg_440[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(addr),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\SRL_SIG_reg[1]_1 [7]),
        .I5(\loopWidth_reg_440[12]_i_3_n_5 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h6AAA6AAA6A6AAAAA)) 
    \loopWidth_reg_440[9]_i_1 
       (.I0(HwReg_width_c20_dout[8]),
        .I1(HwReg_width_c20_dout[7]),
        .I2(\loopWidth_reg_440[12]_i_3_n_5 ),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .I4(\SRL_SIG_reg[0]_0 [8]),
        .I5(addr),
        .O(D[8]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_76
   (D,
    E,
    HwReg_width_c20_dout,
    ap_clk,
    Q);
  output [11:0]D;
  input [0:0]E;
  input [11:0]HwReg_width_c20_dout;
  input ap_clk;
  input [1:0]Q;

  wire [11:0]D;
  wire [0:0]E;
  wire [11:0]HwReg_width_c20_dout;
  wire [1:0]Q;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(HwReg_width_c20_dout[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(HwReg_width_c20_dout[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(HwReg_width_c20_dout[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(HwReg_width_c20_dout[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(HwReg_width_c20_dout[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(HwReg_width_c20_dout[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(HwReg_width_c20_dout[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(HwReg_width_c20_dout[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(HwReg_width_c20_dout[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(HwReg_width_c20_dout[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(HwReg_width_c20_dout[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(HwReg_width_c20_dout[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_279[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_279[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_279[11]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_279[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_279[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_279[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_279[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_279[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_279[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_279[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_279[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopWidth_reg_279[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_77
   (D,
    E,
    if_din,
    ap_clk,
    Q);
  output [11:0]D;
  input [0:0]E;
  input [11:0]if_din;
  input ap_clk;
  input [1:0]Q;

  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [11:0]if_din;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[0]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[10]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[11]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[1]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[2]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[3]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[4]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[5]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[6]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[7]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[8]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[9]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_78
   (push,
    \SRL_SIG_reg[1][11]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    ap_sync_reg_channel_write_HwReg_height_c30_channel,
    ap_done_reg,
    \SRL_SIG_reg[0][11]_1 ,
    if_din,
    ap_clk,
    Q);
  output push;
  output [11:0]\SRL_SIG_reg[1][11]_0 ;
  input \SRL_SIG_reg[0][11]_0 ;
  input ap_sync_reg_channel_write_HwReg_height_c30_channel;
  input ap_done_reg;
  input \SRL_SIG_reg[0][11]_1 ;
  input [11:0]if_din;
  input ap_clk;
  input [1:0]Q;

  wire [1:0]Q;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire \SRL_SIG_reg[0][11]_1 ;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1][11]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_height_c30_channel;
  wire [11:0]if_din;
  wire push;

  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\SRL_SIG_reg[0][11]_0 ),
        .I1(ap_sync_reg_channel_write_HwReg_height_c30_channel),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11]_1 ),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[11]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_79
   (D,
    \SRL_SIG_reg[1][11]_0 ,
    bPassThru_420_In_loc_channel_dout,
    Q,
    E,
    \SRL_SIG_reg[0][11]_0 ,
    ap_clk);
  output [12:0]D;
  output [11:0]\SRL_SIG_reg[1][11]_0 ;
  input bPassThru_420_In_loc_channel_dout;
  input [1:0]Q;
  input [0:0]E;
  input [11:0]\SRL_SIG_reg[0][11]_0 ;
  input ap_clk;

  wire [12:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [11:0]\SRL_SIG_reg[0][11]_0 ;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1][11]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire \add_ln953_reg_321[12]_i_2_n_5 ;
  wire \add_ln953_reg_321[12]_i_3_n_5 ;
  wire \add_ln953_reg_321[12]_i_4_n_5 ;
  wire \add_ln953_reg_321[12]_i_5_n_5 ;
  wire \add_ln953_reg_321[7]_i_10_n_5 ;
  wire \add_ln953_reg_321[7]_i_2_n_5 ;
  wire \add_ln953_reg_321[7]_i_3_n_5 ;
  wire \add_ln953_reg_321[7]_i_4_n_5 ;
  wire \add_ln953_reg_321[7]_i_5_n_5 ;
  wire \add_ln953_reg_321[7]_i_6_n_5 ;
  wire \add_ln953_reg_321[7]_i_7_n_5 ;
  wire \add_ln953_reg_321[7]_i_8_n_5 ;
  wire \add_ln953_reg_321[7]_i_9_n_5 ;
  wire \add_ln953_reg_321_reg[12]_i_1_n_10 ;
  wire \add_ln953_reg_321_reg[12]_i_1_n_11 ;
  wire \add_ln953_reg_321_reg[12]_i_1_n_12 ;
  wire \add_ln953_reg_321_reg[7]_i_1_n_10 ;
  wire \add_ln953_reg_321_reg[7]_i_1_n_11 ;
  wire \add_ln953_reg_321_reg[7]_i_1_n_12 ;
  wire \add_ln953_reg_321_reg[7]_i_1_n_5 ;
  wire \add_ln953_reg_321_reg[7]_i_1_n_6 ;
  wire \add_ln953_reg_321_reg[7]_i_1_n_7 ;
  wire \add_ln953_reg_321_reg[7]_i_1_n_8 ;
  wire \add_ln953_reg_321_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire bPassThru_420_In_loc_channel_dout;
  wire [7:3]\NLW_add_ln953_reg_321_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_add_ln953_reg_321_reg[12]_i_1_O_UNCONNECTED ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_321[12]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_321[12]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_321[12]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_321[12]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_321[12]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_321[12]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_321[12]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_321[12]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_321[7]_i_10 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_321[7]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_321[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_321[7]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_321[7]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_321[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_321[7]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_321[7]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_321[7]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_321[7]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_321[7]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_321[7]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_321[7]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_321[7]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_321[7]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_321[7]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hAA659A55)) 
    \add_ln953_reg_321[7]_i_9 
       (.I0(bPassThru_420_In_loc_channel_dout),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[1]_1 [1]),
        .O(\add_ln953_reg_321[7]_i_9_n_5 ));
  CARRY8 \add_ln953_reg_321_reg[12]_i_1 
       (.CI(\add_ln953_reg_321_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln953_reg_321_reg[12]_i_1_CO_UNCONNECTED [7:5],D[12],\NLW_add_ln953_reg_321_reg[12]_i_1_CO_UNCONNECTED [3],\add_ln953_reg_321_reg[12]_i_1_n_10 ,\add_ln953_reg_321_reg[12]_i_1_n_11 ,\add_ln953_reg_321_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln953_reg_321_reg[12]_i_1_O_UNCONNECTED [7:4],D[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\add_ln953_reg_321[12]_i_2_n_5 ,\add_ln953_reg_321[12]_i_3_n_5 ,\add_ln953_reg_321[12]_i_4_n_5 ,\add_ln953_reg_321[12]_i_5_n_5 }));
  CARRY8 \add_ln953_reg_321_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln953_reg_321_reg[7]_i_1_n_5 ,\add_ln953_reg_321_reg[7]_i_1_n_6 ,\add_ln953_reg_321_reg[7]_i_1_n_7 ,\add_ln953_reg_321_reg[7]_i_1_n_8 ,\add_ln953_reg_321_reg[7]_i_1_n_9 ,\add_ln953_reg_321_reg[7]_i_1_n_10 ,\add_ln953_reg_321_reg[7]_i_1_n_11 ,\add_ln953_reg_321_reg[7]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln953_reg_321[7]_i_2_n_5 ,1'b0}),
        .O(D[7:0]),
        .S({\add_ln953_reg_321[7]_i_3_n_5 ,\add_ln953_reg_321[7]_i_4_n_5 ,\add_ln953_reg_321[7]_i_5_n_5 ,\add_ln953_reg_321[7]_i_6_n_5 ,\add_ln953_reg_321[7]_i_7_n_5 ,\add_ln953_reg_321[7]_i_8_n_5 ,\add_ln953_reg_321[7]_i_9_n_5 ,\add_ln953_reg_321[7]_i_10_n_5 }));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_316[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_316[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_316[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_316[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_316[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_316[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_316[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_316[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_316[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_316[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_316[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_316[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_80
   (E,
    empty_n_reg,
    D,
    \SRL_SIG_reg[1][0]_0 ,
    HwReg_height_c29_empty_n,
    v_vcresampler_core_1_U0_ap_start,
    HwReg_width_c23_empty_n,
    HwReg_width_c22_full_n,
    Q,
    \SRL_SIG_reg[0][11]_0 ,
    HwReg_width_c22_empty_n,
    \SRL_SIG_reg[0][11]_1 ,
    HwReg_width_c21_full_n,
    v_hcresampler_core_2_U0_ap_start,
    HwReg_height_c27_full_n,
    if_din,
    ap_clk,
    \loopHeight_reg_406_reg[0] );
  output [0:0]E;
  output [0:0]empty_n_reg;
  output [11:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input HwReg_height_c29_empty_n;
  input v_vcresampler_core_1_U0_ap_start;
  input HwReg_width_c23_empty_n;
  input HwReg_width_c22_full_n;
  input [0:0]Q;
  input \SRL_SIG_reg[0][11]_0 ;
  input HwReg_width_c22_empty_n;
  input [0:0]\SRL_SIG_reg[0][11]_1 ;
  input HwReg_width_c21_full_n;
  input v_hcresampler_core_2_U0_ap_start;
  input HwReg_height_c27_full_n;
  input [11:0]if_din;
  input ap_clk;
  input [1:0]\loopHeight_reg_406_reg[0] ;

  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_height_c27_full_n;
  wire HwReg_height_c29_empty_n;
  wire HwReg_width_c21_full_n;
  wire HwReg_width_c22_empty_n;
  wire HwReg_width_c22_full_n;
  wire HwReg_width_c23_empty_n;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire [0:0]\SRL_SIG_reg[0][11]_1 ;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [0:0]empty_n_reg;
  wire [11:0]if_din;
  wire [1:0]\loopHeight_reg_406_reg[0] ;
  wire v_hcresampler_core_2_U0_ap_start;
  wire v_vcresampler_core_1_U0_ap_start;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][11]_i_1__3 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(HwReg_height_c29_empty_n),
        .I2(v_vcresampler_core_1_U0_ap_start),
        .I3(HwReg_width_c23_empty_n),
        .I4(HwReg_width_c22_full_n),
        .I5(Q),
        .O(E));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][11]_i_1__4 
       (.I0(\SRL_SIG_reg[0][11]_0 ),
        .I1(HwReg_width_c22_empty_n),
        .I2(\SRL_SIG_reg[0][11]_1 ),
        .I3(HwReg_width_c21_full_n),
        .I4(v_hcresampler_core_2_U0_ap_start),
        .I5(HwReg_height_c27_full_n),
        .O(empty_n_reg));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_406[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\loopHeight_reg_406_reg[0] [0]),
        .I3(\loopHeight_reg_406_reg[0] [1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_406[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\loopHeight_reg_406_reg[0] [0]),
        .I3(\loopHeight_reg_406_reg[0] [1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_406[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\loopHeight_reg_406_reg[0] [0]),
        .I3(\loopHeight_reg_406_reg[0] [1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_406[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\loopHeight_reg_406_reg[0] [0]),
        .I3(\loopHeight_reg_406_reg[0] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_406[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\loopHeight_reg_406_reg[0] [0]),
        .I3(\loopHeight_reg_406_reg[0] [1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_406[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\loopHeight_reg_406_reg[0] [0]),
        .I3(\loopHeight_reg_406_reg[0] [1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_406[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\loopHeight_reg_406_reg[0] [0]),
        .I3(\loopHeight_reg_406_reg[0] [1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_406[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\loopHeight_reg_406_reg[0] [0]),
        .I3(\loopHeight_reg_406_reg[0] [1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_406[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\loopHeight_reg_406_reg[0] [0]),
        .I3(\loopHeight_reg_406_reg[0] [1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_406[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\loopHeight_reg_406_reg[0] [0]),
        .I3(\loopHeight_reg_406_reg[0] [1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_406[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\loopHeight_reg_406_reg[0] [0]),
        .I3(\loopHeight_reg_406_reg[0] [1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_406[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\loopHeight_reg_406_reg[0] [0]),
        .I3(\loopHeight_reg_406_reg[0] [1]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_81
   (\SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    height_dout,
    \SRL_SIG_reg[1][11]_0 ,
    E,
    if_din,
    ap_clk,
    Q);
  output [0:0]\SRL_SIG_reg[0][0]_0 ;
  output [0:0]\SRL_SIG_reg[1][0]_0 ;
  output [11:0]height_dout;
  output [10:0]\SRL_SIG_reg[1][11]_0 ;
  input [0:0]E;
  input [11:0]if_din;
  input ap_clk;
  input [1:0]Q;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]\SRL_SIG_reg[0][0]_0 ;
  wire [11:1]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1][11]_0 ;
  wire [11:1]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [11:0]height_dout;
  wire [11:0]if_din;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(height_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_2__0 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [8]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][0]_0 ),
        .Q(\SRL_SIG_reg[1][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_1_reg_621[12]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(height_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_1_reg_621[12]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(height_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_1_reg_621[12]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(height_dout[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_1_reg_621[8]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(height_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_1_reg_621[8]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(height_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_1_reg_621[8]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(height_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_1_reg_621[8]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(height_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_1_reg_621[8]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(height_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_1_reg_621[8]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(height_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_1_reg_621[8]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(height_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln89_1_reg_621[8]_i_9 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(height_dout[1]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_82
   (E,
    D,
    \SRL_SIG_reg[1][0]_0 ,
    HwReg_width_c20_empty_n,
    HwReg_height_c25_full_n,
    HwReg_width_c19_full_n,
    v_hcresampler_core_U0_ap_start,
    Q,
    \SRL_SIG_reg[1][0]_1 ,
    v_csc_core_U0_HwReg_width_c20_write,
    if_din,
    ap_clk,
    \loopHeight_reg_425_reg[0] );
  output [0:0]E;
  output [11:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input HwReg_width_c20_empty_n;
  input HwReg_height_c25_full_n;
  input HwReg_width_c19_full_n;
  input v_hcresampler_core_U0_ap_start;
  input [0:0]Q;
  input \SRL_SIG_reg[1][0]_1 ;
  input v_csc_core_U0_HwReg_width_c20_write;
  input [11:0]if_din;
  input ap_clk;
  input [1:0]\loopHeight_reg_425_reg[0] ;

  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_height_c25_full_n;
  wire HwReg_width_c19_full_n;
  wire HwReg_width_c20_empty_n;
  wire [0:0]Q;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [11:0]if_din;
  wire [1:0]\loopHeight_reg_425_reg[0] ;
  wire push;
  wire v_csc_core_U0_HwReg_width_c20_write;
  wire v_hcresampler_core_U0_ap_start;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][11]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0]_1 ),
        .I1(v_csc_core_U0_HwReg_width_c20_write),
        .O(push));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][11]_i_1__6 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(HwReg_width_c20_empty_n),
        .I2(HwReg_height_c25_full_n),
        .I3(HwReg_width_c19_full_n),
        .I4(v_hcresampler_core_U0_ap_start),
        .I5(Q),
        .O(E));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_425[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\loopHeight_reg_425_reg[0] [0]),
        .I3(\loopHeight_reg_425_reg[0] [1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_425[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\loopHeight_reg_425_reg[0] [0]),
        .I3(\loopHeight_reg_425_reg[0] [1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_425[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\loopHeight_reg_425_reg[0] [0]),
        .I3(\loopHeight_reg_425_reg[0] [1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_425[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\loopHeight_reg_425_reg[0] [0]),
        .I3(\loopHeight_reg_425_reg[0] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_425[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\loopHeight_reg_425_reg[0] [0]),
        .I3(\loopHeight_reg_425_reg[0] [1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_425[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\loopHeight_reg_425_reg[0] [0]),
        .I3(\loopHeight_reg_425_reg[0] [1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_425[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\loopHeight_reg_425_reg[0] [0]),
        .I3(\loopHeight_reg_425_reg[0] [1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_425[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\loopHeight_reg_425_reg[0] [0]),
        .I3(\loopHeight_reg_425_reg[0] [1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_425[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\loopHeight_reg_425_reg[0] [0]),
        .I3(\loopHeight_reg_425_reg[0] [1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_425[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\loopHeight_reg_425_reg[0] [0]),
        .I3(\loopHeight_reg_425_reg[0] [1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_425[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\loopHeight_reg_425_reg[0] [0]),
        .I3(\loopHeight_reg_425_reg[0] [1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \loopHeight_reg_425[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\loopHeight_reg_425_reg[0] [0]),
        .I3(\loopHeight_reg_425_reg[0] [1]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_83
   (D,
    \SRL_SIG_reg[1][11]_0 ,
    Q,
    if_dout,
    E,
    if_din,
    ap_clk);
  output [12:0]D;
  output [11:0]\SRL_SIG_reg[1][11]_0 ;
  input [1:0]Q;
  input [0:0]if_dout;
  input [0:0]E;
  input [11:0]if_din;
  input ap_clk;

  wire [12:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1][11]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire \add_ln953_reg_294[12]_i_2_n_5 ;
  wire \add_ln953_reg_294[12]_i_3_n_5 ;
  wire \add_ln953_reg_294[12]_i_4_n_5 ;
  wire \add_ln953_reg_294[12]_i_5_n_5 ;
  wire \add_ln953_reg_294[7]_i_10_n_5 ;
  wire \add_ln953_reg_294[7]_i_2_n_5 ;
  wire \add_ln953_reg_294[7]_i_3_n_5 ;
  wire \add_ln953_reg_294[7]_i_4_n_5 ;
  wire \add_ln953_reg_294[7]_i_5_n_5 ;
  wire \add_ln953_reg_294[7]_i_6_n_5 ;
  wire \add_ln953_reg_294[7]_i_7_n_5 ;
  wire \add_ln953_reg_294[7]_i_8_n_5 ;
  wire \add_ln953_reg_294[7]_i_9_n_5 ;
  wire \add_ln953_reg_294_reg[12]_i_1_n_10 ;
  wire \add_ln953_reg_294_reg[12]_i_1_n_11 ;
  wire \add_ln953_reg_294_reg[12]_i_1_n_12 ;
  wire \add_ln953_reg_294_reg[7]_i_1_n_10 ;
  wire \add_ln953_reg_294_reg[7]_i_1_n_11 ;
  wire \add_ln953_reg_294_reg[7]_i_1_n_12 ;
  wire \add_ln953_reg_294_reg[7]_i_1_n_5 ;
  wire \add_ln953_reg_294_reg[7]_i_1_n_6 ;
  wire \add_ln953_reg_294_reg[7]_i_1_n_7 ;
  wire \add_ln953_reg_294_reg[7]_i_1_n_8 ;
  wire \add_ln953_reg_294_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire [11:0]if_din;
  wire [0:0]if_dout;
  wire [7:3]\NLW_add_ln953_reg_294_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_add_ln953_reg_294_reg[12]_i_1_O_UNCONNECTED ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_294[12]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_294[12]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_294[12]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_294[12]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_294[12]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_294[12]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_294[12]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_294[12]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hF4B00B4F)) 
    \add_ln953_reg_294[7]_i_10 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(if_dout),
        .O(\add_ln953_reg_294[7]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_294[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_294[7]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_294[7]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_294[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_294[7]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_294[7]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_294[7]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_294[7]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_294[7]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_294[7]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_294[7]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_294[7]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_294[7]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_294[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln953_reg_294[7]_i_9 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\add_ln953_reg_294[7]_i_9_n_5 ));
  CARRY8 \add_ln953_reg_294_reg[12]_i_1 
       (.CI(\add_ln953_reg_294_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln953_reg_294_reg[12]_i_1_CO_UNCONNECTED [7:5],D[12],\NLW_add_ln953_reg_294_reg[12]_i_1_CO_UNCONNECTED [3],\add_ln953_reg_294_reg[12]_i_1_n_10 ,\add_ln953_reg_294_reg[12]_i_1_n_11 ,\add_ln953_reg_294_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln953_reg_294_reg[12]_i_1_O_UNCONNECTED [7:4],D[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\add_ln953_reg_294[12]_i_2_n_5 ,\add_ln953_reg_294[12]_i_3_n_5 ,\add_ln953_reg_294[12]_i_4_n_5 ,\add_ln953_reg_294[12]_i_5_n_5 }));
  CARRY8 \add_ln953_reg_294_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln953_reg_294_reg[7]_i_1_n_5 ,\add_ln953_reg_294_reg[7]_i_1_n_6 ,\add_ln953_reg_294_reg[7]_i_1_n_7 ,\add_ln953_reg_294_reg[7]_i_1_n_8 ,\add_ln953_reg_294_reg[7]_i_1_n_9 ,\add_ln953_reg_294_reg[7]_i_1_n_10 ,\add_ln953_reg_294_reg[7]_i_1_n_11 ,\add_ln953_reg_294_reg[7]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln953_reg_294[7]_i_2_n_5 }),
        .O(D[7:0]),
        .S({\add_ln953_reg_294[7]_i_3_n_5 ,\add_ln953_reg_294[7]_i_4_n_5 ,\add_ln953_reg_294[7]_i_5_n_5 ,\add_ln953_reg_294[7]_i_6_n_5 ,\add_ln953_reg_294[7]_i_7_n_5 ,\add_ln953_reg_294[7]_i_8_n_5 ,\add_ln953_reg_294[7]_i_9_n_5 ,\add_ln953_reg_294[7]_i_10_n_5 }));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_289[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_289[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_289[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_289[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_289[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_289[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_289[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_289[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_289[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_289[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_289[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln951_reg_289[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][11]_0 [9]));
endmodule

module bd_85a6_csc_0_fifo_w16_d5_S
   (DI,
    out,
    S,
    ap_sync_channel_write_HwReg_ColEnd_channel,
    HwReg_ColEnd_channel_full_n,
    empty_n_reg_0,
    HwReg_ColEnd_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_ColEnd_channel_reg,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_ColEnd_channel,
    HwReg_RowStart_channel_empty_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_ColStart_channel_empty_n,
    int_ap_idle_reg,
    in,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv);
  output [0:0]DI;
  output [15:0]out;
  output [0:0]S;
  output ap_sync_channel_write_HwReg_ColEnd_channel;
  output HwReg_ColEnd_channel_full_n;
  output empty_n_reg_0;
  output HwReg_ColEnd_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_ColEnd_channel_reg;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_ColEnd_channel;
  input HwReg_RowStart_channel_empty_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input HwReg_ColStart_channel_empty_n;
  input int_ap_idle_reg;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;

  wire [0:0]DI;
  wire HwReg_ColEnd_channel_empty_n;
  wire HwReg_ColEnd_channel_full_n;
  wire HwReg_ColStart_channel_empty_n;
  wire HwReg_RowStart_channel_empty_n;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]S;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_ColEnd_channel;
  wire ap_sync_reg_channel_write_HwReg_ColEnd_channel;
  wire ap_sync_reg_channel_write_HwReg_ColEnd_channel_reg;
  wire empty_n_i_1__1_n_5;
  wire empty_n_i_2__1_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__1_n_5;
  wire [15:0]in;
  wire int_ap_idle_reg;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__1_n_5 ;
  wire \mOutPtr[1]_i_1__1_n_5 ;
  wire \mOutPtr[2]_i_1__1_n_5 ;
  wire \mOutPtr[3]_i_1__1_n_5 ;
  wire \mOutPtr[3]_i_2__1_n_5 ;
  wire \mOutPtr[3]_i_3__1_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire [15:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_107 U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.DI(DI),
        .S(S),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_ColEnd_channel(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_1 ),
        .mOutPtr_reg_1_sp_1(HwReg_ColEnd_channel_full_n),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_ColEnd_channel_i_1
       (.I0(HwReg_ColEnd_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_ColEnd_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .O(ap_sync_channel_write_HwReg_ColEnd_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__1
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__1_n_5),
        .I3(HwReg_ColEnd_channel_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(push),
        .O(empty_n_i_1__1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__1
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_5),
        .Q(HwReg_ColEnd_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__1
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__1_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_ColEnd_channel_full_n),
        .O(full_n_i_1__1_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(HwReg_ColEnd_channel_empty_n),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .I5(HwReg_ColEnd_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_5),
        .Q(HwReg_ColEnd_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    int_ap_idle_i_3
       (.I0(HwReg_ColEnd_channel_empty_n),
        .I1(HwReg_RowStart_channel_empty_n),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(HwReg_ColStart_channel_empty_n),
        .I4(int_ap_idle_reg),
        .O(empty_n_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr[3]_i_3__1_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_ColEnd_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__1_n_5 ),
        .O(\mOutPtr[2]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__1 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .I3(HwReg_ColEnd_channel_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(HwReg_ColEnd_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__1 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__1_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__1_n_5 ),
        .O(\mOutPtr[3]_i_1__1_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_ColEnd_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__1_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__1 
       (.I0(HwReg_ColEnd_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(HwReg_ColEnd_channel_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[3]_i_3__1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__1_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__1_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_10
   (ap_sync_channel_write_HwReg_K12_channel,
    HwReg_K12_channel_full_n,
    A,
    HwReg_K12_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K12_channel_reg,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_K12_channel,
    out,
    or_ln105_2_reg_1153_pp0_iter2_reg,
    in,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv);
  output ap_sync_channel_write_HwReg_K12_channel;
  output HwReg_K12_channel_full_n;
  output [15:0]A;
  output HwReg_K12_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K12_channel_reg;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_K12_channel;
  input [15:0]out;
  input or_ln105_2_reg_1153_pp0_iter2_reg;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;

  wire [15:0]A;
  wire HwReg_K12_channel_empty_n;
  wire HwReg_K12_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K12_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_channel_reg;
  wire empty_n_i_1__5_n_5;
  wire empty_n_i_2__5_n_5;
  wire full_n_i_1__5_n_5;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__5_n_5 ;
  wire \mOutPtr[1]_i_1__5_n_5 ;
  wire \mOutPtr[2]_i_1__5_n_5 ;
  wire \mOutPtr[3]_i_1__5_n_5 ;
  wire \mOutPtr[3]_i_2__5_n_5 ;
  wire \mOutPtr[3]_i_3__5_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire or_ln105_2_reg_1153_pp0_iter2_reg;
  wire [15:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_100 U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.A(A),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K12_channel(ap_sync_reg_channel_write_HwReg_K12_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_1 ),
        .mOutPtr_reg_1_sp_1(HwReg_K12_channel_full_n),
        .or_ln105_2_reg_1153_pp0_iter2_reg(or_ln105_2_reg_1153_pp0_iter2_reg),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K12_channel_i_1
       (.I0(HwReg_K12_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K12_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_K12_channel),
        .O(ap_sync_channel_write_HwReg_K12_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__5
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__5_n_5),
        .I3(HwReg_K12_channel_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(push),
        .O(empty_n_i_1__5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__5
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_5),
        .Q(HwReg_K12_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__5
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__5_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_K12_channel_full_n),
        .O(full_n_i_1__5_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(HwReg_K12_channel_empty_n),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K12_channel),
        .I5(HwReg_K12_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_5),
        .Q(HwReg_K12_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr[3]_i_3__5_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_K12_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__5 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__5_n_5 ),
        .O(\mOutPtr[2]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__5 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K12_channel),
        .I3(HwReg_K12_channel_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(HwReg_K12_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__5 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__5_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__5_n_5 ),
        .O(\mOutPtr[3]_i_1__5_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__5 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_K12_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__5_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__5 
       (.I0(HwReg_K12_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K12_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(HwReg_K12_channel_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[3]_i_3__5_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__5_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__5_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__5_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_11
   (ap_sync_channel_write_HwReg_K13_2_channel,
    HwReg_K13_2_channel_full_n,
    out,
    HwReg_K13_2_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K13_2_channel_reg,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_K13_2_channel,
    in,
    ap_clk,
    ap_rst_n,
    empty_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output ap_sync_channel_write_HwReg_K13_2_channel;
  output HwReg_K13_2_channel_full_n;
  output [15:0]out;
  output HwReg_K13_2_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K13_2_channel_reg;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_K13_2_channel;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input empty_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire HwReg_K13_2_channel_empty_n;
  wire HwReg_K13_2_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K13_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_2_channel_reg;
  wire empty_n_i_1__20_n_5;
  wire empty_n_i_2__20_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__20_n_5;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__20_n_5 ;
  wire \mOutPtr[1]_i_1__20_n_5 ;
  wire \mOutPtr[2]_i_1__20_n_5 ;
  wire \mOutPtr[3]_i_1__20_n_5 ;
  wire \mOutPtr[3]_i_2__20_n_5 ;
  wire \mOutPtr[3]_i_3__20_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire [15:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_99 U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K13_2_channel(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_0 ),
        .mOutPtr_reg_1_sp_1(HwReg_K13_2_channel_full_n),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K13_2_channel_i_1
       (.I0(HwReg_K13_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K13_2_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .O(ap_sync_channel_write_HwReg_K13_2_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__20
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__20_n_5),
        .I3(HwReg_K13_2_channel_empty_n),
        .I4(empty_n_reg_0),
        .I5(push),
        .O(empty_n_i_1__20_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__20
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__20_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__20_n_5),
        .Q(HwReg_K13_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__20
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__20_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_K13_2_channel_full_n),
        .O(full_n_i_1__20_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__20
       (.I0(empty_n_reg_0),
        .I1(HwReg_K13_2_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .I5(HwReg_K13_2_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__20_n_5),
        .Q(HwReg_K13_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__20 
       (.I0(\mOutPtr[3]_i_3__20_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__20_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__20 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(empty_n_reg_0),
        .I4(HwReg_K13_2_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__20_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__20 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__20_n_5 ),
        .O(\mOutPtr[2]_i_1__20_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__20 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .I3(HwReg_K13_2_channel_full_n),
        .I4(empty_n_reg_0),
        .I5(HwReg_K13_2_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__20 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__20_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__20_n_5 ),
        .O(\mOutPtr[3]_i_1__20_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__20 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_K13_2_channel_empty_n),
        .I2(empty_n_reg_0),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__20_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__20 
       (.I0(HwReg_K13_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_K13_2_channel_empty_n),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[3]_i_3__20_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__20_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__20_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__20_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__20_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_12
   (full_n_reg_0,
    ap_sync_channel_write_HwReg_K13_channel,
    B,
    HwReg_K13_channel_empty_n,
    Block_entry3_proc_U0_ap_done,
    ap_sync_reg_channel_write_HwReg_K13_channel,
    HwReg_K13_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K13_2_channel,
    ap_done_reg_i_8,
    ap_sync_reg_channel_write_HwReg_K13_channel_reg,
    ap_done_reg,
    out,
    or_ln105_2_reg_1153,
    in,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv);
  output full_n_reg_0;
  output ap_sync_channel_write_HwReg_K13_channel;
  output [15:0]B;
  output HwReg_K13_channel_empty_n;
  input Block_entry3_proc_U0_ap_done;
  input ap_sync_reg_channel_write_HwReg_K13_channel;
  input HwReg_K13_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K13_2_channel;
  input ap_done_reg_i_8;
  input ap_sync_reg_channel_write_HwReg_K13_channel_reg;
  input ap_done_reg;
  input [15:0]out;
  input or_ln105_2_reg_1153;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;

  wire [15:0]B;
  wire Block_entry3_proc_U0_ap_done;
  wire HwReg_K13_2_channel_full_n;
  wire HwReg_K13_channel_empty_n;
  wire HwReg_K13_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_8;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K13_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_channel_reg;
  wire empty_n_i_1__6_n_5;
  wire empty_n_i_2__6_n_5;
  wire full_n_i_1__6_n_5;
  wire full_n_reg_0;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__6_n_5 ;
  wire \mOutPtr[1]_i_1__6_n_5 ;
  wire \mOutPtr[2]_i_1__6_n_5 ;
  wire \mOutPtr[3]_i_1__6_n_5 ;
  wire \mOutPtr[3]_i_2__6_n_5 ;
  wire \mOutPtr[3]_i_3__6_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire or_ln105_2_reg_1153;
  wire [15:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_98 U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.B(B),
        .HwReg_K13_channel_full_n(HwReg_K13_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K13_channel(ap_sync_reg_channel_write_HwReg_K13_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .mOutPtr_reg_1_sp_1(\mOutPtr_reg[1]_1 ),
        .or_ln105_2_reg_1153(or_ln105_2_reg_1153),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFF070737FF)) 
    ap_done_reg_i_20
       (.I0(HwReg_K13_channel_full_n),
        .I1(Block_entry3_proc_U0_ap_done),
        .I2(ap_sync_reg_channel_write_HwReg_K13_channel),
        .I3(HwReg_K13_2_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .I5(ap_done_reg_i_8),
        .O(full_n_reg_0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K13_channel_i_1
       (.I0(HwReg_K13_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K13_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_K13_channel),
        .O(ap_sync_channel_write_HwReg_K13_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__6
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__6_n_5),
        .I3(HwReg_K13_channel_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(push),
        .O(empty_n_i_1__6_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__6
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_5),
        .Q(HwReg_K13_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__6
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__6_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_K13_channel_full_n),
        .O(full_n_i_1__6_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(HwReg_K13_channel_empty_n),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K13_channel),
        .I5(HwReg_K13_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_5),
        .Q(HwReg_K13_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr[3]_i_3__6_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__6_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_K13_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__6_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__6 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__6_n_5 ),
        .O(\mOutPtr[2]_i_1__6_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__6 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K13_channel),
        .I3(HwReg_K13_channel_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(HwReg_K13_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__6 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__6_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__6_n_5 ),
        .O(\mOutPtr[3]_i_1__6_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__6 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_K13_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__6_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__6 
       (.I0(HwReg_K13_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K13_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(HwReg_K13_channel_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[3]_i_3__6_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__6_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__6_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__6_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_13
   (ap_sync_reg_channel_write_HwReg_K21_2_channel_reg,
    ap_sync_channel_write_HwReg_K21_2_channel,
    out,
    HwReg_K21_2_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K21_2_channel,
    ap_sync_reg_channel_write_HwReg_K21_channel,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_K21_2_channel_reg_0,
    HwReg_K21_channel_full_n,
    in,
    ap_clk,
    ap_rst_n,
    empty_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output ap_sync_reg_channel_write_HwReg_K21_2_channel_reg;
  output ap_sync_channel_write_HwReg_K21_2_channel;
  output [15:0]out;
  output HwReg_K21_2_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K21_2_channel;
  input ap_sync_reg_channel_write_HwReg_K21_channel;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_K21_2_channel_reg_0;
  input HwReg_K21_channel_full_n;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input empty_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire HwReg_K21_2_channel_empty_n;
  wire HwReg_K21_2_channel_full_n;
  wire HwReg_K21_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K21_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_2_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K21_2_channel_reg_0;
  wire ap_sync_reg_channel_write_HwReg_K21_channel;
  wire empty_n_i_1__21_n_5;
  wire empty_n_i_2__21_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__21_n_5;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__21_n_5 ;
  wire \mOutPtr[1]_i_1__21_n_5 ;
  wire \mOutPtr[2]_i_1__21_n_5 ;
  wire \mOutPtr[3]_i_1__21_n_5 ;
  wire \mOutPtr[3]_i_2__21_n_5 ;
  wire \mOutPtr[3]_i_3__21_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire [15:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_97 U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.HwReg_K21_2_channel_full_n(HwReg_K21_2_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K21_2_channel(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .mOutPtr_reg_1_sp_1(\mOutPtr_reg[1]_0 ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_23
       (.I0(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .I1(HwReg_K21_2_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_K21_channel),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K21_2_channel_reg_0),
        .I5(HwReg_K21_channel_full_n),
        .O(ap_sync_reg_channel_write_HwReg_K21_2_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K21_2_channel_i_1
       (.I0(HwReg_K21_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K21_2_channel_reg_0),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .O(ap_sync_channel_write_HwReg_K21_2_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__21
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__21_n_5),
        .I3(HwReg_K21_2_channel_empty_n),
        .I4(empty_n_reg_0),
        .I5(push),
        .O(empty_n_i_1__21_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__21
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__21_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__21_n_5),
        .Q(HwReg_K21_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__21
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__21_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_K21_2_channel_full_n),
        .O(full_n_i_1__21_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__21
       (.I0(empty_n_reg_0),
        .I1(HwReg_K21_2_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .I5(HwReg_K21_2_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__21_n_5),
        .Q(HwReg_K21_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__21 
       (.I0(\mOutPtr[3]_i_3__21_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__21_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__21 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(empty_n_reg_0),
        .I4(HwReg_K21_2_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__21_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__21 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__21_n_5 ),
        .O(\mOutPtr[2]_i_1__21_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__21 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .I3(HwReg_K21_2_channel_full_n),
        .I4(empty_n_reg_0),
        .I5(HwReg_K21_2_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__21 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__21_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__21_n_5 ),
        .O(\mOutPtr[3]_i_1__21_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__21 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_K21_2_channel_empty_n),
        .I2(empty_n_reg_0),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__21_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__21 
       (.I0(HwReg_K21_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_K21_2_channel_empty_n),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[3]_i_3__21_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__21_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__21_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__21_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__21_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_14
   (ap_sync_channel_write_HwReg_K21_channel,
    HwReg_K21_channel_full_n,
    empty_n_reg_0,
    HwReg_K21_channel_empty_n,
    A,
    ap_sync_reg_channel_write_HwReg_K21_channel_reg,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_K21_channel,
    HwReg_K22_2_channel_empty_n,
    HwReg_K13_channel_empty_n,
    HwReg_K21_2_channel_empty_n,
    \add_ln89_reg_616[12]_i_3 ,
    out,
    or_ln105_2_reg_1153_pp0_iter2_reg,
    in,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv);
  output ap_sync_channel_write_HwReg_K21_channel;
  output HwReg_K21_channel_full_n;
  output empty_n_reg_0;
  output HwReg_K21_channel_empty_n;
  output [15:0]A;
  input ap_sync_reg_channel_write_HwReg_K21_channel_reg;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_K21_channel;
  input HwReg_K22_2_channel_empty_n;
  input HwReg_K13_channel_empty_n;
  input HwReg_K21_2_channel_empty_n;
  input \add_ln89_reg_616[12]_i_3 ;
  input [15:0]out;
  input or_ln105_2_reg_1153_pp0_iter2_reg;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;

  wire [15:0]A;
  wire HwReg_K13_channel_empty_n;
  wire HwReg_K21_2_channel_empty_n;
  wire HwReg_K21_channel_empty_n;
  wire HwReg_K21_channel_full_n;
  wire HwReg_K22_2_channel_empty_n;
  wire \add_ln89_reg_616[12]_i_3 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K21_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_channel_reg;
  wire empty_n_i_1__7_n_5;
  wire empty_n_i_2__7_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__7_n_5;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__7_n_5 ;
  wire \mOutPtr[1]_i_1__7_n_5 ;
  wire \mOutPtr[2]_i_1__7_n_5 ;
  wire \mOutPtr[3]_i_1__7_n_5 ;
  wire \mOutPtr[3]_i_2__7_n_5 ;
  wire \mOutPtr[3]_i_3__7_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire or_ln105_2_reg_1153_pp0_iter2_reg;
  wire [15:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_96 U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.A(A),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K21_channel(ap_sync_reg_channel_write_HwReg_K21_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_1 ),
        .mOutPtr_reg_1_sp_1(HwReg_K21_channel_full_n),
        .or_ln105_2_reg_1153_pp0_iter2_reg(or_ln105_2_reg_1153_pp0_iter2_reg),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K21_channel_i_1
       (.I0(HwReg_K21_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K21_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_K21_channel),
        .O(ap_sync_channel_write_HwReg_K21_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__7
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__7_n_5),
        .I3(HwReg_K21_channel_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(push),
        .O(empty_n_i_1__7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__7
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_5),
        .Q(HwReg_K21_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__7
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__7_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_K21_channel_full_n),
        .O(full_n_i_1__7_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(HwReg_K21_channel_empty_n),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K21_channel),
        .I5(HwReg_K21_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_5),
        .Q(HwReg_K21_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    int_ap_idle_i_15
       (.I0(HwReg_K21_channel_empty_n),
        .I1(HwReg_K22_2_channel_empty_n),
        .I2(HwReg_K13_channel_empty_n),
        .I3(HwReg_K21_2_channel_empty_n),
        .I4(\add_ln89_reg_616[12]_i_3 ),
        .O(empty_n_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr[3]_i_3__7_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__7_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_K21_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__7_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__7 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__7_n_5 ),
        .O(\mOutPtr[2]_i_1__7_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__7 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K21_channel),
        .I3(HwReg_K21_channel_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(HwReg_K21_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__7 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__7_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__7_n_5 ),
        .O(\mOutPtr[3]_i_1__7_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__7 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_K21_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__7_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__7 
       (.I0(HwReg_K21_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K21_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(HwReg_K21_channel_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[3]_i_3__7_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__7_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__7_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__7_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_15
   (ap_sync_channel_write_HwReg_K22_2_channel,
    HwReg_K22_2_channel_full_n,
    out,
    HwReg_K22_2_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K22_2_channel_reg,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_K22_2_channel,
    in,
    ap_clk,
    ap_rst_n,
    empty_n_reg_0,
    \mOutPtr_reg[3]_0 ,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output ap_sync_channel_write_HwReg_K22_2_channel;
  output HwReg_K22_2_channel_full_n;
  output [15:0]out;
  output HwReg_K22_2_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K22_2_channel_reg;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_K22_2_channel;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input empty_n_reg_0;
  input \mOutPtr_reg[3]_0 ;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire HwReg_K22_2_channel_empty_n;
  wire HwReg_K22_2_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K22_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_2_channel_reg;
  wire empty_n_i_1__22_n_5;
  wire empty_n_i_2__22_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__22_n_5;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__22_n_5 ;
  wire \mOutPtr[1]_i_1__22_n_5 ;
  wire \mOutPtr[2]_i_1__22_n_5 ;
  wire \mOutPtr[3]_i_1__22_n_5 ;
  wire \mOutPtr[3]_i_2__22_n_5 ;
  wire \mOutPtr[3]_i_3__22_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[3]_0 ;
  wire [15:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_95 U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K22_2_channel(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_0 ),
        .mOutPtr_reg_1_sp_1(HwReg_K22_2_channel_full_n),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K22_2_channel_i_1
       (.I0(HwReg_K22_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K22_2_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .O(ap_sync_channel_write_HwReg_K22_2_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__22
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__22_n_5),
        .I3(HwReg_K22_2_channel_empty_n),
        .I4(empty_n_reg_0),
        .I5(push),
        .O(empty_n_i_1__22_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__22
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__22_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__22_n_5),
        .Q(HwReg_K22_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__22
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__22_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_K22_2_channel_full_n),
        .O(full_n_i_1__22_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__22
       (.I0(empty_n_reg_0),
        .I1(HwReg_K22_2_channel_empty_n),
        .I2(\mOutPtr_reg[3]_0 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .I5(HwReg_K22_2_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__22_n_5),
        .Q(HwReg_K22_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__22 
       (.I0(\mOutPtr[3]_i_3__22_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__22_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__22 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(empty_n_reg_0),
        .I4(HwReg_K22_2_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__22_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__22 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__22_n_5 ),
        .O(\mOutPtr[2]_i_1__22_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__22 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .I3(HwReg_K22_2_channel_full_n),
        .I4(empty_n_reg_0),
        .I5(HwReg_K22_2_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__22 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__22_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__22_n_5 ),
        .O(\mOutPtr[3]_i_1__22_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__22 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_K22_2_channel_empty_n),
        .I2(empty_n_reg_0),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__22_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__22 
       (.I0(HwReg_K22_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[3]_0 ),
        .I4(HwReg_K22_2_channel_empty_n),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[3]_i_3__22_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__22_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__22_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__22_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__22_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_16
   (full_n_reg_0,
    ap_sync_channel_write_HwReg_K22_channel,
    empty_n_reg_0,
    HwReg_K22_channel_empty_n,
    A,
    Block_entry3_proc_U0_ap_done,
    ap_sync_reg_channel_write_HwReg_K22_channel,
    HwReg_K22_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K22_2_channel,
    ap_done_reg_i_8,
    ap_sync_reg_channel_write_HwReg_K22_channel_reg,
    ap_done_reg,
    HwReg_K21_channel_empty_n,
    HwReg_K31_channel_empty_n,
    HwReg_K23_channel_empty_n,
    out,
    or_ln105_2_reg_1153_pp0_iter2_reg,
    in,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv);
  output full_n_reg_0;
  output ap_sync_channel_write_HwReg_K22_channel;
  output empty_n_reg_0;
  output HwReg_K22_channel_empty_n;
  output [15:0]A;
  input Block_entry3_proc_U0_ap_done;
  input ap_sync_reg_channel_write_HwReg_K22_channel;
  input HwReg_K22_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K22_2_channel;
  input ap_done_reg_i_8;
  input ap_sync_reg_channel_write_HwReg_K22_channel_reg;
  input ap_done_reg;
  input HwReg_K21_channel_empty_n;
  input HwReg_K31_channel_empty_n;
  input HwReg_K23_channel_empty_n;
  input [15:0]out;
  input or_ln105_2_reg_1153_pp0_iter2_reg;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;

  wire [15:0]A;
  wire Block_entry3_proc_U0_ap_done;
  wire HwReg_K21_channel_empty_n;
  wire HwReg_K22_2_channel_full_n;
  wire HwReg_K22_channel_empty_n;
  wire HwReg_K22_channel_full_n;
  wire HwReg_K23_channel_empty_n;
  wire HwReg_K31_channel_empty_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_8;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K22_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_channel_reg;
  wire empty_n_i_1__8_n_5;
  wire empty_n_i_2__8_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__8_n_5;
  wire full_n_reg_0;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__8_n_5 ;
  wire \mOutPtr[1]_i_1__8_n_5 ;
  wire \mOutPtr[2]_i_1__8_n_5 ;
  wire \mOutPtr[3]_i_1__8_n_5 ;
  wire \mOutPtr[3]_i_2__8_n_5 ;
  wire \mOutPtr[3]_i_3__8_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire or_ln105_2_reg_1153_pp0_iter2_reg;
  wire [15:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_94 U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.A(A),
        .HwReg_K22_channel_full_n(HwReg_K22_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K22_channel(ap_sync_reg_channel_write_HwReg_K22_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .mOutPtr_reg_1_sp_1(\mOutPtr_reg[1]_1 ),
        .or_ln105_2_reg_1153_pp0_iter2_reg(or_ln105_2_reg_1153_pp0_iter2_reg),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFF070737FF)) 
    ap_done_reg_i_19
       (.I0(HwReg_K22_channel_full_n),
        .I1(Block_entry3_proc_U0_ap_done),
        .I2(ap_sync_reg_channel_write_HwReg_K22_channel),
        .I3(HwReg_K22_2_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .I5(ap_done_reg_i_8),
        .O(full_n_reg_0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K22_channel_i_1
       (.I0(HwReg_K22_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K22_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_K22_channel),
        .O(ap_sync_channel_write_HwReg_K22_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__8
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__8_n_5),
        .I3(HwReg_K22_channel_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(push),
        .O(empty_n_i_1__8_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__8
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__8_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_5),
        .Q(HwReg_K22_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__8
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__8_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_K22_channel_full_n),
        .O(full_n_i_1__8_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__8
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(HwReg_K22_channel_empty_n),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K22_channel),
        .I5(HwReg_K22_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_5),
        .Q(HwReg_K22_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_6
       (.I0(HwReg_K22_channel_empty_n),
        .I1(HwReg_K21_channel_empty_n),
        .I2(HwReg_K31_channel_empty_n),
        .I3(HwReg_K23_channel_empty_n),
        .O(empty_n_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr[3]_i_3__8_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__8_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_K22_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__8_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__8 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__8_n_5 ),
        .O(\mOutPtr[2]_i_1__8_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__8 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K22_channel),
        .I3(HwReg_K22_channel_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(HwReg_K22_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__8 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__8_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__8_n_5 ),
        .O(\mOutPtr[3]_i_1__8_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__8 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_K22_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__8_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__8 
       (.I0(HwReg_K22_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K22_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(HwReg_K22_channel_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[3]_i_3__8_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__8_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__8_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__8_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_17
   (ap_sync_reg_channel_write_HwReg_K23_2_channel_reg,
    ap_sync_channel_write_HwReg_K23_2_channel,
    empty_n_reg_0,
    HwReg_K23_2_channel_empty_n,
    out,
    ap_sync_reg_channel_write_HwReg_K23_2_channel,
    ap_sync_reg_channel_write_HwReg_K23_channel,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_K23_2_channel_reg_0,
    HwReg_K23_channel_full_n,
    HwReg_K22_channel_empty_n,
    HwReg_K31_2_channel_empty_n,
    HwReg_K23_channel_empty_n,
    in,
    ap_clk,
    ap_rst_n,
    empty_n_reg_1,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output ap_sync_reg_channel_write_HwReg_K23_2_channel_reg;
  output ap_sync_channel_write_HwReg_K23_2_channel;
  output empty_n_reg_0;
  output HwReg_K23_2_channel_empty_n;
  output [15:0]out;
  input ap_sync_reg_channel_write_HwReg_K23_2_channel;
  input ap_sync_reg_channel_write_HwReg_K23_channel;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_K23_2_channel_reg_0;
  input HwReg_K23_channel_full_n;
  input HwReg_K22_channel_empty_n;
  input HwReg_K31_2_channel_empty_n;
  input HwReg_K23_channel_empty_n;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input empty_n_reg_1;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire HwReg_K22_channel_empty_n;
  wire HwReg_K23_2_channel_empty_n;
  wire HwReg_K23_2_channel_full_n;
  wire HwReg_K23_channel_empty_n;
  wire HwReg_K23_channel_full_n;
  wire HwReg_K31_2_channel_empty_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K23_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_2_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K23_2_channel_reg_0;
  wire ap_sync_reg_channel_write_HwReg_K23_channel;
  wire empty_n_i_1__23_n_5;
  wire empty_n_i_2__23_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__23_n_5;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__23_n_5 ;
  wire \mOutPtr[1]_i_1__23_n_5 ;
  wire \mOutPtr[2]_i_1__23_n_5 ;
  wire \mOutPtr[3]_i_1__23_n_5 ;
  wire \mOutPtr[3]_i_2__23_n_5 ;
  wire \mOutPtr[3]_i_3__23_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire [15:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_93 U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.HwReg_K23_2_channel_full_n(HwReg_K23_2_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K23_2_channel(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .mOutPtr_reg_1_sp_1(\mOutPtr_reg[1]_0 ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_22
       (.I0(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .I1(HwReg_K23_2_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_K23_channel),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K23_2_channel_reg_0),
        .I5(HwReg_K23_channel_full_n),
        .O(ap_sync_reg_channel_write_HwReg_K23_2_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K23_2_channel_i_1
       (.I0(HwReg_K23_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K23_2_channel_reg_0),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .O(ap_sync_channel_write_HwReg_K23_2_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__23
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__23_n_5),
        .I3(HwReg_K23_2_channel_empty_n),
        .I4(empty_n_reg_1),
        .I5(push),
        .O(empty_n_i_1__23_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__23
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__23_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__23_n_5),
        .Q(HwReg_K23_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__23
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__23_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_K23_2_channel_full_n),
        .O(full_n_i_1__23_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__23
       (.I0(empty_n_reg_1),
        .I1(HwReg_K23_2_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .I5(HwReg_K23_2_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__23_n_5),
        .Q(HwReg_K23_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_idle_i_23
       (.I0(HwReg_K23_2_channel_empty_n),
        .I1(HwReg_K22_channel_empty_n),
        .I2(HwReg_K31_2_channel_empty_n),
        .I3(HwReg_K23_channel_empty_n),
        .O(empty_n_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__23 
       (.I0(\mOutPtr[3]_i_3__23_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__23_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__23 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(empty_n_reg_1),
        .I4(HwReg_K23_2_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__23_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__23 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__23_n_5 ),
        .O(\mOutPtr[2]_i_1__23_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__23 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .I3(HwReg_K23_2_channel_full_n),
        .I4(empty_n_reg_1),
        .I5(HwReg_K23_2_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__23 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__23_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__23_n_5 ),
        .O(\mOutPtr[3]_i_1__23_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__23 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_K23_2_channel_empty_n),
        .I2(empty_n_reg_1),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__23_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__23 
       (.I0(HwReg_K23_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_K23_2_channel_empty_n),
        .I5(empty_n_reg_1),
        .O(\mOutPtr[3]_i_3__23_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__23_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__23_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__23_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__23_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_18
   (ap_sync_channel_write_HwReg_K23_channel,
    HwReg_K23_channel_full_n,
    B,
    HwReg_K23_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K23_channel_reg,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_K23_channel,
    out,
    or_ln105_2_reg_1153,
    in,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv);
  output ap_sync_channel_write_HwReg_K23_channel;
  output HwReg_K23_channel_full_n;
  output [15:0]B;
  output HwReg_K23_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K23_channel_reg;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_K23_channel;
  input [15:0]out;
  input or_ln105_2_reg_1153;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;

  wire [15:0]B;
  wire HwReg_K23_channel_empty_n;
  wire HwReg_K23_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K23_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_channel_reg;
  wire empty_n_i_1__9_n_5;
  wire empty_n_i_2__9_n_5;
  wire full_n_i_1__9_n_5;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__9_n_5 ;
  wire \mOutPtr[1]_i_1__9_n_5 ;
  wire \mOutPtr[2]_i_1__9_n_5 ;
  wire \mOutPtr[3]_i_1__9_n_5 ;
  wire \mOutPtr[3]_i_2__9_n_5 ;
  wire \mOutPtr[3]_i_3__9_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire or_ln105_2_reg_1153;
  wire [15:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_92 U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.B(B),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K23_channel(ap_sync_reg_channel_write_HwReg_K23_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_1 ),
        .mOutPtr_reg_1_sp_1(HwReg_K23_channel_full_n),
        .or_ln105_2_reg_1153(or_ln105_2_reg_1153),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K23_channel_i_1
       (.I0(HwReg_K23_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K23_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_K23_channel),
        .O(ap_sync_channel_write_HwReg_K23_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__9
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__9_n_5),
        .I3(HwReg_K23_channel_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(push),
        .O(empty_n_i_1__9_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__9
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__9_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_5),
        .Q(HwReg_K23_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__9
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__9_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_K23_channel_full_n),
        .O(full_n_i_1__9_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__9
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(HwReg_K23_channel_empty_n),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K23_channel),
        .I5(HwReg_K23_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_5),
        .Q(HwReg_K23_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr[3]_i_3__9_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__9_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_K23_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__9_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__9 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__9_n_5 ),
        .O(\mOutPtr[2]_i_1__9_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__9 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K23_channel),
        .I3(HwReg_K23_channel_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(HwReg_K23_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__9 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__9_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__9_n_5 ),
        .O(\mOutPtr[3]_i_1__9_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__9 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_K23_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__9_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__9 
       (.I0(HwReg_K23_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K23_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(HwReg_K23_channel_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[3]_i_3__9_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__9_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__9_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__9_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_19
   (ap_sync_channel_write_HwReg_K31_2_channel,
    HwReg_K31_2_channel_full_n,
    empty_n_reg_0,
    HwReg_K31_2_channel_empty_n,
    out,
    ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_K31_2_channel,
    HwReg_K13_2_channel_empty_n,
    HwReg_K12_2_channel_empty_n,
    HwReg_K22_2_channel_empty_n,
    HwReg_K21_2_channel_empty_n,
    int_ap_idle_reg,
    HwReg_K23_2_channel_empty_n,
    HwReg_K33_2_channel_empty_n,
    HwReg_K32_2_channel_empty_n,
    in,
    ap_clk,
    ap_rst_n,
    empty_n_reg_1,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output ap_sync_channel_write_HwReg_K31_2_channel;
  output HwReg_K31_2_channel_full_n;
  output empty_n_reg_0;
  output HwReg_K31_2_channel_empty_n;
  output [15:0]out;
  input ap_sync_reg_channel_write_HwReg_K31_2_channel_reg;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_K31_2_channel;
  input HwReg_K13_2_channel_empty_n;
  input HwReg_K12_2_channel_empty_n;
  input HwReg_K22_2_channel_empty_n;
  input HwReg_K21_2_channel_empty_n;
  input int_ap_idle_reg;
  input HwReg_K23_2_channel_empty_n;
  input HwReg_K33_2_channel_empty_n;
  input HwReg_K32_2_channel_empty_n;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input empty_n_reg_1;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire HwReg_K12_2_channel_empty_n;
  wire HwReg_K13_2_channel_empty_n;
  wire HwReg_K21_2_channel_empty_n;
  wire HwReg_K22_2_channel_empty_n;
  wire HwReg_K23_2_channel_empty_n;
  wire HwReg_K31_2_channel_empty_n;
  wire HwReg_K31_2_channel_full_n;
  wire HwReg_K32_2_channel_empty_n;
  wire HwReg_K33_2_channel_empty_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K31_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_2_channel_reg;
  wire empty_n_i_1__24_n_5;
  wire empty_n_i_2__24_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__24_n_5;
  wire [15:0]in;
  wire int_ap_idle_i_17_n_5;
  wire int_ap_idle_reg;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__24_n_5 ;
  wire \mOutPtr[1]_i_1__24_n_5 ;
  wire \mOutPtr[2]_i_1__24_n_5 ;
  wire \mOutPtr[3]_i_1__24_n_5 ;
  wire \mOutPtr[3]_i_2__24_n_5 ;
  wire \mOutPtr[3]_i_3__24_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire [15:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_91 U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K31_2_channel(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_0 ),
        .mOutPtr_reg_1_sp_1(HwReg_K31_2_channel_full_n),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K31_2_channel_i_1
       (.I0(HwReg_K31_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .O(ap_sync_channel_write_HwReg_K31_2_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__24
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__24_n_5),
        .I3(HwReg_K31_2_channel_empty_n),
        .I4(empty_n_reg_1),
        .I5(push),
        .O(empty_n_i_1__24_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__24
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__24_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__24_n_5),
        .Q(HwReg_K31_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__24
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__24_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_K31_2_channel_full_n),
        .O(full_n_i_1__24_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__24
       (.I0(empty_n_reg_1),
        .I1(HwReg_K31_2_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .I5(HwReg_K31_2_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__24_n_5),
        .Q(HwReg_K31_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_17
       (.I0(HwReg_K31_2_channel_empty_n),
        .I1(HwReg_K23_2_channel_empty_n),
        .I2(HwReg_K33_2_channel_empty_n),
        .I3(HwReg_K32_2_channel_empty_n),
        .O(int_ap_idle_i_17_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_ap_idle_i_7
       (.I0(int_ap_idle_i_17_n_5),
        .I1(HwReg_K13_2_channel_empty_n),
        .I2(HwReg_K12_2_channel_empty_n),
        .I3(HwReg_K22_2_channel_empty_n),
        .I4(HwReg_K21_2_channel_empty_n),
        .I5(int_ap_idle_reg),
        .O(empty_n_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__24 
       (.I0(\mOutPtr[3]_i_3__24_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__24_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__24 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(empty_n_reg_1),
        .I4(HwReg_K31_2_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__24_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__24 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__24_n_5 ),
        .O(\mOutPtr[2]_i_1__24_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__24 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .I3(HwReg_K31_2_channel_full_n),
        .I4(empty_n_reg_1),
        .I5(HwReg_K31_2_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__24 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__24_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__24_n_5 ),
        .O(\mOutPtr[3]_i_1__24_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__24 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_K31_2_channel_empty_n),
        .I2(empty_n_reg_1),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__24_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__24 
       (.I0(HwReg_K31_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_K31_2_channel_empty_n),
        .I5(empty_n_reg_1),
        .O(\mOutPtr[3]_i_3__24_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__24_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__24_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__24_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__24_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_20
   (full_n_reg_0,
    ap_sync_channel_write_HwReg_K31_channel,
    A,
    HwReg_K31_channel_empty_n,
    Block_entry3_proc_U0_ap_done,
    ap_sync_reg_channel_write_HwReg_K31_channel,
    HwReg_K31_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K31_2_channel,
    ap_done_reg_i_2,
    ap_sync_reg_channel_write_HwReg_K31_channel_reg,
    ap_done_reg,
    out,
    or_ln105_2_reg_1153_pp0_iter2_reg,
    in,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv);
  output full_n_reg_0;
  output ap_sync_channel_write_HwReg_K31_channel;
  output [15:0]A;
  output HwReg_K31_channel_empty_n;
  input Block_entry3_proc_U0_ap_done;
  input ap_sync_reg_channel_write_HwReg_K31_channel;
  input HwReg_K31_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K31_2_channel;
  input ap_done_reg_i_2;
  input ap_sync_reg_channel_write_HwReg_K31_channel_reg;
  input ap_done_reg;
  input [15:0]out;
  input or_ln105_2_reg_1153_pp0_iter2_reg;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;

  wire [15:0]A;
  wire Block_entry3_proc_U0_ap_done;
  wire HwReg_K31_2_channel_full_n;
  wire HwReg_K31_channel_empty_n;
  wire HwReg_K31_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K31_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_channel_reg;
  wire empty_n_i_1__10_n_5;
  wire empty_n_i_2__10_n_5;
  wire full_n_i_1__10_n_5;
  wire full_n_reg_0;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__10_n_5 ;
  wire \mOutPtr[1]_i_1__10_n_5 ;
  wire \mOutPtr[2]_i_1__10_n_5 ;
  wire \mOutPtr[3]_i_1__10_n_5 ;
  wire \mOutPtr[3]_i_2__10_n_5 ;
  wire \mOutPtr[3]_i_3__10_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire or_ln105_2_reg_1153_pp0_iter2_reg;
  wire [15:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_90 U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.A(A),
        .HwReg_K31_channel_full_n(HwReg_K31_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K31_channel(ap_sync_reg_channel_write_HwReg_K31_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .mOutPtr_reg_1_sp_1(\mOutPtr_reg[1]_1 ),
        .or_ln105_2_reg_1153_pp0_iter2_reg(or_ln105_2_reg_1153_pp0_iter2_reg),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFF070737FF)) 
    ap_done_reg_i_6
       (.I0(HwReg_K31_channel_full_n),
        .I1(Block_entry3_proc_U0_ap_done),
        .I2(ap_sync_reg_channel_write_HwReg_K31_channel),
        .I3(HwReg_K31_2_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .I5(ap_done_reg_i_2),
        .O(full_n_reg_0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K31_channel_i_1
       (.I0(HwReg_K31_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K31_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_K31_channel),
        .O(ap_sync_channel_write_HwReg_K31_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__10
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__10_n_5),
        .I3(HwReg_K31_channel_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(push),
        .O(empty_n_i_1__10_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__10
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__10_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_5),
        .Q(HwReg_K31_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__10
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__10_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_K31_channel_full_n),
        .O(full_n_i_1__10_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__10
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(HwReg_K31_channel_empty_n),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K31_channel),
        .I5(HwReg_K31_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_5),
        .Q(HwReg_K31_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr[3]_i_3__10_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__10_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_K31_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__10_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__10 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__10_n_5 ),
        .O(\mOutPtr[2]_i_1__10_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__10 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K31_channel),
        .I3(HwReg_K31_channel_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(HwReg_K31_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__10 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__10_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__10_n_5 ),
        .O(\mOutPtr[3]_i_1__10_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__10 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_K31_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__10_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__10 
       (.I0(HwReg_K31_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K31_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(HwReg_K31_channel_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[3]_i_3__10_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__10_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__10_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__10_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_21
   (ap_sync_reg_channel_write_HwReg_K32_2_channel_reg,
    ap_sync_channel_write_HwReg_K32_2_channel,
    out,
    HwReg_K32_2_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K32_2_channel,
    ap_sync_reg_channel_write_HwReg_K32_channel,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_K32_2_channel_reg_0,
    HwReg_K32_channel_full_n,
    in,
    ap_clk,
    ap_rst_n,
    empty_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    full_n_reg_0,
    ap_rst_n_inv);
  output ap_sync_reg_channel_write_HwReg_K32_2_channel_reg;
  output ap_sync_channel_write_HwReg_K32_2_channel;
  output [15:0]out;
  output HwReg_K32_2_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K32_2_channel;
  input ap_sync_reg_channel_write_HwReg_K32_channel;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_K32_2_channel_reg_0;
  input HwReg_K32_channel_full_n;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input empty_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input full_n_reg_0;
  input ap_rst_n_inv;

  wire HwReg_K32_2_channel_empty_n;
  wire HwReg_K32_2_channel_full_n;
  wire HwReg_K32_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K32_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_2_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K32_2_channel_reg_0;
  wire ap_sync_reg_channel_write_HwReg_K32_channel;
  wire empty_n_i_1__25_n_5;
  wire empty_n_i_2__25_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__25_n_5;
  wire full_n_reg_0;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__25_n_5 ;
  wire \mOutPtr[1]_i_1__25_n_5 ;
  wire \mOutPtr[2]_i_1__25_n_5 ;
  wire \mOutPtr[3]_i_1__25_n_5 ;
  wire \mOutPtr[3]_i_2__25_n_5 ;
  wire \mOutPtr[3]_i_3__25_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire [15:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_89 U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.HwReg_K32_2_channel_full_n(HwReg_K32_2_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K32_2_channel(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .mOutPtr_reg_1_sp_1(\mOutPtr_reg[1]_0 ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_12
       (.I0(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .I1(HwReg_K32_2_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K32_2_channel_reg_0),
        .I5(HwReg_K32_channel_full_n),
        .O(ap_sync_reg_channel_write_HwReg_K32_2_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K32_2_channel_i_1
       (.I0(HwReg_K32_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K32_2_channel_reg_0),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .O(ap_sync_channel_write_HwReg_K32_2_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__25
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__25_n_5),
        .I3(HwReg_K32_2_channel_empty_n),
        .I4(empty_n_reg_0),
        .I5(push),
        .O(empty_n_i_1__25_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__25
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__25_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__25_n_5),
        .Q(HwReg_K32_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__25
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__25_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_K32_2_channel_full_n),
        .O(full_n_i_1__25_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__25
       (.I0(empty_n_reg_0),
        .I1(HwReg_K32_2_channel_empty_n),
        .I2(full_n_reg_0),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .I5(HwReg_K32_2_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__25_n_5),
        .Q(HwReg_K32_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__25 
       (.I0(\mOutPtr[3]_i_3__25_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__25_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__25 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(empty_n_reg_0),
        .I4(HwReg_K32_2_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__25_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__25 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__25_n_5 ),
        .O(\mOutPtr[2]_i_1__25_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__25 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .I3(HwReg_K32_2_channel_full_n),
        .I4(empty_n_reg_0),
        .I5(HwReg_K32_2_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__25 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__25_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__25_n_5 ),
        .O(\mOutPtr[3]_i_1__25_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__25 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_K32_2_channel_empty_n),
        .I2(empty_n_reg_0),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__25_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__25 
       (.I0(HwReg_K32_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_K32_2_channel_empty_n),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[3]_i_3__25_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__25_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__25_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__25_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__25_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_22
   (ap_sync_channel_write_HwReg_K32_channel,
    HwReg_K32_channel_full_n,
    empty_n_reg_0,
    HwReg_K32_channel_empty_n,
    A,
    ap_sync_reg_channel_write_HwReg_K32_channel_reg,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_K32_channel,
    HwReg_K33_2_channel_empty_n,
    HwReg_K31_channel_empty_n,
    HwReg_K32_2_channel_empty_n,
    \add_ln89_reg_616[12]_i_3 ,
    out,
    or_ln105_2_reg_1153_pp0_iter2_reg,
    in,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv);
  output ap_sync_channel_write_HwReg_K32_channel;
  output HwReg_K32_channel_full_n;
  output empty_n_reg_0;
  output HwReg_K32_channel_empty_n;
  output [15:0]A;
  input ap_sync_reg_channel_write_HwReg_K32_channel_reg;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_K32_channel;
  input HwReg_K33_2_channel_empty_n;
  input HwReg_K31_channel_empty_n;
  input HwReg_K32_2_channel_empty_n;
  input \add_ln89_reg_616[12]_i_3 ;
  input [15:0]out;
  input or_ln105_2_reg_1153_pp0_iter2_reg;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;

  wire [15:0]A;
  wire HwReg_K31_channel_empty_n;
  wire HwReg_K32_2_channel_empty_n;
  wire HwReg_K32_channel_empty_n;
  wire HwReg_K32_channel_full_n;
  wire HwReg_K33_2_channel_empty_n;
  wire \add_ln89_reg_616[12]_i_3 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K32_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_channel_reg;
  wire empty_n_i_1__11_n_5;
  wire empty_n_i_2__11_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__11_n_5;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__11_n_5 ;
  wire \mOutPtr[1]_i_1__11_n_5 ;
  wire \mOutPtr[2]_i_1__11_n_5 ;
  wire \mOutPtr[3]_i_1__11_n_5 ;
  wire \mOutPtr[3]_i_2__11_n_5 ;
  wire \mOutPtr[3]_i_3__11_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire or_ln105_2_reg_1153_pp0_iter2_reg;
  wire [15:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_88 U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.A(A),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K32_channel(ap_sync_reg_channel_write_HwReg_K32_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_1 ),
        .mOutPtr_reg_1_sp_1(HwReg_K32_channel_full_n),
        .or_ln105_2_reg_1153_pp0_iter2_reg(or_ln105_2_reg_1153_pp0_iter2_reg),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K32_channel_i_1
       (.I0(HwReg_K32_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_K32_channel),
        .O(ap_sync_channel_write_HwReg_K32_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__11
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__11_n_5),
        .I3(HwReg_K32_channel_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(push),
        .O(empty_n_i_1__11_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__11
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__11_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_5),
        .Q(HwReg_K32_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__11
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__11_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_K32_channel_full_n),
        .O(full_n_i_1__11_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__11
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(HwReg_K32_channel_empty_n),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K32_channel),
        .I5(HwReg_K32_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_5),
        .Q(HwReg_K32_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    int_ap_idle_i_14
       (.I0(HwReg_K32_channel_empty_n),
        .I1(HwReg_K33_2_channel_empty_n),
        .I2(HwReg_K31_channel_empty_n),
        .I3(HwReg_K32_2_channel_empty_n),
        .I4(\add_ln89_reg_616[12]_i_3 ),
        .O(empty_n_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr[3]_i_3__11_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__11_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__11 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_K32_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__11_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__11 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__11_n_5 ),
        .O(\mOutPtr[2]_i_1__11_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__11 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel),
        .I3(HwReg_K32_channel_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(HwReg_K32_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__11 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__11_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__11_n_5 ),
        .O(\mOutPtr[3]_i_1__11_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__11 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_K32_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__11_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__11 
       (.I0(HwReg_K32_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K32_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(HwReg_K32_channel_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[3]_i_3__11_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__11_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__11_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__11_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__11_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_23
   (ap_sync_channel_write_HwReg_K33_2_channel,
    HwReg_K33_2_channel_full_n,
    out,
    HwReg_K33_2_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_K33_2_channel_reg,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_K33_2_channel,
    in,
    ap_clk,
    ap_rst_n,
    empty_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output ap_sync_channel_write_HwReg_K33_2_channel;
  output HwReg_K33_2_channel_full_n;
  output [15:0]out;
  output HwReg_K33_2_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_K33_2_channel_reg;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_K33_2_channel;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input empty_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire HwReg_K33_2_channel_empty_n;
  wire HwReg_K33_2_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K33_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_2_channel_reg;
  wire empty_n_i_1__26_n_5;
  wire empty_n_i_2__26_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__26_n_5;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__26_n_5 ;
  wire \mOutPtr[1]_i_1__26_n_5 ;
  wire \mOutPtr[2]_i_1__26_n_5 ;
  wire \mOutPtr[3]_i_1__26_n_5 ;
  wire \mOutPtr[3]_i_2__26_n_5 ;
  wire \mOutPtr[3]_i_3__26_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire [15:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_87 U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K33_2_channel(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_0 ),
        .mOutPtr_reg_1_sp_1(HwReg_K33_2_channel_full_n),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K33_2_channel_i_1
       (.I0(HwReg_K33_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K33_2_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .O(ap_sync_channel_write_HwReg_K33_2_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__26
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__26_n_5),
        .I3(HwReg_K33_2_channel_empty_n),
        .I4(empty_n_reg_0),
        .I5(push),
        .O(empty_n_i_1__26_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__26
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__26_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__26_n_5),
        .Q(HwReg_K33_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__26
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__26_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_K33_2_channel_full_n),
        .O(full_n_i_1__26_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__26
       (.I0(empty_n_reg_0),
        .I1(HwReg_K33_2_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .I5(HwReg_K33_2_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__26_n_5),
        .Q(HwReg_K33_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__26 
       (.I0(\mOutPtr[3]_i_3__26_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__26_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__26 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(empty_n_reg_0),
        .I4(HwReg_K33_2_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__26_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__26 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__26_n_5 ),
        .O(\mOutPtr[2]_i_1__26_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__26 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .I3(HwReg_K33_2_channel_full_n),
        .I4(empty_n_reg_0),
        .I5(HwReg_K33_2_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__26 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__26_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__26_n_5 ),
        .O(\mOutPtr[3]_i_1__26_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__26 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_K33_2_channel_empty_n),
        .I2(empty_n_reg_0),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__26_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__26 
       (.I0(HwReg_K33_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_K33_2_channel_empty_n),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[3]_i_3__26_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__26_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__26_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__26_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__26_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_24
   (full_n_reg_0,
    ap_sync_channel_write_HwReg_K33_channel,
    B,
    HwReg_K33_channel_empty_n,
    Block_entry3_proc_U0_ap_done,
    ap_sync_reg_channel_write_HwReg_K33_channel,
    HwReg_K33_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K33_2_channel,
    ap_done_reg_i_2,
    ap_sync_reg_channel_write_HwReg_K33_channel_reg,
    ap_done_reg,
    out,
    or_ln105_2_reg_1153,
    in,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv);
  output full_n_reg_0;
  output ap_sync_channel_write_HwReg_K33_channel;
  output [15:0]B;
  output HwReg_K33_channel_empty_n;
  input Block_entry3_proc_U0_ap_done;
  input ap_sync_reg_channel_write_HwReg_K33_channel;
  input HwReg_K33_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K33_2_channel;
  input ap_done_reg_i_2;
  input ap_sync_reg_channel_write_HwReg_K33_channel_reg;
  input ap_done_reg;
  input [15:0]out;
  input or_ln105_2_reg_1153;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;

  wire [15:0]B;
  wire Block_entry3_proc_U0_ap_done;
  wire HwReg_K33_2_channel_full_n;
  wire HwReg_K33_channel_empty_n;
  wire HwReg_K33_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K33_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_channel_reg;
  wire empty_n_i_1__12_n_5;
  wire empty_n_i_2__12_n_5;
  wire full_n_i_1__12_n_5;
  wire full_n_reg_0;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__12_n_5 ;
  wire \mOutPtr[1]_i_1__12_n_5 ;
  wire \mOutPtr[2]_i_1__12_n_5 ;
  wire \mOutPtr[3]_i_1__12_n_5 ;
  wire \mOutPtr[3]_i_2__12_n_5 ;
  wire \mOutPtr[3]_i_3__12_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire or_ln105_2_reg_1153;
  wire [15:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_86 U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.B(B),
        .HwReg_K33_channel_full_n(HwReg_K33_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K33_channel(ap_sync_reg_channel_write_HwReg_K33_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .mOutPtr_reg_1_sp_1(\mOutPtr_reg[1]_1 ),
        .or_ln105_2_reg_1153(or_ln105_2_reg_1153),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFF070737FF)) 
    ap_done_reg_i_5
       (.I0(HwReg_K33_channel_full_n),
        .I1(Block_entry3_proc_U0_ap_done),
        .I2(ap_sync_reg_channel_write_HwReg_K33_channel),
        .I3(HwReg_K33_2_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .I5(ap_done_reg_i_2),
        .O(full_n_reg_0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K33_channel_i_1
       (.I0(HwReg_K33_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K33_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_K33_channel),
        .O(ap_sync_channel_write_HwReg_K33_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__12
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__12_n_5),
        .I3(HwReg_K33_channel_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(push),
        .O(empty_n_i_1__12_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__12
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__12_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__12_n_5),
        .Q(HwReg_K33_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__12
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__12_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_K33_channel_full_n),
        .O(full_n_i_1__12_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__12
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(HwReg_K33_channel_empty_n),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K33_channel),
        .I5(HwReg_K33_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_5),
        .Q(HwReg_K33_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr[3]_i_3__12_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__12_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__12 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_K33_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__12_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__12 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__12_n_5 ),
        .O(\mOutPtr[2]_i_1__12_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__12 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K33_channel),
        .I3(HwReg_K33_channel_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(HwReg_K33_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__12 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__12_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__12_n_5 ),
        .O(\mOutPtr[3]_i_1__12_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__12 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_K33_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__12_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__12 
       (.I0(HwReg_K33_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K33_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(HwReg_K33_channel_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[3]_i_3__12_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__12_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__12_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__12_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__12_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_27
   (out,
    CO,
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel_reg,
    ap_sync_channel_write_HwReg_RowEnd_channel,
    HwReg_RowEnd_channel_empty_n,
    Q,
    DI,
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
    ap_sync_channel_write_bPassThru_420_Out_loc_channel0,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
    push,
    ap_done_reg_i_2,
    Block_entry3_proc_U0_ap_done,
    ap_sync_reg_channel_write_HwReg_RowEnd_channel,
    HwReg_ROffset_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ROffset_channel,
    ap_done_reg_i_7_0,
    ap_sync_reg_channel_write_HwReg_RowEnd_channel_reg,
    ap_done_reg,
    in,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[3]_0 ,
    ap_rst_n_inv);
  output [11:0]out;
  output [0:0]CO;
  output ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel_reg;
  output ap_sync_channel_write_HwReg_RowEnd_channel;
  output HwReg_RowEnd_channel_empty_n;
  input [12:0]Q;
  input [5:0]DI;
  input ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel;
  input ap_sync_channel_write_bPassThru_420_Out_loc_channel0;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  input push;
  input ap_done_reg_i_2;
  input Block_entry3_proc_U0_ap_done;
  input ap_sync_reg_channel_write_HwReg_RowEnd_channel;
  input HwReg_ROffset_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ROffset_channel;
  input ap_done_reg_i_7_0;
  input ap_sync_reg_channel_write_HwReg_RowEnd_channel_reg;
  input ap_done_reg;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[3]_0 ;
  input ap_rst_n_inv;

  wire Block_entry3_proc_U0_ap_done;
  wire [0:0]CO;
  wire [5:0]DI;
  wire HwReg_ROffset_channel_full_n;
  wire HwReg_RowEnd_channel_empty_n;
  wire HwReg_RowEnd_channel_full_n;
  wire [12:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_13_n_5;
  wire ap_done_reg_i_2;
  wire ap_done_reg_i_7_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_RowEnd_channel;
  wire ap_sync_channel_write_bPassThru_420_Out_loc_channel0;
  wire ap_sync_reg_channel_write_HwReg_ROffset_channel;
  wire ap_sync_reg_channel_write_HwReg_RowEnd_channel;
  wire ap_sync_reg_channel_write_HwReg_RowEnd_channel_reg;
  wire ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel_reg;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire empty_n_i_1__3_n_5;
  wire empty_n_i_2__3_n_5;
  wire full_n_i_1__3_n_5;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__3_n_5 ;
  wire \mOutPtr[1]_i_1__3_n_5 ;
  wire \mOutPtr[2]_i_1__3_n_5 ;
  wire \mOutPtr[3]_i_1__3_n_5 ;
  wire \mOutPtr[3]_i_2__3_n_5 ;
  wire \mOutPtr[3]_i_3__3_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[3]_0 ;
  wire [11:0]out;
  wire push;
  wire push_0;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_84 U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.CO(CO),
        .DI(DI),
        .HwReg_RowEnd_channel_full_n(HwReg_RowEnd_channel_full_n),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_RowEnd_channel(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .mOutPtr_reg_1_sp_1(ap_sync_reg_channel_write_HwReg_RowEnd_channel_reg),
        .out(out),
        .push_0(push_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF070737FF)) 
    ap_done_reg_i_13
       (.I0(HwReg_RowEnd_channel_full_n),
        .I1(Block_entry3_proc_U0_ap_done),
        .I2(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .I3(HwReg_ROffset_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .I5(ap_done_reg_i_7_0),
        .O(ap_done_reg_i_13_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFABABABFF)) 
    ap_done_reg_i_7
       (.I0(ap_done_reg_i_13_n_5),
        .I1(ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel),
        .I2(ap_sync_channel_write_bPassThru_420_Out_loc_channel0),
        .I3(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .I4(push),
        .I5(ap_done_reg_i_2),
        .O(ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_RowEnd_channel_i_1
       (.I0(HwReg_RowEnd_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_RowEnd_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .O(ap_sync_channel_write_HwReg_RowEnd_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__3
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__3_n_5),
        .I3(HwReg_RowEnd_channel_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(push_0),
        .O(empty_n_i_1__3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__3
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_5),
        .Q(HwReg_RowEnd_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__3
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__3_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_RowEnd_channel_full_n),
        .O(full_n_i_1__3_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__3
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(HwReg_RowEnd_channel_empty_n),
        .I2(\mOutPtr_reg[3]_0 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .I5(HwReg_RowEnd_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_5),
        .Q(HwReg_RowEnd_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr[3]_i_3__3_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_RowEnd_channel_empty_n),
        .I5(push_0),
        .O(\mOutPtr[1]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__3_n_5 ),
        .O(\mOutPtr[2]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__3 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .I3(HwReg_RowEnd_channel_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(HwReg_RowEnd_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__3 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__3_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__3_n_5 ),
        .O(\mOutPtr[3]_i_1__3_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__3 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_RowEnd_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(push_0),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__3_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__3 
       (.I0(HwReg_RowEnd_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[3]_0 ),
        .I4(HwReg_RowEnd_channel_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[3]_i_3__3_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__3_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__3_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_28
   (out,
    CO,
    ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
    ap_sync_channel_write_HwReg_RowStart_channel,
    HwReg_RowStart_channel_empty_n,
    Q,
    DI,
    ap_sync_reg_channel_write_HwReg_RowStart_channel,
    ap_sync_reg_channel_write_HwReg_height_c30_channel,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_RowStart_channel_reg_0,
    HwReg_height_c30_channel_full_n,
    in,
    ap_clk,
    ap_rst_n,
    empty_n_reg_0,
    ap_rst_n_inv);
  output [11:0]out;
  output [0:0]CO;
  output ap_sync_reg_channel_write_HwReg_RowStart_channel_reg;
  output ap_sync_channel_write_HwReg_RowStart_channel;
  output HwReg_RowStart_channel_empty_n;
  input [12:0]Q;
  input [5:0]DI;
  input ap_sync_reg_channel_write_HwReg_RowStart_channel;
  input ap_sync_reg_channel_write_HwReg_height_c30_channel;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_RowStart_channel_reg_0;
  input HwReg_height_c30_channel_full_n;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input empty_n_reg_0;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire [5:0]DI;
  wire HwReg_RowStart_channel_empty_n;
  wire HwReg_RowStart_channel_full_n;
  wire HwReg_height_c30_channel_full_n;
  wire [12:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_RowStart_channel;
  wire ap_sync_reg_channel_write_HwReg_RowStart_channel;
  wire ap_sync_reg_channel_write_HwReg_RowStart_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_RowStart_channel_reg_0;
  wire ap_sync_reg_channel_write_HwReg_height_c30_channel;
  wire empty_n_i_1__2_n_5;
  wire empty_n_i_2__2_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__2_n_5;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__2_n_5 ;
  wire \mOutPtr[1]_i_1__2_n_5 ;
  wire \mOutPtr[2]_i_1__2_n_5 ;
  wire \mOutPtr[3]_i_1__2_n_5 ;
  wire \mOutPtr[3]_i_2__2_n_5 ;
  wire \mOutPtr[3]_i_3__2_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire [11:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.CO(CO),
        .DI(DI),
        .HwReg_RowStart_channel_full_n(HwReg_RowStart_channel_full_n),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_RowStart_channel(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .mOutPtr_reg_1_sp_1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg_0),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_21
       (.I0(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .I1(HwReg_RowStart_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_height_c30_channel),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg_0),
        .I5(HwReg_height_c30_channel_full_n),
        .O(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_RowStart_channel_i_1
       (.I0(HwReg_RowStart_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg_0),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .O(ap_sync_channel_write_HwReg_RowStart_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__2
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__2_n_5),
        .I3(HwReg_RowStart_channel_empty_n),
        .I4(empty_n_reg_0),
        .I5(push),
        .O(empty_n_i_1__2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__2
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_5),
        .Q(HwReg_RowStart_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__2
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__2_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_RowStart_channel_full_n),
        .O(full_n_i_1__2_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__2
       (.I0(empty_n_reg_0),
        .I1(HwReg_RowStart_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg_0),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .I5(HwReg_RowStart_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_5),
        .Q(HwReg_RowStart_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr[3]_i_3__2_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(empty_n_reg_0),
        .I4(HwReg_RowStart_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__2_n_5 ),
        .O(\mOutPtr[2]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__2 
       (.I0(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg_0),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .I3(HwReg_RowStart_channel_full_n),
        .I4(empty_n_reg_0),
        .I5(HwReg_RowStart_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__2 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__2_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__2_n_5 ),
        .O(\mOutPtr[3]_i_1__2_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__2 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_RowStart_channel_empty_n),
        .I2(empty_n_reg_0),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__2_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__2 
       (.I0(HwReg_RowStart_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_RowStart_channel_reg_0),
        .I4(HwReg_RowStart_channel_empty_n),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[3]_i_3__2_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__2_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__2_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_4
   (ap_clk_0,
    out,
    S,
    ap_sync_reg_channel_write_HwReg_ColStart_channel_reg,
    ap_sync_channel_write_HwReg_ColStart_channel,
    HwReg_ColStart_channel_empty_n,
    p_0_in,
    ap_sync_reg_channel_write_HwReg_ColStart_channel,
    ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_ColStart_channel_reg_0,
    HwReg_GOffset_2_channel_full_n,
    in,
    ap_clk,
    ap_rst_n,
    empty_n_reg_0,
    \mOutPtr_reg[3]_0 ,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output ap_clk_0;
  output [14:0]out;
  output [0:0]S;
  output ap_sync_reg_channel_write_HwReg_ColStart_channel_reg;
  output ap_sync_channel_write_HwReg_ColStart_channel;
  output HwReg_ColStart_channel_empty_n;
  input [1:0]p_0_in;
  input ap_sync_reg_channel_write_HwReg_ColStart_channel;
  input ap_sync_reg_channel_write_HwReg_GOffset_2_channel;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_ColStart_channel_reg_0;
  input HwReg_GOffset_2_channel_full_n;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input empty_n_reg_0;
  input \mOutPtr_reg[3]_0 ;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire HwReg_ColStart_channel_empty_n;
  wire HwReg_ColStart_channel_full_n;
  wire HwReg_GOffset_2_channel_full_n;
  wire [0:0]S;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_ColStart_channel;
  wire ap_sync_reg_channel_write_HwReg_ColStart_channel;
  wire ap_sync_reg_channel_write_HwReg_ColStart_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_ColStart_channel_reg_0;
  wire ap_sync_reg_channel_write_HwReg_GOffset_2_channel;
  wire empty_n_i_1__0_n_5;
  wire empty_n_i_2__0_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_5;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__0_n_5 ;
  wire \mOutPtr[1]_i_1__0_n_5 ;
  wire \mOutPtr[2]_i_1__0_n_5 ;
  wire \mOutPtr[3]_i_1__0_n_5 ;
  wire \mOutPtr[3]_i_2__0_n_5 ;
  wire \mOutPtr[3]_i_3__0_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[3]_0 ;
  wire [14:0]out;
  wire [1:0]p_0_in;
  wire push;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_106 U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.HwReg_ColStart_channel_full_n(HwReg_ColStart_channel_full_n),
        .S(S),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_ColStart_channel(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .mOutPtr_reg_1_sp_1(\mOutPtr_reg[1]_0 ),
        .out(out),
        .p_0_in(p_0_in),
        .push(push));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_17
       (.I0(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .I1(HwReg_ColStart_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_GOffset_2_channel),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_ColStart_channel_reg_0),
        .I5(HwReg_GOffset_2_channel_full_n),
        .O(ap_sync_reg_channel_write_HwReg_ColStart_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_ColStart_channel_i_1
       (.I0(HwReg_ColStart_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_ColStart_channel_reg_0),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .O(ap_sync_channel_write_HwReg_ColStart_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__0
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__0_n_5),
        .I3(HwReg_ColStart_channel_empty_n),
        .I4(empty_n_reg_0),
        .I5(push),
        .O(empty_n_i_1__0_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__0
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_5),
        .Q(HwReg_ColStart_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__0
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__0_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_ColStart_channel_full_n),
        .O(full_n_i_1__0_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__0
       (.I0(empty_n_reg_0),
        .I1(HwReg_ColStart_channel_empty_n),
        .I2(\mOutPtr_reg[3]_0 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .I5(HwReg_ColStart_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_5),
        .Q(HwReg_ColStart_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr[3]_i_3__0_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(empty_n_reg_0),
        .I4(HwReg_ColStart_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__0_n_5 ),
        .O(\mOutPtr[2]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__0 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .I3(HwReg_ColStart_channel_full_n),
        .I4(empty_n_reg_0),
        .I5(HwReg_ColStart_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__0_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__0_n_5 ),
        .O(\mOutPtr[3]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_ColStart_channel_empty_n),
        .I2(empty_n_reg_0),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__0 
       (.I0(HwReg_ColStart_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[3]_0 ),
        .I4(HwReg_ColStart_channel_empty_n),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[3]_i_3__0_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__0_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__0_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_7
   (ap_sync_reg_channel_write_HwReg_K11_2_channel_reg,
    ap_sync_channel_write_HwReg_K11_2_channel,
    out,
    HwReg_K11_2_channel_empty_n,
    ap_done_reg_i_2,
    ap_done_reg_i_2_0,
    ap_done_reg_i_2_1,
    ap_done_reg_i_2_2,
    ap_done_reg_i_2_3,
    ap_sync_reg_channel_write_HwReg_K11_2_channel,
    ap_sync_reg_channel_write_HwReg_K11_channel,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_K11_2_channel_reg_0,
    HwReg_K11_channel_full_n,
    in,
    ap_clk,
    ap_rst_n,
    empty_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output ap_sync_reg_channel_write_HwReg_K11_2_channel_reg;
  output ap_sync_channel_write_HwReg_K11_2_channel;
  output [15:0]out;
  output HwReg_K11_2_channel_empty_n;
  input ap_done_reg_i_2;
  input ap_done_reg_i_2_0;
  input ap_done_reg_i_2_1;
  input ap_done_reg_i_2_2;
  input ap_done_reg_i_2_3;
  input ap_sync_reg_channel_write_HwReg_K11_2_channel;
  input ap_sync_reg_channel_write_HwReg_K11_channel;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_K11_2_channel_reg_0;
  input HwReg_K11_channel_full_n;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input empty_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire HwReg_K11_2_channel_empty_n;
  wire HwReg_K11_2_channel_full_n;
  wire HwReg_K11_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_15_n_5;
  wire ap_done_reg_i_2;
  wire ap_done_reg_i_2_0;
  wire ap_done_reg_i_2_1;
  wire ap_done_reg_i_2_2;
  wire ap_done_reg_i_2_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K11_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_2_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K11_2_channel_reg_0;
  wire ap_sync_reg_channel_write_HwReg_K11_channel;
  wire empty_n_i_1__18_n_5;
  wire empty_n_i_2__18_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__18_n_5;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__18_n_5 ;
  wire \mOutPtr[1]_i_1__18_n_5 ;
  wire \mOutPtr[2]_i_1__18_n_5 ;
  wire \mOutPtr[3]_i_1__18_n_5 ;
  wire \mOutPtr[3]_i_2__18_n_5 ;
  wire \mOutPtr[3]_i_3__18_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire [15:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_103 U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.HwReg_K11_2_channel_full_n(HwReg_K11_2_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K11_2_channel(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .mOutPtr_reg_1_sp_1(\mOutPtr_reg[1]_0 ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_15
       (.I0(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .I1(HwReg_K11_2_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_K11_channel),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K11_2_channel_reg_0),
        .I5(HwReg_K11_channel_full_n),
        .O(ap_done_reg_i_15_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ap_done_reg_i_8
       (.I0(ap_done_reg_i_15_n_5),
        .I1(ap_done_reg_i_2),
        .I2(ap_done_reg_i_2_0),
        .I3(ap_done_reg_i_2_1),
        .I4(ap_done_reg_i_2_2),
        .I5(ap_done_reg_i_2_3),
        .O(ap_sync_reg_channel_write_HwReg_K11_2_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K11_2_channel_i_1
       (.I0(HwReg_K11_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K11_2_channel_reg_0),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .O(ap_sync_channel_write_HwReg_K11_2_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__18
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__18_n_5),
        .I3(HwReg_K11_2_channel_empty_n),
        .I4(empty_n_reg_0),
        .I5(push),
        .O(empty_n_i_1__18_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__18
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__18_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__18_n_5),
        .Q(HwReg_K11_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__18
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__18_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_K11_2_channel_full_n),
        .O(full_n_i_1__18_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__18
       (.I0(empty_n_reg_0),
        .I1(HwReg_K11_2_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .I5(HwReg_K11_2_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__18_n_5),
        .Q(HwReg_K11_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__18 
       (.I0(\mOutPtr[3]_i_3__18_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__18_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__18 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(empty_n_reg_0),
        .I4(HwReg_K11_2_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__18_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__18 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__18_n_5 ),
        .O(\mOutPtr[2]_i_1__18_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__18 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .I3(HwReg_K11_2_channel_full_n),
        .I4(empty_n_reg_0),
        .I5(HwReg_K11_2_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__18 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__18_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__18_n_5 ),
        .O(\mOutPtr[3]_i_1__18_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__18 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_K11_2_channel_empty_n),
        .I2(empty_n_reg_0),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__18_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__18 
       (.I0(HwReg_K11_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_K11_2_channel_empty_n),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[3]_i_3__18_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__18_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__18_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__18_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__18_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_8
   (ap_sync_channel_write_HwReg_K11_channel,
    HwReg_K11_channel_full_n,
    empty_n_reg_0,
    HwReg_K11_channel_empty_n,
    A,
    ap_sync_reg_channel_write_HwReg_K11_channel_reg,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_K11_channel,
    HwReg_RowEnd_channel_empty_n,
    HwReg_K13_channel_empty_n,
    HwReg_K12_channel_empty_n,
    out,
    or_ln105_2_reg_1153_pp0_iter2_reg,
    in,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv);
  output ap_sync_channel_write_HwReg_K11_channel;
  output HwReg_K11_channel_full_n;
  output empty_n_reg_0;
  output HwReg_K11_channel_empty_n;
  output [15:0]A;
  input ap_sync_reg_channel_write_HwReg_K11_channel_reg;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_K11_channel;
  input HwReg_RowEnd_channel_empty_n;
  input HwReg_K13_channel_empty_n;
  input HwReg_K12_channel_empty_n;
  input [15:0]out;
  input or_ln105_2_reg_1153_pp0_iter2_reg;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;

  wire [15:0]A;
  wire HwReg_K11_channel_empty_n;
  wire HwReg_K11_channel_full_n;
  wire HwReg_K12_channel_empty_n;
  wire HwReg_K13_channel_empty_n;
  wire HwReg_RowEnd_channel_empty_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K11_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_channel_reg;
  wire empty_n_i_1__4_n_5;
  wire empty_n_i_2__4_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__4_n_5;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__4_n_5 ;
  wire \mOutPtr[1]_i_1__4_n_5 ;
  wire \mOutPtr[2]_i_1__4_n_5 ;
  wire \mOutPtr[3]_i_1__4_n_5 ;
  wire \mOutPtr[3]_i_2__4_n_5 ;
  wire \mOutPtr[3]_i_3__4_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire or_ln105_2_reg_1153_pp0_iter2_reg;
  wire [15:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_102 U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.A(A),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K11_channel(ap_sync_reg_channel_write_HwReg_K11_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_1 ),
        .mOutPtr_reg_1_sp_1(HwReg_K11_channel_full_n),
        .or_ln105_2_reg_1153_pp0_iter2_reg(or_ln105_2_reg_1153_pp0_iter2_reg),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K11_channel_i_1
       (.I0(HwReg_K11_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K11_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_K11_channel),
        .O(ap_sync_channel_write_HwReg_K11_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__4
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__4_n_5),
        .I3(HwReg_K11_channel_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(push),
        .O(empty_n_i_1__4_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__4
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_5),
        .Q(HwReg_K11_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__4
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__4_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_K11_channel_full_n),
        .O(full_n_i_1__4_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(HwReg_K11_channel_empty_n),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K11_channel),
        .I5(HwReg_K11_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_5),
        .Q(HwReg_K11_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_11
       (.I0(HwReg_K11_channel_empty_n),
        .I1(HwReg_RowEnd_channel_empty_n),
        .I2(HwReg_K13_channel_empty_n),
        .I3(HwReg_K12_channel_empty_n),
        .O(empty_n_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr[3]_i_3__4_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_K11_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__4_n_5 ),
        .O(\mOutPtr[2]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__4 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K11_channel),
        .I3(HwReg_K11_channel_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(HwReg_K11_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__4 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__4_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__4_n_5 ),
        .O(\mOutPtr[3]_i_1__4_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__4 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_K11_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__4_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__4 
       (.I0(HwReg_K11_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K11_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(HwReg_K11_channel_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[3]_i_3__4_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__4_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__4_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__4_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_9
   (ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
    ap_sync_channel_write_HwReg_K12_2_channel,
    empty_n_reg_0,
    HwReg_K12_2_channel_empty_n,
    out,
    ap_sync_reg_channel_write_HwReg_K12_2_channel,
    ap_sync_reg_channel_write_HwReg_K12_channel,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_K12_2_channel_reg_0,
    HwReg_K12_channel_full_n,
    HwReg_K11_channel_empty_n,
    HwReg_K13_2_channel_empty_n,
    HwReg_K12_channel_empty_n,
    in,
    ap_clk,
    ap_rst_n,
    empty_n_reg_1,
    \mOutPtr_reg[3]_0 ,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output ap_sync_reg_channel_write_HwReg_K12_2_channel_reg;
  output ap_sync_channel_write_HwReg_K12_2_channel;
  output empty_n_reg_0;
  output HwReg_K12_2_channel_empty_n;
  output [15:0]out;
  input ap_sync_reg_channel_write_HwReg_K12_2_channel;
  input ap_sync_reg_channel_write_HwReg_K12_channel;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_K12_2_channel_reg_0;
  input HwReg_K12_channel_full_n;
  input HwReg_K11_channel_empty_n;
  input HwReg_K13_2_channel_empty_n;
  input HwReg_K12_channel_empty_n;
  input [15:0]in;
  input ap_clk;
  input ap_rst_n;
  input empty_n_reg_1;
  input \mOutPtr_reg[3]_0 ;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire HwReg_K11_channel_empty_n;
  wire HwReg_K12_2_channel_empty_n;
  wire HwReg_K12_2_channel_full_n;
  wire HwReg_K12_channel_empty_n;
  wire HwReg_K12_channel_full_n;
  wire HwReg_K13_2_channel_empty_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_K12_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_2_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K12_2_channel_reg_0;
  wire ap_sync_reg_channel_write_HwReg_K12_channel;
  wire empty_n_i_1__19_n_5;
  wire empty_n_i_2__19_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__19_n_5;
  wire [15:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__19_n_5 ;
  wire \mOutPtr[1]_i_1__19_n_5 ;
  wire \mOutPtr[2]_i_1__19_n_5 ;
  wire \mOutPtr[3]_i_1__19_n_5 ;
  wire \mOutPtr[3]_i_2__19_n_5 ;
  wire \mOutPtr[3]_i_3__19_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[3]_0 ;
  wire [15:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_101 U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
       (.HwReg_K12_2_channel_full_n(HwReg_K12_2_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K12_2_channel(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .mOutPtr_reg_1_sp_1(\mOutPtr_reg[1]_0 ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_16
       (.I0(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .I1(HwReg_K12_2_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_K12_channel),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg_0),
        .I5(HwReg_K12_channel_full_n),
        .O(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_K12_2_channel_i_1
       (.I0(HwReg_K12_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel_reg_0),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .O(ap_sync_channel_write_HwReg_K12_2_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__19
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__19_n_5),
        .I3(HwReg_K12_2_channel_empty_n),
        .I4(empty_n_reg_1),
        .I5(push),
        .O(empty_n_i_1__19_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__19
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__19_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__19_n_5),
        .Q(HwReg_K12_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__19
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__19_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_K12_2_channel_full_n),
        .O(full_n_i_1__19_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__19
       (.I0(empty_n_reg_1),
        .I1(HwReg_K12_2_channel_empty_n),
        .I2(\mOutPtr_reg[3]_0 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .I5(HwReg_K12_2_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__19_n_5),
        .Q(HwReg_K12_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_idle_i_20
       (.I0(HwReg_K12_2_channel_empty_n),
        .I1(HwReg_K11_channel_empty_n),
        .I2(HwReg_K13_2_channel_empty_n),
        .I3(HwReg_K12_channel_empty_n),
        .O(empty_n_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__19 
       (.I0(\mOutPtr[3]_i_3__19_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__19_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__19 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(empty_n_reg_1),
        .I4(HwReg_K12_2_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__19_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__19 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__19_n_5 ),
        .O(\mOutPtr[2]_i_1__19_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__19 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .I3(HwReg_K12_2_channel_full_n),
        .I4(empty_n_reg_1),
        .I5(HwReg_K12_2_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__19 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__19_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__19_n_5 ),
        .O(\mOutPtr[3]_i_1__19_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__19 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_K12_2_channel_empty_n),
        .I2(empty_n_reg_1),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__19_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__19 
       (.I0(HwReg_K12_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[3]_0 ),
        .I4(HwReg_K12_2_channel_empty_n),
        .I5(empty_n_reg_1),
        .O(\mOutPtr[3]_i_3__19_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__19_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__19_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__19_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__19_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
   (out,
    CO,
    push,
    Q,
    DI,
    HwReg_RowStart_channel_full_n,
    ap_sync_reg_channel_write_HwReg_RowStart_channel,
    ap_done_reg,
    mOutPtr_reg_1_sp_1,
    mOutPtr_reg,
    in,
    ap_clk);
  output [11:0]out;
  output [0:0]CO;
  output push;
  input [12:0]Q;
  input [5:0]DI;
  input HwReg_RowStart_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_RowStart_channel;
  input ap_done_reg;
  input mOutPtr_reg_1_sp_1;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;

  wire [0:0]CO;
  wire [5:0]DI;
  wire [15:12]HwReg_RowStart_channel_dout;
  wire HwReg_RowStart_channel_full_n;
  wire [12:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_RowStart_channel;
  wire \cmp17_not_reg_629[0]_i_10_n_5 ;
  wire \cmp17_not_reg_629[0]_i_11_n_5 ;
  wire \cmp17_not_reg_629[0]_i_12_n_5 ;
  wire \cmp17_not_reg_629[0]_i_13_n_5 ;
  wire \cmp17_not_reg_629[0]_i_14_n_5 ;
  wire \cmp17_not_reg_629[0]_i_15_n_5 ;
  wire \cmp17_not_reg_629[0]_i_16_n_5 ;
  wire \cmp17_not_reg_629[0]_i_17_n_5 ;
  wire \cmp17_not_reg_629[0]_i_2_n_5 ;
  wire \cmp17_not_reg_629[0]_i_3_n_5 ;
  wire \cmp17_not_reg_629_reg[0]_i_1_n_10 ;
  wire \cmp17_not_reg_629_reg[0]_i_1_n_11 ;
  wire \cmp17_not_reg_629_reg[0]_i_1_n_12 ;
  wire \cmp17_not_reg_629_reg[0]_i_1_n_6 ;
  wire \cmp17_not_reg_629_reg[0]_i_1_n_7 ;
  wire \cmp17_not_reg_629_reg[0]_i_1_n_8 ;
  wire \cmp17_not_reg_629_reg[0]_i_1_n_9 ;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire mOutPtr_reg_1_sn_1;
  wire [11:0]out;
  wire push;
  wire [7:0]\NLW_cmp17_not_reg_629_reg[0]_i_1_O_UNCONNECTED ;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__1 
       (.I0(HwReg_RowStart_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .I2(ap_done_reg),
        .I3(mOutPtr_reg_1_sn_1),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__1 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_RowStart_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_RowStart_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_RowStart_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_RowStart_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp17_not_reg_629[0]_i_10 
       (.I0(HwReg_RowStart_channel_dout[14]),
        .I1(HwReg_RowStart_channel_dout[15]),
        .O(\cmp17_not_reg_629[0]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h41)) 
    \cmp17_not_reg_629[0]_i_11 
       (.I0(HwReg_RowStart_channel_dout[13]),
        .I1(HwReg_RowStart_channel_dout[12]),
        .I2(Q[12]),
        .O(\cmp17_not_reg_629[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp17_not_reg_629[0]_i_12 
       (.I0(out[11]),
        .I1(Q[11]),
        .I2(out[10]),
        .I3(Q[10]),
        .O(\cmp17_not_reg_629[0]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp17_not_reg_629[0]_i_13 
       (.I0(out[9]),
        .I1(Q[9]),
        .I2(out[8]),
        .I3(Q[8]),
        .O(\cmp17_not_reg_629[0]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp17_not_reg_629[0]_i_14 
       (.I0(out[7]),
        .I1(Q[7]),
        .I2(out[6]),
        .I3(Q[6]),
        .O(\cmp17_not_reg_629[0]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp17_not_reg_629[0]_i_15 
       (.I0(out[5]),
        .I1(Q[5]),
        .I2(out[4]),
        .I3(Q[4]),
        .O(\cmp17_not_reg_629[0]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp17_not_reg_629[0]_i_16 
       (.I0(out[3]),
        .I1(Q[3]),
        .I2(out[2]),
        .I3(Q[2]),
        .O(\cmp17_not_reg_629[0]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp17_not_reg_629[0]_i_17 
       (.I0(out[1]),
        .I1(Q[1]),
        .I2(out[0]),
        .I3(Q[0]),
        .O(\cmp17_not_reg_629[0]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp17_not_reg_629[0]_i_2 
       (.I0(HwReg_RowStart_channel_dout[15]),
        .I1(HwReg_RowStart_channel_dout[14]),
        .O(\cmp17_not_reg_629[0]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \cmp17_not_reg_629[0]_i_3 
       (.I0(HwReg_RowStart_channel_dout[13]),
        .I1(Q[12]),
        .I2(HwReg_RowStart_channel_dout[12]),
        .O(\cmp17_not_reg_629[0]_i_3_n_5 ));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \cmp17_not_reg_629_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({CO,\cmp17_not_reg_629_reg[0]_i_1_n_6 ,\cmp17_not_reg_629_reg[0]_i_1_n_7 ,\cmp17_not_reg_629_reg[0]_i_1_n_8 ,\cmp17_not_reg_629_reg[0]_i_1_n_9 ,\cmp17_not_reg_629_reg[0]_i_1_n_10 ,\cmp17_not_reg_629_reg[0]_i_1_n_11 ,\cmp17_not_reg_629_reg[0]_i_1_n_12 }),
        .DI({\cmp17_not_reg_629[0]_i_2_n_5 ,\cmp17_not_reg_629[0]_i_3_n_5 ,DI}),
        .O(\NLW_cmp17_not_reg_629_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({\cmp17_not_reg_629[0]_i_10_n_5 ,\cmp17_not_reg_629[0]_i_11_n_5 ,\cmp17_not_reg_629[0]_i_12_n_5 ,\cmp17_not_reg_629[0]_i_13_n_5 ,\cmp17_not_reg_629[0]_i_14_n_5 ,\cmp17_not_reg_629[0]_i_15_n_5 ,\cmp17_not_reg_629[0]_i_16_n_5 ,\cmp17_not_reg_629[0]_i_17_n_5 }));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_100
   (push,
    A,
    mOutPtr_reg_1_sp_1,
    ap_sync_reg_channel_write_HwReg_K12_channel,
    ap_done_reg,
    \mOutPtr_reg[1]_0 ,
    mOutPtr_reg,
    in,
    ap_clk,
    out,
    or_ln105_2_reg_1153_pp0_iter2_reg);
  output push;
  output [15:0]A;
  input mOutPtr_reg_1_sp_1;
  input ap_sync_reg_channel_write_HwReg_K12_channel;
  input ap_done_reg;
  input \mOutPtr_reg[1]_0 ;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln105_2_reg_1153_pp0_iter2_reg;

  wire [15:0]A;
  wire [15:0]HwReg_K12_channel_dout;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K12_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire mOutPtr_reg_1_sn_1;
  wire or_ln105_2_reg_1153_pp0_iter2_reg;
  wire [15:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K12_channel_dout[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__4 
       (.I0(mOutPtr_reg_1_sn_1),
        .I1(ap_sync_reg_channel_write_HwReg_K12_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(push));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__4 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__4 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__4 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K12_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K12_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K12_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K12_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K12_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K12_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K12_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K12_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K12_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K12_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K12_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K12_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K12_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K12_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K12_channel_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_1 
       (.I0(HwReg_K12_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_10 
       (.I0(HwReg_K12_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_11 
       (.I0(HwReg_K12_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_12 
       (.I0(HwReg_K12_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_13 
       (.I0(HwReg_K12_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_14 
       (.I0(HwReg_K12_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_15 
       (.I0(HwReg_K12_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_16 
       (.I0(HwReg_K12_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_2 
       (.I0(HwReg_K12_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_3 
       (.I0(HwReg_K12_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_4 
       (.I0(HwReg_K12_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_5 
       (.I0(HwReg_K12_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_6 
       (.I0(HwReg_K12_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_7 
       (.I0(HwReg_K12_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_8 
       (.I0(HwReg_K12_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_9 
       (.I0(HwReg_K12_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_101
   (push,
    out,
    HwReg_K12_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K12_2_channel,
    ap_done_reg,
    mOutPtr_reg_1_sp_1,
    mOutPtr_reg,
    in,
    ap_clk);
  output push;
  output [15:0]out;
  input HwReg_K12_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K12_2_channel;
  input ap_done_reg;
  input mOutPtr_reg_1_sp_1;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;

  wire HwReg_K12_2_channel_full_n;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K12_2_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire mOutPtr_reg_1_sn_1;
  wire [15:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__18 
       (.I0(HwReg_K12_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .I2(ap_done_reg),
        .I3(mOutPtr_reg_1_sn_1),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__18 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__18 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__18 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_102
   (push,
    A,
    mOutPtr_reg_1_sp_1,
    ap_sync_reg_channel_write_HwReg_K11_channel,
    ap_done_reg,
    \mOutPtr_reg[1]_0 ,
    mOutPtr_reg,
    in,
    ap_clk,
    out,
    or_ln105_2_reg_1153_pp0_iter2_reg);
  output push;
  output [15:0]A;
  input mOutPtr_reg_1_sp_1;
  input ap_sync_reg_channel_write_HwReg_K11_channel;
  input ap_done_reg;
  input \mOutPtr_reg[1]_0 ;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln105_2_reg_1153_pp0_iter2_reg;

  wire [15:0]A;
  wire [15:0]HwReg_K11_channel_dout;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K11_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire mOutPtr_reg_1_sn_1;
  wire or_ln105_2_reg_1153_pp0_iter2_reg;
  wire [15:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K11_channel_dout[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__3 
       (.I0(mOutPtr_reg_1_sn_1),
        .I1(ap_sync_reg_channel_write_HwReg_K11_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__3 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__3 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__3 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K11_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K11_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K11_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K11_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K11_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K11_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K11_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K11_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K11_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K11_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K11_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K11_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K11_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K11_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K11_channel_dout[9]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_1 
       (.I0(HwReg_K11_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[15]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_10 
       (.I0(HwReg_K11_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[6]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_11 
       (.I0(HwReg_K11_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[5]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_12 
       (.I0(HwReg_K11_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[4]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_13 
       (.I0(HwReg_K11_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[3]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_14 
       (.I0(HwReg_K11_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[2]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_15 
       (.I0(HwReg_K11_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[1]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_16 
       (.I0(HwReg_K11_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[0]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_2 
       (.I0(HwReg_K11_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[14]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_3 
       (.I0(HwReg_K11_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[13]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_4 
       (.I0(HwReg_K11_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[12]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_5 
       (.I0(HwReg_K11_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[11]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_6 
       (.I0(HwReg_K11_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[10]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_7 
       (.I0(HwReg_K11_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[9]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_8 
       (.I0(HwReg_K11_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[8]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_9 
       (.I0(HwReg_K11_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_103
   (push,
    out,
    HwReg_K11_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K11_2_channel,
    ap_done_reg,
    mOutPtr_reg_1_sp_1,
    mOutPtr_reg,
    in,
    ap_clk);
  output push;
  output [15:0]out;
  input HwReg_K11_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K11_2_channel;
  input ap_done_reg;
  input mOutPtr_reg_1_sp_1;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;

  wire HwReg_K11_2_channel_full_n;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K11_2_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire mOutPtr_reg_1_sn_1;
  wire [15:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__17 
       (.I0(HwReg_K11_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .I2(ap_done_reg),
        .I3(mOutPtr_reg_1_sn_1),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__17 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__17 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__17 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_106
   (ap_clk_0,
    out,
    S,
    push,
    p_0_in,
    HwReg_ColStart_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ColStart_channel,
    ap_done_reg,
    mOutPtr_reg_1_sp_1,
    mOutPtr_reg,
    in,
    ap_clk);
  output ap_clk_0;
  output [14:0]out;
  output [0:0]S;
  output push;
  input [1:0]p_0_in;
  input HwReg_ColStart_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ColStart_channel;
  input ap_done_reg;
  input mOutPtr_reg_1_sp_1;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;

  wire [14:14]HwReg_ColStart_channel_dout;
  wire HwReg_ColStart_channel_full_n;
  wire [0:0]S;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_ColStart_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire mOutPtr_reg_1_sn_1;
  wire [14:0]out;
  wire [1:0]p_0_in;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(HwReg_ColStart_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .I2(ap_done_reg),
        .I3(mOutPtr_reg_1_sn_1),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_ColStart_channel_dout));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_391_p2_carry_i_8
       (.I0(HwReg_ColStart_channel_dout),
        .I1(out[14]),
        .O(S));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \or_ln105_2_reg_1153[0]_i_4 
       (.I0(out[8]),
        .I1(p_0_in[0]),
        .I2(out[9]),
        .I3(p_0_in[1]),
        .I4(HwReg_ColStart_channel_dout),
        .I5(out[14]),
        .O(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_107
   (DI,
    out,
    S,
    push,
    mOutPtr_reg_1_sp_1,
    ap_sync_reg_channel_write_HwReg_ColEnd_channel,
    ap_done_reg,
    \mOutPtr_reg[1]_0 ,
    mOutPtr_reg,
    in,
    ap_clk);
  output [0:0]DI;
  output [15:0]out;
  output [0:0]S;
  output push;
  input mOutPtr_reg_1_sp_1;
  input ap_sync_reg_channel_write_HwReg_ColEnd_channel;
  input ap_done_reg;
  input \mOutPtr_reg[1]_0 ;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;

  wire [0:0]DI;
  wire [0:0]S;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_ColEnd_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire mOutPtr_reg_1_sn_1;
  wire [15:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__0 
       (.I0(mOutPtr_reg_1_sn_1),
        .I1(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__0 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln104_1_fu_397_p2_carry_i_1
       (.I0(out[14]),
        .I1(out[15]),
        .O(DI));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_1_fu_397_p2_carry_i_9
       (.I0(out[15]),
        .I1(out[14]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_84
   (out,
    CO,
    push_0,
    Q,
    DI,
    HwReg_RowEnd_channel_full_n,
    ap_sync_reg_channel_write_HwReg_RowEnd_channel,
    ap_done_reg,
    mOutPtr_reg_1_sp_1,
    mOutPtr_reg,
    in,
    ap_clk);
  output [11:0]out;
  output [0:0]CO;
  output push_0;
  input [12:0]Q;
  input [5:0]DI;
  input HwReg_RowEnd_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_RowEnd_channel;
  input ap_done_reg;
  input mOutPtr_reg_1_sp_1;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;

  wire [0:0]CO;
  wire [5:0]DI;
  wire [15:12]HwReg_RowEnd_channel_dout;
  wire HwReg_RowEnd_channel_full_n;
  wire [12:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_RowEnd_channel;
  wire \cmp20_not_reg_634[0]_i_11_n_5 ;
  wire \cmp20_not_reg_634[0]_i_12_n_5 ;
  wire \cmp20_not_reg_634[0]_i_13_n_5 ;
  wire \cmp20_not_reg_634[0]_i_14_n_5 ;
  wire \cmp20_not_reg_634[0]_i_15_n_5 ;
  wire \cmp20_not_reg_634[0]_i_16_n_5 ;
  wire \cmp20_not_reg_634[0]_i_17_n_5 ;
  wire \cmp20_not_reg_634[0]_i_18_n_5 ;
  wire \cmp20_not_reg_634[0]_i_4_n_5 ;
  wire \cmp20_not_reg_634_reg[0]_i_2_n_10 ;
  wire \cmp20_not_reg_634_reg[0]_i_2_n_11 ;
  wire \cmp20_not_reg_634_reg[0]_i_2_n_12 ;
  wire \cmp20_not_reg_634_reg[0]_i_2_n_6 ;
  wire \cmp20_not_reg_634_reg[0]_i_2_n_7 ;
  wire \cmp20_not_reg_634_reg[0]_i_2_n_8 ;
  wire \cmp20_not_reg_634_reg[0]_i_2_n_9 ;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire mOutPtr_reg_1_sn_1;
  wire [11:0]out;
  wire push_0;
  wire [7:0]\NLW_cmp20_not_reg_634_reg[0]_i_2_O_UNCONNECTED ;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__2 
       (.I0(HwReg_RowEnd_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .I2(ap_done_reg),
        .I3(mOutPtr_reg_1_sn_1),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__2 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_RowEnd_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_RowEnd_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_RowEnd_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_RowEnd_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp20_not_reg_634[0]_i_11 
       (.I0(HwReg_RowEnd_channel_dout[15]),
        .I1(HwReg_RowEnd_channel_dout[14]),
        .O(\cmp20_not_reg_634[0]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h41)) 
    \cmp20_not_reg_634[0]_i_12 
       (.I0(HwReg_RowEnd_channel_dout[13]),
        .I1(HwReg_RowEnd_channel_dout[12]),
        .I2(Q[12]),
        .O(\cmp20_not_reg_634[0]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp20_not_reg_634[0]_i_13 
       (.I0(out[11]),
        .I1(Q[11]),
        .I2(out[10]),
        .I3(Q[10]),
        .O(\cmp20_not_reg_634[0]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp20_not_reg_634[0]_i_14 
       (.I0(out[9]),
        .I1(Q[9]),
        .I2(out[8]),
        .I3(Q[8]),
        .O(\cmp20_not_reg_634[0]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp20_not_reg_634[0]_i_15 
       (.I0(out[7]),
        .I1(Q[7]),
        .I2(out[6]),
        .I3(Q[6]),
        .O(\cmp20_not_reg_634[0]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp20_not_reg_634[0]_i_16 
       (.I0(out[5]),
        .I1(Q[5]),
        .I2(out[4]),
        .I3(Q[4]),
        .O(\cmp20_not_reg_634[0]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp20_not_reg_634[0]_i_17 
       (.I0(out[3]),
        .I1(Q[3]),
        .I2(out[2]),
        .I3(Q[2]),
        .O(\cmp20_not_reg_634[0]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp20_not_reg_634[0]_i_18 
       (.I0(out[1]),
        .I1(Q[1]),
        .I2(out[0]),
        .I3(Q[0]),
        .O(\cmp20_not_reg_634[0]_i_18_n_5 ));
  LUT3 #(
    .INIT(8'h04)) 
    \cmp20_not_reg_634[0]_i_4 
       (.I0(HwReg_RowEnd_channel_dout[13]),
        .I1(Q[12]),
        .I2(HwReg_RowEnd_channel_dout[12]),
        .O(\cmp20_not_reg_634[0]_i_4_n_5 ));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \cmp20_not_reg_634_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({CO,\cmp20_not_reg_634_reg[0]_i_2_n_6 ,\cmp20_not_reg_634_reg[0]_i_2_n_7 ,\cmp20_not_reg_634_reg[0]_i_2_n_8 ,\cmp20_not_reg_634_reg[0]_i_2_n_9 ,\cmp20_not_reg_634_reg[0]_i_2_n_10 ,\cmp20_not_reg_634_reg[0]_i_2_n_11 ,\cmp20_not_reg_634_reg[0]_i_2_n_12 }),
        .DI({1'b0,\cmp20_not_reg_634[0]_i_4_n_5 ,DI}),
        .O(\NLW_cmp20_not_reg_634_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\cmp20_not_reg_634[0]_i_11_n_5 ,\cmp20_not_reg_634[0]_i_12_n_5 ,\cmp20_not_reg_634[0]_i_13_n_5 ,\cmp20_not_reg_634[0]_i_14_n_5 ,\cmp20_not_reg_634[0]_i_15_n_5 ,\cmp20_not_reg_634[0]_i_16_n_5 ,\cmp20_not_reg_634[0]_i_17_n_5 ,\cmp20_not_reg_634[0]_i_18_n_5 }));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_86
   (push,
    B,
    HwReg_K33_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K33_channel,
    ap_done_reg,
    mOutPtr_reg_1_sp_1,
    mOutPtr_reg,
    in,
    ap_clk,
    out,
    or_ln105_2_reg_1153);
  output push;
  output [15:0]B;
  input HwReg_K33_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K33_channel;
  input ap_done_reg;
  input mOutPtr_reg_1_sp_1;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln105_2_reg_1153;

  wire [15:0]B;
  wire [15:0]HwReg_K33_channel_dout;
  wire HwReg_K33_channel_full_n;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K33_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire mOutPtr_reg_1_sn_1;
  wire or_ln105_2_reg_1153;
  wire [15:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K33_channel_dout[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__11 
       (.I0(HwReg_K33_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K33_channel),
        .I2(ap_done_reg),
        .I3(mOutPtr_reg_1_sn_1),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__11 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__11 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__11 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K33_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K33_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K33_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K33_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K33_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K33_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K33_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K33_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K33_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K33_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K33_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K33_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K33_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K33_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K33_channel_dout[9]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__1 
       (.I0(HwReg_K33_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln105_2_reg_1153),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__1 
       (.I0(HwReg_K33_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln105_2_reg_1153),
        .O(B[5]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__1 
       (.I0(HwReg_K33_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln105_2_reg_1153),
        .O(B[4]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__1 
       (.I0(HwReg_K33_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln105_2_reg_1153),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__1 
       (.I0(HwReg_K33_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln105_2_reg_1153),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__1 
       (.I0(HwReg_K33_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln105_2_reg_1153),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__1 
       (.I0(HwReg_K33_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln105_2_reg_1153),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__1 
       (.I0(HwReg_K33_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln105_2_reg_1153),
        .O(B[15]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__1 
       (.I0(HwReg_K33_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln105_2_reg_1153),
        .O(B[14]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__1 
       (.I0(HwReg_K33_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln105_2_reg_1153),
        .O(B[13]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__1 
       (.I0(HwReg_K33_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln105_2_reg_1153),
        .O(B[12]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__1 
       (.I0(HwReg_K33_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln105_2_reg_1153),
        .O(B[11]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__1 
       (.I0(HwReg_K33_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln105_2_reg_1153),
        .O(B[10]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__1 
       (.I0(HwReg_K33_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln105_2_reg_1153),
        .O(B[9]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__1 
       (.I0(HwReg_K33_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln105_2_reg_1153),
        .O(B[8]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__1 
       (.I0(HwReg_K33_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln105_2_reg_1153),
        .O(B[7]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_87
   (push,
    out,
    mOutPtr_reg_1_sp_1,
    ap_sync_reg_channel_write_HwReg_K33_2_channel,
    ap_done_reg,
    \mOutPtr_reg[1]_0 ,
    mOutPtr_reg,
    in,
    ap_clk);
  output push;
  output [15:0]out;
  input mOutPtr_reg_1_sp_1;
  input ap_sync_reg_channel_write_HwReg_K33_2_channel;
  input ap_done_reg;
  input \mOutPtr_reg[1]_0 ;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;

  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K33_2_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire mOutPtr_reg_1_sn_1;
  wire [15:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__25 
       (.I0(mOutPtr_reg_1_sn_1),
        .I1(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__25 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__25 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__25 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_88
   (push,
    A,
    mOutPtr_reg_1_sp_1,
    ap_sync_reg_channel_write_HwReg_K32_channel,
    ap_done_reg,
    \mOutPtr_reg[1]_0 ,
    mOutPtr_reg,
    in,
    ap_clk,
    out,
    or_ln105_2_reg_1153_pp0_iter2_reg);
  output push;
  output [15:0]A;
  input mOutPtr_reg_1_sp_1;
  input ap_sync_reg_channel_write_HwReg_K32_channel;
  input ap_done_reg;
  input \mOutPtr_reg[1]_0 ;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln105_2_reg_1153_pp0_iter2_reg;

  wire [15:0]A;
  wire [15:0]HwReg_K32_channel_dout;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K32_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire mOutPtr_reg_1_sn_1;
  wire or_ln105_2_reg_1153_pp0_iter2_reg;
  wire [15:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K32_channel_dout[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__10 
       (.I0(mOutPtr_reg_1_sn_1),
        .I1(ap_sync_reg_channel_write_HwReg_K32_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(push));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__10 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__10 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__10 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K32_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K32_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K32_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K32_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K32_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K32_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K32_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K32_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K32_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K32_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K32_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K32_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K32_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K32_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K32_channel_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_10__1 
       (.I0(HwReg_K32_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_11__1 
       (.I0(HwReg_K32_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_12__1 
       (.I0(HwReg_K32_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_13__1 
       (.I0(HwReg_K32_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_14__1 
       (.I0(HwReg_K32_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_15__1 
       (.I0(HwReg_K32_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_16__1 
       (.I0(HwReg_K32_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_1__1 
       (.I0(HwReg_K32_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_2__1 
       (.I0(HwReg_K32_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_3__1 
       (.I0(HwReg_K32_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_4__1 
       (.I0(HwReg_K32_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_5__1 
       (.I0(HwReg_K32_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_6__1 
       (.I0(HwReg_K32_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_7__1 
       (.I0(HwReg_K32_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_8__1 
       (.I0(HwReg_K32_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_9__1 
       (.I0(HwReg_K32_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_89
   (push,
    out,
    HwReg_K32_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K32_2_channel,
    ap_done_reg,
    mOutPtr_reg_1_sp_1,
    mOutPtr_reg,
    in,
    ap_clk);
  output push;
  output [15:0]out;
  input HwReg_K32_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K32_2_channel;
  input ap_done_reg;
  input mOutPtr_reg_1_sp_1;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;

  wire HwReg_K32_2_channel_full_n;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K32_2_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire mOutPtr_reg_1_sn_1;
  wire [15:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__24 
       (.I0(HwReg_K32_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .I2(ap_done_reg),
        .I3(mOutPtr_reg_1_sn_1),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__24 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__24 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__24 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_90
   (push,
    A,
    HwReg_K31_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K31_channel,
    ap_done_reg,
    mOutPtr_reg_1_sp_1,
    mOutPtr_reg,
    in,
    ap_clk,
    out,
    or_ln105_2_reg_1153_pp0_iter2_reg);
  output push;
  output [15:0]A;
  input HwReg_K31_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K31_channel;
  input ap_done_reg;
  input mOutPtr_reg_1_sp_1;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln105_2_reg_1153_pp0_iter2_reg;

  wire [15:0]A;
  wire [15:0]HwReg_K31_channel_dout;
  wire HwReg_K31_channel_full_n;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K31_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire mOutPtr_reg_1_sn_1;
  wire or_ln105_2_reg_1153_pp0_iter2_reg;
  wire [15:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K31_channel_dout[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__9 
       (.I0(HwReg_K31_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K31_channel),
        .I2(ap_done_reg),
        .I3(mOutPtr_reg_1_sn_1),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__9 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__9 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__9 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K31_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K31_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K31_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K31_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K31_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K31_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K31_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K31_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K31_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K31_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K31_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K31_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K31_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K31_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K31_channel_dout[9]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_1 
       (.I0(HwReg_K31_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[15]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_10 
       (.I0(HwReg_K31_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[6]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_11 
       (.I0(HwReg_K31_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[5]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_12 
       (.I0(HwReg_K31_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[4]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_13 
       (.I0(HwReg_K31_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[3]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_14 
       (.I0(HwReg_K31_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[2]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_15 
       (.I0(HwReg_K31_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[1]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_16 
       (.I0(HwReg_K31_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[0]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_2 
       (.I0(HwReg_K31_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[14]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_3 
       (.I0(HwReg_K31_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[13]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_4 
       (.I0(HwReg_K31_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[12]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_5 
       (.I0(HwReg_K31_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[11]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_6 
       (.I0(HwReg_K31_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[10]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_7 
       (.I0(HwReg_K31_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[9]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_8 
       (.I0(HwReg_K31_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[8]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_9 
       (.I0(HwReg_K31_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_91
   (push,
    out,
    mOutPtr_reg_1_sp_1,
    ap_sync_reg_channel_write_HwReg_K31_2_channel,
    ap_done_reg,
    \mOutPtr_reg[1]_0 ,
    mOutPtr_reg,
    in,
    ap_clk);
  output push;
  output [15:0]out;
  input mOutPtr_reg_1_sp_1;
  input ap_sync_reg_channel_write_HwReg_K31_2_channel;
  input ap_done_reg;
  input \mOutPtr_reg[1]_0 ;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;

  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K31_2_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire mOutPtr_reg_1_sn_1;
  wire [15:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__23 
       (.I0(mOutPtr_reg_1_sn_1),
        .I1(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__23 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__23 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__23 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_92
   (push,
    B,
    mOutPtr_reg_1_sp_1,
    ap_sync_reg_channel_write_HwReg_K23_channel,
    ap_done_reg,
    \mOutPtr_reg[1]_0 ,
    mOutPtr_reg,
    in,
    ap_clk,
    out,
    or_ln105_2_reg_1153);
  output push;
  output [15:0]B;
  input mOutPtr_reg_1_sp_1;
  input ap_sync_reg_channel_write_HwReg_K23_channel;
  input ap_done_reg;
  input \mOutPtr_reg[1]_0 ;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln105_2_reg_1153;

  wire [15:0]B;
  wire [15:0]HwReg_K23_channel_dout;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K23_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire mOutPtr_reg_1_sn_1;
  wire or_ln105_2_reg_1153;
  wire [15:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K23_channel_dout[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__8 
       (.I0(mOutPtr_reg_1_sn_1),
        .I1(ap_sync_reg_channel_write_HwReg_K23_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__8 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__8 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__8 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K23_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K23_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K23_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K23_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K23_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K23_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K23_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K23_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K23_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K23_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K23_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K23_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K23_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K23_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K23_channel_dout[9]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__0 
       (.I0(HwReg_K23_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln105_2_reg_1153),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__0 
       (.I0(HwReg_K23_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln105_2_reg_1153),
        .O(B[5]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__0 
       (.I0(HwReg_K23_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln105_2_reg_1153),
        .O(B[4]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__0 
       (.I0(HwReg_K23_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln105_2_reg_1153),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__0 
       (.I0(HwReg_K23_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln105_2_reg_1153),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__0 
       (.I0(HwReg_K23_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln105_2_reg_1153),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__0 
       (.I0(HwReg_K23_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln105_2_reg_1153),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__0 
       (.I0(HwReg_K23_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln105_2_reg_1153),
        .O(B[15]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__0 
       (.I0(HwReg_K23_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln105_2_reg_1153),
        .O(B[14]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__0 
       (.I0(HwReg_K23_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln105_2_reg_1153),
        .O(B[13]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__0 
       (.I0(HwReg_K23_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln105_2_reg_1153),
        .O(B[12]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__0 
       (.I0(HwReg_K23_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln105_2_reg_1153),
        .O(B[11]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__0 
       (.I0(HwReg_K23_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln105_2_reg_1153),
        .O(B[10]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__0 
       (.I0(HwReg_K23_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln105_2_reg_1153),
        .O(B[9]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__0 
       (.I0(HwReg_K23_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln105_2_reg_1153),
        .O(B[8]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__0 
       (.I0(HwReg_K23_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln105_2_reg_1153),
        .O(B[7]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_93
   (push,
    out,
    HwReg_K23_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K23_2_channel,
    ap_done_reg,
    mOutPtr_reg_1_sp_1,
    mOutPtr_reg,
    in,
    ap_clk);
  output push;
  output [15:0]out;
  input HwReg_K23_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K23_2_channel;
  input ap_done_reg;
  input mOutPtr_reg_1_sp_1;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;

  wire HwReg_K23_2_channel_full_n;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K23_2_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire mOutPtr_reg_1_sn_1;
  wire [15:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__22 
       (.I0(HwReg_K23_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .I2(ap_done_reg),
        .I3(mOutPtr_reg_1_sn_1),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__22 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__22 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__22 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_94
   (push,
    A,
    HwReg_K22_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K22_channel,
    ap_done_reg,
    mOutPtr_reg_1_sp_1,
    mOutPtr_reg,
    in,
    ap_clk,
    out,
    or_ln105_2_reg_1153_pp0_iter2_reg);
  output push;
  output [15:0]A;
  input HwReg_K22_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K22_channel;
  input ap_done_reg;
  input mOutPtr_reg_1_sp_1;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln105_2_reg_1153_pp0_iter2_reg;

  wire [15:0]A;
  wire [15:0]HwReg_K22_channel_dout;
  wire HwReg_K22_channel_full_n;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K22_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire mOutPtr_reg_1_sn_1;
  wire or_ln105_2_reg_1153_pp0_iter2_reg;
  wire [15:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K22_channel_dout[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__7 
       (.I0(HwReg_K22_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K22_channel),
        .I2(ap_done_reg),
        .I3(mOutPtr_reg_1_sn_1),
        .O(push));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__7 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__7 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__7 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K22_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K22_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K22_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K22_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K22_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K22_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K22_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K22_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K22_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K22_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K22_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K22_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K22_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K22_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K22_channel_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_10__0 
       (.I0(HwReg_K22_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_11__0 
       (.I0(HwReg_K22_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_12__0 
       (.I0(HwReg_K22_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_13__0 
       (.I0(HwReg_K22_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_14__0 
       (.I0(HwReg_K22_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_15__0 
       (.I0(HwReg_K22_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_16__0 
       (.I0(HwReg_K22_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_1__0 
       (.I0(HwReg_K22_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_2__0 
       (.I0(HwReg_K22_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_3__0 
       (.I0(HwReg_K22_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_4__0 
       (.I0(HwReg_K22_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_5__0 
       (.I0(HwReg_K22_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_6__0 
       (.I0(HwReg_K22_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_7__0 
       (.I0(HwReg_K22_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_8__0 
       (.I0(HwReg_K22_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_9__0 
       (.I0(HwReg_K22_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_95
   (push,
    out,
    mOutPtr_reg_1_sp_1,
    ap_sync_reg_channel_write_HwReg_K22_2_channel,
    ap_done_reg,
    \mOutPtr_reg[1]_0 ,
    mOutPtr_reg,
    in,
    ap_clk);
  output push;
  output [15:0]out;
  input mOutPtr_reg_1_sp_1;
  input ap_sync_reg_channel_write_HwReg_K22_2_channel;
  input ap_done_reg;
  input \mOutPtr_reg[1]_0 ;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;

  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K22_2_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire mOutPtr_reg_1_sn_1;
  wire [15:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__21 
       (.I0(mOutPtr_reg_1_sn_1),
        .I1(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__21 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__21 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__21 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_96
   (push,
    A,
    mOutPtr_reg_1_sp_1,
    ap_sync_reg_channel_write_HwReg_K21_channel,
    ap_done_reg,
    \mOutPtr_reg[1]_0 ,
    mOutPtr_reg,
    in,
    ap_clk,
    out,
    or_ln105_2_reg_1153_pp0_iter2_reg);
  output push;
  output [15:0]A;
  input mOutPtr_reg_1_sp_1;
  input ap_sync_reg_channel_write_HwReg_K21_channel;
  input ap_done_reg;
  input \mOutPtr_reg[1]_0 ;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln105_2_reg_1153_pp0_iter2_reg;

  wire [15:0]A;
  wire [15:0]HwReg_K21_channel_dout;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K21_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire mOutPtr_reg_1_sn_1;
  wire or_ln105_2_reg_1153_pp0_iter2_reg;
  wire [15:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K21_channel_dout[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__6 
       (.I0(mOutPtr_reg_1_sn_1),
        .I1(ap_sync_reg_channel_write_HwReg_K21_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__6 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__6 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__6 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K21_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K21_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K21_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K21_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K21_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K21_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K21_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K21_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K21_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K21_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K21_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K21_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K21_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K21_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K21_channel_dout[9]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_1 
       (.I0(HwReg_K21_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[15]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_10 
       (.I0(HwReg_K21_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[6]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_11 
       (.I0(HwReg_K21_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[5]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_12 
       (.I0(HwReg_K21_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[4]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_13 
       (.I0(HwReg_K21_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[3]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_14 
       (.I0(HwReg_K21_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[2]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_15 
       (.I0(HwReg_K21_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[1]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_16 
       (.I0(HwReg_K21_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[0]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_2 
       (.I0(HwReg_K21_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[14]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_3 
       (.I0(HwReg_K21_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[13]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_4 
       (.I0(HwReg_K21_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[12]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_5 
       (.I0(HwReg_K21_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[11]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_6 
       (.I0(HwReg_K21_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[10]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_7 
       (.I0(HwReg_K21_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[9]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_8 
       (.I0(HwReg_K21_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[8]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_9 
       (.I0(HwReg_K21_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln105_2_reg_1153_pp0_iter2_reg),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_97
   (push,
    out,
    HwReg_K21_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K21_2_channel,
    ap_done_reg,
    mOutPtr_reg_1_sp_1,
    mOutPtr_reg,
    in,
    ap_clk);
  output push;
  output [15:0]out;
  input HwReg_K21_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K21_2_channel;
  input ap_done_reg;
  input mOutPtr_reg_1_sp_1;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;

  wire HwReg_K21_2_channel_full_n;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K21_2_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire mOutPtr_reg_1_sn_1;
  wire [15:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__20 
       (.I0(HwReg_K21_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .I2(ap_done_reg),
        .I3(mOutPtr_reg_1_sn_1),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__20 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__20 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__20 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_98
   (push,
    B,
    HwReg_K13_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K13_channel,
    ap_done_reg,
    mOutPtr_reg_1_sp_1,
    mOutPtr_reg,
    in,
    ap_clk,
    out,
    or_ln105_2_reg_1153);
  output push;
  output [15:0]B;
  input HwReg_K13_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K13_channel;
  input ap_done_reg;
  input mOutPtr_reg_1_sp_1;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;
  input [15:0]out;
  input or_ln105_2_reg_1153;

  wire [15:0]B;
  wire [15:0]HwReg_K13_channel_dout;
  wire HwReg_K13_channel_full_n;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K13_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire mOutPtr_reg_1_sn_1;
  wire or_ln105_2_reg_1153;
  wire [15:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_K13_channel_dout[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__5 
       (.I0(HwReg_K13_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_K13_channel),
        .I2(ap_done_reg),
        .I3(mOutPtr_reg_1_sn_1),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__5 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__5 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__5 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(HwReg_K13_channel_dout[10]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(HwReg_K13_channel_dout[11]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(HwReg_K13_channel_dout[12]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(HwReg_K13_channel_dout[13]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(HwReg_K13_channel_dout[14]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(HwReg_K13_channel_dout[15]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_K13_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_K13_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_K13_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_K13_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_K13_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_K13_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_K13_channel_dout[7]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(HwReg_K13_channel_dout[8]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(HwReg_K13_channel_dout[9]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1 
       (.I0(HwReg_K13_channel_dout[15]),
        .I1(out[15]),
        .I2(or_ln105_2_reg_1153),
        .O(B[15]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10 
       (.I0(HwReg_K13_channel_dout[6]),
        .I1(out[6]),
        .I2(or_ln105_2_reg_1153),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11 
       (.I0(HwReg_K13_channel_dout[5]),
        .I1(out[5]),
        .I2(or_ln105_2_reg_1153),
        .O(B[5]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12 
       (.I0(HwReg_K13_channel_dout[4]),
        .I1(out[4]),
        .I2(or_ln105_2_reg_1153),
        .O(B[4]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13 
       (.I0(HwReg_K13_channel_dout[3]),
        .I1(out[3]),
        .I2(or_ln105_2_reg_1153),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14 
       (.I0(HwReg_K13_channel_dout[2]),
        .I1(out[2]),
        .I2(or_ln105_2_reg_1153),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15 
       (.I0(HwReg_K13_channel_dout[1]),
        .I1(out[1]),
        .I2(or_ln105_2_reg_1153),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16 
       (.I0(HwReg_K13_channel_dout[0]),
        .I1(out[0]),
        .I2(or_ln105_2_reg_1153),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2 
       (.I0(HwReg_K13_channel_dout[14]),
        .I1(out[14]),
        .I2(or_ln105_2_reg_1153),
        .O(B[14]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3 
       (.I0(HwReg_K13_channel_dout[13]),
        .I1(out[13]),
        .I2(or_ln105_2_reg_1153),
        .O(B[13]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4 
       (.I0(HwReg_K13_channel_dout[12]),
        .I1(out[12]),
        .I2(or_ln105_2_reg_1153),
        .O(B[12]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5 
       (.I0(HwReg_K13_channel_dout[11]),
        .I1(out[11]),
        .I2(or_ln105_2_reg_1153),
        .O(B[11]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6 
       (.I0(HwReg_K13_channel_dout[10]),
        .I1(out[10]),
        .I2(or_ln105_2_reg_1153),
        .O(B[10]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7 
       (.I0(HwReg_K13_channel_dout[9]),
        .I1(out[9]),
        .I2(or_ln105_2_reg_1153),
        .O(B[9]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8 
       (.I0(HwReg_K13_channel_dout[8]),
        .I1(out[8]),
        .I2(or_ln105_2_reg_1153),
        .O(B[8]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9 
       (.I0(HwReg_K13_channel_dout[7]),
        .I1(out[7]),
        .I2(or_ln105_2_reg_1153),
        .O(B[7]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_99
   (push,
    out,
    mOutPtr_reg_1_sp_1,
    ap_sync_reg_channel_write_HwReg_K13_2_channel,
    ap_done_reg,
    \mOutPtr_reg[1]_0 ,
    mOutPtr_reg,
    in,
    ap_clk);
  output push;
  output [15:0]out;
  input mOutPtr_reg_1_sp_1;
  input ap_sync_reg_channel_write_HwReg_K13_2_channel;
  input ap_done_reg;
  input \mOutPtr_reg[1]_0 ;
  input [3:0]mOutPtr_reg;
  input [15:0]in;
  input ap_clk;

  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K13_2_channel;
  wire [15:0]in;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire mOutPtr_reg_1_sn_1;
  wire [15:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__19 
       (.I0(mOutPtr_reg_1_sn_1),
        .I1(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__19 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__19 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__19 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module bd_85a6_csc_0_fifo_w1_d3_S
   (bPassThru_420_In_loc_channel_dout,
    v_vcresampler_core_1_U0_ap_start,
    bPassThru_420_In_loc_channel_full_n,
    p_0_in,
    Block_entry3_proc_U0_ap_return_34,
    ap_clk,
    ap_rst_n_inv,
    mOutPtr0__0,
    Block_entry3_proc_U0_ap_done,
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
    icmp_ln953_fu_206_p2,
    Q,
    ap_done_reg,
    \SRL_SIG_reg[2][0]_srl3 );
  output bPassThru_420_In_loc_channel_dout;
  output v_vcresampler_core_1_U0_ap_start;
  output bPassThru_420_In_loc_channel_full_n;
  output p_0_in;
  input Block_entry3_proc_U0_ap_return_34;
  input ap_clk;
  input ap_rst_n_inv;
  input mOutPtr0__0;
  input Block_entry3_proc_U0_ap_done;
  input ap_sync_reg_channel_write_bPassThru_420_In_loc_channel;
  input icmp_ln953_fu_206_p2;
  input [0:0]Q;
  input ap_done_reg;
  input \SRL_SIG_reg[2][0]_srl3 ;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_return_34;
  wire [0:0]Q;
  wire \SRL_SIG_reg[2][0]_srl3 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_bPassThru_420_In_loc_channel;
  wire bPassThru_420_In_loc_channel_dout;
  wire bPassThru_420_In_loc_channel_full_n;
  wire empty_n_i_1__55_n_5;
  wire full_n_i_1__55_n_5;
  wire icmp_ln953_fu_206_p2;
  wire [2:0]mOutPtr;
  wire mOutPtr0__0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__55_n_5 ;
  wire \mOutPtr[1]_i_1__49_n_5 ;
  wire \mOutPtr[2]_i_1__41_n_5 ;
  wire \mOutPtr[2]_i_2__34_n_5 ;
  wire p_0_in;
  wire v_vcresampler_core_1_U0_ap_start;

  bd_85a6_csc_0_fifo_w1_d3_S_ShiftReg U_bd_85a6_csc_0_fifo_w1_d3_S_ShiftReg
       (.Block_entry3_proc_U0_ap_return_34(Block_entry3_proc_U0_ap_return_34),
        .Q(mOutPtr),
        .\SRL_SIG_reg[2][0]_srl3_0 (bPassThru_420_In_loc_channel_full_n),
        .\SRL_SIG_reg[2][0]_srl3_1 (\SRL_SIG_reg[2][0]_srl3 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_bPassThru_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_420_In_loc_channel),
        .bPassThru_420_In_loc_channel_dout(bPassThru_420_In_loc_channel_dout),
        .p_0_in(p_0_in));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    empty_n_i_1__55
       (.I0(mOutPtr17_out),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr0__0),
        .I5(v_vcresampler_core_1_U0_ap_start),
        .O(empty_n_i_1__55_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__55_n_5),
        .Q(v_vcresampler_core_1_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFF00FF0000)) 
    full_n_i_1__55
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0__0),
        .I5(bPassThru_420_In_loc_channel_full_n),
        .O(full_n_i_1__55_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__55_n_5),
        .Q(bPassThru_420_In_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__55 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__55_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__49 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__49_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[2]_i_1__41 
       (.I0(mOutPtr17_out),
        .I1(mOutPtr0__0),
        .O(\mOutPtr[2]_i_1__41_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_2__34 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[2]_i_2__34_n_5 ));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    \mOutPtr[2]_i_3 
       (.I0(Block_entry3_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_bPassThru_420_In_loc_channel),
        .I2(bPassThru_420_In_loc_channel_full_n),
        .I3(icmp_ln953_fu_206_p2),
        .I4(Q),
        .I5(v_vcresampler_core_1_U0_ap_start),
        .O(mOutPtr17_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__41_n_5 ),
        .D(\mOutPtr[0]_i_1__55_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__41_n_5 ),
        .D(\mOutPtr[1]_i_1__49_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__41_n_5 ),
        .D(\mOutPtr[2]_i_2__34_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module bd_85a6_csc_0_fifo_w1_d3_S_ShiftReg
   (bPassThru_420_In_loc_channel_dout,
    p_0_in,
    Block_entry3_proc_U0_ap_return_34,
    ap_clk,
    \SRL_SIG_reg[2][0]_srl3_0 ,
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
    ap_done_reg,
    \SRL_SIG_reg[2][0]_srl3_1 ,
    Q);
  output bPassThru_420_In_loc_channel_dout;
  output p_0_in;
  input Block_entry3_proc_U0_ap_return_34;
  input ap_clk;
  input \SRL_SIG_reg[2][0]_srl3_0 ;
  input ap_sync_reg_channel_write_bPassThru_420_In_loc_channel;
  input ap_done_reg;
  input \SRL_SIG_reg[2][0]_srl3_1 ;
  input [2:0]Q;

  wire Block_entry3_proc_U0_ap_return_34;
  wire [2:0]Q;
  wire \SRL_SIG_reg[2][0]_srl3_0 ;
  wire \SRL_SIG_reg[2][0]_srl3_1 ;
  wire [1:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_bPassThru_420_In_loc_channel;
  wire bPassThru_420_In_loc_channel_dout;
  wire p_0_in;
  wire push;

  (* srl_bus_name = "inst/\\bPassThru_420_In_loc_channel_U/U_bd_85a6_csc_0_fifo_w1_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\bPassThru_420_In_loc_channel_U/U_bd_85a6_csc_0_fifo_w1_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(Block_entry3_proc_U0_ap_return_34),
        .Q(bPassThru_420_In_loc_channel_dout));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(\SRL_SIG_reg[2][0]_srl3_0 ),
        .I1(ap_sync_reg_channel_write_bPassThru_420_In_loc_channel),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[2][0]_srl3_1 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln951_reg_311[1]_i_1 
       (.I0(bPassThru_420_In_loc_channel_dout),
        .O(p_0_in));
endmodule

module bd_85a6_csc_0_fifo_w1_d4_S
   (bPassThru_422_or_420_In_loc_channel_dout,
    push,
    v_hcresampler_core_2_U0_ap_start,
    bPassThru_422_or_420_In_loc_channel_full_n,
    ap_clk_0,
    Block_entry3_proc_U0_ap_return_36,
    ap_clk,
    ap_rst_n_inv,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
    ap_done_reg,
    \mOutPtr_reg[0]_0 ,
    pop__0,
    Block_entry3_proc_U0_ap_done,
    Q,
    \mOutPtr_reg[1]_0 );
  output bPassThru_422_or_420_In_loc_channel_dout;
  output push;
  output v_hcresampler_core_2_U0_ap_start;
  output bPassThru_422_or_420_In_loc_channel_full_n;
  output ap_clk_0;
  input Block_entry3_proc_U0_ap_return_36;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  input ap_done_reg;
  input \mOutPtr_reg[0]_0 ;
  input pop__0;
  input Block_entry3_proc_U0_ap_done;
  input [0:0]Q;
  input \mOutPtr_reg[1]_0 ;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_return_36;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire bPassThru_422_or_420_In_loc_channel_dout;
  wire bPassThru_422_or_420_In_loc_channel_full_n;
  wire empty_n_i_1__54_n_5;
  wire full_n_i_1__54_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__56_n_5 ;
  wire \mOutPtr[1]_i_1__48_n_5 ;
  wire \mOutPtr[2]_i_1__40_n_5 ;
  wire \mOutPtr[2]_i_2__33_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire pop__0;
  wire push;
  wire v_hcresampler_core_2_U0_ap_start;

  bd_85a6_csc_0_fifo_w1_d4_S_ShiftReg U_bd_85a6_csc_0_fifo_w1_d4_S_ShiftReg
       (.Block_entry3_proc_U0_ap_return_36(Block_entry3_proc_U0_ap_return_36),
        .Q(mOutPtr),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .bPassThru_422_or_420_In_loc_channel_dout(bPassThru_422_or_420_In_loc_channel_dout),
        .full_n_reg(push),
        .full_n_reg_0(bPassThru_422_or_420_In_loc_channel_full_n),
        .full_n_reg_1(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__54
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(pop__0),
        .I4(push),
        .I5(v_hcresampler_core_2_U0_ap_start),
        .O(empty_n_i_1__54_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__54_n_5),
        .Q(v_hcresampler_core_2_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFDFF00FF0000)) 
    full_n_i_1__54
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(push),
        .I4(pop__0),
        .I5(bPassThru_422_or_420_In_loc_channel_full_n),
        .O(full_n_i_1__54_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__54_n_5),
        .Q(bPassThru_422_or_420_In_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__56 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__56_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__48 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__48_n_5 ));
  LUT5 #(
    .INIT(32'hDDDF2220)) 
    \mOutPtr[2]_i_1__40 
       (.I0(bPassThru_422_or_420_In_loc_channel_full_n),
        .I1(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(pop__0),
        .O(\mOutPtr[2]_i_1__40_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_2__33 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[2]_i_2__33_n_5 ));
  LUT6 #(
    .INIT(64'h2020002020202020)) 
    \mOutPtr[2]_i_4 
       (.I0(Block_entry3_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .I2(bPassThru_422_or_420_In_loc_channel_full_n),
        .I3(Q),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(v_hcresampler_core_2_U0_ap_start),
        .O(mOutPtr17_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__40_n_5 ),
        .D(\mOutPtr[0]_i_1__56_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__40_n_5 ),
        .D(\mOutPtr[1]_i_1__48_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__40_n_5 ),
        .D(\mOutPtr[2]_i_2__33_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module bd_85a6_csc_0_fifo_w1_d4_S_ShiftReg
   (bPassThru_422_or_420_In_loc_channel_dout,
    full_n_reg,
    ap_clk_0,
    Block_entry3_proc_U0_ap_return_36,
    ap_clk,
    full_n_reg_0,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
    ap_done_reg,
    full_n_reg_1,
    Q);
  output bPassThru_422_or_420_In_loc_channel_dout;
  output full_n_reg;
  output ap_clk_0;
  input Block_entry3_proc_U0_ap_return_36;
  input ap_clk;
  input full_n_reg_0;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  input ap_done_reg;
  input full_n_reg_1;
  input [2:0]Q;

  wire Block_entry3_proc_U0_ap_return_36;
  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire bPassThru_422_or_420_In_loc_channel_dout;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;

  (* srl_bus_name = "inst/\\bPassThru_422_or_420_In_loc_channel_U/U_bd_85a6_csc_0_fifo_w1_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\bPassThru_422_or_420_In_loc_channel_U/U_bd_85a6_csc_0_fifo_w1_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(Block_entry3_proc_U0_ap_return_36),
        .Q(bPassThru_422_or_420_In_loc_channel_dout));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(full_n_reg_0),
        .I1(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .I2(ap_done_reg),
        .I3(full_n_reg_1),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln685_reg_416[2]_i_2 
       (.I0(bPassThru_422_or_420_In_loc_channel_dout),
        .O(ap_clk_0));
endmodule

module bd_85a6_csc_0_fifo_w1_d6_S
   (bPassThru_422_or_420_Out_loc_channel_dout,
    v_hcresampler_core_U0_ap_start,
    bPassThru_422_or_420_Out_loc_channel_full_n,
    select_ln720_fu_229_p3,
    empty_n_reg_0,
    \not_bPassThru_i_reg_445_reg[0] ,
    ap_clk,
    ap_rst_n_inv,
    mOutPtr17_out,
    ap_rst_n,
    \mOutPtr_reg[3]_0 ,
    ap_done_reg,
    \mOutPtr_reg[3]_1 ,
    pop,
    Block_entry3_proc_U0_ap_done,
    mOutPtr0,
    Q,
    v_vcresampler_core_1_U0_ap_start,
    int_ap_idle_reg,
    \SRL_SIG_reg[5][0]_srl6 );
  output bPassThru_422_or_420_Out_loc_channel_dout;
  output v_hcresampler_core_U0_ap_start;
  output bPassThru_422_or_420_Out_loc_channel_full_n;
  output [0:0]select_ln720_fu_229_p3;
  output empty_n_reg_0;
  input [0:0]\not_bPassThru_i_reg_445_reg[0] ;
  input ap_clk;
  input ap_rst_n_inv;
  input mOutPtr17_out;
  input ap_rst_n;
  input \mOutPtr_reg[3]_0 ;
  input ap_done_reg;
  input \mOutPtr_reg[3]_1 ;
  input pop;
  input Block_entry3_proc_U0_ap_done;
  input mOutPtr0;
  input [0:0]Q;
  input v_vcresampler_core_1_U0_ap_start;
  input [0:0]int_ap_idle_reg;
  input \SRL_SIG_reg[5][0]_srl6 ;

  wire Block_entry3_proc_U0_ap_done;
  wire [0:0]Q;
  wire \SRL_SIG_reg[5][0]_srl6 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bPassThru_422_or_420_Out_loc_channel_dout;
  wire bPassThru_422_or_420_Out_loc_channel_full_n;
  wire empty_n_i_1__33_n_5;
  wire empty_n_i_3__1_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__33_n_5;
  wire full_n_i_2__33_n_5;
  wire [0:0]int_ap_idle_reg;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__33_n_5 ;
  wire \mOutPtr[1]_i_1__32_n_5 ;
  wire \mOutPtr[2]_i_1__33_n_5 ;
  wire \mOutPtr[3]_i_1__33_n_5 ;
  wire \mOutPtr[3]_i_2__33_n_5 ;
  wire \mOutPtr[3]_i_3__33_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire \mOutPtr_reg[3]_1 ;
  wire [0:0]\not_bPassThru_i_reg_445_reg[0] ;
  wire pop;
  wire [0:0]select_ln720_fu_229_p3;
  wire v_hcresampler_core_U0_ap_start;
  wire v_vcresampler_core_1_U0_ap_start;

  bd_85a6_csc_0_fifo_w1_d6_S_ShiftReg U_bd_85a6_csc_0_fifo_w1_d6_S_ShiftReg
       (.\SRL_SIG_reg[5][0]_srl6_0 (bPassThru_422_or_420_Out_loc_channel_full_n),
        .\SRL_SIG_reg[5][0]_srl6_1 (\mOutPtr_reg[3]_0 ),
        .\SRL_SIG_reg[5][0]_srl6_2 (\SRL_SIG_reg[5][0]_srl6 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .bPassThru_422_or_420_Out_loc_channel_dout(bPassThru_422_or_420_Out_loc_channel_dout),
        .mOutPtr_reg(mOutPtr_reg),
        .\not_bPassThru_i_reg_445_reg[0] (\not_bPassThru_i_reg_445_reg[0] ),
        .select_ln720_fu_229_p3(select_ln720_fu_229_p3));
  LUT4 #(
    .INIT(16'hF7F0)) 
    empty_n_i_1__33
       (.I0(mOutPtr0),
        .I1(empty_n_i_3__1_n_5),
        .I2(mOutPtr17_out),
        .I3(v_hcresampler_core_U0_ap_start),
        .O(empty_n_i_1__33_n_5));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_3__1
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(empty_n_i_3__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__33_n_5),
        .Q(v_hcresampler_core_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFF00FF0000)) 
    full_n_i_1__33
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(full_n_i_2__33_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(bPassThru_422_or_420_Out_loc_channel_full_n),
        .O(full_n_i_1__33_n_5));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_2__33
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(full_n_i_2__33_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__33_n_5),
        .Q(bPassThru_422_or_420_Out_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBFF)) 
    int_ap_idle_i_5
       (.I0(v_hcresampler_core_U0_ap_start),
        .I1(Q),
        .I2(v_vcresampler_core_1_U0_ap_start),
        .I3(int_ap_idle_reg),
        .O(empty_n_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__33 
       (.I0(\mOutPtr[3]_i_3__33_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__33_n_5 ));
  LUT5 #(
    .INIT(32'h6F9FFF0F)) 
    \mOutPtr[1]_i_1__32 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr17_out),
        .I2(ap_rst_n),
        .I3(mOutPtr_reg[1]),
        .I4(\mOutPtr[3]_i_3__33_n_5 ),
        .O(\mOutPtr[1]_i_1__32_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__33 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__33_n_5 ),
        .O(\mOutPtr[2]_i_1__33_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__33 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(\mOutPtr[3]_i_2__33_n_5 ),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__33_n_5 ),
        .O(\mOutPtr[3]_i_1__33_n_5 ));
  LUT6 #(
    .INIT(64'h00200000AABAAAAA)) 
    \mOutPtr[3]_i_2__33 
       (.I0(mOutPtr_reg[0]),
        .I1(pop),
        .I2(bPassThru_422_or_420_Out_loc_channel_full_n),
        .I3(\mOutPtr_reg[3]_0 ),
        .I4(Block_entry3_proc_U0_ap_done),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__33_n_5 ));
  LUT5 #(
    .INIT(32'hDDDF2220)) 
    \mOutPtr[3]_i_3__33 
       (.I0(bPassThru_422_or_420_Out_loc_channel_full_n),
        .I1(\mOutPtr_reg[3]_0 ),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[3]_1 ),
        .I4(pop),
        .O(\mOutPtr[3]_i_3__33_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__33_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__32_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__33_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__33_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

module bd_85a6_csc_0_fifo_w1_d6_S_ShiftReg
   (bPassThru_422_or_420_Out_loc_channel_dout,
    select_ln720_fu_229_p3,
    \not_bPassThru_i_reg_445_reg[0] ,
    ap_clk,
    mOutPtr_reg,
    \SRL_SIG_reg[5][0]_srl6_0 ,
    \SRL_SIG_reg[5][0]_srl6_1 ,
    ap_done_reg,
    \SRL_SIG_reg[5][0]_srl6_2 );
  output bPassThru_422_or_420_Out_loc_channel_dout;
  output [0:0]select_ln720_fu_229_p3;
  input [0:0]\not_bPassThru_i_reg_445_reg[0] ;
  input ap_clk;
  input [3:0]mOutPtr_reg;
  input \SRL_SIG_reg[5][0]_srl6_0 ;
  input \SRL_SIG_reg[5][0]_srl6_1 ;
  input ap_done_reg;
  input \SRL_SIG_reg[5][0]_srl6_2 ;

  wire \SRL_SIG_reg[5][0]_srl6_0 ;
  wire \SRL_SIG_reg[5][0]_srl6_1 ;
  wire \SRL_SIG_reg[5][0]_srl6_2 ;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0;
  wire bPassThru_422_or_420_Out_loc_channel_dout;
  wire [3:0]mOutPtr_reg;
  wire [0:0]\not_bPassThru_i_reg_445_reg[0] ;
  wire [0:0]select_ln720_fu_229_p3;

  (* srl_bus_name = "inst/\\bPassThru_422_or_420_Out_loc_channel_U/U_bd_85a6_csc_0_fifo_w1_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\bPassThru_422_or_420_Out_loc_channel_U/U_bd_85a6_csc_0_fifo_w1_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0),
        .CLK(ap_clk),
        .D(\not_bPassThru_i_reg_445_reg[0] ),
        .Q(bPassThru_422_or_420_Out_loc_channel_dout));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[5][0]_srl6_i_1 
       (.I0(\SRL_SIG_reg[5][0]_srl6_0 ),
        .I1(\SRL_SIG_reg[5][0]_srl6_1 ),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[5][0]_srl6_2 ),
        .O(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \not_bPassThru_i_reg_445[0]_i_1 
       (.I0(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(select_ln720_fu_229_p3));
endmodule

module bd_85a6_csc_0_fifo_w1_d7_S
   (if_dout,
    ap_sync_channel_write_bPassThru_420_Out_loc_channel0,
    v_vcresampler_core_U0_ap_start,
    bPassThru_420_Out_loc_channel_full_n,
    yOffset_fu_160_p2,
    \mOutPtr_reg[1]_0 ,
    ap_idle,
    if_din,
    ap_clk,
    ap_rst_n_inv,
    empty_n_reg_0,
    ap_rst_n,
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
    Block_entry3_proc_U0_ap_done,
    Q,
    icmp_ln953_fu_188_p2,
    mOutPtr17_out,
    mOutPtr0,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    int_ap_idle_reg_2,
    int_ap_idle_reg_3,
    int_ap_idle_reg_4,
    MultiPixStream2AXIvideo_U0_ap_start,
    Block_entry3_proc_U0_ap_start,
    int_ap_idle_reg_5,
    HwReg_width_c24_channel_empty_n,
    HwReg_height_c30_channel_empty_n,
    HwReg_InVideoFormat_channel_empty_n,
    int_ap_idle_i_2_0,
    v_vcresampler_core_1_U0_ap_start,
    v_hcresampler_core_U0_ap_start,
    v_hcresampler_core_2_U0_ap_start,
    ap_done_reg,
    ap_done_reg_i_7);
  output [0:0]if_dout;
  output ap_sync_channel_write_bPassThru_420_Out_loc_channel0;
  output v_vcresampler_core_U0_ap_start;
  output bPassThru_420_Out_loc_channel_full_n;
  output yOffset_fu_160_p2;
  output \mOutPtr_reg[1]_0 ;
  output ap_idle;
  input [0:0]if_din;
  input ap_clk;
  input ap_rst_n_inv;
  input empty_n_reg_0;
  input ap_rst_n;
  input ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel;
  input Block_entry3_proc_U0_ap_done;
  input [1:0]Q;
  input icmp_ln953_fu_188_p2;
  input mOutPtr17_out;
  input mOutPtr0;
  input int_ap_idle_reg;
  input int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input int_ap_idle_reg_2;
  input int_ap_idle_reg_3;
  input [0:0]int_ap_idle_reg_4;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input Block_entry3_proc_U0_ap_start;
  input int_ap_idle_reg_5;
  input HwReg_width_c24_channel_empty_n;
  input HwReg_height_c30_channel_empty_n;
  input HwReg_InVideoFormat_channel_empty_n;
  input [0:0]int_ap_idle_i_2_0;
  input v_vcresampler_core_1_U0_ap_start;
  input v_hcresampler_core_U0_ap_start;
  input v_hcresampler_core_2_U0_ap_start;
  input ap_done_reg;
  input ap_done_reg_i_7;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_start;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_height_c30_channel_empty_n;
  wire HwReg_width_c24_channel_empty_n;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_7;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_bPassThru_420_Out_loc_channel0;
  wire ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel;
  wire bPassThru_420_Out_loc_channel_full_n;
  wire empty_n_reg_0;
  wire full_n_i_1__32_n_5;
  wire full_n_i_2__32_n_5;
  wire icmp_ln953_fu_188_p2;
  wire [0:0]if_din;
  wire [0:0]if_dout;
  wire [0:0]int_ap_idle_i_2_0;
  wire int_ap_idle_i_2_n_5;
  wire int_ap_idle_i_8_n_5;
  wire int_ap_idle_i_9_n_5;
  wire int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire int_ap_idle_reg_2;
  wire int_ap_idle_reg_3;
  wire [0:0]int_ap_idle_reg_4;
  wire int_ap_idle_reg_5;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__32_n_5 ;
  wire \mOutPtr[1]_i_1__56_n_5 ;
  wire \mOutPtr[2]_i_1__32_n_5 ;
  wire \mOutPtr[3]_i_1__32_n_5 ;
  wire \mOutPtr[3]_i_2__32_n_5 ;
  wire \mOutPtr[3]_i_3__32_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire v_hcresampler_core_2_U0_ap_start;
  wire v_hcresampler_core_U0_ap_start;
  wire v_vcresampler_core_1_U0_ap_start;
  wire v_vcresampler_core_U0_ap_start;
  wire yOffset_fu_160_p2;

  bd_85a6_csc_0_fifo_w1_d7_S_ShiftReg U_bd_85a6_csc_0_fifo_w1_d7_S_ShiftReg
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_7(bPassThru_420_Out_loc_channel_full_n),
        .ap_done_reg_i_7_0(ap_done_reg_i_7),
        .ap_sync_channel_write_bPassThru_420_Out_loc_channel0(ap_sync_channel_write_bPassThru_420_Out_loc_channel0),
        .ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel(ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel),
        .if_din(if_din),
        .if_dout(if_dout),
        .mOutPtr_reg(mOutPtr_reg),
        .yOffset_fu_160_p2(yOffset_fu_160_p2));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_3__0
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(\mOutPtr_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_reg_0),
        .Q(v_vcresampler_core_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFBFF00FF0000)) 
    full_n_i_1__32
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(full_n_i_2__32_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(bPassThru_420_Out_loc_channel_full_n),
        .O(full_n_i_1__32_n_5));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_2__32
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(full_n_i_2__32_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__32_n_5),
        .Q(bPassThru_420_Out_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_5),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(int_ap_idle_reg_1),
        .I4(int_ap_idle_reg_2),
        .I5(int_ap_idle_reg_3),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    int_ap_idle_i_2
       (.I0(int_ap_idle_i_8_n_5),
        .I1(int_ap_idle_i_9_n_5),
        .I2(int_ap_idle_reg_4),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(Block_entry3_proc_U0_ap_start),
        .I5(int_ap_idle_reg_5),
        .O(int_ap_idle_i_2_n_5));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_8
       (.I0(v_vcresampler_core_U0_ap_start),
        .I1(v_vcresampler_core_1_U0_ap_start),
        .I2(v_hcresampler_core_U0_ap_start),
        .I3(v_hcresampler_core_2_U0_ap_start),
        .O(int_ap_idle_i_8_n_5));
  LUT6 #(
    .INIT(64'hFBBBBBBBFFFFFFFF)) 
    int_ap_idle_i_9
       (.I0(v_vcresampler_core_U0_ap_start),
        .I1(Q[0]),
        .I2(HwReg_width_c24_channel_empty_n),
        .I3(HwReg_height_c30_channel_empty_n),
        .I4(HwReg_InVideoFormat_channel_empty_n),
        .I5(int_ap_idle_i_2_0),
        .O(int_ap_idle_i_9_n_5));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__32 
       (.I0(\mOutPtr[3]_i_3__32_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__32_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'h69FFAAFF)) 
    \mOutPtr[1]_i_1__56 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(\mOutPtr[3]_i_3__32_n_5 ),
        .O(\mOutPtr[1]_i_1__56_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'h6F9FFF0F)) 
    \mOutPtr[2]_i_1__32 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__32_n_5 ),
        .I2(ap_rst_n),
        .I3(mOutPtr_reg[2]),
        .I4(\mOutPtr[3]_i_3__32_n_5 ),
        .O(\mOutPtr[2]_i_1__32_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__32 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(\mOutPtr[3]_i_2__32_n_5 ),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__32_n_5 ),
        .O(\mOutPtr[3]_i_1__32_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \mOutPtr[3]_i_2__32 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__32_n_5 ));
  LUT6 #(
    .INIT(64'hDF20202020202020)) 
    \mOutPtr[3]_i_3__32 
       (.I0(bPassThru_420_Out_loc_channel_full_n),
        .I1(ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel),
        .I2(Block_entry3_proc_U0_ap_done),
        .I3(v_vcresampler_core_U0_ap_start),
        .I4(Q[1]),
        .I5(icmp_ln953_fu_188_p2),
        .O(\mOutPtr[3]_i_3__32_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__32_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__56_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__32_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__32_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

module bd_85a6_csc_0_fifo_w1_d7_S_ShiftReg
   (if_dout,
    ap_sync_channel_write_bPassThru_420_Out_loc_channel0,
    yOffset_fu_160_p2,
    if_din,
    ap_clk,
    mOutPtr_reg,
    ap_done_reg_i_7,
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
    ap_done_reg,
    ap_done_reg_i_7_0);
  output [0:0]if_dout;
  output ap_sync_channel_write_bPassThru_420_Out_loc_channel0;
  output yOffset_fu_160_p2;
  input [0:0]if_din;
  input ap_clk;
  input [3:0]mOutPtr_reg;
  input ap_done_reg_i_7;
  input ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel;
  input ap_done_reg;
  input ap_done_reg_i_7_0;

  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_7;
  wire ap_done_reg_i_7_0;
  wire ap_sync_channel_write_bPassThru_420_Out_loc_channel0;
  wire ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel;
  wire [0:0]if_din;
  wire [0:0]if_dout;
  wire [3:0]mOutPtr_reg;
  wire yOffset_fu_160_p2;

  (* srl_bus_name = "inst/\\bPassThru_420_Out_loc_channel_U/U_bd_85a6_csc_0_fifo_w1_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\bPassThru_420_Out_loc_channel_U/U_bd_85a6_csc_0_fifo_w1_d7_S_ShiftReg/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(ap_sync_channel_write_bPassThru_420_Out_loc_channel0),
        .CLK(ap_clk),
        .D(if_din),
        .Q(if_dout));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[6][0]_srl7_i_1 
       (.I0(ap_done_reg_i_7),
        .I1(ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel),
        .I2(ap_done_reg),
        .I3(ap_done_reg_i_7_0),
        .O(ap_sync_channel_write_bPassThru_420_Out_loc_channel0));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln907_reg_284[0]_i_1 
       (.I0(if_dout),
        .O(yOffset_fu_160_p2));
endmodule

module bd_85a6_csc_0_fifo_w24_d16_S
   (stream_csc_empty_n,
    stream_csc_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    mOutPtr17_out,
    push,
    v_hcresampler_core_U0_stream_csc_read,
    in,
    E);
  output stream_csc_empty_n;
  output stream_csc_full_n;
  output [23:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input mOutPtr17_out;
  input push;
  input v_hcresampler_core_U0_stream_csc_read;
  input [23:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n;
  wire empty_n_i_1__45_n_5;
  wire full_n_i_1__45_n_5;
  wire full_n_i_2__37_n_5;
  wire [23:0]in;
  wire mOutPtr17_out;
  wire \mOutPtr[1]_i_1__53_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire [23:0]out;
  wire [4:0]p_1_out;
  wire push;
  wire stream_csc_empty_n;
  wire stream_csc_full_n;
  wire v_hcresampler_core_U0_stream_csc_read;

  bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_67 U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFF70)) 
    empty_n_i_1__45
       (.I0(empty_n),
        .I1(v_hcresampler_core_U0_stream_csc_read),
        .I2(stream_csc_empty_n),
        .I3(push),
        .O(empty_n_i_1__45_n_5));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_n_i_2__37
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__45_n_5),
        .Q(stream_csc_empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF7773000)) 
    full_n_i_1__45
       (.I0(full_n_i_2__37_n_5),
        .I1(push),
        .I2(v_hcresampler_core_U0_stream_csc_read),
        .I3(stream_csc_empty_n),
        .I4(stream_csc_full_n),
        .O(full_n_i_1__45_n_5));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    full_n_i_2__37
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(full_n_i_2__37_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__45_n_5),
        .Q(stream_csc_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__45 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  LUT5 #(
    .INIT(32'hA6665999)) 
    \mOutPtr[1]_i_1__53 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(v_hcresampler_core_U0_stream_csc_read),
        .I3(stream_csc_empty_n),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__53_n_5 ));
  LUT6 #(
    .INIT(64'hF7770888AEEE5111)) 
    \mOutPtr[2]_i_1__37 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(v_hcresampler_core_U0_stream_csc_read),
        .I3(stream_csc_empty_n),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__37 
       (.I0(mOutPtr17_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr17_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(p_1_out[4]));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__53_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w24_d16_S" *) 
module bd_85a6_csc_0_fifo_w24_d16_S_42
   (stream_in_empty_n,
    stream_in_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    mOutPtr17_out,
    push,
    v_vcresampler_core_1_U0_stream_in_read,
    in,
    E);
  output stream_in_empty_n;
  output stream_in_full_n;
  output [23:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input mOutPtr17_out;
  input push;
  input v_vcresampler_core_1_U0_stream_in_read;
  input [23:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n;
  wire empty_n_i_1__36_n_5;
  wire full_n_i_1__36_n_5;
  wire full_n_i_2__34_n_5;
  wire [23:0]in;
  wire mOutPtr17_out;
  wire \mOutPtr[1]_i_1__50_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire [23:0]out;
  wire [4:0]p_1_out;
  wire push;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire v_vcresampler_core_1_U0_stream_in_read;

  bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_66 U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFF70)) 
    empty_n_i_1__36
       (.I0(empty_n),
        .I1(v_vcresampler_core_1_U0_stream_in_read),
        .I2(stream_in_empty_n),
        .I3(push),
        .O(empty_n_i_1__36_n_5));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_n_i_2__34
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__36_n_5),
        .Q(stream_in_empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF7773000)) 
    full_n_i_1__36
       (.I0(full_n_i_2__34_n_5),
        .I1(push),
        .I2(v_vcresampler_core_1_U0_stream_in_read),
        .I3(stream_in_empty_n),
        .I4(stream_in_full_n),
        .O(full_n_i_1__36_n_5));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    full_n_i_2__34
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(full_n_i_2__34_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__36_n_5),
        .Q(stream_in_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__36 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__50 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__50_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__34 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__34 
       (.I0(mOutPtr17_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr17_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(p_1_out[4]));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__50_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w24_d16_S" *) 
module bd_85a6_csc_0_fifo_w24_d16_S_43
   (stream_in_hresampled_empty_n,
    stream_in_hresampled_full_n,
    empty_n,
    out,
    ap_rst_n_inv,
    empty_n_reg_0,
    ap_clk,
    mOutPtr17_out,
    mOutPtr0,
    push,
    in,
    E);
  output stream_in_hresampled_empty_n;
  output stream_in_hresampled_full_n;
  output empty_n;
  output [23:0]out;
  input ap_rst_n_inv;
  input empty_n_reg_0;
  input ap_clk;
  input mOutPtr17_out;
  input mOutPtr0;
  input push;
  input [23:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n;
  wire empty_n_reg_0;
  wire full_n_i_1__42_n_5;
  wire full_n_i_2__36_n_5;
  wire [23:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[1]_i_1__52_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire [23:0]out;
  wire [4:0]p_1_out;
  wire push;
  wire stream_in_hresampled_empty_n;
  wire stream_in_hresampled_full_n;

  bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_65 U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_n_i_2__36
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_reg_0),
        .Q(stream_in_hresampled_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7730)) 
    full_n_i_1__42
       (.I0(full_n_i_2__36_n_5),
        .I1(mOutPtr17_out),
        .I2(mOutPtr0),
        .I3(stream_in_hresampled_full_n),
        .O(full_n_i_1__42_n_5));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    full_n_i_2__36
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(full_n_i_2__36_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__42_n_5),
        .Q(stream_in_hresampled_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__42 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__52 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__52_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__36 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__36 
       (.I0(mOutPtr17_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr17_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(p_1_out[4]));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__52_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w24_d16_S" *) 
module bd_85a6_csc_0_fifo_w24_d16_S_44
   (stream_in_vresampled_empty_n,
    stream_in_vresampled_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    mOutPtr17_out,
    push,
    v_hcresampler_core_2_U0_stream_in_vresampled_read,
    in,
    E);
  output stream_in_vresampled_empty_n;
  output stream_in_vresampled_full_n;
  output [23:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input mOutPtr17_out;
  input push;
  input v_hcresampler_core_2_U0_stream_in_vresampled_read;
  input [23:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n;
  wire empty_n_i_1__39_n_5;
  wire full_n_i_1__39_n_5;
  wire full_n_i_2__35_n_5;
  wire [23:0]in;
  wire mOutPtr17_out;
  wire \mOutPtr[1]_i_1__51_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire [23:0]out;
  wire [4:0]p_1_out;
  wire push;
  wire stream_in_vresampled_empty_n;
  wire stream_in_vresampled_full_n;
  wire v_hcresampler_core_2_U0_stream_in_vresampled_read;

  bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_64 U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFF70)) 
    empty_n_i_1__39
       (.I0(empty_n),
        .I1(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .I2(stream_in_vresampled_empty_n),
        .I3(push),
        .O(empty_n_i_1__39_n_5));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_n_i_2__35
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__39_n_5),
        .Q(stream_in_vresampled_empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF7773000)) 
    full_n_i_1__39
       (.I0(full_n_i_2__35_n_5),
        .I1(push),
        .I2(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .I3(stream_in_vresampled_empty_n),
        .I4(stream_in_vresampled_full_n),
        .O(full_n_i_1__39_n_5));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    full_n_i_2__35
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(full_n_i_2__35_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__39_n_5),
        .Q(stream_in_vresampled_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__39 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  LUT5 #(
    .INIT(32'hA6665999)) 
    \mOutPtr[1]_i_1__51 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .I3(stream_in_vresampled_empty_n),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__51_n_5 ));
  LUT6 #(
    .INIT(64'hF7770888AEEE5111)) 
    \mOutPtr[2]_i_1__35 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .I3(stream_in_vresampled_empty_n),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__35 
       (.I0(mOutPtr17_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr17_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(p_1_out[4]));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__51_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w24_d16_S" *) 
module bd_85a6_csc_0_fifo_w24_d16_S_45
   (stream_out_hresampled_empty_n,
    stream_out_hresampled_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    mOutPtr17_out,
    push,
    v_vcresampler_core_U0_stream_out_hresampled_read,
    in,
    E);
  output stream_out_hresampled_empty_n;
  output stream_out_hresampled_full_n;
  output [23:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input mOutPtr17_out;
  input push;
  input v_vcresampler_core_U0_stream_out_hresampled_read;
  input [23:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n;
  wire empty_n_i_1__48_n_5;
  wire full_n_i_1__48_n_5;
  wire full_n_i_2__38_n_5;
  wire [23:0]in;
  wire mOutPtr17_out;
  wire \mOutPtr[1]_i_1__54_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire [23:0]out;
  wire [4:0]p_1_out;
  wire push;
  wire stream_out_hresampled_empty_n;
  wire stream_out_hresampled_full_n;
  wire v_vcresampler_core_U0_stream_out_hresampled_read;

  bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_63 U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFF70)) 
    empty_n_i_1__48
       (.I0(empty_n),
        .I1(v_vcresampler_core_U0_stream_out_hresampled_read),
        .I2(stream_out_hresampled_empty_n),
        .I3(push),
        .O(empty_n_i_1__48_n_5));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_n_i_2__38
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__48_n_5),
        .Q(stream_out_hresampled_empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF7773000)) 
    full_n_i_1__48
       (.I0(full_n_i_2__38_n_5),
        .I1(push),
        .I2(v_vcresampler_core_U0_stream_out_hresampled_read),
        .I3(stream_out_hresampled_empty_n),
        .I4(stream_out_hresampled_full_n),
        .O(full_n_i_1__48_n_5));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    full_n_i_2__38
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(full_n_i_2__38_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__48_n_5),
        .Q(stream_out_hresampled_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__48 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  LUT5 #(
    .INIT(32'hA6665999)) 
    \mOutPtr[1]_i_1__54 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(v_vcresampler_core_U0_stream_out_hresampled_read),
        .I3(stream_out_hresampled_empty_n),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__54_n_5 ));
  LUT6 #(
    .INIT(64'hF7770888AEEE5111)) 
    \mOutPtr[2]_i_1__38 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(v_vcresampler_core_U0_stream_out_hresampled_read),
        .I3(stream_out_hresampled_empty_n),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__38 
       (.I0(mOutPtr17_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__3 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr17_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(p_1_out[4]));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__54_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w24_d16_S" *) 
module bd_85a6_csc_0_fifo_w24_d16_S_46
   (stream_out_vresampled_empty_n,
    stream_out_vresampled_full_n,
    ap_clk_0,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_payload_B_reg[23] ,
    mOutPtr17_out,
    push,
    Q,
    full_n_reg_0,
    in,
    E);
  output stream_out_vresampled_empty_n;
  output stream_out_vresampled_full_n;
  output [23:0]ap_clk_0;
  input ap_rst_n_inv;
  input ap_clk;
  input \B_V_data_1_payload_B_reg[23] ;
  input mOutPtr17_out;
  input push;
  input [0:0]Q;
  input full_n_reg_0;
  input [23:0]in;
  input [0:0]E;

  wire \B_V_data_1_payload_B_reg[23] ;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire [23:0]ap_clk_0;
  wire ap_rst_n_inv;
  wire empty_n;
  wire empty_n_i_1__51_n_5;
  wire full_n_i_1__51_n_5;
  wire full_n_i_2__39_n_5;
  wire full_n_reg_0;
  wire [23:0]in;
  wire mOutPtr17_out;
  wire \mOutPtr[1]_i_1__55_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire [4:0]p_1_out;
  wire push;
  wire stream_out_vresampled_empty_n;
  wire stream_out_vresampled_full_n;

  bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg
       (.\B_V_data_1_payload_B_reg[23] (\B_V_data_1_payload_B_reg[23] ),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .in(in),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFF7F00)) 
    empty_n_i_1__51
       (.I0(empty_n),
        .I1(Q),
        .I2(full_n_reg_0),
        .I3(stream_out_vresampled_empty_n),
        .I4(push),
        .O(empty_n_i_1__51_n_5));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_n_i_2__39
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__51_n_5),
        .Q(stream_out_vresampled_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF777777730000000)) 
    full_n_i_1__51
       (.I0(full_n_i_2__39_n_5),
        .I1(push),
        .I2(Q),
        .I3(full_n_reg_0),
        .I4(stream_out_vresampled_empty_n),
        .I5(stream_out_vresampled_full_n),
        .O(full_n_i_1__51_n_5));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    full_n_i_2__39
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(full_n_i_2__39_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__51_n_5),
        .Q(stream_out_vresampled_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__51 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__55 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__55_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__39 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__39 
       (.I0(mOutPtr17_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__4 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr17_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(p_1_out[4]));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__55_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

module bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg
   (ap_clk_0,
    \B_V_data_1_payload_B_reg[23] ,
    Q,
    push,
    in,
    ap_clk);
  output [23:0]ap_clk_0;
  input \B_V_data_1_payload_B_reg[23] ;
  input [4:0]Q;
  input push;
  input [23:0]in;
  input ap_clk;

  wire \B_V_data_1_payload_B_reg[23] ;
  wire [4:0]Q;
  wire [3:0]addr;
  wire ap_clk;
  wire [23:0]ap_clk_0;
  wire [23:0]in;
  wire push;
  wire [23:0]stream_out_vresampled_dout;

  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(stream_out_vresampled_dout[0]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[8]),
        .O(ap_clk_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(stream_out_vresampled_dout[10]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[18]),
        .O(ap_clk_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(stream_out_vresampled_dout[11]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[19]),
        .O(ap_clk_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(stream_out_vresampled_dout[12]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[20]),
        .O(ap_clk_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(stream_out_vresampled_dout[13]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[21]),
        .O(ap_clk_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(stream_out_vresampled_dout[14]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[22]),
        .O(ap_clk_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(stream_out_vresampled_dout[15]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[23]),
        .O(ap_clk_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(stream_out_vresampled_dout[16]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[0]),
        .O(ap_clk_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(stream_out_vresampled_dout[17]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[1]),
        .O(ap_clk_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(stream_out_vresampled_dout[18]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[2]),
        .O(ap_clk_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(stream_out_vresampled_dout[19]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[3]),
        .O(ap_clk_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(stream_out_vresampled_dout[1]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[9]),
        .O(ap_clk_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(stream_out_vresampled_dout[20]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[4]),
        .O(ap_clk_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(stream_out_vresampled_dout[21]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[5]),
        .O(ap_clk_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(stream_out_vresampled_dout[22]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[6]),
        .O(ap_clk_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(stream_out_vresampled_dout[23]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[7]),
        .O(ap_clk_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(stream_out_vresampled_dout[2]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[10]),
        .O(ap_clk_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(stream_out_vresampled_dout[3]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[11]),
        .O(ap_clk_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(stream_out_vresampled_dout[4]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[12]),
        .O(ap_clk_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(stream_out_vresampled_dout[5]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[13]),
        .O(ap_clk_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(stream_out_vresampled_dout[6]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[14]),
        .O(ap_clk_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(stream_out_vresampled_dout[7]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[15]),
        .O(ap_clk_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(stream_out_vresampled_dout[8]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[16]),
        .O(ap_clk_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(stream_out_vresampled_dout[9]),
        .I1(\B_V_data_1_payload_B_reg[23] ),
        .I2(stream_out_vresampled_dout[17]),
        .O(ap_clk_0[9]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(stream_out_vresampled_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__4 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__4 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__3 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(addr[3]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(stream_out_vresampled_dout[10]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(stream_out_vresampled_dout[11]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(stream_out_vresampled_dout[12]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(stream_out_vresampled_dout[13]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(stream_out_vresampled_dout[14]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(stream_out_vresampled_dout[15]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(stream_out_vresampled_dout[16]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(stream_out_vresampled_dout[17]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(stream_out_vresampled_dout[18]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(stream_out_vresampled_dout[19]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(stream_out_vresampled_dout[1]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(stream_out_vresampled_dout[20]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(stream_out_vresampled_dout[21]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(stream_out_vresampled_dout[22]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(stream_out_vresampled_dout[23]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(stream_out_vresampled_dout[2]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(stream_out_vresampled_dout[3]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(stream_out_vresampled_dout[4]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(stream_out_vresampled_dout[5]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(stream_out_vresampled_dout[6]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(stream_out_vresampled_dout[7]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(stream_out_vresampled_dout[8]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(stream_out_vresampled_dout[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_63
   (out,
    Q,
    push,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input push;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ;
  wire [2:0]addr;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire push;

  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__3 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__2 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__3 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_64
   (out,
    Q,
    push,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input push;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ;
  wire [2:0]addr;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire push;

  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_65
   (out,
    Q,
    push,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input push;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ;
  wire [2:0]addr;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire push;

  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__1 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__1 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_66
   (out,
    Q,
    push,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input push;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ;
  wire [2:0]addr;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire push;

  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__0 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_67
   (out,
    Q,
    push,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input push;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ;
  wire [2:0]addr;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire push;

  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__4 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__2 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__2 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__4 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_5 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module bd_85a6_csc_0_fifo_w8_d2_S
   (HwReg_InVideoFormat_channel_empty_n,
    HwReg_InVideoFormat_channel_full_n,
    \cond_reg_343_reg[0] ,
    E,
    empty_n_reg_0,
    empty_n_reg_1,
    ap_sync_channel_write_HwReg_InVideoFormat_channel,
    ap_rst_n_inv,
    ap_clk,
    AXIvideo2MultiPixStream_U0_HwReg_width_c23_write,
    \cond_reg_343_reg[0]_0 ,
    HwReg_width_c23_empty_n,
    v_vcresampler_core_1_U0_HwReg_height_c28_write,
    HwReg_height_c29_empty_n,
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
    AXIvideo2MultiPixStream_U0_ap_ready,
    \SRL_SIG_reg[0][7] ,
    HwReg_height_c30_channel_empty_n,
    HwReg_width_c24_channel_empty_n,
    HwReg_width_c23_full_n,
    Q,
    HwReg_height_c29_full_n,
    D);
  output HwReg_InVideoFormat_channel_empty_n;
  output HwReg_InVideoFormat_channel_full_n;
  output \cond_reg_343_reg[0] ;
  output [0:0]E;
  output [0:0]empty_n_reg_0;
  output [0:0]empty_n_reg_1;
  output ap_sync_channel_write_HwReg_InVideoFormat_channel;
  input ap_rst_n_inv;
  input ap_clk;
  input AXIvideo2MultiPixStream_U0_HwReg_width_c23_write;
  input \cond_reg_343_reg[0]_0 ;
  input HwReg_width_c23_empty_n;
  input v_vcresampler_core_1_U0_HwReg_height_c28_write;
  input HwReg_height_c29_empty_n;
  input ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  input AXIvideo2MultiPixStream_U0_ap_ready;
  input \SRL_SIG_reg[0][7] ;
  input HwReg_height_c30_channel_empty_n;
  input HwReg_width_c24_channel_empty_n;
  input HwReg_width_c23_full_n;
  input [0:0]Q;
  input HwReg_height_c29_full_n;
  input [7:0]D;

  wire AXIvideo2MultiPixStream_U0_HwReg_width_c23_write;
  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire [7:0]D;
  wire [0:0]E;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_InVideoFormat_channel_full_n;
  wire HwReg_height_c29_empty_n;
  wire HwReg_height_c29_full_n;
  wire HwReg_height_c30_channel_empty_n;
  wire HwReg_width_c23_empty_n;
  wire HwReg_width_c23_full_n;
  wire HwReg_width_c24_channel_empty_n;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg;
  wire \cond_reg_343_reg[0] ;
  wire \cond_reg_343_reg[0]_0 ;
  wire empty_n_i_1__56_n_5;
  wire [0:0]empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire full_n_i_1__56_n_5;
  wire \mOutPtr[1]_i_1__47_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire [1:0]p_1_out;
  wire push;
  wire v_vcresampler_core_1_U0_HwReg_height_c28_write;

  bd_85a6_csc_0_fifo_w8_d2_S_ShiftReg U_bd_85a6_csc_0_fifo_w8_d2_S_ShiftReg
       (.AXIvideo2MultiPixStream_U0_HwReg_width_c23_write(AXIvideo2MultiPixStream_U0_HwReg_width_c23_write),
        .D(D),
        .Q({\mOutPtr_reg_n_5_[1] ,\mOutPtr_reg_n_5_[0] }),
        .\SRL_SIG_reg[0][7]_0 (HwReg_InVideoFormat_channel_full_n),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_InVideoFormat_channel(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .\cond_reg_343_reg[0] (\cond_reg_343_reg[0] ),
        .\cond_reg_343_reg[0]_0 (\cond_reg_343_reg[0]_0 ),
        .push(push));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(HwReg_InVideoFormat_channel_empty_n),
        .I1(HwReg_height_c30_channel_empty_n),
        .I2(HwReg_width_c24_channel_empty_n),
        .I3(HwReg_width_c23_full_n),
        .I4(Q),
        .I5(HwReg_height_c29_full_n),
        .O(empty_n_reg_0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_i_1
       (.I0(HwReg_InVideoFormat_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .O(ap_sync_channel_write_HwReg_InVideoFormat_channel));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__56
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(AXIvideo2MultiPixStream_U0_ap_ready),
        .I3(HwReg_InVideoFormat_channel_empty_n),
        .I4(push),
        .O(empty_n_i_1__56_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__56_n_5),
        .Q(HwReg_InVideoFormat_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__56
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(AXIvideo2MultiPixStream_U0_ap_ready),
        .I4(HwReg_InVideoFormat_channel_empty_n),
        .I5(HwReg_InVideoFormat_channel_full_n),
        .O(full_n_i_1__56_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__56_n_5),
        .Q(HwReg_InVideoFormat_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__54 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[1]_i_1__35 
       (.I0(empty_n_reg_0),
        .I1(HwReg_width_c23_empty_n),
        .I2(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[1]_i_1__36 
       (.I0(empty_n_reg_0),
        .I1(HwReg_height_c29_empty_n),
        .I2(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .O(empty_n_reg_1));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[1]_i_1__47 
       (.I0(HwReg_InVideoFormat_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][7] ),
        .I4(HwReg_InVideoFormat_channel_empty_n),
        .I5(AXIvideo2MultiPixStream_U0_ap_ready),
        .O(\mOutPtr[1]_i_1__47_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h99696969)) 
    \mOutPtr[1]_i_2__14 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(AXIvideo2MultiPixStream_U0_ap_ready),
        .I4(HwReg_InVideoFormat_channel_empty_n),
        .O(p_1_out[1]));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__47_n_5 ),
        .D(p_1_out[0]),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__47_n_5 ),
        .D(p_1_out[1]),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
endmodule

module bd_85a6_csc_0_fifo_w8_d2_S_ShiftReg
   (\cond_reg_343_reg[0] ,
    push,
    AXIvideo2MultiPixStream_U0_HwReg_width_c23_write,
    \cond_reg_343_reg[0]_0 ,
    Q,
    \SRL_SIG_reg[0][7]_0 ,
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
    ap_done_reg,
    \SRL_SIG_reg[0][7]_1 ,
    D,
    ap_clk);
  output \cond_reg_343_reg[0] ;
  output push;
  input AXIvideo2MultiPixStream_U0_HwReg_width_c23_write;
  input \cond_reg_343_reg[0]_0 ;
  input [1:0]Q;
  input \SRL_SIG_reg[0][7]_0 ;
  input ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  input ap_done_reg;
  input \SRL_SIG_reg[0][7]_1 ;
  input [7:0]D;
  input ap_clk;

  wire AXIvideo2MultiPixStream_U0_HwReg_width_c23_write;
  wire [7:0]D;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0] ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][7]_1 ;
  wire [7:0]\SRL_SIG_reg[1] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  wire \cond_reg_343[0]_i_2_n_5 ;
  wire \cond_reg_343[0]_i_3_n_5 ;
  wire \cond_reg_343[0]_i_4_n_5 ;
  wire \cond_reg_343[0]_i_5_n_5 ;
  wire \cond_reg_343_reg[0] ;
  wire \cond_reg_343_reg[0]_0 ;
  wire push;

  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[0][7]_0 ),
        .I1(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][7]_1 ),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0] [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0] [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [0]),
        .Q(\SRL_SIG_reg[1] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [1]),
        .Q(\SRL_SIG_reg[1] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [2]),
        .Q(\SRL_SIG_reg[1] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [3]),
        .Q(\SRL_SIG_reg[1] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [4]),
        .Q(\SRL_SIG_reg[1] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [5]),
        .Q(\SRL_SIG_reg[1] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [6]),
        .Q(\SRL_SIG_reg[1] [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [7]),
        .Q(\SRL_SIG_reg[1] [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \cond_reg_343[0]_i_1 
       (.I0(\cond_reg_343[0]_i_2_n_5 ),
        .I1(\cond_reg_343[0]_i_3_n_5 ),
        .I2(\cond_reg_343[0]_i_4_n_5 ),
        .I3(\cond_reg_343[0]_i_5_n_5 ),
        .I4(AXIvideo2MultiPixStream_U0_HwReg_width_c23_write),
        .I5(\cond_reg_343_reg[0]_0 ),
        .O(\cond_reg_343_reg[0] ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \cond_reg_343[0]_i_2 
       (.I0(\SRL_SIG_reg[0] [4]),
        .I1(\SRL_SIG_reg[1] [4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[0] [5]),
        .I5(\SRL_SIG_reg[1] [5]),
        .O(\cond_reg_343[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \cond_reg_343[0]_i_3 
       (.I0(\SRL_SIG_reg[0] [6]),
        .I1(\SRL_SIG_reg[1] [6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[0] [7]),
        .I5(\SRL_SIG_reg[1] [7]),
        .O(\cond_reg_343[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \cond_reg_343[0]_i_4 
       (.I0(\SRL_SIG_reg[0] [2]),
        .I1(\SRL_SIG_reg[1] [2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[0] [3]),
        .I5(\SRL_SIG_reg[1] [3]),
        .O(\cond_reg_343[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \cond_reg_343[0]_i_5 
       (.I0(\SRL_SIG_reg[0] [0]),
        .I1(\SRL_SIG_reg[1] [0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[0] [1]),
        .I5(\SRL_SIG_reg[1] [1]),
        .O(\cond_reg_343[0]_i_5_n_5 ));
endmodule

module bd_85a6_csc_0_fifo_w8_d5_S
   (ap_sync_channel_write_HwReg_ClampMin_2_channel,
    HwReg_ClampMin_2_channel_full_n,
    out,
    HwReg_ClampMin_2_channel_empty_n,
    ap_sync_reg_channel_write_HwReg_ClampMin_2_channel_reg,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
    in,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv);
  output ap_sync_channel_write_HwReg_ClampMin_2_channel;
  output HwReg_ClampMin_2_channel_full_n;
  output [7:0]out;
  output HwReg_ClampMin_2_channel_empty_n;
  input ap_sync_reg_channel_write_HwReg_ClampMin_2_channel_reg;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_ClampMin_2_channel;
  input [7:0]in;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;

  wire HwReg_ClampMin_2_channel_empty_n;
  wire HwReg_ClampMin_2_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_ClampMin_2_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_2_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_2_channel_reg;
  wire empty_n_i_1__30_n_5;
  wire empty_n_i_2__30_n_5;
  wire full_n_i_1__30_n_5;
  wire [7:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__30_n_5 ;
  wire \mOutPtr[1]_i_1__30_n_5 ;
  wire \mOutPtr[2]_i_1__30_n_5 ;
  wire \mOutPtr[3]_i_1__30_n_5 ;
  wire \mOutPtr[3]_i_2__30_n_5 ;
  wire \mOutPtr[3]_i_3__30_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire [7:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg_110 U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_ClampMin_2_channel(ap_sync_reg_channel_write_HwReg_ClampMin_2_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_1 ),
        .mOutPtr_reg_1_sp_1(HwReg_ClampMin_2_channel_full_n),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_ClampMin_2_channel_i_1
       (.I0(HwReg_ClampMin_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_ClampMin_2_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_ClampMin_2_channel),
        .O(ap_sync_channel_write_HwReg_ClampMin_2_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__30
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__30_n_5),
        .I3(HwReg_ClampMin_2_channel_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(push),
        .O(empty_n_i_1__30_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__30
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__30_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__30_n_5),
        .Q(HwReg_ClampMin_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__30
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__30_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_ClampMin_2_channel_full_n),
        .O(full_n_i_1__30_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__30
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(HwReg_ClampMin_2_channel_empty_n),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_ClampMin_2_channel),
        .I5(HwReg_ClampMin_2_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__30_n_5),
        .Q(HwReg_ClampMin_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__30 
       (.I0(\mOutPtr[3]_i_3__30_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__30_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__30 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_ClampMin_2_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__30_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__30 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__30_n_5 ),
        .O(\mOutPtr[2]_i_1__30_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__30 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_ClampMin_2_channel),
        .I3(HwReg_ClampMin_2_channel_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(HwReg_ClampMin_2_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__30 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__30_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__30_n_5 ),
        .O(\mOutPtr[3]_i_1__30_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__30 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_ClampMin_2_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__30_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__30 
       (.I0(HwReg_ClampMin_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_ClampMin_2_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(HwReg_ClampMin_2_channel_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[3]_i_3__30_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__30_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__30_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__30_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__30_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w8_d5_S" *) 
module bd_85a6_csc_0_fifo_w8_d5_S_1
   (p_0_in1_in,
    out,
    ap_sync_channel_write_HwReg_ClampMin_channel,
    HwReg_ClampMin_channel_full_n,
    empty_n_reg_0,
    HwReg_ClampMin_channel_empty_n,
    \select_ln155_1_reg_1253_reg[7] ,
    or_ln105_2_reg_1153_pp0_iter3_reg,
    ap_sync_reg_channel_write_HwReg_ClampMin_channel_reg,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_ClampMin_channel,
    HwReg_BOffset_channel_empty_n,
    HwReg_K11_2_channel_empty_n,
    HwReg_ClipMax_channel_empty_n,
    in,
    ap_clk,
    ap_rst_n,
    empty_n_reg_1,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output [7:0]p_0_in1_in;
  output [3:0]out;
  output ap_sync_channel_write_HwReg_ClampMin_channel;
  output HwReg_ClampMin_channel_full_n;
  output empty_n_reg_0;
  output HwReg_ClampMin_channel_empty_n;
  input [7:0]\select_ln155_1_reg_1253_reg[7] ;
  input or_ln105_2_reg_1153_pp0_iter3_reg;
  input ap_sync_reg_channel_write_HwReg_ClampMin_channel_reg;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  input HwReg_BOffset_channel_empty_n;
  input HwReg_K11_2_channel_empty_n;
  input HwReg_ClipMax_channel_empty_n;
  input [7:0]in;
  input ap_clk;
  input ap_rst_n;
  input empty_n_reg_1;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire HwReg_BOffset_channel_empty_n;
  wire HwReg_ClampMin_channel_empty_n;
  wire HwReg_ClampMin_channel_full_n;
  wire HwReg_ClipMax_channel_empty_n;
  wire HwReg_K11_2_channel_empty_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_ClampMin_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_channel_reg;
  wire empty_n_i_1__16_n_5;
  wire empty_n_i_2__16_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__16_n_5;
  wire [7:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__16_n_5 ;
  wire \mOutPtr[1]_i_1__16_n_5 ;
  wire \mOutPtr[2]_i_1__16_n_5 ;
  wire \mOutPtr[3]_i_1__16_n_5 ;
  wire \mOutPtr[3]_i_2__16_n_5 ;
  wire \mOutPtr[3]_i_3__16_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire or_ln105_2_reg_1153_pp0_iter3_reg;
  wire [3:0]out;
  wire [7:0]p_0_in1_in;
  wire push;
  wire [7:0]\select_ln155_1_reg_1253_reg[7] ;

  bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg_109 U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_ClampMin_channel(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_0 ),
        .mOutPtr_reg_1_sp_1(HwReg_ClampMin_channel_full_n),
        .or_ln105_2_reg_1153_pp0_iter3_reg(or_ln105_2_reg_1153_pp0_iter3_reg),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .push(push),
        .\select_ln155_1_reg_1253_reg[7] (\select_ln155_1_reg_1253_reg[7] ));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_ClampMin_channel_i_1
       (.I0(HwReg_ClampMin_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_ClampMin_channel_reg),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .O(ap_sync_channel_write_HwReg_ClampMin_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__16
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__16_n_5),
        .I3(HwReg_ClampMin_channel_empty_n),
        .I4(empty_n_reg_1),
        .I5(push),
        .O(empty_n_i_1__16_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__16
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__16_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__16_n_5),
        .Q(HwReg_ClampMin_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__16
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__16_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_ClampMin_channel_full_n),
        .O(full_n_i_1__16_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__16
       (.I0(empty_n_reg_1),
        .I1(HwReg_ClampMin_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .I5(HwReg_ClampMin_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_5),
        .Q(HwReg_ClampMin_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_19
       (.I0(HwReg_ClampMin_channel_empty_n),
        .I1(HwReg_BOffset_channel_empty_n),
        .I2(HwReg_K11_2_channel_empty_n),
        .I3(HwReg_ClipMax_channel_empty_n),
        .O(empty_n_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__16 
       (.I0(\mOutPtr[3]_i_3__16_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__16_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__16 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(empty_n_reg_1),
        .I4(HwReg_ClampMin_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__16_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__16 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__16_n_5 ),
        .O(\mOutPtr[2]_i_1__16_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__16 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .I3(HwReg_ClampMin_channel_full_n),
        .I4(empty_n_reg_1),
        .I5(HwReg_ClampMin_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__16 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__16_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__16_n_5 ),
        .O(\mOutPtr[3]_i_1__16_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__16 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_ClampMin_channel_empty_n),
        .I2(empty_n_reg_1),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__16_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__16 
       (.I0(HwReg_ClampMin_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_ClampMin_channel_empty_n),
        .I5(empty_n_reg_1),
        .O(\mOutPtr[3]_i_3__16_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__16_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__16_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__16_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__16_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w8_d5_S" *) 
module bd_85a6_csc_0_fifo_w8_d5_S_2
   (Block_entry3_proc_U0_ap_continue,
    ap_sync_channel_write_HwReg_ClipMax_2_channel,
    empty_n_reg_0,
    HwReg_ClipMax_2_channel_empty_n,
    ap_done_reg_reg,
    out,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_0,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_1,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_2,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_3,
    Block_entry3_proc_U0_ap_done,
    ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
    HwReg_ClampMin_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ClampMin_channel,
    ap_done_reg_i_2_0,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_4,
    ap_done_reg,
    HwReg_ClampMin_channel_empty_n,
    HwReg_ColEnd_channel_empty_n,
    HwReg_ClipMax_channel_empty_n,
    ap_rst_n,
    in,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv);
  output Block_entry3_proc_U0_ap_continue;
  output ap_sync_channel_write_HwReg_ClipMax_2_channel;
  output empty_n_reg_0;
  output HwReg_ClipMax_2_channel_empty_n;
  output ap_done_reg_reg;
  output [7:0]out;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_0;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_1;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_2;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_3;
  input Block_entry3_proc_U0_ap_done;
  input ap_sync_reg_channel_write_HwReg_ClipMax_2_channel;
  input HwReg_ClampMin_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  input ap_done_reg_i_2_0;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_4;
  input ap_done_reg;
  input HwReg_ClampMin_channel_empty_n;
  input HwReg_ColEnd_channel_empty_n;
  input HwReg_ClipMax_channel_empty_n;
  input ap_rst_n;
  input [7:0]in;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;

  wire Block_entry3_proc_U0_ap_continue;
  wire Block_entry3_proc_U0_ap_done;
  wire HwReg_ClampMin_channel_empty_n;
  wire HwReg_ClampMin_channel_full_n;
  wire HwReg_ClipMax_2_channel_empty_n;
  wire HwReg_ClipMax_2_channel_full_n;
  wire HwReg_ClipMax_channel_empty_n;
  wire HwReg_ColEnd_channel_empty_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_2_0;
  wire ap_done_reg_i_3_n_5;
  wire ap_done_reg_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_ClipMax_2_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_2_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_0;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_1;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_2;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_3;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_4;
  wire empty_n_i_1__31_n_5;
  wire empty_n_i_2__31_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__31_n_5;
  wire [7:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__31_n_5 ;
  wire \mOutPtr[1]_i_1__31_n_5 ;
  wire \mOutPtr[2]_i_1__31_n_5 ;
  wire \mOutPtr[3]_i_1__31_n_5 ;
  wire \mOutPtr[3]_i_2__31_n_5 ;
  wire \mOutPtr[3]_i_3__31_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire [7:0]out;
  wire push;

  bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg_108 U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg
       (.HwReg_ClipMax_2_channel_full_n(HwReg_ClipMax_2_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_ClipMax_2_channel(ap_sync_reg_channel_write_HwReg_ClipMax_2_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .mOutPtr_reg_1_sp_1(\mOutPtr_reg[1]_1 ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ap_done_reg_i_2
       (.I0(ap_done_reg_i_3_n_5),
        .I1(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg),
        .I2(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_0),
        .I3(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_1),
        .I4(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_2),
        .I5(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_3),
        .O(Block_entry3_proc_U0_ap_continue));
  LUT6 #(
    .INIT(64'hFFFFFFFF070737FF)) 
    ap_done_reg_i_3
       (.I0(HwReg_ClipMax_2_channel_full_n),
        .I1(Block_entry3_proc_U0_ap_done),
        .I2(ap_sync_reg_channel_write_HwReg_ClipMax_2_channel),
        .I3(HwReg_ClampMin_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .I5(ap_done_reg_i_2_0),
        .O(ap_done_reg_i_3_n_5));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_ClipMax_2_channel_i_1
       (.I0(HwReg_ClipMax_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_4),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_ClipMax_2_channel),
        .O(ap_sync_channel_write_HwReg_ClipMax_2_channel));
  LUT4 #(
    .INIT(16'hA8FF)) 
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_i_1
       (.I0(Block_entry3_proc_U0_ap_continue),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_4),
        .I3(ap_rst_n),
        .O(ap_done_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__31
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__31_n_5),
        .I3(HwReg_ClipMax_2_channel_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(push),
        .O(empty_n_i_1__31_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__31
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__31_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__31_n_5),
        .Q(HwReg_ClipMax_2_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__31
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__31_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_ClipMax_2_channel_full_n),
        .O(full_n_i_1__31_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__31
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(HwReg_ClipMax_2_channel_empty_n),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_ClipMax_2_channel),
        .I5(HwReg_ClipMax_2_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__31_n_5),
        .Q(HwReg_ClipMax_2_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_idle_i_21
       (.I0(HwReg_ClipMax_2_channel_empty_n),
        .I1(HwReg_ClampMin_channel_empty_n),
        .I2(HwReg_ColEnd_channel_empty_n),
        .I3(HwReg_ClipMax_channel_empty_n),
        .O(empty_n_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__31 
       (.I0(\mOutPtr[3]_i_3__31_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__31_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__31 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_ClipMax_2_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__31_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__31 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__31_n_5 ),
        .O(\mOutPtr[2]_i_1__31_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__31 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_ClipMax_2_channel),
        .I3(HwReg_ClipMax_2_channel_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(HwReg_ClipMax_2_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__31 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__31_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__31_n_5 ),
        .O(\mOutPtr[3]_i_1__31_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__31 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_ClipMax_2_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__31_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__31 
       (.I0(HwReg_ClipMax_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_ClipMax_2_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(HwReg_ClipMax_2_channel_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[3]_i_3__31_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__31_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__31_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__31_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__31_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w8_d5_S" *) 
module bd_85a6_csc_0_fifo_w8_d5_S_3
   (p_0_in0_in,
    out,
    ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg,
    ap_sync_channel_write_HwReg_ClipMax_channel,
    HwReg_ClipMax_channel_empty_n,
    \select_ln155_1_reg_1253_reg[7] ,
    or_ln105_2_reg_1153_pp0_iter3_reg,
    ap_sync_reg_channel_write_HwReg_ClipMax_channel,
    ap_sync_reg_channel_write_HwReg_ColEnd_channel,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg_0,
    HwReg_ColEnd_channel_full_n,
    in,
    ap_clk,
    ap_rst_n,
    empty_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output [7:0]p_0_in0_in;
  output [3:0]out;
  output ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg;
  output ap_sync_channel_write_HwReg_ClipMax_channel;
  output HwReg_ClipMax_channel_empty_n;
  input [7:0]\select_ln155_1_reg_1253_reg[7] ;
  input or_ln105_2_reg_1153_pp0_iter3_reg;
  input ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  input ap_sync_reg_channel_write_HwReg_ColEnd_channel;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg_0;
  input HwReg_ColEnd_channel_full_n;
  input [7:0]in;
  input ap_clk;
  input ap_rst_n;
  input empty_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire HwReg_ClipMax_channel_empty_n;
  wire HwReg_ClipMax_channel_full_n;
  wire HwReg_ColEnd_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_ClipMax_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg_0;
  wire ap_sync_reg_channel_write_HwReg_ColEnd_channel;
  wire empty_n_i_1__17_n_5;
  wire empty_n_i_2__17_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__17_n_5;
  wire [7:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1__17_n_5 ;
  wire \mOutPtr[1]_i_1__17_n_5 ;
  wire \mOutPtr[2]_i_1__17_n_5 ;
  wire \mOutPtr[3]_i_1__17_n_5 ;
  wire \mOutPtr[3]_i_2__17_n_5 ;
  wire \mOutPtr[3]_i_3__17_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire or_ln105_2_reg_1153_pp0_iter3_reg;
  wire [3:0]out;
  wire [7:0]p_0_in0_in;
  wire push;
  wire [7:0]\select_ln155_1_reg_1253_reg[7] ;

  bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg
       (.HwReg_ClipMax_channel_full_n(HwReg_ClipMax_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_ClipMax_channel(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .in(in),
        .mOutPtr_reg(mOutPtr_reg),
        .mOutPtr_reg_1_sp_1(\mOutPtr_reg[1]_0 ),
        .or_ln105_2_reg_1153_pp0_iter3_reg(or_ln105_2_reg_1153_pp0_iter3_reg),
        .out(out),
        .p_0_in0_in(p_0_in0_in),
        .push(push),
        .\select_ln155_1_reg_1253_reg[7] (\select_ln155_1_reg_1253_reg[7] ));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_9
       (.I0(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .I1(HwReg_ClipMax_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg_0),
        .I5(HwReg_ColEnd_channel_full_n),
        .O(ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_ClipMax_channel_i_1
       (.I0(HwReg_ClipMax_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg_0),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .O(ap_sync_channel_write_HwReg_ClipMax_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__17
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__17_n_5),
        .I3(HwReg_ClipMax_channel_empty_n),
        .I4(empty_n_reg_0),
        .I5(push),
        .O(empty_n_i_1__17_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__17
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__17_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__17_n_5),
        .Q(HwReg_ClipMax_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7FFF00FF0000)) 
    full_n_i_1__17
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__17_n_5),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_ClipMax_channel_full_n),
        .O(full_n_i_1__17_n_5));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    full_n_i_2__17
       (.I0(empty_n_reg_0),
        .I1(HwReg_ClipMax_channel_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .I5(HwReg_ClipMax_channel_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__17_n_5),
        .Q(HwReg_ClipMax_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__17 
       (.I0(\mOutPtr[3]_i_3__17_n_5 ),
        .I1(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__17_n_5 ));
  LUT6 #(
    .INIT(64'hF37B7B7BB7F3F3F3)) 
    \mOutPtr[1]_i_1__17 
       (.I0(mOutPtr_reg[0]),
        .I1(ap_rst_n),
        .I2(mOutPtr_reg[1]),
        .I3(empty_n_reg_0),
        .I4(HwReg_ClipMax_channel_empty_n),
        .I5(push),
        .O(\mOutPtr[1]_i_1__17_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1__17 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr[3]_i_3__17_n_5 ),
        .O(\mOutPtr[2]_i_1__17_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_2__17 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .I3(HwReg_ClipMax_channel_full_n),
        .I4(empty_n_reg_0),
        .I5(HwReg_ClipMax_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1__17 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2__17_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr[3]_i_3__17_n_5 ),
        .O(\mOutPtr[3]_i_1__17_n_5 ));
  LUT5 #(
    .INIT(32'h2A00BFAA)) 
    \mOutPtr[3]_i_2__17 
       (.I0(mOutPtr_reg[0]),
        .I1(HwReg_ClipMax_channel_empty_n),
        .I2(empty_n_reg_0),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2__17_n_5 ));
  LUT6 #(
    .INIT(64'hDDDF222022202220)) 
    \mOutPtr[3]_i_3__17 
       (.I0(HwReg_ClipMax_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_ClipMax_channel_empty_n),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[3]_i_3__17_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__17_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__17_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__17_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1__17_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

module bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg
   (p_0_in0_in,
    out,
    push,
    \select_ln155_1_reg_1253_reg[7] ,
    or_ln105_2_reg_1153_pp0_iter3_reg,
    HwReg_ClipMax_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ClipMax_channel,
    ap_done_reg,
    mOutPtr_reg_1_sp_1,
    mOutPtr_reg,
    in,
    ap_clk);
  output [7:0]p_0_in0_in;
  output [3:0]out;
  output push;
  input [7:0]\select_ln155_1_reg_1253_reg[7] ;
  input or_ln105_2_reg_1153_pp0_iter3_reg;
  input HwReg_ClipMax_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  input ap_done_reg;
  input mOutPtr_reg_1_sp_1;
  input [3:0]mOutPtr_reg;
  input [7:0]in;
  input ap_clk;

  wire [7:1]HwReg_ClipMax_channel_dout;
  wire HwReg_ClipMax_channel_full_n;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  wire [7:0]in;
  wire [3:0]mOutPtr_reg;
  wire mOutPtr_reg_1_sn_1;
  wire or_ln105_2_reg_1153_pp0_iter3_reg;
  wire [3:0]out;
  wire [7:0]p_0_in0_in;
  wire push;
  wire [7:0]\select_ln155_1_reg_1253_reg[7] ;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__16 
       (.I0(HwReg_ClipMax_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .I2(ap_done_reg),
        .I3(mOutPtr_reg_1_sn_1),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__16 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__16 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__16 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_ClipMax_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_ClipMax_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_ClipMax_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_ClipMax_channel_dout[7]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln153_1_reg_1248[0]_i_3 
       (.I0(out[0]),
        .I1(\select_ln155_1_reg_1253_reg[7] [0]),
        .I2(or_ln105_2_reg_1153_pp0_iter3_reg),
        .O(p_0_in0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln153_1_reg_1248[1]_i_3 
       (.I0(HwReg_ClipMax_channel_dout[1]),
        .I1(\select_ln155_1_reg_1253_reg[7] [1]),
        .I2(or_ln105_2_reg_1153_pp0_iter3_reg),
        .O(p_0_in0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln153_1_reg_1248[2]_i_3 
       (.I0(out[1]),
        .I1(\select_ln155_1_reg_1253_reg[7] [2]),
        .I2(or_ln105_2_reg_1153_pp0_iter3_reg),
        .O(p_0_in0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln153_1_reg_1248[3]_i_3 
       (.I0(HwReg_ClipMax_channel_dout[3]),
        .I1(\select_ln155_1_reg_1253_reg[7] [3]),
        .I2(or_ln105_2_reg_1153_pp0_iter3_reg),
        .O(p_0_in0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln153_1_reg_1248[4]_i_3 
       (.I0(out[2]),
        .I1(\select_ln155_1_reg_1253_reg[7] [4]),
        .I2(or_ln105_2_reg_1153_pp0_iter3_reg),
        .O(p_0_in0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln153_1_reg_1248[5]_i_3 
       (.I0(HwReg_ClipMax_channel_dout[5]),
        .I1(\select_ln155_1_reg_1253_reg[7] [5]),
        .I2(or_ln105_2_reg_1153_pp0_iter3_reg),
        .O(p_0_in0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln153_1_reg_1248[6]_i_3 
       (.I0(out[3]),
        .I1(\select_ln155_1_reg_1253_reg[7] [6]),
        .I2(or_ln105_2_reg_1153_pp0_iter3_reg),
        .O(p_0_in0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln153_1_reg_1248[7]_i_3 
       (.I0(HwReg_ClipMax_channel_dout[7]),
        .I1(\select_ln155_1_reg_1253_reg[7] [7]),
        .I2(or_ln105_2_reg_1153_pp0_iter3_reg),
        .O(p_0_in0_in[7]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg_108
   (push,
    out,
    HwReg_ClipMax_2_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
    ap_done_reg,
    mOutPtr_reg_1_sp_1,
    mOutPtr_reg,
    in,
    ap_clk);
  output push;
  output [7:0]out;
  input HwReg_ClipMax_2_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ClipMax_2_channel;
  input ap_done_reg;
  input mOutPtr_reg_1_sp_1;
  input [3:0]mOutPtr_reg;
  input [7:0]in;
  input ap_clk;

  wire HwReg_ClipMax_2_channel_full_n;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_2_channel;
  wire [7:0]in;
  wire [3:0]mOutPtr_reg;
  wire mOutPtr_reg_1_sn_1;
  wire [7:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__30 
       (.I0(HwReg_ClipMax_2_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_ClipMax_2_channel),
        .I2(ap_done_reg),
        .I3(mOutPtr_reg_1_sn_1),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__30 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__30 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__30 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg_109
   (p_0_in1_in,
    out,
    push,
    \select_ln155_1_reg_1253_reg[7] ,
    or_ln105_2_reg_1153_pp0_iter3_reg,
    mOutPtr_reg_1_sp_1,
    ap_sync_reg_channel_write_HwReg_ClampMin_channel,
    ap_done_reg,
    \mOutPtr_reg[1]_0 ,
    mOutPtr_reg,
    in,
    ap_clk);
  output [7:0]p_0_in1_in;
  output [3:0]out;
  output push;
  input [7:0]\select_ln155_1_reg_1253_reg[7] ;
  input or_ln105_2_reg_1153_pp0_iter3_reg;
  input mOutPtr_reg_1_sp_1;
  input ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  input ap_done_reg;
  input \mOutPtr_reg[1]_0 ;
  input [3:0]mOutPtr_reg;
  input [7:0]in;
  input ap_clk;

  wire [7:1]HwReg_ClampMin_channel_dout;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  wire [7:0]in;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire mOutPtr_reg_1_sn_1;
  wire or_ln105_2_reg_1153_pp0_iter3_reg;
  wire [3:0]out;
  wire [7:0]p_0_in1_in;
  wire push;
  wire [7:0]\select_ln155_1_reg_1253_reg[7] ;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__15 
       (.I0(mOutPtr_reg_1_sn_1),
        .I1(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__15 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__15 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__15 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_ClampMin_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_ClampMin_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_ClampMin_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_ClampMin_channel_dout[7]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln153_1_reg_1248[0]_i_2 
       (.I0(out[0]),
        .I1(\select_ln155_1_reg_1253_reg[7] [0]),
        .I2(or_ln105_2_reg_1153_pp0_iter3_reg),
        .O(p_0_in1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln153_1_reg_1248[1]_i_2 
       (.I0(HwReg_ClampMin_channel_dout[1]),
        .I1(\select_ln155_1_reg_1253_reg[7] [1]),
        .I2(or_ln105_2_reg_1153_pp0_iter3_reg),
        .O(p_0_in1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln153_1_reg_1248[2]_i_2 
       (.I0(out[1]),
        .I1(\select_ln155_1_reg_1253_reg[7] [2]),
        .I2(or_ln105_2_reg_1153_pp0_iter3_reg),
        .O(p_0_in1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln153_1_reg_1248[3]_i_2 
       (.I0(HwReg_ClampMin_channel_dout[3]),
        .I1(\select_ln155_1_reg_1253_reg[7] [3]),
        .I2(or_ln105_2_reg_1153_pp0_iter3_reg),
        .O(p_0_in1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln153_1_reg_1248[4]_i_2 
       (.I0(out[2]),
        .I1(\select_ln155_1_reg_1253_reg[7] [4]),
        .I2(or_ln105_2_reg_1153_pp0_iter3_reg),
        .O(p_0_in1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln153_1_reg_1248[5]_i_2 
       (.I0(HwReg_ClampMin_channel_dout[5]),
        .I1(\select_ln155_1_reg_1253_reg[7] [5]),
        .I2(or_ln105_2_reg_1153_pp0_iter3_reg),
        .O(p_0_in1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln153_1_reg_1248[6]_i_2 
       (.I0(out[3]),
        .I1(\select_ln155_1_reg_1253_reg[7] [6]),
        .I2(or_ln105_2_reg_1153_pp0_iter3_reg),
        .O(p_0_in1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln153_1_reg_1248[7]_i_2 
       (.I0(HwReg_ClampMin_channel_dout[7]),
        .I1(\select_ln155_1_reg_1253_reg[7] [7]),
        .I2(or_ln105_2_reg_1153_pp0_iter3_reg),
        .O(p_0_in1_in[7]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg" *) 
module bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg_110
   (push,
    out,
    mOutPtr_reg_1_sp_1,
    ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
    ap_done_reg,
    \mOutPtr_reg[1]_0 ,
    mOutPtr_reg,
    in,
    ap_clk);
  output push;
  output [7:0]out;
  input mOutPtr_reg_1_sp_1;
  input ap_sync_reg_channel_write_HwReg_ClampMin_2_channel;
  input ap_done_reg;
  input \mOutPtr_reg[1]_0 ;
  input [3:0]mOutPtr_reg;
  input [7:0]in;
  input ap_clk;

  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_2_channel;
  wire [7:0]in;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire mOutPtr_reg_1_sn_1;
  wire [7:0]out;
  wire push;

  assign mOutPtr_reg_1_sn_1 = mOutPtr_reg_1_sp_1;
  (* srl_bus_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__29 
       (.I0(mOutPtr_reg_1_sn_1),
        .I1(ap_sync_reg_channel_write_HwReg_ClampMin_2_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__29 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__29 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__29 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module bd_85a6_csc_0_fifo_w8_d8_S
   (\mOutPtr_reg[0]_0 ,
    MultiPixStream2AXIvideo_U0_ap_start,
    ap_clk_0,
    push,
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg,
    ap_sync_channel_write_HwReg_OutVideoFormat_channel,
    ap_clk,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_1 ,
    mOutPtr17_out,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
    ap_done_reg,
    \mOutPtr[3]_i_3 ,
    MultiPixStream2AXIvideo_U0_ap_done,
    Block_entry3_proc_U0_ap_done,
    mOutPtr0,
    ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg_0,
    HwReg_ROffset_2_channel_full_n,
    in);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output MultiPixStream2AXIvideo_U0_ap_start;
  output ap_clk_0;
  output push;
  output ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg;
  output ap_sync_channel_write_HwReg_OutVideoFormat_channel;
  input ap_clk;
  input ap_rst_n_inv;
  input \mOutPtr_reg[0]_1 ;
  input mOutPtr17_out;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  input ap_done_reg;
  input \mOutPtr[3]_i_3 ;
  input MultiPixStream2AXIvideo_U0_ap_done;
  input Block_entry3_proc_U0_ap_done;
  input mOutPtr0;
  input ap_sync_reg_channel_write_HwReg_ROffset_2_channel;
  input ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg_0;
  input HwReg_ROffset_2_channel_full_n;
  input [7:0]in;

  wire Block_entry3_proc_U0_ap_done;
  wire HwReg_OutVideoFormat_channel_full_n;
  wire HwReg_ROffset_2_channel_full_n;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [2:2]addr;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_OutVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg_0;
  wire ap_sync_reg_channel_write_HwReg_ROffset_2_channel;
  wire empty_n_i_1_n_5;
  wire empty_n_i_2_n_5;
  wire full_n_i_1_n_5;
  wire [7:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr[3]_i_1_n_5 ;
  wire \mOutPtr[3]_i_2_n_5 ;
  wire \mOutPtr[3]_i_3 ;
  wire [3:1]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire push;

  bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg
       (.HwReg_OutVideoFormat_channel_full_n(HwReg_OutVideoFormat_channel_full_n),
        .\SRL_SIG_reg[7][7]_srl8_0 (\mOutPtr_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .in(in),
        .\mOutPtr[3]_i_3 (\mOutPtr[3]_i_3 ),
        .mOutPtr_reg(mOutPtr_reg),
        .\mOutPtr_reg[2] (addr),
        .sel(push));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_11
       (.I0(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .I1(HwReg_OutVideoFormat_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_ROffset_2_channel),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg_0),
        .I5(HwReg_ROffset_2_channel_full_n),
        .O(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_i_1
       (.I0(HwReg_OutVideoFormat_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg_0),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .O(ap_sync_channel_write_HwReg_OutVideoFormat_channel));
  LUT6 #(
    .INIT(64'h4C4CFF4C4C4C4C4C)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_5),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(MultiPixStream2AXIvideo_U0_ap_done),
        .I3(HwReg_OutVideoFormat_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .I5(Block_entry3_proc_U0_ap_done),
        .O(empty_n_i_1_n_5));
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_2
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(empty_n_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7FFF7FF00FF0000)) 
    full_n_i_1
       (.I0(addr),
        .I1(mOutPtr_reg[1]),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0),
        .I5(HwReg_OutVideoFormat_channel_full_n),
        .O(full_n_i_1_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_5),
        .Q(HwReg_OutVideoFormat_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h6F9FFF0F)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr17_out),
        .I2(ap_rst_n),
        .I3(mOutPtr_reg[1]),
        .I4(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr17_out),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[2]),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7EFF81FFFFFF00FF)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[3]_i_2_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(ap_rst_n),
        .I4(mOutPtr_reg[3]),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr17_out),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(1'b0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(1'b0));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[3]_i_1_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(1'b0));
endmodule

module bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg
   (ap_clk_0,
    sel,
    \mOutPtr_reg[2] ,
    HwReg_OutVideoFormat_channel_full_n,
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
    ap_done_reg,
    \mOutPtr[3]_i_3 ,
    mOutPtr_reg,
    \SRL_SIG_reg[7][7]_srl8_0 ,
    in,
    ap_clk);
  output ap_clk_0;
  output sel;
  output [0:0]\mOutPtr_reg[2] ;
  input HwReg_OutVideoFormat_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  input ap_done_reg;
  input \mOutPtr[3]_i_3 ;
  input [2:0]mOutPtr_reg;
  input \SRL_SIG_reg[7][7]_srl8_0 ;
  input [7:0]in;
  input ap_clk;

  wire \B_V_data_1_payload_A[23]_i_4_n_5 ;
  wire [7:0]HwReg_OutVideoFormat_channel_dout;
  wire HwReg_OutVideoFormat_channel_full_n;
  wire \SRL_SIG_reg[7][7]_srl8_0 ;
  wire [1:0]addr;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  wire [7:0]in;
  wire \mOutPtr[3]_i_3 ;
  wire [2:0]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[2] ;
  wire sel;

  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \B_V_data_1_payload_A[23]_i_3 
       (.I0(HwReg_OutVideoFormat_channel_dout[2]),
        .I1(HwReg_OutVideoFormat_channel_dout[3]),
        .I2(HwReg_OutVideoFormat_channel_dout[0]),
        .I3(HwReg_OutVideoFormat_channel_dout[1]),
        .I4(\B_V_data_1_payload_A[23]_i_4_n_5 ),
        .O(ap_clk_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \B_V_data_1_payload_A[23]_i_4 
       (.I0(HwReg_OutVideoFormat_channel_dout[5]),
        .I1(HwReg_OutVideoFormat_channel_dout[4]),
        .I2(HwReg_OutVideoFormat_channel_dout[7]),
        .I3(HwReg_OutVideoFormat_channel_dout[6]),
        .O(\B_V_data_1_payload_A[23]_i_4_n_5 ));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][0]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(HwReg_OutVideoFormat_channel_dout[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[7][0]_srl8_i_1 
       (.I0(HwReg_OutVideoFormat_channel_full_n),
        .I1(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .I2(ap_done_reg),
        .I3(\mOutPtr[3]_i_3 ),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_2 
       (.I0(\SRL_SIG_reg[7][7]_srl8_0 ),
        .I1(mOutPtr_reg[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_3 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_4 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(\mOutPtr_reg[2] ));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][1]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_OutVideoFormat_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][2]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_OutVideoFormat_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][3]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_OutVideoFormat_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][4]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_OutVideoFormat_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][5]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_OutVideoFormat_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][6]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_OutVideoFormat_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][7]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_OutVideoFormat_channel_dout[7]));
endmodule

module bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
   (ap_block_pp0_stage0_01001,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_ready,
    D,
    ap_enable_reg_pp0_iter2_reg,
    \x_fu_96_reg[11] ,
    icmp_ln955_fu_203_p2,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg_reg,
    S,
    \x_fu_96_reg[11]_0 ,
    E,
    SR,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
    ap_loop_exit_ready_pp0_iter2_reg,
    v_vcresampler_core_U0_HwReg_width_read,
    Q,
    \ap_CS_fsm_reg[2] ,
    ap_enable_reg_pp0_iter1,
    stream_out_hresampled_empty_n,
    rev_reg_317,
    stream_out_vresampled_full_n,
    ap_enable_reg_pp0_iter2,
    if_dout,
    \SRL_SIG_reg[15][0]_srl16_i_1__4 ,
    cmp33_i_reg_307,
    ram_reg_bram_0_i_2__3_0,
    \out_x_reg_429_reg[11] ,
    \x_fu_96[11]_i_3_0 );
  output ap_block_pp0_stage0_01001;
  output grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_ready;
  output [1:0]D;
  output ap_enable_reg_pp0_iter2_reg;
  output [11:0]\x_fu_96_reg[11] ;
  output icmp_ln955_fu_203_p2;
  output [0:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg_reg;
  output [7:0]S;
  output [2:0]\x_fu_96_reg[11]_0 ;
  output [0:0]E;
  output [0:0]SR;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input v_vcresampler_core_U0_HwReg_width_read;
  input [2:0]Q;
  input \ap_CS_fsm_reg[2] ;
  input ap_enable_reg_pp0_iter1;
  input stream_out_hresampled_empty_n;
  input rev_reg_317;
  input stream_out_vresampled_full_n;
  input ap_enable_reg_pp0_iter2;
  input [0:0]if_dout;
  input \SRL_SIG_reg[15][0]_srl16_i_1__4 ;
  input cmp33_i_reg_307;
  input ram_reg_bram_0_i_2__3_0;
  input [11:0]\out_x_reg_429_reg[11] ;
  input [11:0]\x_fu_96[11]_i_3_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire \SRL_SIG_reg[15][0]_srl16_i_1__4 ;
  wire \ap_CS_fsm[2]_i_2__1_n_5 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__6_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__6_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cmp33_i_reg_307;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_ready;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg;
  wire [0:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg_reg;
  wire icmp_ln955_fu_203_p2;
  wire [0:0]if_dout;
  wire [11:0]\out_x_reg_429_reg[11] ;
  wire ram_reg_bram_0_i_2__3_0;
  wire ram_reg_bram_0_i_3__2_n_5;
  wire rev_reg_317;
  wire stream_out_hresampled_empty_n;
  wire stream_out_vresampled_full_n;
  wire v_vcresampler_core_U0_HwReg_width_read;
  wire [11:0]\x_fu_96[11]_i_3_0 ;
  wire \x_fu_96[11]_i_3_n_5 ;
  wire \x_fu_96[11]_i_4_n_5 ;
  wire \x_fu_96[11]_i_5_n_5 ;
  wire \x_fu_96[11]_i_6_n_5 ;
  wire \x_fu_96[11]_i_7_n_5 ;
  wire \x_fu_96[11]_i_8_n_5 ;
  wire \x_fu_96[11]_i_9_n_5 ;
  wire [11:0]\x_fu_96_reg[11] ;
  wire [2:0]\x_fu_96_reg[11]_0 ;

  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][0]_srl16_i_7__2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(if_dout),
        .I2(\SRL_SIG_reg[15][0]_srl16_i_1__4 ),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_209_p2_carry__0_i_1
       (.I0(\out_x_reg_429_reg[11] [11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(\x_fu_96_reg[11]_0 [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_209_p2_carry__0_i_2
       (.I0(\out_x_reg_429_reg[11] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(\x_fu_96_reg[11]_0 [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_209_p2_carry__0_i_3
       (.I0(\out_x_reg_429_reg[11] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(\x_fu_96_reg[11]_0 [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_209_p2_carry_i_1
       (.I0(\out_x_reg_429_reg[11] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(S[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_209_p2_carry_i_2
       (.I0(\out_x_reg_429_reg[11] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(S[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_209_p2_carry_i_3
       (.I0(\out_x_reg_429_reg[11] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(S[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_209_p2_carry_i_4
       (.I0(\out_x_reg_429_reg[11] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(S[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_209_p2_carry_i_5
       (.I0(\out_x_reg_429_reg[11] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_209_p2_carry_i_6
       (.I0(\out_x_reg_429_reg[11] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_209_p2_carry_i_7
       (.I0(\out_x_reg_429_reg[11] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_209_p2_carry_i_8
       (.I0(\out_x_reg_429_reg[11] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(v_vcresampler_core_U0_HwReg_width_read),
        .I1(\ap_CS_fsm[2]_i_2__1_n_5 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT4 #(
    .INIT(16'h0503)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(\ap_CS_fsm[2]_i_2__1_n_5 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT5 #(
    .INIT(32'h2020F020)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(ap_done_cache),
        .I1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .I2(Q[2]),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(ap_block_pp0_stage0_01001),
        .O(\ap_CS_fsm[2]_i_2__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1__6
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__6_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__2
       (.I0(ap_block_pp0_stage0_01001),
        .I1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .I2(\x_fu_96[11]_i_3_n_5 ),
        .O(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_ready));
  LUT5 #(
    .INIT(32'hDDFFDD5D)) 
    ap_loop_init_int_i_1__6
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .I3(ap_block_pp0_stage0_01001),
        .I4(ap_loop_exit_ready_pp0_iter2_reg),
        .O(ap_loop_init_int_i_1__6_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__6_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT5 #(
    .INIT(32'hFF22F222)) 
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(ap_block_pp0_stage0_01001),
        .I3(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .I4(\x_fu_96[11]_i_3_n_5 ),
        .O(\ap_CS_fsm_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln955_reg_434[0]_i_2 
       (.I0(\x_fu_96[11]_i_3_n_5 ),
        .O(icmp_ln955_fu_203_p2));
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_429[0]_i_1 
       (.I0(\out_x_reg_429_reg[11] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(\x_fu_96_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_429[10]_i_1 
       (.I0(\out_x_reg_429_reg[11] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(\x_fu_96_reg[11] [10]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_429[11]_i_1 
       (.I0(\out_x_reg_429_reg[11] [11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(\x_fu_96_reg[11] [11]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_429[1]_i_1 
       (.I0(\out_x_reg_429_reg[11] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(\x_fu_96_reg[11] [1]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_429[2]_i_1 
       (.I0(\out_x_reg_429_reg[11] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(\x_fu_96_reg[11] [2]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_429[3]_i_1 
       (.I0(\out_x_reg_429_reg[11] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(\x_fu_96_reg[11] [3]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_429[4]_i_1 
       (.I0(\out_x_reg_429_reg[11] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(\x_fu_96_reg[11] [4]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_429[5]_i_1 
       (.I0(\out_x_reg_429_reg[11] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(\x_fu_96_reg[11] [5]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_429[6]_i_1 
       (.I0(\out_x_reg_429_reg[11] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(\x_fu_96_reg[11] [6]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_429[7]_i_1 
       (.I0(\out_x_reg_429_reg[11] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(\x_fu_96_reg[11] [7]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_429[8]_i_1 
       (.I0(\out_x_reg_429_reg[11] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(\x_fu_96_reg[11] [8]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_429[9]_i_1 
       (.I0(\out_x_reg_429_reg[11] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .O(\x_fu_96_reg[11] [9]));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    ram_reg_bram_0_i_2__3
       (.I0(ram_reg_bram_0_i_3__2_n_5),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(stream_out_hresampled_empty_n),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(rev_reg_317),
        .I5(stream_out_vresampled_full_n),
        .O(ap_block_pp0_stage0_01001));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_3__2
       (.I0(cmp33_i_reg_307),
        .I1(ram_reg_bram_0_i_2__3_0),
        .O(ram_reg_bram_0_i_3__2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \x_fu_96[0]_i_1 
       (.I0(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\out_x_reg_429_reg[11] [0]),
        .O(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \x_fu_96[11]_i_1 
       (.I0(\x_fu_96[11]_i_3_n_5 ),
        .I1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .I2(ap_block_pp0_stage0_01001),
        .I3(ap_loop_init_int),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \x_fu_96[11]_i_2 
       (.I0(\x_fu_96[11]_i_3_n_5 ),
        .I1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .I2(ap_block_pp0_stage0_01001),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \x_fu_96[11]_i_3 
       (.I0(\x_fu_96[11]_i_4_n_5 ),
        .I1(\x_fu_96[11]_i_5_n_5 ),
        .I2(\x_fu_96[11]_i_6_n_5 ),
        .I3(\x_fu_96[11]_i_7_n_5 ),
        .I4(\x_fu_96[11]_i_8_n_5 ),
        .I5(\x_fu_96[11]_i_9_n_5 ),
        .O(\x_fu_96[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \x_fu_96[11]_i_4 
       (.I0(\x_fu_96[11]_i_3_0 [5]),
        .I1(\out_x_reg_429_reg[11] [5]),
        .I2(\x_fu_96[11]_i_3_0 [2]),
        .I3(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\out_x_reg_429_reg[11] [2]),
        .O(\x_fu_96[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \x_fu_96[11]_i_5 
       (.I0(\x_fu_96[11]_i_3_0 [1]),
        .I1(\out_x_reg_429_reg[11] [1]),
        .I2(\x_fu_96[11]_i_3_0 [0]),
        .I3(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\out_x_reg_429_reg[11] [0]),
        .O(\x_fu_96[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \x_fu_96[11]_i_6 
       (.I0(\x_fu_96[11]_i_3_0 [4]),
        .I1(\out_x_reg_429_reg[11] [4]),
        .I2(\x_fu_96[11]_i_3_0 [3]),
        .I3(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\out_x_reg_429_reg[11] [3]),
        .O(\x_fu_96[11]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \x_fu_96[11]_i_7 
       (.I0(\x_fu_96[11]_i_3_0 [11]),
        .I1(\out_x_reg_429_reg[11] [11]),
        .I2(\x_fu_96[11]_i_3_0 [8]),
        .I3(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\out_x_reg_429_reg[11] [8]),
        .O(\x_fu_96[11]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \x_fu_96[11]_i_8 
       (.I0(\x_fu_96[11]_i_3_0 [7]),
        .I1(\out_x_reg_429_reg[11] [7]),
        .I2(\x_fu_96[11]_i_3_0 [6]),
        .I3(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\out_x_reg_429_reg[11] [6]),
        .O(\x_fu_96[11]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \x_fu_96[11]_i_9 
       (.I0(\x_fu_96[11]_i_3_0 [10]),
        .I1(\out_x_reg_429_reg[11] [10]),
        .I2(\x_fu_96[11]_i_3_0 [9]),
        .I3(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\out_x_reg_429_reg[11] [9]),
        .O(\x_fu_96[11]_i_9_n_5 ));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_118
   (\eol_reg_177_reg[0] ,
    s_axis_video_TREADY_int_regslice,
    p_15_in,
    D,
    ap_sig_allocacmp_j_3,
    ap_loop_init_int_reg_0,
    \icmp_ln500_reg_353_reg[0] ,
    empty_n_reg,
    push,
    mOutPtr17_out,
    E,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0,
    SR,
    \ap_CS_fsm_reg[4] ,
    ap_rst_n_inv,
    ap_clk,
    \eol_reg_177_reg[0]_0 ,
    \eol_reg_177_reg[0]_1 ,
    \eol_reg_177_reg[0]_2 ,
    ap_enable_reg_pp0_iter1,
    \B_V_data_1_state_reg[0] ,
    Q,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
    ap_rst_n,
    AXIvideo2MultiPixStream_U0_ap_ready,
    s_axis_video_TVALID_int_regslice,
    stream_in_full_n,
    sof_reg_150,
    \j_fu_96_reg[11] ,
    \j_fu_96[11]_i_3_0 ,
    stream_in_empty_n,
    v_vcresampler_core_1_U0_stream_in_read,
    \mOutPtr_reg[4] ,
    icmp_ln496_fu_273_p2);
  output \eol_reg_177_reg[0] ;
  output s_axis_video_TREADY_int_regslice;
  output p_15_in;
  output [1:0]D;
  output [11:0]ap_sig_allocacmp_j_3;
  output [0:0]ap_loop_init_int_reg_0;
  output \icmp_ln500_reg_353_reg[0] ;
  output [0:0]empty_n_reg;
  output push;
  output mOutPtr17_out;
  output [0:0]E;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg;
  output [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0;
  output [0:0]SR;
  output \ap_CS_fsm_reg[4] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \eol_reg_177_reg[0]_0 ;
  input \eol_reg_177_reg[0]_1 ;
  input \eol_reg_177_reg[0]_2 ;
  input ap_enable_reg_pp0_iter1;
  input \B_V_data_1_state_reg[0] ;
  input [2:0]Q;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg;
  input ap_rst_n;
  input AXIvideo2MultiPixStream_U0_ap_ready;
  input s_axis_video_TVALID_int_regslice;
  input stream_in_full_n;
  input sof_reg_150;
  input [11:0]\j_fu_96_reg[11] ;
  input [11:0]\j_fu_96[11]_i_3_0 ;
  input stream_in_empty_n;
  input v_vcresampler_core_1_U0_stream_in_read;
  input \mOutPtr_reg[4] ;
  input icmp_ln496_fu_273_p2;

  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire \B_V_data_1_state_reg[0] ;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_condition_259__0;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_5;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_5;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:0]ap_sig_allocacmp_j_3;
  wire [0:0]empty_n_reg;
  wire \eol_reg_177_reg[0] ;
  wire \eol_reg_177_reg[0]_0 ;
  wire \eol_reg_177_reg[0]_1 ;
  wire \eol_reg_177_reg[0]_2 ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg;
  wire [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0;
  wire icmp_ln496_fu_273_p2;
  wire icmp_ln500_fu_217_p2;
  wire \icmp_ln500_reg_353_reg[0] ;
  wire \j_fu_96[11]_i_10_n_5 ;
  wire [11:0]\j_fu_96[11]_i_3_0 ;
  wire \j_fu_96[11]_i_5_n_5 ;
  wire \j_fu_96[11]_i_6_n_5 ;
  wire \j_fu_96[11]_i_7_n_5 ;
  wire \j_fu_96[11]_i_8_n_5 ;
  wire \j_fu_96[11]_i_9_n_5 ;
  wire [11:0]\j_fu_96_reg[11] ;
  wire mOutPtr17_out;
  wire \mOutPtr_reg[4] ;
  wire or_ln504_fu_229_p2__3;
  wire p_15_in;
  wire push;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_reg_150;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire v_vcresampler_core_1_U0_stream_in_read;

  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I5(p_15_in),
        .O(s_axis_video_TREADY_int_regslice));
  LUT6 #(
    .INIT(64'h8888880800000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1 
       (.I0(ap_condition_259__0),
        .I1(stream_in_full_n),
        .I2(\mOutPtr_reg[4] ),
        .I3(icmp_ln500_fu_217_p2),
        .I4(or_ln504_fu_229_p2__3),
        .I5(Q[1]),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_7 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\eol_reg_177_reg[0]_2 ),
        .O(ap_condition_259__0));
  LUT6 #(
    .INIT(64'hE4E4FFE4E4E400E4)) 
    \SRL_SIG_reg[15][0]_srl16_i_9 
       (.I0(ap_loop_init),
        .I1(\eol_reg_177_reg[0]_0 ),
        .I2(sof_reg_150),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\eol_reg_177_reg[0]_2 ),
        .I5(\eol_reg_177_reg[0]_1 ),
        .O(or_ln504_fu_229_p2__3));
  LUT6 #(
    .INIT(64'h0D00FFFF0D000D00)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(ap_done_reg1),
        .I3(Q[1]),
        .I4(AXIvideo2MultiPixStream_U0_ap_ready),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(Q[1]),
        .I1(ap_done_reg1),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I3(ap_done_cache),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(icmp_ln500_fu_217_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(ap_done_reg1));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1
       (.I0(ap_done_reg1),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hF2000200)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(icmp_ln500_fu_217_p2),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFDFDDDD)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_done_reg1),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__0_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0A08)) 
    \axi_data_fu_100[23]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_loop_init_int),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000047474477)) 
    \axi_data_fu_100[23]_i_3 
       (.I0(\eol_reg_177_reg[0]_1 ),
        .I1(ap_condition_259__0),
        .I2(sof_reg_150),
        .I3(\eol_reg_177_reg[0]_0 ),
        .I4(ap_loop_init),
        .I5(icmp_ln500_fu_217_p2),
        .O(p_15_in));
  LUT6 #(
    .INIT(64'hAAAA0C00AAAAACAA)) 
    \eol_reg_177[0]_i_1 
       (.I0(\eol_reg_177_reg[0]_0 ),
        .I1(\eol_reg_177_reg[0]_1 ),
        .I2(\eol_reg_177_reg[0]_2 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(ap_loop_init),
        .O(\eol_reg_177_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \eol_reg_177[0]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hF2F222F2)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(icmp_ln496_fu_273_p2),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I3(icmp_ln500_fu_217_p2),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln500_reg_353[0]_i_1 
       (.I0(icmp_ln500_fu_217_p2),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(\eol_reg_177_reg[0]_2 ),
        .O(\icmp_ln500_reg_353_reg[0] ));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry__0_i_1
       (.I0(\j_fu_96_reg[11] [11]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry__0_i_2
       (.I0(\j_fu_96_reg[11] [10]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry__0_i_3
       (.I0(\j_fu_96_reg[11] [9]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry_i_1
       (.I0(\j_fu_96_reg[11] [0]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry_i_2
       (.I0(\j_fu_96_reg[11] [8]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry_i_3
       (.I0(\j_fu_96_reg[11] [7]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry_i_4
       (.I0(\j_fu_96_reg[11] [6]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry_i_5
       (.I0(\j_fu_96_reg[11] [5]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry_i_6
       (.I0(\j_fu_96_reg[11] [4]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry_i_7
       (.I0(\j_fu_96_reg[11] [3]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry_i_8
       (.I0(\j_fu_96_reg[11] [2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_223_p2_carry_i_9
       (.I0(\j_fu_96_reg[11] [1]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    \j_fu_96[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I2(\j_fu_96_reg[11] [0]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \j_fu_96[11]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(icmp_ln500_fu_217_p2),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(SR));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \j_fu_96[11]_i_10 
       (.I0(\j_fu_96_reg[11] [10]),
        .I1(\j_fu_96[11]_i_3_0 [10]),
        .I2(\j_fu_96_reg[11] [9]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\j_fu_96[11]_i_3_0 [9]),
        .O(\j_fu_96[11]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \j_fu_96[11]_i_2 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(icmp_ln500_fu_217_p2),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \j_fu_96[11]_i_3 
       (.I0(\j_fu_96[11]_i_5_n_5 ),
        .I1(\j_fu_96[11]_i_6_n_5 ),
        .I2(\j_fu_96[11]_i_7_n_5 ),
        .I3(\j_fu_96[11]_i_8_n_5 ),
        .I4(\j_fu_96[11]_i_9_n_5 ),
        .I5(\j_fu_96[11]_i_10_n_5 ),
        .O(icmp_ln500_fu_217_p2));
  LUT6 #(
    .INIT(64'h0010FFFF00100010)) 
    \j_fu_96[11]_i_4 
       (.I0(or_ln504_fu_229_p2__3),
        .I1(icmp_ln500_fu_217_p2),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I3(s_axis_video_TVALID_int_regslice),
        .I4(stream_in_full_n),
        .I5(ap_condition_259__0),
        .O(ap_block_pp0_stage0_11001__0));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \j_fu_96[11]_i_5 
       (.I0(\j_fu_96_reg[11] [5]),
        .I1(\j_fu_96[11]_i_3_0 [5]),
        .I2(\j_fu_96_reg[11] [2]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\j_fu_96[11]_i_3_0 [2]),
        .O(\j_fu_96[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \j_fu_96[11]_i_6 
       (.I0(\j_fu_96_reg[11] [1]),
        .I1(\j_fu_96[11]_i_3_0 [1]),
        .I2(\j_fu_96_reg[11] [0]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\j_fu_96[11]_i_3_0 [0]),
        .O(\j_fu_96[11]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \j_fu_96[11]_i_7 
       (.I0(\j_fu_96_reg[11] [4]),
        .I1(\j_fu_96[11]_i_3_0 [4]),
        .I2(\j_fu_96_reg[11] [3]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\j_fu_96[11]_i_3_0 [3]),
        .O(\j_fu_96[11]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \j_fu_96[11]_i_8 
       (.I0(\j_fu_96_reg[11] [11]),
        .I1(\j_fu_96[11]_i_3_0 [11]),
        .I2(\j_fu_96_reg[11] [8]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\j_fu_96[11]_i_3_0 [8]),
        .O(\j_fu_96[11]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \j_fu_96[11]_i_9 
       (.I0(\j_fu_96_reg[11] [7]),
        .I1(\j_fu_96[11]_i_3_0 [7]),
        .I2(\j_fu_96_reg[11] [6]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\j_fu_96[11]_i_3_0 [6]),
        .O(\j_fu_96[11]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[4]_i_1 
       (.I0(push),
        .I1(stream_in_empty_n),
        .I2(v_vcresampler_core_1_U0_stream_in_read),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mOutPtr[4]_i_3 
       (.I0(push),
        .I1(v_vcresampler_core_1_U0_stream_in_read),
        .I2(stream_in_empty_n),
        .O(mOutPtr17_out));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_119
   (E,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY,
    p_2_in,
    D,
    \sof_reg_83_reg[0] ,
    grp_reg_unsigned_short_s_fu_257_ap_ce,
    ap_rst_n_inv,
    ap_clk,
    axi_data_13_fu_961,
    sof_reg_83,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
    s_axis_video_TVALID_int_regslice,
    Q,
    ap_rst_n);
  output [0:0]E;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY;
  output p_2_in;
  output [1:0]D;
  output \sof_reg_83_reg[0] ;
  output grp_reg_unsigned_short_s_fu_257_ap_ce;
  input ap_rst_n_inv;
  input ap_clk;
  input axi_data_13_fu_961;
  input sof_reg_83;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg;
  input s_axis_video_TVALID_int_regslice;
  input [2:0]Q;
  input ap_rst_n;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_5;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_13_fu_961;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY;
  wire grp_reg_unsigned_short_s_fu_257_ap_ce;
  wire p_2_in;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_reg_83;
  wire \sof_reg_83_reg[0] ;

  LUT6 #(
    .INIT(64'hFFFFFFFF8CBF0000)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I2(sof_reg_83),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h0A8A0080)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[1]),
        .I1(sof_reg_83),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_done_cache),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF73FF00FF40FF00)) 
    ap_ce_reg_i_1__0
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I2(sof_reg_83),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_done_cache),
        .O(grp_reg_unsigned_short_s_fu_257_ap_ce));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    ap_done_cache_i_1__0
       (.I0(sof_reg_83),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h5DF5FDF5)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(sof_reg_83),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I4(s_axis_video_TVALID_int_regslice),
        .O(ap_loop_init_int_i_1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBAAAAAAAAAAAAAA)) 
    \axi_data_13_fu_96[23]_i_1 
       (.I0(axi_data_13_fu_961),
        .I1(sof_reg_83),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I4(s_axis_video_TVALID_int_regslice),
        .I5(Q[1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \axi_data_13_fu_96[23]_i_7 
       (.I0(sof_reg_83),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFC4)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_i_1
       (.I0(sof_reg_83),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .O(\sof_reg_83_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h80A0)) 
    \sof_reg_83[0]_i_1 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg),
        .I3(sof_reg_83),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_120
   (ap_loop_init_int_reg_0,
    \ap_CS_fsm_reg[5] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY,
    axi_data_13_fu_961,
    D,
    ap_NS_fsm1,
    \ap_CS_fsm_reg[8] ,
    \eol_reg_177_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
    s_axis_video_TVALID_int_regslice,
    Q,
    p_2_in,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY,
    ap_done_cache_reg_0,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
    ap_rst_n);
  output ap_loop_init_int_reg_0;
  output \ap_CS_fsm_reg[5] ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY;
  output axi_data_13_fu_961;
  output [1:0]D;
  output ap_NS_fsm1;
  output \ap_CS_fsm_reg[8] ;
  output \eol_reg_177_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg;
  input s_axis_video_TVALID_int_regslice;
  input [4:0]Q;
  input p_2_in;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY;
  input ap_done_cache_reg_0;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out;
  input ap_rst_n;

  wire [1:0]D;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_5;
  wire ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_5;
  wire ap_loop_init_int_reg_0;
  wire ap_phi_mux_axi_last_phi_fu_87_p40_in;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_13_fu_961;
  wire \eol_reg_177_reg[0] ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out;
  wire p_2_in;
  wire s_axis_video_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[4]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT5 #(
    .INIT(32'hFFFFF200)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I2(ap_done_reg1),
        .I3(Q[4]),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFF0D00)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I2(ap_done_reg1),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hC808)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(ap_done_cache_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .O(ap_done_reg1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_done_cache_i_1__1
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFF7FF5F5FF7F5555)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I4(ap_loop_init_int),
        .I5(ap_done_cache_reg_0),
        .O(ap_loop_init_int_i_1__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF020A02000000000)) 
    \axi_data_13_fu_96[23]_i_3 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(ap_done_cache_reg_0),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I5(Q[4]),
        .O(axi_data_13_fu_961));
  LUT4 #(
    .INIT(16'h8000)) 
    \axi_data_13_fu_96[23]_i_4 
       (.I0(Q[4]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .O(\ap_CS_fsm_reg[8] ));
  LUT6 #(
    .INIT(64'h00C0000077FFFFFF)) 
    \axi_data_13_fu_96[23]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I2(s_axis_video_TVALID_int_regslice),
        .I3(ap_phi_mux_axi_last_phi_fu_87_p40_in),
        .I4(Q[4]),
        .I5(p_2_in),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_13_fu_96[23]_i_6 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_done_cache_reg_0),
        .O(ap_phi_mux_axi_last_phi_fu_87_p40_in));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h0020A020)) 
    \axi_last_reg_84[0]_i_2 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(ap_done_cache_reg_0),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFF4070)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_i_1
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I3(ap_done_cache_reg_0),
        .I4(Q[3]),
        .O(\eol_reg_177_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \sof_reg_150[0]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg),
        .I2(ap_done_reg1),
        .I3(Q[4]),
        .O(ap_NS_fsm1));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_50
   (ap_block_pp0_stage0_01001,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_ready,
    D,
    ap_enable_reg_pp0_iter2_reg,
    \out_x_fu_90_reg[11] ,
    icmp_ln955_fu_229_p2,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg_reg,
    S,
    \out_x_fu_90_reg[11]_0 ,
    E,
    SR,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
    ap_loop_exit_ready_pp0_iter2_reg,
    \ap_CS_fsm_reg[1]_0 ,
    Q,
    \ap_CS_fsm_reg[2] ,
    ap_enable_reg_pp0_iter1,
    stream_in_empty_n,
    rev_reg_349,
    stream_in_vresampled_full_n,
    ap_enable_reg_pp0_iter2,
    bPassThru_420_In_loc_channel_dout,
    \SRL_SIG_reg[15][0]_srl16_i_1__0 ,
    cmp33_i_reg_339,
    ram_reg_bram_0_i_4_0,
    \out_x_1_reg_454_reg[11] ,
    \out_x_fu_90[11]_i_3_0 );
  output ap_block_pp0_stage0_01001;
  output grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_ready;
  output [1:0]D;
  output ap_enable_reg_pp0_iter2_reg;
  output [11:0]\out_x_fu_90_reg[11] ;
  output icmp_ln955_fu_229_p2;
  output [0:0]grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg_reg;
  output [7:0]S;
  output [2:0]\out_x_fu_90_reg[11]_0 ;
  output [0:0]E;
  output [0:0]SR;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input \ap_CS_fsm_reg[1]_0 ;
  input [2:0]Q;
  input \ap_CS_fsm_reg[2] ;
  input ap_enable_reg_pp0_iter1;
  input stream_in_empty_n;
  input rev_reg_349;
  input stream_in_vresampled_full_n;
  input ap_enable_reg_pp0_iter2;
  input bPassThru_420_In_loc_channel_dout;
  input \SRL_SIG_reg[15][0]_srl16_i_1__0 ;
  input cmp33_i_reg_339;
  input ram_reg_bram_0_i_4_0;
  input [11:0]\out_x_1_reg_454_reg[11] ;
  input [11:0]\out_x_fu_90[11]_i_3_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire \SRL_SIG_reg[15][0]_srl16_i_1__0 ;
  wire \ap_CS_fsm[2]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bPassThru_420_In_loc_channel_dout;
  wire cmp33_i_reg_339;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_ready;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg;
  wire [0:0]grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg_reg;
  wire icmp_ln955_fu_229_p2;
  wire [11:0]\out_x_1_reg_454_reg[11] ;
  wire [11:0]\out_x_fu_90[11]_i_3_0 ;
  wire \out_x_fu_90[11]_i_3_n_5 ;
  wire \out_x_fu_90[11]_i_4_n_5 ;
  wire \out_x_fu_90[11]_i_5_n_5 ;
  wire \out_x_fu_90[11]_i_6_n_5 ;
  wire \out_x_fu_90[11]_i_7_n_5 ;
  wire \out_x_fu_90[11]_i_8_n_5 ;
  wire \out_x_fu_90[11]_i_9_n_5 ;
  wire [11:0]\out_x_fu_90_reg[11] ;
  wire [2:0]\out_x_fu_90_reg[11]_0 ;
  wire ram_reg_bram_0_i_4_0;
  wire ram_reg_bram_0_i_5_n_5;
  wire rev_reg_349;
  wire stream_in_empty_n;
  wire stream_in_vresampled_full_n;

  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][0]_srl16_i_7__0 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(\SRL_SIG_reg[15][0]_srl16_i_1__0 ),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_235_p2_carry__0_i_1
       (.I0(\out_x_1_reg_454_reg[11] [11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(\out_x_fu_90_reg[11]_0 [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_235_p2_carry__0_i_2
       (.I0(\out_x_1_reg_454_reg[11] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(\out_x_fu_90_reg[11]_0 [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_235_p2_carry__0_i_3
       (.I0(\out_x_1_reg_454_reg[11] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(\out_x_fu_90_reg[11]_0 [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_235_p2_carry_i_1
       (.I0(\out_x_1_reg_454_reg[11] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(S[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_235_p2_carry_i_2
       (.I0(\out_x_1_reg_454_reg[11] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(S[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_235_p2_carry_i_3
       (.I0(\out_x_1_reg_454_reg[11] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(S[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_235_p2_carry_i_4
       (.I0(\out_x_1_reg_454_reg[11] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(S[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_235_p2_carry_i_5
       (.I0(\out_x_1_reg_454_reg[11] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_235_p2_carry_i_6
       (.I0(\out_x_1_reg_454_reg[11] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_235_p2_carry_i_7
       (.I0(\out_x_1_reg_454_reg[11] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln955_fu_235_p2_carry_i_8
       (.I0(\out_x_1_reg_454_reg[11] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT4 #(
    .INIT(16'h0053)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\ap_CS_fsm[2]_i_2_n_5 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT4 #(
    .INIT(16'h050C)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(\ap_CS_fsm[2]_i_2_n_5 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT5 #(
    .INIT(32'hB0BBFFFF)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[2]),
        .O(\ap_CS_fsm[2]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT4 #(
    .INIT(16'h5D0C)) 
    ap_done_cache_i_1__2
       (.I0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(ap_block_pp0_stage0_01001),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_block_pp0_stage0_01001),
        .I1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .I2(\out_x_fu_90[11]_i_3_n_5 ),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_ready));
  LUT5 #(
    .INIT(32'hDDDDFF5D)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(ap_block_pp0_stage0_01001),
        .O(ap_loop_init_int_i_1__2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT5 #(
    .INIT(32'hFF22F222)) 
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(ap_block_pp0_stage0_01001),
        .I3(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .I4(\out_x_fu_90[11]_i_3_n_5 ),
        .O(\ap_CS_fsm_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln955_reg_459[0]_i_1 
       (.I0(\out_x_fu_90[11]_i_3_n_5 ),
        .O(icmp_ln955_fu_229_p2));
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_1_reg_454[0]_i_1 
       (.I0(\out_x_1_reg_454_reg[11] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(\out_x_fu_90_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_1_reg_454[10]_i_1 
       (.I0(\out_x_1_reg_454_reg[11] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(\out_x_fu_90_reg[11] [10]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_1_reg_454[11]_i_1 
       (.I0(\out_x_1_reg_454_reg[11] [11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(\out_x_fu_90_reg[11] [11]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_1_reg_454[1]_i_1 
       (.I0(\out_x_1_reg_454_reg[11] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(\out_x_fu_90_reg[11] [1]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_1_reg_454[2]_i_1 
       (.I0(\out_x_1_reg_454_reg[11] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(\out_x_fu_90_reg[11] [2]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_1_reg_454[3]_i_1 
       (.I0(\out_x_1_reg_454_reg[11] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(\out_x_fu_90_reg[11] [3]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_1_reg_454[4]_i_1 
       (.I0(\out_x_1_reg_454_reg[11] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(\out_x_fu_90_reg[11] [4]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_1_reg_454[5]_i_1 
       (.I0(\out_x_1_reg_454_reg[11] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(\out_x_fu_90_reg[11] [5]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_1_reg_454[6]_i_1 
       (.I0(\out_x_1_reg_454_reg[11] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(\out_x_fu_90_reg[11] [6]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_1_reg_454[7]_i_1 
       (.I0(\out_x_1_reg_454_reg[11] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(\out_x_fu_90_reg[11] [7]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_1_reg_454[8]_i_1 
       (.I0(\out_x_1_reg_454_reg[11] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(\out_x_fu_90_reg[11] [8]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_1_reg_454[9]_i_1 
       (.I0(\out_x_1_reg_454_reg[11] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .O(\out_x_fu_90_reg[11] [9]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \out_x_fu_90[0]_i_1 
       (.I0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\out_x_1_reg_454_reg[11] [0]),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \out_x_fu_90[11]_i_1 
       (.I0(\out_x_fu_90[11]_i_3_n_5 ),
        .I1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .I2(ap_block_pp0_stage0_01001),
        .I3(ap_loop_init_int),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \out_x_fu_90[11]_i_2 
       (.I0(\out_x_fu_90[11]_i_3_n_5 ),
        .I1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .I2(ap_block_pp0_stage0_01001),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \out_x_fu_90[11]_i_3 
       (.I0(\out_x_fu_90[11]_i_4_n_5 ),
        .I1(\out_x_fu_90[11]_i_5_n_5 ),
        .I2(\out_x_fu_90[11]_i_6_n_5 ),
        .I3(\out_x_fu_90[11]_i_7_n_5 ),
        .I4(\out_x_fu_90[11]_i_8_n_5 ),
        .I5(\out_x_fu_90[11]_i_9_n_5 ),
        .O(\out_x_fu_90[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \out_x_fu_90[11]_i_4 
       (.I0(\out_x_fu_90[11]_i_3_0 [5]),
        .I1(\out_x_1_reg_454_reg[11] [5]),
        .I2(\out_x_fu_90[11]_i_3_0 [2]),
        .I3(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\out_x_1_reg_454_reg[11] [2]),
        .O(\out_x_fu_90[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \out_x_fu_90[11]_i_5 
       (.I0(\out_x_fu_90[11]_i_3_0 [1]),
        .I1(\out_x_1_reg_454_reg[11] [1]),
        .I2(\out_x_fu_90[11]_i_3_0 [0]),
        .I3(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\out_x_1_reg_454_reg[11] [0]),
        .O(\out_x_fu_90[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \out_x_fu_90[11]_i_6 
       (.I0(\out_x_fu_90[11]_i_3_0 [4]),
        .I1(\out_x_1_reg_454_reg[11] [4]),
        .I2(\out_x_fu_90[11]_i_3_0 [3]),
        .I3(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\out_x_1_reg_454_reg[11] [3]),
        .O(\out_x_fu_90[11]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \out_x_fu_90[11]_i_7 
       (.I0(\out_x_fu_90[11]_i_3_0 [11]),
        .I1(\out_x_1_reg_454_reg[11] [11]),
        .I2(\out_x_fu_90[11]_i_3_0 [8]),
        .I3(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\out_x_1_reg_454_reg[11] [8]),
        .O(\out_x_fu_90[11]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \out_x_fu_90[11]_i_8 
       (.I0(\out_x_fu_90[11]_i_3_0 [7]),
        .I1(\out_x_1_reg_454_reg[11] [7]),
        .I2(\out_x_fu_90[11]_i_3_0 [6]),
        .I3(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\out_x_1_reg_454_reg[11] [6]),
        .O(\out_x_fu_90[11]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \out_x_fu_90[11]_i_9 
       (.I0(\out_x_fu_90[11]_i_3_0 [10]),
        .I1(\out_x_1_reg_454_reg[11] [10]),
        .I2(\out_x_fu_90[11]_i_3_0 [9]),
        .I3(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\out_x_1_reg_454_reg[11] [9]),
        .O(\out_x_fu_90[11]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    ram_reg_bram_0_i_4
       (.I0(ram_reg_bram_0_i_5_n_5),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(stream_in_empty_n),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(rev_reg_349),
        .I5(stream_in_vresampled_full_n),
        .O(ap_block_pp0_stage0_01001));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_5
       (.I0(cmp33_i_reg_339),
        .I1(ram_reg_bram_0_i_4_0),
        .O(ram_reg_bram_0_i_5_n_5));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_51
   (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready,
    icmp_ln724_fu_291_p2,
    \icmp_ln732_reg_820_reg[0] ,
    E,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg,
    \cmp148_i_reg_824_reg[0] ,
    cmp148_i_reg_8240,
    D,
    \icmp_ln724_reg_810_pp0_iter1_reg_reg[0] ,
    \pixbuf_y_16_load_reg_462_reg[7] ,
    \pixbuf_y_17_load_reg_467_reg[7] ,
    \pixbuf_y_18_load_reg_472_reg[7] ,
    \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7] ,
    \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0 ,
    S,
    p_0_in,
    DI,
    ap_sig_allocacmp_x_2,
    \x_fu_138_reg[12] ,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0,
    SR,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_1,
    ap_rst_n_inv,
    ap_clk,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
    ap_loop_exit_ready_pp0_iter2_reg,
    ap_rst_n,
    icmp_ln732_reg_820,
    \pixbuf_y_2_fu_146_reg[0] ,
    ap_enable_reg_pp0_iter1,
    \pixbuf_y_3_fu_150_reg[0] ,
    ap_enable_reg_pp0_iter2,
    \cmp148_i_reg_824_reg[0]_0 ,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    cmp36727_i_reg_450,
    ap_done_reg1,
    stream_csc_empty_n,
    stream_out_hresampled_full_n,
    tmp_reg_834_pp0_iter1_reg,
    bPassThru_422_or_420_Out_loc_channel_dout,
    tmp_reg_834_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    \pixbuf_y_3_fu_150_reg[7] ,
    \pixbuf_y_3_fu_150_reg[7]_0 ,
    \pixbuf_y_4_fu_154_reg[7] ,
    \pixbuf_y_4_fu_154_reg[7]_0 ,
    \pixbuf_y_5_fu_158_reg[7] ,
    \pixbuf_y_5_fu_158_reg[7]_0 ,
    \pixbuf_y_2_fu_146_reg[7] ,
    Q,
    out,
    \icmp_ln724_reg_810_reg[0] ,
    loopWidth_reg_440,
    \icmp_ln732_reg_820_reg[0]_0 ,
    \tmp_reg_834_reg[0] );
  output grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready;
  output icmp_ln724_fu_291_p2;
  output \icmp_ln732_reg_820_reg[0] ;
  output [0:0]E;
  output [0:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg;
  output \cmp148_i_reg_824_reg[0] ;
  output cmp148_i_reg_8240;
  output [1:0]D;
  output \icmp_ln724_reg_810_pp0_iter1_reg_reg[0] ;
  output [7:0]\pixbuf_y_16_load_reg_462_reg[7] ;
  output [7:0]\pixbuf_y_17_load_reg_467_reg[7] ;
  output [7:0]\pixbuf_y_18_load_reg_472_reg[7] ;
  output [7:0]\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7] ;
  output [7:0]\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0 ;
  output [6:0]S;
  output p_0_in;
  output [5:0]DI;
  output [0:0]ap_sig_allocacmp_x_2;
  output [12:0]\x_fu_138_reg[12] ;
  output [0:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0;
  output [0:0]SR;
  output grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input ap_rst_n;
  input icmp_ln732_reg_820;
  input \pixbuf_y_2_fu_146_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input \pixbuf_y_3_fu_150_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input \cmp148_i_reg_824_reg[0]_0 ;
  input [1:0]\ap_CS_fsm_reg[4] ;
  input \ap_CS_fsm_reg[4]_0 ;
  input cmp36727_i_reg_450;
  input ap_done_reg1;
  input stream_csc_empty_n;
  input stream_out_hresampled_full_n;
  input tmp_reg_834_pp0_iter1_reg;
  input bPassThru_422_or_420_Out_loc_channel_dout;
  input tmp_reg_834_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input [7:0]\pixbuf_y_3_fu_150_reg[7] ;
  input [7:0]\pixbuf_y_3_fu_150_reg[7]_0 ;
  input [7:0]\pixbuf_y_4_fu_154_reg[7] ;
  input [7:0]\pixbuf_y_4_fu_154_reg[7]_0 ;
  input [7:0]\pixbuf_y_5_fu_158_reg[7] ;
  input [7:0]\pixbuf_y_5_fu_158_reg[7]_0 ;
  input [7:0]\pixbuf_y_2_fu_146_reg[7] ;
  input [7:0]Q;
  input [7:0]out;
  input [12:0]\icmp_ln724_reg_810_reg[0] ;
  input [12:0]loopWidth_reg_440;
  input [10:0]\icmp_ln732_reg_820_reg[0]_0 ;
  input \tmp_reg_834_reg[0] ;

  wire [1:0]D;
  wire [5:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [6:0]S;
  wire [0:0]SR;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__5_n_5;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__5_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_x_2;
  wire [12:1]ap_sig_allocacmp_x_2__0;
  wire bPassThru_422_or_420_Out_loc_channel_dout;
  wire cmp148_i_reg_8240;
  wire \cmp148_i_reg_824[0]_i_4_n_5 ;
  wire \cmp148_i_reg_824_reg[0] ;
  wire \cmp148_i_reg_824_reg[0]_0 ;
  wire cmp36727_i_reg_450;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg;
  wire [0:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg;
  wire [0:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_1;
  wire icmp_ln724_fu_291_p2;
  wire \icmp_ln724_reg_810[0]_i_11_n_5 ;
  wire \icmp_ln724_reg_810[0]_i_2_n_5 ;
  wire \icmp_ln724_reg_810[0]_i_3_n_5 ;
  wire \icmp_ln724_reg_810[0]_i_4_n_5 ;
  wire \icmp_ln724_reg_810[0]_i_5_n_5 ;
  wire \icmp_ln724_reg_810[0]_i_8_n_5 ;
  wire \icmp_ln724_reg_810[0]_i_9_n_5 ;
  wire \icmp_ln724_reg_810_pp0_iter1_reg_reg[0] ;
  wire [12:0]\icmp_ln724_reg_810_reg[0] ;
  wire icmp_ln732_reg_820;
  wire \icmp_ln732_reg_820_reg[0] ;
  wire [10:0]\icmp_ln732_reg_820_reg[0]_0 ;
  wire [12:0]loopWidth_reg_440;
  wire [7:0]out;
  wire [7:0]\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7] ;
  wire [7:0]\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0 ;
  wire p_0_in;
  wire [7:0]\pixbuf_y_16_load_reg_462_reg[7] ;
  wire [7:0]\pixbuf_y_17_load_reg_467_reg[7] ;
  wire [7:0]\pixbuf_y_18_load_reg_472_reg[7] ;
  wire \pixbuf_y_2_fu_146_reg[0] ;
  wire [7:0]\pixbuf_y_2_fu_146_reg[7] ;
  wire \pixbuf_y_3_fu_150_reg[0] ;
  wire [7:0]\pixbuf_y_3_fu_150_reg[7] ;
  wire [7:0]\pixbuf_y_3_fu_150_reg[7]_0 ;
  wire [7:0]\pixbuf_y_4_fu_154_reg[7] ;
  wire [7:0]\pixbuf_y_4_fu_154_reg[7]_0 ;
  wire [7:0]\pixbuf_y_5_fu_158_reg[7] ;
  wire [7:0]\pixbuf_y_5_fu_158_reg[7]_0 ;
  wire stream_csc_empty_n;
  wire stream_out_hresampled_full_n;
  wire \tmp_reg_834[0]_i_3_n_5 ;
  wire \tmp_reg_834[0]_i_4_n_5 ;
  wire \tmp_reg_834[0]_i_5_n_5 ;
  wire tmp_reg_834_pp0_iter1_reg;
  wire tmp_reg_834_pp0_iter2_reg;
  wire \tmp_reg_834_reg[0] ;
  wire \x_fu_138[12]_i_6_n_5 ;
  wire \x_fu_138[8]_i_4_n_5 ;
  wire \x_fu_138[8]_i_5_n_5 ;
  wire \x_fu_138[8]_i_6_n_5 ;
  wire \x_fu_138[8]_i_7_n_5 ;
  wire \x_fu_138[8]_i_9_n_5 ;
  wire [12:0]\x_fu_138_reg[12] ;
  wire \x_fu_138_reg[12]_i_3_n_10 ;
  wire \x_fu_138_reg[12]_i_3_n_11 ;
  wire \x_fu_138_reg[12]_i_3_n_12 ;
  wire \x_fu_138_reg[8]_i_1_n_10 ;
  wire \x_fu_138_reg[8]_i_1_n_11 ;
  wire \x_fu_138_reg[8]_i_1_n_12 ;
  wire \x_fu_138_reg[8]_i_1_n_5 ;
  wire \x_fu_138_reg[8]_i_1_n_6 ;
  wire \x_fu_138_reg[8]_i_1_n_7 ;
  wire \x_fu_138_reg[8]_i_1_n_8 ;
  wire \x_fu_138_reg[8]_i_1_n_9 ;
  wire [7:3]\NLW_x_fu_138_reg[12]_i_3_CO_UNCONNECTED ;
  wire [7:4]\NLW_x_fu_138_reg[12]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFBFFFB00FBFFFBFF)) 
    \SRL_SIG_reg[15][0]_srl16_i_7__1 
       (.I0(\pixbuf_y_3_fu_150_reg[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(tmp_reg_834_pp0_iter1_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .I4(tmp_reg_834_pp0_iter2_reg),
        .I5(ap_enable_reg_pp0_iter3),
        .O(\icmp_ln724_reg_810_pp0_iter1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm_reg[4] [0]),
        .I1(\icmp_ln732_reg_820_reg[0] ),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[4] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(\ap_CS_fsm_reg[4]_0 ),
        .I1(cmp36727_i_reg_450),
        .I2(ap_done_reg1),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[4] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__5
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I1(\icmp_ln732_reg_820_reg[0] ),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__5_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__1
       (.I0(icmp_ln724_fu_291_p2),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(\icmp_ln732_reg_820_reg[0] ),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready));
  LUT5 #(
    .INIT(32'hFFBF33BB)) 
    ap_loop_init_int_i_1__5
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_rst_n),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I3(\icmp_ln732_reg_820_reg[0] ),
        .I4(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__5_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__5_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000C0000AAAAAAAA)) 
    \cmp148_i_reg_824[0]_i_1 
       (.I0(\cmp148_i_reg_824_reg[0]_0 ),
        .I1(\tmp_reg_834[0]_i_3_n_5 ),
        .I2(ap_sig_allocacmp_x_2__0[1]),
        .I3(ap_sig_allocacmp_x_2__0[5]),
        .I4(\cmp148_i_reg_824[0]_i_4_n_5 ),
        .I5(cmp148_i_reg_8240),
        .O(\cmp148_i_reg_824_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \cmp148_i_reg_824[0]_i_2 
       (.I0(\icmp_ln724_reg_810_reg[0] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(ap_sig_allocacmp_x_2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \cmp148_i_reg_824[0]_i_3 
       (.I0(\icmp_ln724_reg_810_reg[0] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(ap_sig_allocacmp_x_2__0[5]));
  LUT6 #(
    .INIT(64'hFF000000FF010101)) 
    \cmp148_i_reg_824[0]_i_4 
       (.I0(\icmp_ln724_reg_810_reg[0] [0]),
        .I1(\icmp_ln724_reg_810_reg[0] [2]),
        .I2(\icmp_ln724_reg_810_reg[0] [3]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I5(\icmp_ln724_reg_810_reg[0] [12]),
        .O(\cmp148_i_reg_824[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT4 #(
    .INIT(16'hFFC4)) 
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_i_1
       (.I0(icmp_ln724_fu_291_p2),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(\icmp_ln732_reg_820_reg[0] ),
        .I3(\ap_CS_fsm_reg[4] [0]),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_1));
  LUT6 #(
    .INIT(64'h000000000000002D)) 
    \icmp_ln724_reg_810[0]_i_1 
       (.I0(\icmp_ln724_reg_810_reg[0] [12]),
        .I1(\icmp_ln724_reg_810[0]_i_2_n_5 ),
        .I2(loopWidth_reg_440[12]),
        .I3(\icmp_ln724_reg_810[0]_i_3_n_5 ),
        .I4(\icmp_ln724_reg_810[0]_i_4_n_5 ),
        .I5(\icmp_ln724_reg_810[0]_i_5_n_5 ),
        .O(icmp_ln724_fu_291_p2));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \icmp_ln724_reg_810[0]_i_10 
       (.I0(\icmp_ln724_reg_810_reg[0] [11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(ap_sig_allocacmp_x_2__0[11]));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln724_reg_810[0]_i_11 
       (.I0(\icmp_ln724_reg_810_reg[0] [8]),
        .I1(loopWidth_reg_440[8]),
        .I2(\icmp_ln724_reg_810_reg[0] [7]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I5(loopWidth_reg_440[7]),
        .O(\icmp_ln724_reg_810[0]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \icmp_ln724_reg_810[0]_i_12 
       (.I0(\icmp_ln724_reg_810_reg[0] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(ap_sig_allocacmp_x_2__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln724_reg_810[0]_i_2 
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\icmp_ln724_reg_810[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln724_reg_810[0]_i_3 
       (.I0(ap_sig_allocacmp_x_2__0[3]),
        .I1(loopWidth_reg_440[3]),
        .I2(loopWidth_reg_440[4]),
        .I3(ap_sig_allocacmp_x_2__0[4]),
        .I4(loopWidth_reg_440[5]),
        .I5(ap_sig_allocacmp_x_2__0[5]),
        .O(\icmp_ln724_reg_810[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFBFEEFEFFFFFEBEE)) 
    \icmp_ln724_reg_810[0]_i_4 
       (.I0(\icmp_ln724_reg_810[0]_i_8_n_5 ),
        .I1(loopWidth_reg_440[1]),
        .I2(\icmp_ln724_reg_810[0]_i_2_n_5 ),
        .I3(\icmp_ln724_reg_810_reg[0] [1]),
        .I4(loopWidth_reg_440[2]),
        .I5(\icmp_ln724_reg_810_reg[0] [2]),
        .O(\icmp_ln724_reg_810[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFBEFFFFFFFFFFBE)) 
    \icmp_ln724_reg_810[0]_i_5 
       (.I0(\icmp_ln724_reg_810[0]_i_9_n_5 ),
        .I1(loopWidth_reg_440[11]),
        .I2(ap_sig_allocacmp_x_2__0[11]),
        .I3(\icmp_ln724_reg_810[0]_i_11_n_5 ),
        .I4(loopWidth_reg_440[6]),
        .I5(ap_sig_allocacmp_x_2__0[6]),
        .O(\icmp_ln724_reg_810[0]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \icmp_ln724_reg_810[0]_i_6 
       (.I0(\icmp_ln724_reg_810_reg[0] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(ap_sig_allocacmp_x_2__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \icmp_ln724_reg_810[0]_i_7 
       (.I0(\icmp_ln724_reg_810_reg[0] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(ap_sig_allocacmp_x_2__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT4 #(
    .INIT(16'h95AA)) 
    \icmp_ln724_reg_810[0]_i_8 
       (.I0(loopWidth_reg_440[0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln724_reg_810_reg[0] [0]),
        .O(\icmp_ln724_reg_810[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln724_reg_810[0]_i_9 
       (.I0(\icmp_ln724_reg_810_reg[0] [9]),
        .I1(loopWidth_reg_440[9]),
        .I2(\icmp_ln724_reg_810_reg[0] [10]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I5(loopWidth_reg_440[10]),
        .O(\icmp_ln724_reg_810[0]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln732_fu_317_p2_carry_i_1
       (.I0(\icmp_ln732_reg_820_reg[0]_0 [10]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln724_reg_810_reg[0] [11]),
        .I4(\icmp_ln732_reg_820_reg[0]_0 [9]),
        .I5(\icmp_ln724_reg_810_reg[0] [10]),
        .O(DI[5]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln732_fu_317_p2_carry_i_10
       (.I0(\icmp_ln724_reg_810_reg[0] [7]),
        .I1(\icmp_ln732_reg_820_reg[0]_0 [6]),
        .I2(\icmp_ln724_reg_810_reg[0] [6]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I5(\icmp_ln732_reg_820_reg[0]_0 [5]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln732_fu_317_p2_carry_i_11
       (.I0(\icmp_ln724_reg_810_reg[0] [5]),
        .I1(\icmp_ln732_reg_820_reg[0]_0 [4]),
        .I2(\icmp_ln724_reg_810_reg[0] [4]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I5(\icmp_ln732_reg_820_reg[0]_0 [3]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln732_fu_317_p2_carry_i_12
       (.I0(\icmp_ln724_reg_810_reg[0] [3]),
        .I1(\icmp_ln732_reg_820_reg[0]_0 [2]),
        .I2(\icmp_ln724_reg_810_reg[0] [2]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I5(\icmp_ln732_reg_820_reg[0]_0 [1]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln732_fu_317_p2_carry_i_13
       (.I0(\icmp_ln724_reg_810_reg[0] [0]),
        .I1(loopWidth_reg_440[0]),
        .I2(\icmp_ln724_reg_810_reg[0] [1]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I5(\icmp_ln732_reg_820_reg[0]_0 [0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln732_fu_317_p2_carry_i_2
       (.I0(\icmp_ln732_reg_820_reg[0]_0 [8]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln724_reg_810_reg[0] [9]),
        .I4(\icmp_ln732_reg_820_reg[0]_0 [7]),
        .I5(\icmp_ln724_reg_810_reg[0] [8]),
        .O(DI[4]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln732_fu_317_p2_carry_i_3
       (.I0(\icmp_ln732_reg_820_reg[0]_0 [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln724_reg_810_reg[0] [7]),
        .I4(\icmp_ln732_reg_820_reg[0]_0 [5]),
        .I5(\icmp_ln724_reg_810_reg[0] [6]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln732_fu_317_p2_carry_i_4
       (.I0(\icmp_ln732_reg_820_reg[0]_0 [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln724_reg_810_reg[0] [5]),
        .I4(\icmp_ln732_reg_820_reg[0]_0 [3]),
        .I5(\icmp_ln724_reg_810_reg[0] [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln732_fu_317_p2_carry_i_5
       (.I0(\icmp_ln732_reg_820_reg[0]_0 [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln724_reg_810_reg[0] [3]),
        .I4(\icmp_ln732_reg_820_reg[0]_0 [1]),
        .I5(\icmp_ln724_reg_810_reg[0] [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln732_fu_317_p2_carry_i_6
       (.I0(\icmp_ln732_reg_820_reg[0]_0 [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln724_reg_810_reg[0] [1]),
        .I4(loopWidth_reg_440[0]),
        .I5(\icmp_ln724_reg_810_reg[0] [0]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln732_fu_317_p2_carry_i_7
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln724_reg_810_reg[0] [12]),
        .O(S[6]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln732_fu_317_p2_carry_i_8
       (.I0(\icmp_ln724_reg_810_reg[0] [11]),
        .I1(\icmp_ln732_reg_820_reg[0]_0 [10]),
        .I2(\icmp_ln724_reg_810_reg[0] [10]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I5(\icmp_ln732_reg_820_reg[0]_0 [9]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln732_fu_317_p2_carry_i_9
       (.I0(\icmp_ln724_reg_810_reg[0] [9]),
        .I1(\icmp_ln732_reg_820_reg[0]_0 [8]),
        .I2(\icmp_ln724_reg_810_reg[0] [8]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I5(\icmp_ln732_reg_820_reg[0]_0 [7]),
        .O(S[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \odd_col_reg_814[0]_i_1 
       (.I0(\icmp_ln724_reg_810_reg[0] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(ap_sig_allocacmp_x_2));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_142[0]_i_1 
       (.I0(\pixbuf_y_2_fu_146_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_142[1]_i_1 
       (.I0(\pixbuf_y_2_fu_146_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[1]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_142[2]_i_1 
       (.I0(\pixbuf_y_2_fu_146_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[2]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_142[3]_i_1 
       (.I0(\pixbuf_y_2_fu_146_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[3]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_142[4]_i_1 
       (.I0(\pixbuf_y_2_fu_146_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[4]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_142[5]_i_1 
       (.I0(\pixbuf_y_2_fu_146_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[5]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_142[6]_i_1 
       (.I0(\pixbuf_y_2_fu_146_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[6]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT5 #(
    .INIT(32'h40554040)) 
    \pixbuf_y_1_fu_142[7]_i_1 
       (.I0(\icmp_ln732_reg_820_reg[0] ),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_3_fu_150_reg[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_142[7]_i_2 
       (.I0(\pixbuf_y_2_fu_146_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[7]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_146[0]_i_1 
       (.I0(\pixbuf_y_2_fu_146_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[0]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_146[1]_i_1 
       (.I0(\pixbuf_y_2_fu_146_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[1]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_146[2]_i_1 
       (.I0(\pixbuf_y_2_fu_146_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[2]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_146[3]_i_1 
       (.I0(\pixbuf_y_2_fu_146_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[3]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_146[4]_i_1 
       (.I0(\pixbuf_y_2_fu_146_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[4]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_146[5]_i_1 
       (.I0(\pixbuf_y_2_fu_146_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[5]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_146[6]_i_1 
       (.I0(\pixbuf_y_2_fu_146_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[6]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h4040554040404040)) 
    \pixbuf_y_2_fu_146[7]_i_1 
       (.I0(\icmp_ln732_reg_820_reg[0] ),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln732_reg_820),
        .I4(\pixbuf_y_2_fu_146_reg[0] ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_146[7]_i_2 
       (.I0(\pixbuf_y_2_fu_146_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[7]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_150[0]_i_1 
       (.I0(\pixbuf_y_3_fu_150_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_3_fu_150_reg[7]_0 [0]),
        .O(\pixbuf_y_16_load_reg_462_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_150[1]_i_1 
       (.I0(\pixbuf_y_3_fu_150_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_3_fu_150_reg[7]_0 [1]),
        .O(\pixbuf_y_16_load_reg_462_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_150[2]_i_1 
       (.I0(\pixbuf_y_3_fu_150_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_3_fu_150_reg[7]_0 [2]),
        .O(\pixbuf_y_16_load_reg_462_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_150[3]_i_1 
       (.I0(\pixbuf_y_3_fu_150_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_3_fu_150_reg[7]_0 [3]),
        .O(\pixbuf_y_16_load_reg_462_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_150[4]_i_1 
       (.I0(\pixbuf_y_3_fu_150_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_3_fu_150_reg[7]_0 [4]),
        .O(\pixbuf_y_16_load_reg_462_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_150[5]_i_1 
       (.I0(\pixbuf_y_3_fu_150_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_3_fu_150_reg[7]_0 [5]),
        .O(\pixbuf_y_16_load_reg_462_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_150[6]_i_1 
       (.I0(\pixbuf_y_3_fu_150_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_3_fu_150_reg[7]_0 [6]),
        .O(\pixbuf_y_16_load_reg_462_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_150[7]_i_1 
       (.I0(\pixbuf_y_3_fu_150_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_3_fu_150_reg[7]_0 [7]),
        .O(\pixbuf_y_16_load_reg_462_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_4_fu_154[0]_i_1 
       (.I0(\pixbuf_y_4_fu_154_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_4_fu_154_reg[7]_0 [0]),
        .O(\pixbuf_y_17_load_reg_467_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_4_fu_154[1]_i_1 
       (.I0(\pixbuf_y_4_fu_154_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_4_fu_154_reg[7]_0 [1]),
        .O(\pixbuf_y_17_load_reg_467_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_4_fu_154[2]_i_1 
       (.I0(\pixbuf_y_4_fu_154_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_4_fu_154_reg[7]_0 [2]),
        .O(\pixbuf_y_17_load_reg_467_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_4_fu_154[3]_i_1 
       (.I0(\pixbuf_y_4_fu_154_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_4_fu_154_reg[7]_0 [3]),
        .O(\pixbuf_y_17_load_reg_467_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_4_fu_154[4]_i_1 
       (.I0(\pixbuf_y_4_fu_154_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_4_fu_154_reg[7]_0 [4]),
        .O(\pixbuf_y_17_load_reg_467_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_4_fu_154[5]_i_1 
       (.I0(\pixbuf_y_4_fu_154_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_4_fu_154_reg[7]_0 [5]),
        .O(\pixbuf_y_17_load_reg_467_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_4_fu_154[6]_i_1 
       (.I0(\pixbuf_y_4_fu_154_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_4_fu_154_reg[7]_0 [6]),
        .O(\pixbuf_y_17_load_reg_467_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_4_fu_154[7]_i_1 
       (.I0(\pixbuf_y_4_fu_154_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_4_fu_154_reg[7]_0 [7]),
        .O(\pixbuf_y_17_load_reg_467_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_158[0]_i_1 
       (.I0(\pixbuf_y_5_fu_158_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_5_fu_158_reg[7]_0 [0]),
        .O(\pixbuf_y_18_load_reg_472_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_158[1]_i_1 
       (.I0(\pixbuf_y_5_fu_158_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_5_fu_158_reg[7]_0 [1]),
        .O(\pixbuf_y_18_load_reg_472_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_158[2]_i_1 
       (.I0(\pixbuf_y_5_fu_158_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_5_fu_158_reg[7]_0 [2]),
        .O(\pixbuf_y_18_load_reg_472_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_158[3]_i_1 
       (.I0(\pixbuf_y_5_fu_158_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_5_fu_158_reg[7]_0 [3]),
        .O(\pixbuf_y_18_load_reg_472_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_158[4]_i_1 
       (.I0(\pixbuf_y_5_fu_158_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_5_fu_158_reg[7]_0 [4]),
        .O(\pixbuf_y_18_load_reg_472_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_158[5]_i_1 
       (.I0(\pixbuf_y_5_fu_158_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_5_fu_158_reg[7]_0 [5]),
        .O(\pixbuf_y_18_load_reg_472_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_158[6]_i_1 
       (.I0(\pixbuf_y_5_fu_158_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_5_fu_158_reg[7]_0 [6]),
        .O(\pixbuf_y_18_load_reg_472_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_158[7]_i_1 
       (.I0(\pixbuf_y_5_fu_158_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_5_fu_158_reg[7]_0 [7]),
        .O(\pixbuf_y_18_load_reg_472_reg[7] [7]));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_reg_834[0]_i_1 
       (.I0(\icmp_ln732_reg_820_reg[0] ),
        .I1(icmp_ln724_fu_291_p2),
        .O(cmp148_i_reg_8240));
  LUT6 #(
    .INIT(64'h2200000022020202)) 
    \tmp_reg_834[0]_i_2 
       (.I0(\tmp_reg_834[0]_i_3_n_5 ),
        .I1(\tmp_reg_834[0]_i_4_n_5 ),
        .I2(\icmp_ln724_reg_810_reg[0] [12]),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln724_reg_810_reg[0] [3]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h00000000C0C0C0D5)) 
    \tmp_reg_834[0]_i_3 
       (.I0(\icmp_ln724_reg_810_reg[0] [9]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln724_reg_810_reg[0] [10]),
        .I4(\icmp_ln724_reg_810_reg[0] [8]),
        .I5(\tmp_reg_834[0]_i_5_n_5 ),
        .O(\tmp_reg_834[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0F0FFFEFFFEFFFEF)) 
    \tmp_reg_834[0]_i_4 
       (.I0(\icmp_ln724_reg_810_reg[0] [5]),
        .I1(\icmp_ln724_reg_810_reg[0] [1]),
        .I2(\tmp_reg_834_reg[0] ),
        .I3(\icmp_ln724_reg_810_reg[0] [2]),
        .I4(ap_loop_init_int),
        .I5(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(\tmp_reg_834[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \tmp_reg_834[0]_i_5 
       (.I0(\icmp_ln724_reg_810_reg[0] [6]),
        .I1(\icmp_ln724_reg_810_reg[0] [7]),
        .I2(\icmp_ln724_reg_810_reg[0] [11]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I5(\icmp_ln724_reg_810_reg[0] [4]),
        .O(\tmp_reg_834[0]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_138[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\icmp_ln724_reg_810_reg[0] [0]),
        .O(\x_fu_138_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \x_fu_138[12]_i_1 
       (.I0(icmp_ln724_fu_291_p2),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .I2(\icmp_ln732_reg_820_reg[0] ),
        .I3(ap_loop_init_int),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \x_fu_138[12]_i_2 
       (.I0(cmp148_i_reg_8240),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'h002000200020FFFF)) 
    \x_fu_138[12]_i_4 
       (.I0(icmp_ln732_reg_820),
        .I1(\pixbuf_y_2_fu_146_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_csc_empty_n),
        .I4(\icmp_ln724_reg_810_pp0_iter1_reg_reg[0] ),
        .I5(stream_out_hresampled_full_n),
        .O(\icmp_ln732_reg_820_reg[0] ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[12]_i_5 
       (.I0(\icmp_ln724_reg_810_reg[0] [12]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(ap_sig_allocacmp_x_2__0[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[12]_i_6 
       (.I0(\icmp_ln724_reg_810_reg[0] [11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(\x_fu_138[12]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[12]_i_7 
       (.I0(\icmp_ln724_reg_810_reg[0] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(ap_sig_allocacmp_x_2__0[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[12]_i_8 
       (.I0(\icmp_ln724_reg_810_reg[0] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(ap_sig_allocacmp_x_2__0[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[8]_i_2 
       (.I0(\icmp_ln724_reg_810_reg[0] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(ap_sig_allocacmp_x_2__0[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[8]_i_3 
       (.I0(\icmp_ln724_reg_810_reg[0] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(ap_sig_allocacmp_x_2__0[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[8]_i_4 
       (.I0(\icmp_ln724_reg_810_reg[0] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(\x_fu_138[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[8]_i_5 
       (.I0(\icmp_ln724_reg_810_reg[0] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(\x_fu_138[8]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[8]_i_6 
       (.I0(\icmp_ln724_reg_810_reg[0] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(\x_fu_138[8]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[8]_i_7 
       (.I0(\icmp_ln724_reg_810_reg[0] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(\x_fu_138[8]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[8]_i_8 
       (.I0(\icmp_ln724_reg_810_reg[0] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(ap_sig_allocacmp_x_2__0[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_138[8]_i_9 
       (.I0(\icmp_ln724_reg_810_reg[0] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .O(\x_fu_138[8]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_fu_138_reg[12]_i_3 
       (.CI(\x_fu_138_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_x_fu_138_reg[12]_i_3_CO_UNCONNECTED [7:3],\x_fu_138_reg[12]_i_3_n_10 ,\x_fu_138_reg[12]_i_3_n_11 ,\x_fu_138_reg[12]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_fu_138_reg[12]_i_3_O_UNCONNECTED [7:4],\x_fu_138_reg[12] [12:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,ap_sig_allocacmp_x_2__0[12],\x_fu_138[12]_i_6_n_5 ,ap_sig_allocacmp_x_2__0[10:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_fu_138_reg[8]_i_1 
       (.CI(ap_sig_allocacmp_x_2),
        .CI_TOP(1'b0),
        .CO({\x_fu_138_reg[8]_i_1_n_5 ,\x_fu_138_reg[8]_i_1_n_6 ,\x_fu_138_reg[8]_i_1_n_7 ,\x_fu_138_reg[8]_i_1_n_8 ,\x_fu_138_reg[8]_i_1_n_9 ,\x_fu_138_reg[8]_i_1_n_10 ,\x_fu_138_reg[8]_i_1_n_11 ,\x_fu_138_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_138_reg[12] [8:1]),
        .S({ap_sig_allocacmp_x_2__0[8:7],\x_fu_138[8]_i_4_n_5 ,\x_fu_138[8]_i_5_n_5 ,\x_fu_138[8]_i_6_n_5 ,\x_fu_138[8]_i_7_n_5 ,ap_sig_allocacmp_x_2__0[2],\x_fu_138[8]_i_9_n_5 }));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_52
   (D,
    ap_sig_allocacmp_x_3,
    E,
    ap_block_pp0_stage0_subdone,
    \cmp36727_i_reg_426_reg[0] ,
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg,
    icmp_ln724_fu_257_p2,
    SR,
    \cmp150_i_reg_793_reg[0] ,
    cmp150_i_reg_7930,
    ap_enable_reg_pp0_iter1_reg,
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg_0,
    \pixbuf_y_2_load_reg_438_reg[7] ,
    \pixbuf_y_3_load_reg_443_reg[7] ,
    \pixbuf_y_4_load_reg_448_reg[7] ,
    \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7] ,
    \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0 ,
    S,
    DI,
    \select_ln685_reg_416_reg[2] ,
    \select_ln685_reg_416_reg[2]_0 ,
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n_inv,
    ap_clk,
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
    ap_enable_reg_pp0_iter2,
    \pixbuf_y_7_fu_130_reg[0] ,
    ap_loop_exit_ready_pp0_iter2_reg,
    ap_rst_n,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    cmp36727_i_reg_426,
    ap_done_reg1,
    \cmp150_i_reg_793_reg[0]_0 ,
    tmp_reg_803_pp0_iter1_reg,
    \odd_col_reg_783_reg[0] ,
    stream_in_hresampled_full_n,
    stream_in_vresampled_empty_n,
    ap_enable_reg_pp0_iter1,
    icmp_ln732_reg_789,
    \pixbuf_y_10_fu_126_reg[0] ,
    \pixbuf_y_7_fu_130_reg[7] ,
    \pixbuf_y_7_fu_130_reg[7]_0 ,
    \pixbuf_y_8_fu_134_reg[7] ,
    \pixbuf_y_8_fu_134_reg[7]_0 ,
    \pixbuf_y_9_fu_138_reg[7] ,
    \pixbuf_y_9_fu_138_reg[7]_0 ,
    \pixbuf_y_10_fu_126_reg[7] ,
    Q,
    out,
    \icmp_ln724_reg_767_reg[0] ,
    \icmp_ln724_reg_767_reg[0]_0 ,
    \icmp_ln732_reg_789_reg[0] ,
    select_ln685_reg_416);
  output [12:0]D;
  output [0:0]ap_sig_allocacmp_x_3;
  output [0:0]E;
  output ap_block_pp0_stage0_subdone;
  output [1:0]\cmp36727_i_reg_426_reg[0] ;
  output [0:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg;
  output icmp_ln724_fu_257_p2;
  output [0:0]SR;
  output \cmp150_i_reg_793_reg[0] ;
  output cmp150_i_reg_7930;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg_0;
  output [7:0]\pixbuf_y_2_load_reg_438_reg[7] ;
  output [7:0]\pixbuf_y_3_load_reg_443_reg[7] ;
  output [7:0]\pixbuf_y_4_load_reg_448_reg[7] ;
  output [7:0]\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7] ;
  output [7:0]\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0 ;
  output [6:0]S;
  output [5:0]DI;
  output \select_ln685_reg_416_reg[2] ;
  output \select_ln685_reg_416_reg[2]_0 ;
  output grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready;
  output \ap_CS_fsm_reg[2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg;
  input ap_enable_reg_pp0_iter2;
  input \pixbuf_y_7_fu_130_reg[0] ;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input ap_rst_n;
  input [1:0]\ap_CS_fsm_reg[4] ;
  input \ap_CS_fsm_reg[4]_0 ;
  input cmp36727_i_reg_426;
  input ap_done_reg1;
  input \cmp150_i_reg_793_reg[0]_0 ;
  input tmp_reg_803_pp0_iter1_reg;
  input \odd_col_reg_783_reg[0] ;
  input stream_in_hresampled_full_n;
  input stream_in_vresampled_empty_n;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln732_reg_789;
  input \pixbuf_y_10_fu_126_reg[0] ;
  input [7:0]\pixbuf_y_7_fu_130_reg[7] ;
  input [7:0]\pixbuf_y_7_fu_130_reg[7]_0 ;
  input [7:0]\pixbuf_y_8_fu_134_reg[7] ;
  input [7:0]\pixbuf_y_8_fu_134_reg[7]_0 ;
  input [7:0]\pixbuf_y_9_fu_138_reg[7] ;
  input [7:0]\pixbuf_y_9_fu_138_reg[7]_0 ;
  input [7:0]\pixbuf_y_10_fu_126_reg[7] ;
  input [7:0]Q;
  input [7:0]out;
  input [12:0]\icmp_ln724_reg_767_reg[0] ;
  input [12:0]\icmp_ln724_reg_767_reg[0]_0 ;
  input [11:0]\icmp_ln732_reg_789_reg[0] ;
  input [0:0]select_ln685_reg_416;

  wire [12:0]D;
  wire [5:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [6:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[2] ;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_5;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_x_3;
  wire [12:1]ap_sig_allocacmp_x_3__0;
  wire cmp150_i_reg_7930;
  wire \cmp150_i_reg_793[0]_i_2_n_5 ;
  wire \cmp150_i_reg_793_reg[0] ;
  wire \cmp150_i_reg_793_reg[0]_0 ;
  wire cmp36727_i_reg_426;
  wire [1:0]\cmp36727_i_reg_426_reg[0] ;
  wire grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready;
  wire grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg;
  wire [0:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg;
  wire [0:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg_0;
  wire icmp_ln724_fu_257_p2;
  wire \icmp_ln724_reg_767[0]_i_3_n_5 ;
  wire \icmp_ln724_reg_767[0]_i_4_n_5 ;
  wire \icmp_ln724_reg_767[0]_i_5_n_5 ;
  wire \icmp_ln724_reg_767[0]_i_6_n_5 ;
  wire \icmp_ln724_reg_767[0]_i_7_n_5 ;
  wire \icmp_ln724_reg_767[0]_i_8_n_5 ;
  wire \icmp_ln724_reg_767[0]_i_9_n_5 ;
  wire [12:0]\icmp_ln724_reg_767_reg[0] ;
  wire [12:0]\icmp_ln724_reg_767_reg[0]_0 ;
  wire icmp_ln732_reg_789;
  wire [11:0]\icmp_ln732_reg_789_reg[0] ;
  wire \odd_col_reg_783_reg[0] ;
  wire [7:0]out;
  wire [7:0]\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7] ;
  wire [7:0]\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0 ;
  wire \pixbuf_y_10_fu_126_reg[0] ;
  wire [7:0]\pixbuf_y_10_fu_126_reg[7] ;
  wire [7:0]\pixbuf_y_2_load_reg_438_reg[7] ;
  wire [7:0]\pixbuf_y_3_load_reg_443_reg[7] ;
  wire [7:0]\pixbuf_y_4_load_reg_448_reg[7] ;
  wire \pixbuf_y_7_fu_130_reg[0] ;
  wire [7:0]\pixbuf_y_7_fu_130_reg[7] ;
  wire [7:0]\pixbuf_y_7_fu_130_reg[7]_0 ;
  wire [7:0]\pixbuf_y_8_fu_134_reg[7] ;
  wire [7:0]\pixbuf_y_8_fu_134_reg[7]_0 ;
  wire [7:0]\pixbuf_y_9_fu_138_reg[7] ;
  wire [7:0]\pixbuf_y_9_fu_138_reg[7]_0 ;
  wire [0:0]select_ln685_reg_416;
  wire \select_ln685_reg_416_reg[2] ;
  wire \select_ln685_reg_416_reg[2]_0 ;
  wire stream_in_hresampled_full_n;
  wire stream_in_vresampled_empty_n;
  wire \tmp_reg_803[0]_i_2_n_5 ;
  wire \tmp_reg_803[0]_i_3_n_5 ;
  wire \tmp_reg_803[0]_i_4_n_5 ;
  wire tmp_reg_803_pp0_iter1_reg;
  wire \x_fu_118_reg[12]_i_3_n_10 ;
  wire \x_fu_118_reg[12]_i_3_n_11 ;
  wire \x_fu_118_reg[12]_i_3_n_12 ;
  wire \x_fu_118_reg[8]_i_1_n_10 ;
  wire \x_fu_118_reg[8]_i_1_n_11 ;
  wire \x_fu_118_reg[8]_i_1_n_12 ;
  wire \x_fu_118_reg[8]_i_1_n_5 ;
  wire \x_fu_118_reg[8]_i_1_n_6 ;
  wire \x_fu_118_reg[8]_i_1_n_7 ;
  wire \x_fu_118_reg[8]_i_1_n_8 ;
  wire \x_fu_118_reg[8]_i_1_n_9 ;
  wire [7:3]\NLW_x_fu_118_reg[12]_i_3_CO_UNCONNECTED ;
  wire [7:4]\NLW_x_fu_118_reg[12]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hBFAABFBFAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\ap_CS_fsm_reg[4] [0]),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[4] [1]),
        .O(\cmp36727_i_reg_426_reg[0] [0]));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(\ap_CS_fsm_reg[4]_0 ),
        .I1(cmp36727_i_reg_426),
        .I2(ap_done_reg1),
        .I3(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[4] [1]),
        .O(\cmp36727_i_reg_426_reg[0] [1]));
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1__3
       (.I0(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(icmp_ln724_fu_257_p2),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .O(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready));
  LUT5 #(
    .INIT(32'hBBF3FBF3)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .O(ap_loop_init_int_i_1__3_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C00AAAA)) 
    \cmp150_i_reg_793[0]_i_1 
       (.I0(\cmp150_i_reg_793_reg[0]_0 ),
        .I1(\tmp_reg_803[0]_i_2_n_5 ),
        .I2(\tmp_reg_803[0]_i_3_n_5 ),
        .I3(\cmp150_i_reg_793[0]_i_2_n_5 ),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(icmp_ln724_fu_257_p2),
        .O(\cmp150_i_reg_793_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000200020002)) 
    \cmp150_i_reg_793[0]_i_2 
       (.I0(\icmp_ln724_reg_767_reg[0]_0 [0]),
        .I1(\icmp_ln724_reg_767_reg[0]_0 [1]),
        .I2(\icmp_ln724_reg_767_reg[0]_0 [12]),
        .I3(\icmp_ln724_reg_767_reg[0]_0 [2]),
        .I4(ap_loop_init_int),
        .I5(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .O(\cmp150_i_reg_793[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[4] [0]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(icmp_ln724_fu_257_p2),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB0BBBB)) 
    \icmp_ln724_reg_767[0]_i_1 
       (.I0(stream_in_vresampled_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(stream_in_hresampled_full_n),
        .I3(\pixbuf_y_7_fu_130_reg[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(tmp_reg_803_pp0_iter1_reg),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h0004040000040004)) 
    \icmp_ln724_reg_767[0]_i_2 
       (.I0(\icmp_ln724_reg_767[0]_i_3_n_5 ),
        .I1(\icmp_ln724_reg_767[0]_i_4_n_5 ),
        .I2(\icmp_ln724_reg_767[0]_i_5_n_5 ),
        .I3(\icmp_ln724_reg_767_reg[0] [12]),
        .I4(\icmp_ln724_reg_767[0]_i_6_n_5 ),
        .I5(\icmp_ln724_reg_767_reg[0]_0 [12]),
        .O(icmp_ln724_fu_257_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \icmp_ln724_reg_767[0]_i_3 
       (.I0(\icmp_ln724_reg_767_reg[0] [0]),
        .I1(\icmp_ln724_reg_767[0]_i_6_n_5 ),
        .I2(\icmp_ln724_reg_767_reg[0]_0 [0]),
        .I3(\icmp_ln724_reg_767_reg[0] [1]),
        .I4(\icmp_ln724_reg_767_reg[0]_0 [1]),
        .I5(\icmp_ln724_reg_767[0]_i_7_n_5 ),
        .O(\icmp_ln724_reg_767[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln724_reg_767[0]_i_4 
       (.I0(\icmp_ln724_reg_767_reg[0]_0 [5]),
        .I1(\icmp_ln724_reg_767_reg[0] [5]),
        .I2(\icmp_ln724_reg_767_reg[0]_0 [2]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I5(\icmp_ln724_reg_767_reg[0] [2]),
        .O(\icmp_ln724_reg_767[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \icmp_ln724_reg_767[0]_i_5 
       (.I0(\icmp_ln724_reg_767_reg[0] [8]),
        .I1(\icmp_ln724_reg_767[0]_i_6_n_5 ),
        .I2(\icmp_ln724_reg_767_reg[0]_0 [8]),
        .I3(\icmp_ln724_reg_767_reg[0] [11]),
        .I4(\icmp_ln724_reg_767_reg[0]_0 [11]),
        .I5(\icmp_ln724_reg_767[0]_i_8_n_5 ),
        .O(\icmp_ln724_reg_767[0]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln724_reg_767[0]_i_6 
       (.I0(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\icmp_ln724_reg_767[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln724_reg_767[0]_i_7 
       (.I0(\icmp_ln724_reg_767_reg[0]_0 [3]),
        .I1(\icmp_ln724_reg_767_reg[0] [3]),
        .I2(\icmp_ln724_reg_767_reg[0]_0 [4]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I5(\icmp_ln724_reg_767_reg[0] [4]),
        .O(\icmp_ln724_reg_767[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \icmp_ln724_reg_767[0]_i_8 
       (.I0(\icmp_ln724_reg_767_reg[0] [9]),
        .I1(\icmp_ln724_reg_767[0]_i_6_n_5 ),
        .I2(\icmp_ln724_reg_767_reg[0]_0 [9]),
        .I3(\icmp_ln724_reg_767_reg[0] [10]),
        .I4(\icmp_ln724_reg_767_reg[0]_0 [10]),
        .I5(\icmp_ln724_reg_767[0]_i_9_n_5 ),
        .O(\icmp_ln724_reg_767[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln724_reg_767[0]_i_9 
       (.I0(\icmp_ln724_reg_767_reg[0]_0 [7]),
        .I1(\icmp_ln724_reg_767_reg[0] [7]),
        .I2(\icmp_ln724_reg_767_reg[0]_0 [6]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I5(\icmp_ln724_reg_767_reg[0] [6]),
        .O(\icmp_ln724_reg_767[0]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hC0EAFFFF808080AA)) 
    icmp_ln732_fu_287_p2_carry_i_1
       (.I0(\icmp_ln732_reg_789_reg[0] [10]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln724_reg_767_reg[0]_0 [10]),
        .I4(\icmp_ln724_reg_767_reg[0]_0 [11]),
        .I5(\icmp_ln732_reg_789_reg[0] [11]),
        .O(DI[5]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln732_fu_287_p2_carry_i_10
       (.I0(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln724_reg_767_reg[0]_0 [6]),
        .I3(\icmp_ln732_reg_789_reg[0] [6]),
        .I4(\icmp_ln724_reg_767_reg[0]_0 [7]),
        .I5(\icmp_ln732_reg_789_reg[0] [7]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln732_fu_287_p2_carry_i_11
       (.I0(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln724_reg_767_reg[0]_0 [4]),
        .I3(\icmp_ln732_reg_789_reg[0] [4]),
        .I4(\icmp_ln724_reg_767_reg[0]_0 [5]),
        .I5(\icmp_ln732_reg_789_reg[0] [5]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln732_fu_287_p2_carry_i_12
       (.I0(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln724_reg_767_reg[0]_0 [2]),
        .I3(\icmp_ln732_reg_789_reg[0] [2]),
        .I4(\icmp_ln724_reg_767_reg[0]_0 [3]),
        .I5(\icmp_ln732_reg_789_reg[0] [3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln732_fu_287_p2_carry_i_13
       (.I0(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln724_reg_767_reg[0]_0 [0]),
        .I3(\icmp_ln732_reg_789_reg[0] [0]),
        .I4(\icmp_ln724_reg_767_reg[0]_0 [1]),
        .I5(\icmp_ln732_reg_789_reg[0] [1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hC0EAFFFF808080AA)) 
    icmp_ln732_fu_287_p2_carry_i_2
       (.I0(\icmp_ln732_reg_789_reg[0] [8]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln724_reg_767_reg[0]_0 [8]),
        .I4(\icmp_ln724_reg_767_reg[0]_0 [9]),
        .I5(\icmp_ln732_reg_789_reg[0] [9]),
        .O(DI[4]));
  LUT6 #(
    .INIT(64'hC0EAFFFF808080AA)) 
    icmp_ln732_fu_287_p2_carry_i_3
       (.I0(\icmp_ln732_reg_789_reg[0] [6]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln724_reg_767_reg[0]_0 [6]),
        .I4(\icmp_ln724_reg_767_reg[0]_0 [7]),
        .I5(\icmp_ln732_reg_789_reg[0] [7]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hC0EAFFFF808080AA)) 
    icmp_ln732_fu_287_p2_carry_i_4
       (.I0(\icmp_ln732_reg_789_reg[0] [4]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln724_reg_767_reg[0]_0 [4]),
        .I4(\icmp_ln724_reg_767_reg[0]_0 [5]),
        .I5(\icmp_ln732_reg_789_reg[0] [5]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hC0EAFFFF808080AA)) 
    icmp_ln732_fu_287_p2_carry_i_5
       (.I0(\icmp_ln732_reg_789_reg[0] [2]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln724_reg_767_reg[0]_0 [2]),
        .I4(\icmp_ln724_reg_767_reg[0]_0 [3]),
        .I5(\icmp_ln732_reg_789_reg[0] [3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EAFFFF808080AA)) 
    icmp_ln732_fu_287_p2_carry_i_6
       (.I0(\icmp_ln732_reg_789_reg[0] [0]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln724_reg_767_reg[0]_0 [0]),
        .I4(\icmp_ln724_reg_767_reg[0]_0 [1]),
        .I5(\icmp_ln732_reg_789_reg[0] [1]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln732_fu_287_p2_carry_i_7
       (.I0(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln724_reg_767_reg[0]_0 [12]),
        .O(S[6]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln732_fu_287_p2_carry_i_8
       (.I0(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln724_reg_767_reg[0]_0 [10]),
        .I3(\icmp_ln732_reg_789_reg[0] [10]),
        .I4(\icmp_ln724_reg_767_reg[0]_0 [11]),
        .I5(\icmp_ln732_reg_789_reg[0] [11]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln732_fu_287_p2_carry_i_9
       (.I0(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln724_reg_767_reg[0]_0 [8]),
        .I3(\icmp_ln732_reg_789_reg[0] [8]),
        .I4(\icmp_ln724_reg_767_reg[0]_0 [9]),
        .I5(\icmp_ln732_reg_789_reg[0] [9]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h00000000FBFB00FB)) 
    \icmp_ln732_reg_789[0]_i_1 
       (.I0(tmp_reg_803_pp0_iter1_reg),
        .I1(\odd_col_reg_783_reg[0] ),
        .I2(stream_in_hresampled_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(stream_in_vresampled_empty_n),
        .I5(icmp_ln724_fu_257_p2),
        .O(cmp150_i_reg_7930));
  LUT3 #(
    .INIT(8'h08)) 
    \icmp_ln732_reg_789[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln732_reg_789),
        .I2(\pixbuf_y_10_fu_126_reg[0] ),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT4 #(
    .INIT(16'h95AA)) 
    \odd_col_reg_783[0]_i_1 
       (.I0(select_ln685_reg_416),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln724_reg_767_reg[0]_0 [0]),
        .O(\select_ln685_reg_416_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_10_fu_126[0]_i_1 
       (.I0(\pixbuf_y_10_fu_126_reg[7] [0]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[0]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_10_fu_126[1]_i_1 
       (.I0(\pixbuf_y_10_fu_126_reg[7] [1]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[1]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_10_fu_126[2]_i_1 
       (.I0(\pixbuf_y_10_fu_126_reg[7] [2]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[2]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_10_fu_126[3]_i_1 
       (.I0(\pixbuf_y_10_fu_126_reg[7] [3]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[3]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_10_fu_126[4]_i_1 
       (.I0(\pixbuf_y_10_fu_126_reg[7] [4]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[4]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_10_fu_126[5]_i_1 
       (.I0(\pixbuf_y_10_fu_126_reg[7] [5]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[5]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_10_fu_126[6]_i_1 
       (.I0(\pixbuf_y_10_fu_126_reg[7] [6]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[6]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h80808080AA808080)) 
    \pixbuf_y_10_fu_126[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln732_reg_789),
        .I5(\pixbuf_y_10_fu_126_reg[0] ),
        .O(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_10_fu_126[7]_i_2 
       (.I0(\pixbuf_y_10_fu_126_reg[7] [7]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[7]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_122[0]_i_1 
       (.I0(\pixbuf_y_10_fu_126_reg[7] [0]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_122[1]_i_1 
       (.I0(\pixbuf_y_10_fu_126_reg[7] [1]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[1]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_122[2]_i_1 
       (.I0(\pixbuf_y_10_fu_126_reg[7] [2]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[2]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_122[3]_i_1 
       (.I0(\pixbuf_y_10_fu_126_reg[7] [3]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[3]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_122[4]_i_1 
       (.I0(\pixbuf_y_10_fu_126_reg[7] [4]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[4]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_122[5]_i_1 
       (.I0(\pixbuf_y_10_fu_126_reg[7] [5]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[5]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_122[6]_i_1 
       (.I0(\pixbuf_y_10_fu_126_reg[7] [6]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[6]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT5 #(
    .INIT(32'h8080AA80)) 
    \pixbuf_y_5_fu_122[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\pixbuf_y_7_fu_130_reg[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_122[7]_i_2 
       (.I0(\pixbuf_y_10_fu_126_reg[7] [7]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[7]),
        .O(\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_130[0]_i_1 
       (.I0(\pixbuf_y_7_fu_130_reg[7] [0]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_7_fu_130_reg[7]_0 [0]),
        .O(\pixbuf_y_2_load_reg_438_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_130[1]_i_1 
       (.I0(\pixbuf_y_7_fu_130_reg[7] [1]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_7_fu_130_reg[7]_0 [1]),
        .O(\pixbuf_y_2_load_reg_438_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_130[2]_i_1 
       (.I0(\pixbuf_y_7_fu_130_reg[7] [2]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_7_fu_130_reg[7]_0 [2]),
        .O(\pixbuf_y_2_load_reg_438_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_130[3]_i_1 
       (.I0(\pixbuf_y_7_fu_130_reg[7] [3]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_7_fu_130_reg[7]_0 [3]),
        .O(\pixbuf_y_2_load_reg_438_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_130[4]_i_1 
       (.I0(\pixbuf_y_7_fu_130_reg[7] [4]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_7_fu_130_reg[7]_0 [4]),
        .O(\pixbuf_y_2_load_reg_438_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_130[5]_i_1 
       (.I0(\pixbuf_y_7_fu_130_reg[7] [5]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_7_fu_130_reg[7]_0 [5]),
        .O(\pixbuf_y_2_load_reg_438_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_130[6]_i_1 
       (.I0(\pixbuf_y_7_fu_130_reg[7] [6]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_7_fu_130_reg[7]_0 [6]),
        .O(\pixbuf_y_2_load_reg_438_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_130[7]_i_1 
       (.I0(\pixbuf_y_7_fu_130_reg[7] [7]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_7_fu_130_reg[7]_0 [7]),
        .O(\pixbuf_y_2_load_reg_438_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_134[0]_i_1 
       (.I0(\pixbuf_y_8_fu_134_reg[7] [0]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_8_fu_134_reg[7]_0 [0]),
        .O(\pixbuf_y_3_load_reg_443_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_134[1]_i_1 
       (.I0(\pixbuf_y_8_fu_134_reg[7] [1]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_8_fu_134_reg[7]_0 [1]),
        .O(\pixbuf_y_3_load_reg_443_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_134[2]_i_1 
       (.I0(\pixbuf_y_8_fu_134_reg[7] [2]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_8_fu_134_reg[7]_0 [2]),
        .O(\pixbuf_y_3_load_reg_443_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_134[3]_i_1 
       (.I0(\pixbuf_y_8_fu_134_reg[7] [3]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_8_fu_134_reg[7]_0 [3]),
        .O(\pixbuf_y_3_load_reg_443_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_134[4]_i_1 
       (.I0(\pixbuf_y_8_fu_134_reg[7] [4]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_8_fu_134_reg[7]_0 [4]),
        .O(\pixbuf_y_3_load_reg_443_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_134[5]_i_1 
       (.I0(\pixbuf_y_8_fu_134_reg[7] [5]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_8_fu_134_reg[7]_0 [5]),
        .O(\pixbuf_y_3_load_reg_443_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_134[6]_i_1 
       (.I0(\pixbuf_y_8_fu_134_reg[7] [6]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_8_fu_134_reg[7]_0 [6]),
        .O(\pixbuf_y_3_load_reg_443_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_134[7]_i_1 
       (.I0(\pixbuf_y_8_fu_134_reg[7] [7]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_8_fu_134_reg[7]_0 [7]),
        .O(\pixbuf_y_3_load_reg_443_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_9_fu_138[0]_i_1 
       (.I0(\pixbuf_y_9_fu_138_reg[7] [0]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_9_fu_138_reg[7]_0 [0]),
        .O(\pixbuf_y_4_load_reg_448_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_9_fu_138[1]_i_1 
       (.I0(\pixbuf_y_9_fu_138_reg[7] [1]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_9_fu_138_reg[7]_0 [1]),
        .O(\pixbuf_y_4_load_reg_448_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_9_fu_138[2]_i_1 
       (.I0(\pixbuf_y_9_fu_138_reg[7] [2]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_9_fu_138_reg[7]_0 [2]),
        .O(\pixbuf_y_4_load_reg_448_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_9_fu_138[3]_i_1 
       (.I0(\pixbuf_y_9_fu_138_reg[7] [3]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_9_fu_138_reg[7]_0 [3]),
        .O(\pixbuf_y_4_load_reg_448_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_9_fu_138[4]_i_1 
       (.I0(\pixbuf_y_9_fu_138_reg[7] [4]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_9_fu_138_reg[7]_0 [4]),
        .O(\pixbuf_y_4_load_reg_448_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_9_fu_138[5]_i_1 
       (.I0(\pixbuf_y_9_fu_138_reg[7] [5]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_9_fu_138_reg[7]_0 [5]),
        .O(\pixbuf_y_4_load_reg_448_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_9_fu_138[6]_i_1 
       (.I0(\pixbuf_y_9_fu_138_reg[7] [6]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_9_fu_138_reg[7]_0 [6]),
        .O(\pixbuf_y_4_load_reg_448_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_9_fu_138[7]_i_1 
       (.I0(\pixbuf_y_9_fu_138_reg[7] [7]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_9_fu_138_reg[7]_0 [7]),
        .O(\pixbuf_y_4_load_reg_448_reg[7] [7]));
  LUT6 #(
    .INIT(64'h0000000020200020)) 
    \tmp_reg_803[0]_i_1 
       (.I0(\tmp_reg_803[0]_i_2_n_5 ),
        .I1(\tmp_reg_803[0]_i_3_n_5 ),
        .I2(select_ln685_reg_416),
        .I3(\icmp_ln724_reg_767_reg[0]_0 [12]),
        .I4(\icmp_ln724_reg_767[0]_i_6_n_5 ),
        .I5(\tmp_reg_803[0]_i_4_n_5 ),
        .O(\select_ln685_reg_416_reg[2] ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FF01)) 
    \tmp_reg_803[0]_i_2 
       (.I0(\icmp_ln724_reg_767_reg[0]_0 [6]),
        .I1(\icmp_ln724_reg_767_reg[0]_0 [7]),
        .I2(\icmp_ln724_reg_767_reg[0]_0 [8]),
        .I3(\icmp_ln724_reg_767[0]_i_6_n_5 ),
        .I4(\icmp_ln724_reg_767_reg[0]_0 [11]),
        .I5(\icmp_ln724_reg_767_reg[0]_0 [5]),
        .O(\tmp_reg_803[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \tmp_reg_803[0]_i_3 
       (.I0(\icmp_ln724_reg_767_reg[0]_0 [3]),
        .I1(\icmp_ln724_reg_767_reg[0]_0 [4]),
        .I2(\icmp_ln724_reg_767_reg[0]_0 [9]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I5(\icmp_ln724_reg_767_reg[0]_0 [10]),
        .O(\tmp_reg_803[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h00AAAAAA008A8A8A)) 
    \tmp_reg_803[0]_i_4 
       (.I0(\icmp_ln724_reg_767_reg[0]_0 [2]),
        .I1(\icmp_ln724_reg_767_reg[0]_0 [1]),
        .I2(select_ln685_reg_416),
        .I3(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln724_reg_767_reg[0]_0 [0]),
        .O(\tmp_reg_803[0]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln730_reg_771[0]_i_1 
       (.I0(\icmp_ln724_reg_767_reg[0]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .O(ap_sig_allocacmp_x_3));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_118[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\icmp_ln724_reg_767_reg[0]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \x_fu_118[12]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(icmp_ln724_fu_257_p2),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \x_fu_118[12]_i_2 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .I2(icmp_ln724_fu_257_p2),
        .O(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[12]_i_4 
       (.I0(\icmp_ln724_reg_767_reg[0]_0 [12]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .O(ap_sig_allocacmp_x_3__0[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[12]_i_5 
       (.I0(\icmp_ln724_reg_767_reg[0]_0 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .O(ap_sig_allocacmp_x_3__0[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[12]_i_6 
       (.I0(\icmp_ln724_reg_767_reg[0]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .O(ap_sig_allocacmp_x_3__0[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[12]_i_7 
       (.I0(\icmp_ln724_reg_767_reg[0]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .O(ap_sig_allocacmp_x_3__0[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[8]_i_2 
       (.I0(\icmp_ln724_reg_767_reg[0]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .O(ap_sig_allocacmp_x_3__0[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[8]_i_3 
       (.I0(\icmp_ln724_reg_767_reg[0]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .O(ap_sig_allocacmp_x_3__0[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[8]_i_4 
       (.I0(\icmp_ln724_reg_767_reg[0]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .O(ap_sig_allocacmp_x_3__0[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[8]_i_5 
       (.I0(\icmp_ln724_reg_767_reg[0]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .O(ap_sig_allocacmp_x_3__0[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[8]_i_6 
       (.I0(\icmp_ln724_reg_767_reg[0]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .O(ap_sig_allocacmp_x_3__0[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[8]_i_7 
       (.I0(\icmp_ln724_reg_767_reg[0]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .O(ap_sig_allocacmp_x_3__0[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[8]_i_8 
       (.I0(\icmp_ln724_reg_767_reg[0]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .O(ap_sig_allocacmp_x_3__0[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_118[8]_i_9 
       (.I0(\icmp_ln724_reg_767_reg[0]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .O(ap_sig_allocacmp_x_3__0[1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_fu_118_reg[12]_i_3 
       (.CI(\x_fu_118_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_x_fu_118_reg[12]_i_3_CO_UNCONNECTED [7:3],\x_fu_118_reg[12]_i_3_n_10 ,\x_fu_118_reg[12]_i_3_n_11 ,\x_fu_118_reg[12]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_fu_118_reg[12]_i_3_O_UNCONNECTED [7:4],D[12:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,ap_sig_allocacmp_x_3__0[12:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_fu_118_reg[8]_i_1 
       (.CI(ap_sig_allocacmp_x_3),
        .CI_TOP(1'b0),
        .CO({\x_fu_118_reg[8]_i_1_n_5 ,\x_fu_118_reg[8]_i_1_n_6 ,\x_fu_118_reg[8]_i_1_n_7 ,\x_fu_118_reg[8]_i_1_n_8 ,\x_fu_118_reg[8]_i_1_n_9 ,\x_fu_118_reg[8]_i_1_n_10 ,\x_fu_118_reg[8]_i_1_n_11 ,\x_fu_118_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:1]),
        .S(ap_sig_allocacmp_x_3__0[8:1]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_53
   (empty_n_reg,
    D,
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg,
    \x_fu_140_reg[9] ,
    S,
    DI,
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0,
    \x_fu_140_reg[12] ,
    \x_fu_140_reg[0] ,
    \x_fu_140_reg[8] ,
    \x_fu_140_reg[12]_0 ,
    \cmp20_not_reg_634_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    empty_n_reg_0,
    SS,
    E,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter4_reg,
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter5,
    stream_csc_full_n,
    ap_enable_reg_pp0_iter1,
    stream_in_hresampled_empty_n,
    Q,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[1]_0 ,
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0,
    CO,
    \or_ln105_2_reg_1153_reg[0] ,
    \or_ln105_2_reg_1153_reg[0]_0 ,
    icmp_ln104_fu_391_p2_carry,
    \x_fu_140_reg[12]_1 ,
    \or_ln105_2_reg_1153_reg[0]_1 ,
    cmp20_not_reg_634,
    cmp17_not_reg_629,
    or_ln105_2_reg_1153,
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_1);
  output empty_n_reg;
  output [1:0]D;
  output [0:0]grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg;
  output [1:0]\x_fu_140_reg[9] ;
  output [6:0]S;
  output [6:0]DI;
  output [6:0]grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0;
  output [6:0]\x_fu_140_reg[12] ;
  output [0:0]\x_fu_140_reg[0] ;
  output [7:0]\x_fu_140_reg[8] ;
  output [3:0]\x_fu_140_reg[12]_0 ;
  output \cmp20_not_reg_634_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg;
  output empty_n_reg_0;
  output [0:0]SS;
  output [0:0]E;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter4_reg;
  input grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter5;
  input stream_csc_full_n;
  input ap_enable_reg_pp0_iter1;
  input stream_in_hresampled_empty_n;
  input [2:0]Q;
  input \ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input [12:0]ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0;
  input [0:0]CO;
  input [0:0]\or_ln105_2_reg_1153_reg[0] ;
  input \or_ln105_2_reg_1153_reg[0]_0 ;
  input [13:0]icmp_ln104_fu_391_p2_carry;
  input [12:0]\x_fu_140_reg[12]_1 ;
  input [15:0]\or_ln105_2_reg_1153_reg[0]_1 ;
  input cmp20_not_reg_634;
  input cmp17_not_reg_629;
  input or_ln105_2_reg_1153;
  input grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_1;

  wire [0:0]CO;
  wire [1:0]D;
  wire [6:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [6:0]S;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_2__0_n_5 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter5;
  wire [12:0]ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0;
  wire ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_2_n_5;
  wire ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_3_n_5;
  wire ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_4_n_5;
  wire ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_5_n_5;
  wire ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_6_n_5;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__4_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cmp17_not_reg_629;
  wire cmp20_not_reg_634;
  wire \cmp20_not_reg_634_reg[0] ;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg;
  wire [0:0]grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg;
  wire [6:0]grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_1;
  wire [13:0]icmp_ln104_fu_391_p2_carry;
  wire or_ln105_2_reg_1153;
  wire or_ln105_2_reg_11530;
  wire \or_ln105_2_reg_1153[0]_i_10_n_5 ;
  wire \or_ln105_2_reg_1153[0]_i_11_n_5 ;
  wire \or_ln105_2_reg_1153[0]_i_14_n_5 ;
  wire \or_ln105_2_reg_1153[0]_i_15_n_5 ;
  wire \or_ln105_2_reg_1153[0]_i_16_n_5 ;
  wire \or_ln105_2_reg_1153[0]_i_17_n_5 ;
  wire \or_ln105_2_reg_1153[0]_i_18_n_5 ;
  wire \or_ln105_2_reg_1153[0]_i_19_n_5 ;
  wire \or_ln105_2_reg_1153[0]_i_2_n_5 ;
  wire \or_ln105_2_reg_1153[0]_i_3_n_5 ;
  wire \or_ln105_2_reg_1153[0]_i_5_n_5 ;
  wire \or_ln105_2_reg_1153[0]_i_6_n_5 ;
  wire \or_ln105_2_reg_1153[0]_i_7_n_5 ;
  wire \or_ln105_2_reg_1153[0]_i_8_n_5 ;
  wire \or_ln105_2_reg_1153[0]_i_9_n_5 ;
  wire [0:0]\or_ln105_2_reg_1153_reg[0] ;
  wire \or_ln105_2_reg_1153_reg[0]_0 ;
  wire [15:0]\or_ln105_2_reg_1153_reg[0]_1 ;
  wire [12:1]p_0_in;
  wire stream_csc_full_n;
  wire stream_in_hresampled_empty_n;
  wire [0:0]\x_fu_140_reg[0] ;
  wire [6:0]\x_fu_140_reg[12] ;
  wire [3:0]\x_fu_140_reg[12]_0 ;
  wire [12:0]\x_fu_140_reg[12]_1 ;
  wire [7:0]\x_fu_140_reg[8] ;
  wire [1:0]\x_fu_140_reg[9] ;

  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h2230)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[2]_i_2__0_n_5 ),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_5 ),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(Q[2]),
        .I1(ap_done_cache),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I3(empty_n_reg),
        .I4(ap_loop_exit_ready_pp0_iter4_reg),
        .O(\ap_CS_fsm[2]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'h5D0C)) 
    ap_done_cache_i_1__4
       (.I0(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter4_reg),
        .I2(empty_n_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_2
       (.I0(stream_in_hresampled_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(stream_csc_full_n),
        .I3(ap_enable_reg_pp0_iter5),
        .O(empty_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h45400000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(empty_n_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(empty_n_reg),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h8A008A8A00000000)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1
       (.I0(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_2_n_5),
        .I1(stream_in_hresampled_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_csc_full_n),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_10
       (.I0(\x_fu_140_reg[12]_1 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_11
       (.I0(\x_fu_140_reg[12]_1 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_12
       (.I0(\x_fu_140_reg[12]_1 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_13
       (.I0(\x_fu_140_reg[12]_1 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_14
       (.I0(\x_fu_140_reg[12]_1 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_15
       (.I0(\x_fu_140_reg[12]_1 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_16
       (.I0(\x_fu_140_reg[12]_1 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0001000000000001)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_2
       (.I0(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_3_n_5),
        .I1(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_4_n_5),
        .I2(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_5_n_5),
        .I3(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_6_n_5),
        .I4(p_0_in[12]),
        .I5(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0[12]),
        .O(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_2_n_5));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_3
       (.I0(p_0_in[3]),
        .I1(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0[3]),
        .I2(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0[5]),
        .I3(p_0_in[5]),
        .I4(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0[4]),
        .I5(p_0_in[4]),
        .O(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_3_n_5));
  LUT6 #(
    .INIT(64'h9FF9FFFFFFFF9FF9)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_4
       (.I0(\x_fu_140_reg[0] ),
        .I1(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0[0]),
        .I2(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0[2]),
        .I3(p_0_in[2]),
        .I4(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0[1]),
        .I5(p_0_in[1]),
        .O(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_4_n_5));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_5
       (.I0(\x_fu_140_reg[9] [1]),
        .I1(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0[9]),
        .I2(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0[10]),
        .I3(p_0_in[10]),
        .I4(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0[11]),
        .I5(p_0_in[11]),
        .O(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_5_n_5));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_6
       (.I0(p_0_in[6]),
        .I1(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0[6]),
        .I2(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0[7]),
        .I3(p_0_in[7]),
        .I4(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0[8]),
        .I5(\x_fu_140_reg[9] [0]),
        .O(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_7
       (.I0(\x_fu_140_reg[12]_1 [12]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_8
       (.I0(\x_fu_140_reg[12]_1 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_9
       (.I0(\x_fu_140_reg[12]_1 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'hCACEFFFF)) 
    ap_loop_init_int_i_1__4
       (.I0(ap_loop_exit_ready_pp0_iter4_reg),
        .I1(ap_loop_init_int),
        .I2(empty_n_reg),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I4(ap_rst_n),
        .O(ap_loop_init_int_i_1__4_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_1),
        .I2(empty_n_reg_0),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'h00006A55)) 
    icmp_ln104_1_fu_397_p2_carry_i_10
       (.I0(\or_ln105_2_reg_1153_reg[0]_1 [12]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [12]),
        .I4(\or_ln105_2_reg_1153_reg[0]_1 [13]),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0[6]));
  LUT6 #(
    .INIT(64'h2A15404000006A55)) 
    icmp_ln104_1_fu_397_p2_carry_i_11
       (.I0(\or_ln105_2_reg_1153_reg[0]_1 [10]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [10]),
        .I4(\or_ln105_2_reg_1153_reg[0]_1 [11]),
        .I5(\x_fu_140_reg[12]_1 [11]),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0[5]));
  LUT6 #(
    .INIT(64'h2A15404000006A55)) 
    icmp_ln104_1_fu_397_p2_carry_i_12
       (.I0(\or_ln105_2_reg_1153_reg[0]_1 [8]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [8]),
        .I4(\or_ln105_2_reg_1153_reg[0]_1 [9]),
        .I5(\x_fu_140_reg[12]_1 [9]),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0[4]));
  LUT6 #(
    .INIT(64'h2A15404000006A55)) 
    icmp_ln104_1_fu_397_p2_carry_i_13
       (.I0(\or_ln105_2_reg_1153_reg[0]_1 [6]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [6]),
        .I4(\or_ln105_2_reg_1153_reg[0]_1 [7]),
        .I5(\x_fu_140_reg[12]_1 [7]),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0[3]));
  LUT6 #(
    .INIT(64'h2A15404000006A55)) 
    icmp_ln104_1_fu_397_p2_carry_i_14
       (.I0(\or_ln105_2_reg_1153_reg[0]_1 [4]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [4]),
        .I4(\or_ln105_2_reg_1153_reg[0]_1 [5]),
        .I5(\x_fu_140_reg[12]_1 [5]),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0[2]));
  LUT6 #(
    .INIT(64'h2A15404000006A55)) 
    icmp_ln104_1_fu_397_p2_carry_i_15
       (.I0(\or_ln105_2_reg_1153_reg[0]_1 [2]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [2]),
        .I4(\or_ln105_2_reg_1153_reg[0]_1 [3]),
        .I5(\x_fu_140_reg[12]_1 [3]),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0[1]));
  LUT6 #(
    .INIT(64'h2A1580800000AA95)) 
    icmp_ln104_1_fu_397_p2_carry_i_16
       (.I0(\or_ln105_2_reg_1153_reg[0]_1 [0]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [0]),
        .I4(\or_ln105_2_reg_1153_reg[0]_1 [1]),
        .I5(\x_fu_140_reg[12]_1 [1]),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0[0]));
  LUT5 #(
    .INIT(32'hFBBBAAAA)) 
    icmp_ln104_1_fu_397_p2_carry_i_2
       (.I0(\or_ln105_2_reg_1153_reg[0]_1 [13]),
        .I1(\x_fu_140_reg[12]_1 [12]),
        .I2(ap_loop_init_int),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I4(\or_ln105_2_reg_1153_reg[0]_1 [12]),
        .O(\x_fu_140_reg[12] [6]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln104_1_fu_397_p2_carry_i_3
       (.I0(\or_ln105_2_reg_1153_reg[0]_1 [11]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [11]),
        .I4(\or_ln105_2_reg_1153_reg[0]_1 [10]),
        .I5(\x_fu_140_reg[12]_1 [10]),
        .O(\x_fu_140_reg[12] [5]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln104_1_fu_397_p2_carry_i_4
       (.I0(\or_ln105_2_reg_1153_reg[0]_1 [9]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [9]),
        .I4(\or_ln105_2_reg_1153_reg[0]_1 [8]),
        .I5(\x_fu_140_reg[12]_1 [8]),
        .O(\x_fu_140_reg[12] [4]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln104_1_fu_397_p2_carry_i_5
       (.I0(\or_ln105_2_reg_1153_reg[0]_1 [7]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [7]),
        .I4(\or_ln105_2_reg_1153_reg[0]_1 [6]),
        .I5(\x_fu_140_reg[12]_1 [6]),
        .O(\x_fu_140_reg[12] [3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln104_1_fu_397_p2_carry_i_6
       (.I0(\or_ln105_2_reg_1153_reg[0]_1 [5]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [5]),
        .I4(\or_ln105_2_reg_1153_reg[0]_1 [4]),
        .I5(\x_fu_140_reg[12]_1 [4]),
        .O(\x_fu_140_reg[12] [2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln104_1_fu_397_p2_carry_i_7
       (.I0(\or_ln105_2_reg_1153_reg[0]_1 [3]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [3]),
        .I4(\or_ln105_2_reg_1153_reg[0]_1 [2]),
        .I5(\x_fu_140_reg[12]_1 [2]),
        .O(\x_fu_140_reg[12] [1]));
  LUT6 #(
    .INIT(64'h80AAAABF80AA80AA)) 
    icmp_ln104_1_fu_397_p2_carry_i_8
       (.I0(\or_ln105_2_reg_1153_reg[0]_1 [1]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [1]),
        .I4(\x_fu_140_reg[12]_1 [0]),
        .I5(\or_ln105_2_reg_1153_reg[0]_1 [0]),
        .O(\x_fu_140_reg[12] [0]));
  LUT5 #(
    .INIT(32'h00000444)) 
    icmp_ln104_fu_391_p2_carry_i_1
       (.I0(icmp_ln104_fu_391_p2_carry[12]),
        .I1(\x_fu_140_reg[12]_1 [12]),
        .I2(ap_loop_init_int),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I4(icmp_ln104_fu_391_p2_carry[13]),
        .O(DI[6]));
  LUT6 #(
    .INIT(64'h2A15404000006A55)) 
    icmp_ln104_fu_391_p2_carry_i_10
       (.I0(icmp_ln104_fu_391_p2_carry[10]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [10]),
        .I4(icmp_ln104_fu_391_p2_carry[11]),
        .I5(\x_fu_140_reg[12]_1 [11]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h2A15404000006A55)) 
    icmp_ln104_fu_391_p2_carry_i_11
       (.I0(icmp_ln104_fu_391_p2_carry[8]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [8]),
        .I4(icmp_ln104_fu_391_p2_carry[9]),
        .I5(\x_fu_140_reg[12]_1 [9]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h2A15404000006A55)) 
    icmp_ln104_fu_391_p2_carry_i_12
       (.I0(icmp_ln104_fu_391_p2_carry[6]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [6]),
        .I4(icmp_ln104_fu_391_p2_carry[7]),
        .I5(\x_fu_140_reg[12]_1 [7]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln104_fu_391_p2_carry_i_13
       (.I0(\x_fu_140_reg[12]_1 [5]),
        .I1(icmp_ln104_fu_391_p2_carry[5]),
        .I2(\x_fu_140_reg[12]_1 [4]),
        .I3(ap_loop_init_int),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(icmp_ln104_fu_391_p2_carry[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h2A15404000006A55)) 
    icmp_ln104_fu_391_p2_carry_i_14
       (.I0(icmp_ln104_fu_391_p2_carry[2]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [2]),
        .I4(icmp_ln104_fu_391_p2_carry[3]),
        .I5(\x_fu_140_reg[12]_1 [3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h2A1580800000AA95)) 
    icmp_ln104_fu_391_p2_carry_i_15
       (.I0(icmp_ln104_fu_391_p2_carry[0]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [0]),
        .I4(icmp_ln104_fu_391_p2_carry[1]),
        .I5(\x_fu_140_reg[12]_1 [1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h150015003F151500)) 
    icmp_ln104_fu_391_p2_carry_i_2
       (.I0(icmp_ln104_fu_391_p2_carry[11]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [11]),
        .I4(\x_fu_140_reg[12]_1 [10]),
        .I5(icmp_ln104_fu_391_p2_carry[10]),
        .O(DI[5]));
  LUT6 #(
    .INIT(64'h150015003F151500)) 
    icmp_ln104_fu_391_p2_carry_i_3
       (.I0(icmp_ln104_fu_391_p2_carry[9]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [9]),
        .I4(\x_fu_140_reg[12]_1 [8]),
        .I5(icmp_ln104_fu_391_p2_carry[8]),
        .O(DI[4]));
  LUT6 #(
    .INIT(64'h150015003F151500)) 
    icmp_ln104_fu_391_p2_carry_i_4
       (.I0(icmp_ln104_fu_391_p2_carry[7]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [7]),
        .I4(\x_fu_140_reg[12]_1 [6]),
        .I5(icmp_ln104_fu_391_p2_carry[6]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h150015003F151500)) 
    icmp_ln104_fu_391_p2_carry_i_5
       (.I0(icmp_ln104_fu_391_p2_carry[5]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [5]),
        .I4(\x_fu_140_reg[12]_1 [4]),
        .I5(icmp_ln104_fu_391_p2_carry[4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h150015003F151500)) 
    icmp_ln104_fu_391_p2_carry_i_6
       (.I0(icmp_ln104_fu_391_p2_carry[3]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [3]),
        .I4(\x_fu_140_reg[12]_1 [2]),
        .I5(icmp_ln104_fu_391_p2_carry[2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h15007F5515005540)) 
    icmp_ln104_fu_391_p2_carry_i_7
       (.I0(icmp_ln104_fu_391_p2_carry[1]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [1]),
        .I4(icmp_ln104_fu_391_p2_carry[0]),
        .I5(\x_fu_140_reg[12]_1 [0]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h00006A55)) 
    icmp_ln104_fu_391_p2_carry_i_9
       (.I0(icmp_ln104_fu_391_p2_carry[12]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_140_reg[12]_1 [12]),
        .I4(icmp_ln104_fu_391_p2_carry[13]),
        .O(S[6]));
  LUT6 #(
    .INIT(64'hFFF4FFFFFFF40000)) 
    \or_ln105_2_reg_1153[0]_i_1 
       (.I0(\or_ln105_2_reg_1153[0]_i_2_n_5 ),
        .I1(\or_ln105_2_reg_1153[0]_i_3_n_5 ),
        .I2(cmp20_not_reg_634),
        .I3(cmp17_not_reg_629),
        .I4(or_ln105_2_reg_11530),
        .I5(or_ln105_2_reg_1153),
        .O(\cmp20_not_reg_634_reg[0] ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \or_ln105_2_reg_1153[0]_i_10 
       (.I0(\x_fu_140_reg[12]_1 [11]),
        .I1(\or_ln105_2_reg_1153_reg[0]_1 [11]),
        .I2(\x_fu_140_reg[12]_1 [10]),
        .I3(ap_loop_init_int),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(\or_ln105_2_reg_1153_reg[0]_1 [10]),
        .O(\or_ln105_2_reg_1153[0]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \or_ln105_2_reg_1153[0]_i_11 
       (.I0(\x_fu_140_reg[12]_1 [5]),
        .I1(\or_ln105_2_reg_1153_reg[0]_1 [5]),
        .I2(\x_fu_140_reg[12]_1 [4]),
        .I3(ap_loop_init_int),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(\or_ln105_2_reg_1153_reg[0]_1 [4]),
        .O(\or_ln105_2_reg_1153[0]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \or_ln105_2_reg_1153[0]_i_12 
       (.I0(\x_fu_140_reg[12]_1 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(\x_fu_140_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \or_ln105_2_reg_1153[0]_i_13 
       (.I0(\x_fu_140_reg[12]_1 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(\x_fu_140_reg[9] [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \or_ln105_2_reg_1153[0]_i_14 
       (.I0(\x_fu_140_reg[12]_1 [5]),
        .I1(icmp_ln104_fu_391_p2_carry[5]),
        .I2(\x_fu_140_reg[12]_1 [4]),
        .I3(ap_loop_init_int),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(icmp_ln104_fu_391_p2_carry[4]),
        .O(\or_ln105_2_reg_1153[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \or_ln105_2_reg_1153[0]_i_15 
       (.I0(\x_fu_140_reg[12]_1 [11]),
        .I1(icmp_ln104_fu_391_p2_carry[11]),
        .I2(\x_fu_140_reg[12]_1 [10]),
        .I3(ap_loop_init_int),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(icmp_ln104_fu_391_p2_carry[10]),
        .O(\or_ln105_2_reg_1153[0]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hCC6F6F6FFFF6F6F6)) 
    \or_ln105_2_reg_1153[0]_i_16 
       (.I0(\x_fu_140_reg[12]_1 [1]),
        .I1(icmp_ln104_fu_391_p2_carry[1]),
        .I2(\x_fu_140_reg[12]_1 [0]),
        .I3(ap_loop_init_int),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(icmp_ln104_fu_391_p2_carry[0]),
        .O(\or_ln105_2_reg_1153[0]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \or_ln105_2_reg_1153[0]_i_17 
       (.I0(\x_fu_140_reg[12]_1 [7]),
        .I1(\or_ln105_2_reg_1153_reg[0]_1 [7]),
        .I2(\x_fu_140_reg[12]_1 [6]),
        .I3(ap_loop_init_int),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(\or_ln105_2_reg_1153_reg[0]_1 [6]),
        .O(\or_ln105_2_reg_1153[0]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hCC6F6F6FFFF6F6F6)) 
    \or_ln105_2_reg_1153[0]_i_18 
       (.I0(\x_fu_140_reg[12]_1 [1]),
        .I1(\or_ln105_2_reg_1153_reg[0]_1 [1]),
        .I2(\x_fu_140_reg[12]_1 [0]),
        .I3(ap_loop_init_int),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(\or_ln105_2_reg_1153_reg[0]_1 [0]),
        .O(\or_ln105_2_reg_1153[0]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \or_ln105_2_reg_1153[0]_i_19 
       (.I0(\x_fu_140_reg[12]_1 [9]),
        .I1(\or_ln105_2_reg_1153_reg[0]_1 [9]),
        .I2(\x_fu_140_reg[12]_1 [8]),
        .I3(ap_loop_init_int),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(\or_ln105_2_reg_1153_reg[0]_1 [8]),
        .O(\or_ln105_2_reg_1153[0]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h8888888F88888888)) 
    \or_ln105_2_reg_1153[0]_i_2 
       (.I0(CO),
        .I1(\or_ln105_2_reg_1153_reg[0] ),
        .I2(\or_ln105_2_reg_1153_reg[0]_0 ),
        .I3(\or_ln105_2_reg_1153[0]_i_5_n_5 ),
        .I4(\or_ln105_2_reg_1153[0]_i_6_n_5 ),
        .I5(\or_ln105_2_reg_1153[0]_i_7_n_5 ),
        .O(\or_ln105_2_reg_1153[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_ln105_2_reg_1153[0]_i_3 
       (.I0(\or_ln105_2_reg_1153[0]_i_8_n_5 ),
        .I1(\or_ln105_2_reg_1153[0]_i_9_n_5 ),
        .I2(\or_ln105_2_reg_1153[0]_i_10_n_5 ),
        .I3(\or_ln105_2_reg_1153[0]_i_11_n_5 ),
        .I4(\or_ln105_2_reg_1153_reg[0]_1 [15]),
        .I5(\or_ln105_2_reg_1153_reg[0]_1 [14]),
        .O(\or_ln105_2_reg_1153[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \or_ln105_2_reg_1153[0]_i_5 
       (.I0(\x_fu_140_reg[12]_1 [7]),
        .I1(icmp_ln104_fu_391_p2_carry[7]),
        .I2(\x_fu_140_reg[12]_1 [6]),
        .I3(ap_loop_init_int),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(icmp_ln104_fu_391_p2_carry[6]),
        .O(\or_ln105_2_reg_1153[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \or_ln105_2_reg_1153[0]_i_6 
       (.I0(\x_fu_140_reg[12]_1 [3]),
        .I1(icmp_ln104_fu_391_p2_carry[3]),
        .I2(\x_fu_140_reg[12]_1 [2]),
        .I3(ap_loop_init_int),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(icmp_ln104_fu_391_p2_carry[2]),
        .O(\or_ln105_2_reg_1153[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000004100)) 
    \or_ln105_2_reg_1153[0]_i_7 
       (.I0(icmp_ln104_fu_391_p2_carry[13]),
        .I1(p_0_in[12]),
        .I2(icmp_ln104_fu_391_p2_carry[12]),
        .I3(\or_ln105_2_reg_1153[0]_i_14_n_5 ),
        .I4(\or_ln105_2_reg_1153[0]_i_15_n_5 ),
        .I5(\or_ln105_2_reg_1153[0]_i_16_n_5 ),
        .O(\or_ln105_2_reg_1153[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFE)) 
    \or_ln105_2_reg_1153[0]_i_8 
       (.I0(\or_ln105_2_reg_1153[0]_i_17_n_5 ),
        .I1(\or_ln105_2_reg_1153[0]_i_18_n_5 ),
        .I2(\or_ln105_2_reg_1153_reg[0]_1 [13]),
        .I3(p_0_in[12]),
        .I4(\or_ln105_2_reg_1153_reg[0]_1 [12]),
        .I5(\or_ln105_2_reg_1153[0]_i_19_n_5 ),
        .O(\or_ln105_2_reg_1153[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \or_ln105_2_reg_1153[0]_i_9 
       (.I0(\x_fu_140_reg[12]_1 [3]),
        .I1(\or_ln105_2_reg_1153_reg[0]_1 [3]),
        .I2(\x_fu_140_reg[12]_1 [2]),
        .I3(ap_loop_init_int),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I5(\or_ln105_2_reg_1153_reg[0]_1 [2]),
        .O(\or_ln105_2_reg_1153[0]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    x_5_fu_439_p2_carry__0_i_1
       (.I0(\x_fu_140_reg[12]_1 [12]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(\x_fu_140_reg[12]_0 [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_5_fu_439_p2_carry__0_i_2
       (.I0(\x_fu_140_reg[12]_1 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(\x_fu_140_reg[12]_0 [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_5_fu_439_p2_carry__0_i_3
       (.I0(\x_fu_140_reg[12]_1 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(\x_fu_140_reg[12]_0 [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_5_fu_439_p2_carry__0_i_4
       (.I0(\x_fu_140_reg[12]_1 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(\x_fu_140_reg[12]_0 [0]));
  LUT3 #(
    .INIT(8'hF8)) 
    x_5_fu_439_p2_carry_i_1
       (.I0(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\x_fu_140_reg[12]_1 [0]),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg));
  LUT3 #(
    .INIT(8'h2A)) 
    x_5_fu_439_p2_carry_i_2
       (.I0(\x_fu_140_reg[12]_1 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(\x_fu_140_reg[8] [7]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_5_fu_439_p2_carry_i_3
       (.I0(\x_fu_140_reg[12]_1 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(\x_fu_140_reg[8] [6]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_5_fu_439_p2_carry_i_4
       (.I0(\x_fu_140_reg[12]_1 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(\x_fu_140_reg[8] [5]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_5_fu_439_p2_carry_i_5
       (.I0(\x_fu_140_reg[12]_1 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(\x_fu_140_reg[8] [4]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_5_fu_439_p2_carry_i_6
       (.I0(\x_fu_140_reg[12]_1 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(\x_fu_140_reg[8] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_5_fu_439_p2_carry_i_7
       (.I0(\x_fu_140_reg[12]_1 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(\x_fu_140_reg[8] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_5_fu_439_p2_carry_i_8
       (.I0(\x_fu_140_reg[12]_1 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(\x_fu_140_reg[8] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_5_fu_439_p2_carry_i_9
       (.I0(\x_fu_140_reg[12]_1 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(\x_fu_140_reg[8] [0]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \x_fu_140[0]_i_1 
       (.I0(\x_fu_140_reg[12]_1 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(\x_fu_140_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \x_fu_140[12]_i_1 
       (.I0(ap_loop_init_int),
        .I1(empty_n_reg_0),
        .O(SS));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \x_fu_140[12]_i_2 
       (.I0(or_ln105_2_reg_11530),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \x_fu_140[12]_i_3 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(stream_csc_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_in_hresampled_empty_n),
        .I4(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_2_n_5),
        .O(or_ln105_2_reg_11530));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_70
   (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg,
    \axi_last_reg_393_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_0,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_1,
    \sof_2_reg_163_reg[0] ,
    D,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_2,
    SR,
    ap_sig_allocacmp_j_1,
    ap_loop_init_int_reg_0,
    ap_rst_n_inv,
    ap_clk,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
    ap_loop_exit_ready_pp0_iter1_reg,
    E,
    axi_last_reg_393,
    \icmp_ln619_reg_389_reg[0] ,
    \icmp_ln619_reg_389_reg[0]_0 ,
    stream_out_vresampled_empty_n,
    Q,
    m_axis_video_TREADY_int_regslice,
    \sof_reg_106_reg[0] ,
    sof_reg_106,
    \sof_2_reg_163_reg[0]_0 ,
    ap_rst_n,
    \axi_last_reg_393_reg[0]_0 ,
    \axi_last_reg_393_reg[0]_1 ,
    \j_fu_100[11]_i_3_0 );
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg;
  output \axi_last_reg_393_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_0;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_1;
  output \sof_2_reg_163_reg[0] ;
  output [1:0]D;
  output [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_2;
  output [0:0]SR;
  output [11:0]ap_sig_allocacmp_j_1;
  output [0:0]ap_loop_init_int_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [0:0]E;
  input axi_last_reg_393;
  input \icmp_ln619_reg_389_reg[0] ;
  input \icmp_ln619_reg_389_reg[0]_0 ;
  input stream_out_vresampled_empty_n;
  input [1:0]Q;
  input m_axis_video_TREADY_int_regslice;
  input \sof_reg_106_reg[0] ;
  input sof_reg_106;
  input \sof_2_reg_163_reg[0]_0 ;
  input ap_rst_n;
  input [11:0]\axi_last_reg_393_reg[0]_0 ;
  input [11:0]\axi_last_reg_393_reg[0]_1 ;
  input [11:0]\j_fu_100[11]_i_3_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__7_n_5;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__7_n_5;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:0]ap_sig_allocacmp_j_1;
  wire axi_last_reg_393;
  wire \axi_last_reg_393[0]_i_2_n_5 ;
  wire \axi_last_reg_393[0]_i_3_n_5 ;
  wire \axi_last_reg_393[0]_i_4_n_5 ;
  wire \axi_last_reg_393[0]_i_5_n_5 ;
  wire \axi_last_reg_393[0]_i_6_n_5 ;
  wire \axi_last_reg_393[0]_i_7_n_5 ;
  wire \axi_last_reg_393_reg[0] ;
  wire [11:0]\axi_last_reg_393_reg[0]_0 ;
  wire [11:0]\axi_last_reg_393_reg[0]_1 ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_0;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_1;
  wire [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_2;
  wire \icmp_ln619_reg_389_reg[0] ;
  wire \icmp_ln619_reg_389_reg[0]_0 ;
  wire \j_fu_100[11]_i_10_n_5 ;
  wire [11:0]\j_fu_100[11]_i_3_0 ;
  wire \j_fu_100[11]_i_3_n_5 ;
  wire \j_fu_100[11]_i_4_n_5 ;
  wire \j_fu_100[11]_i_5_n_5 ;
  wire \j_fu_100[11]_i_6_n_5 ;
  wire \j_fu_100[11]_i_7_n_5 ;
  wire \j_fu_100[11]_i_8_n_5 ;
  wire \j_fu_100[11]_i_9_n_5 ;
  wire m_axis_video_TREADY_int_regslice;
  wire \sof_2_reg_163_reg[0] ;
  wire \sof_2_reg_163_reg[0]_0 ;
  wire sof_reg_106;
  wire \sof_reg_106_reg[0] ;
  wire stream_out_vresampled_empty_n;

  LUT6 #(
    .INIT(64'hFFFFFFFFAA080808)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0DDD0000)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_done_cache),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(Q[1]),
        .I5(E),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFDDDDDDD)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\icmp_ln619_reg_389_reg[0] ),
        .I1(\icmp_ln619_reg_389_reg[0]_0 ),
        .I2(stream_out_vresampled_empty_n),
        .I3(Q[1]),
        .I4(m_axis_video_TREADY_int_regslice),
        .O(ap_block_pp0_stage0_subdone));
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1__7
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__7_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h5D08)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__3
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .I2(\j_fu_100[11]_i_3_n_5 ),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'hFF5DDDDD)) 
    ap_loop_init_int_i_1__7
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_loop_init_int_i_1__7_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__7_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \axi_last_reg_393[0]_i_1 
       (.I0(\axi_last_reg_393[0]_i_2_n_5 ),
        .I1(\axi_last_reg_393[0]_i_3_n_5 ),
        .I2(\axi_last_reg_393[0]_i_4_n_5 ),
        .I3(\j_fu_100[11]_i_3_n_5 ),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(axi_last_reg_393),
        .O(\axi_last_reg_393_reg[0] ));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \axi_last_reg_393[0]_i_2 
       (.I0(\axi_last_reg_393_reg[0]_1 [5]),
        .I1(\axi_last_reg_393_reg[0]_0 [5]),
        .I2(\axi_last_reg_393_reg[0]_1 [2]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\axi_last_reg_393_reg[0]_0 [2]),
        .O(\axi_last_reg_393[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEFFF3D2)) 
    \axi_last_reg_393[0]_i_3 
       (.I0(\axi_last_reg_393_reg[0]_0 [0]),
        .I1(ap_loop_init),
        .I2(\axi_last_reg_393_reg[0]_1 [0]),
        .I3(\axi_last_reg_393_reg[0]_0 [1]),
        .I4(\axi_last_reg_393_reg[0]_1 [1]),
        .I5(\axi_last_reg_393[0]_i_5_n_5 ),
        .O(\axi_last_reg_393[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFBFEFFFFFFAFFBAE)) 
    \axi_last_reg_393[0]_i_4 
       (.I0(\axi_last_reg_393[0]_i_6_n_5 ),
        .I1(\axi_last_reg_393_reg[0]_0 [8]),
        .I2(ap_loop_init),
        .I3(\axi_last_reg_393_reg[0]_1 [8]),
        .I4(\axi_last_reg_393_reg[0]_0 [11]),
        .I5(\axi_last_reg_393_reg[0]_1 [11]),
        .O(\axi_last_reg_393[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \axi_last_reg_393[0]_i_5 
       (.I0(\axi_last_reg_393_reg[0]_1 [4]),
        .I1(\axi_last_reg_393_reg[0]_0 [4]),
        .I2(\axi_last_reg_393_reg[0]_1 [3]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\axi_last_reg_393_reg[0]_0 [3]),
        .O(\axi_last_reg_393[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEFFF3D2)) 
    \axi_last_reg_393[0]_i_6 
       (.I0(\axi_last_reg_393_reg[0]_0 [6]),
        .I1(ap_loop_init),
        .I2(\axi_last_reg_393_reg[0]_1 [6]),
        .I3(\axi_last_reg_393_reg[0]_0 [7]),
        .I4(\axi_last_reg_393_reg[0]_1 [7]),
        .I5(\axi_last_reg_393[0]_i_7_n_5 ),
        .O(\axi_last_reg_393[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \axi_last_reg_393[0]_i_7 
       (.I0(\axi_last_reg_393_reg[0]_1 [10]),
        .I1(\axi_last_reg_393_reg[0]_0 [10]),
        .I2(\axi_last_reg_393_reg[0]_1 [9]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\axi_last_reg_393_reg[0]_0 [9]),
        .O(\axi_last_reg_393[0]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_i_1
       (.I0(\j_fu_100[11]_i_3_n_5 ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .I3(E),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h5551515151515151)) 
    \icmp_ln619_reg_389[0]_i_1 
       (.I0(\j_fu_100[11]_i_3_n_5 ),
        .I1(\icmp_ln619_reg_389_reg[0] ),
        .I2(\icmp_ln619_reg_389_reg[0]_0 ),
        .I3(stream_out_vresampled_empty_n),
        .I4(Q[1]),
        .I5(m_axis_video_TREADY_int_regslice),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_223_p2_carry__0_i_1
       (.I0(\axi_last_reg_393_reg[0]_0 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_223_p2_carry__0_i_2
       (.I0(\axi_last_reg_393_reg[0]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_223_p2_carry__0_i_3
       (.I0(\axi_last_reg_393_reg[0]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_223_p2_carry_i_1
       (.I0(\axi_last_reg_393_reg[0]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_223_p2_carry_i_2
       (.I0(\axi_last_reg_393_reg[0]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_223_p2_carry_i_3
       (.I0(\axi_last_reg_393_reg[0]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_223_p2_carry_i_4
       (.I0(\axi_last_reg_393_reg[0]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_223_p2_carry_i_5
       (.I0(\axi_last_reg_393_reg[0]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_223_p2_carry_i_6
       (.I0(\axi_last_reg_393_reg[0]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_223_p2_carry_i_7
       (.I0(\axi_last_reg_393_reg[0]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_223_p2_carry_i_8
       (.I0(\axi_last_reg_393_reg[0]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_223_p2_carry_i_9
       (.I0(\axi_last_reg_393_reg[0]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .O(ap_sig_allocacmp_j_1[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_100[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\axi_last_reg_393_reg[0]_0 [0]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \j_fu_100[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .I3(\j_fu_100[11]_i_3_n_5 ),
        .O(SR));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \j_fu_100[11]_i_10 
       (.I0(\j_fu_100[11]_i_3_0 [10]),
        .I1(\axi_last_reg_393_reg[0]_0 [10]),
        .I2(\j_fu_100[11]_i_3_0 [9]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\axi_last_reg_393_reg[0]_0 [9]),
        .O(\j_fu_100[11]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \j_fu_100[11]_i_2 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .I2(\j_fu_100[11]_i_3_n_5 ),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF99F)) 
    \j_fu_100[11]_i_3 
       (.I0(\j_fu_100[11]_i_3_0 [5]),
        .I1(\j_fu_100[11]_i_4_n_5 ),
        .I2(\j_fu_100[11]_i_3_0 [2]),
        .I3(\j_fu_100[11]_i_5_n_5 ),
        .I4(\j_fu_100[11]_i_6_n_5 ),
        .I5(\j_fu_100[11]_i_7_n_5 ),
        .O(\j_fu_100[11]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \j_fu_100[11]_i_4 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\axi_last_reg_393_reg[0]_0 [5]),
        .O(\j_fu_100[11]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \j_fu_100[11]_i_5 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\axi_last_reg_393_reg[0]_0 [2]),
        .O(\j_fu_100[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEFFF3D2)) 
    \j_fu_100[11]_i_6 
       (.I0(\axi_last_reg_393_reg[0]_0 [0]),
        .I1(ap_loop_init),
        .I2(\j_fu_100[11]_i_3_0 [0]),
        .I3(\axi_last_reg_393_reg[0]_0 [1]),
        .I4(\j_fu_100[11]_i_3_0 [1]),
        .I5(\j_fu_100[11]_i_8_n_5 ),
        .O(\j_fu_100[11]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFBFEFFFFFFAFFBAE)) 
    \j_fu_100[11]_i_7 
       (.I0(\j_fu_100[11]_i_9_n_5 ),
        .I1(\axi_last_reg_393_reg[0]_0 [8]),
        .I2(ap_loop_init),
        .I3(\j_fu_100[11]_i_3_0 [8]),
        .I4(\axi_last_reg_393_reg[0]_0 [11]),
        .I5(\j_fu_100[11]_i_3_0 [11]),
        .O(\j_fu_100[11]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \j_fu_100[11]_i_8 
       (.I0(\j_fu_100[11]_i_3_0 [4]),
        .I1(\axi_last_reg_393_reg[0]_0 [4]),
        .I2(\j_fu_100[11]_i_3_0 [3]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\axi_last_reg_393_reg[0]_0 [3]),
        .O(\j_fu_100[11]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEFFF3D2)) 
    \j_fu_100[11]_i_9 
       (.I0(\axi_last_reg_393_reg[0]_0 [6]),
        .I1(ap_loop_init),
        .I2(\j_fu_100[11]_i_3_0 [6]),
        .I3(\axi_last_reg_393_reg[0]_0 [7]),
        .I4(\j_fu_100[11]_i_3_0 [7]),
        .I5(\j_fu_100[11]_i_10_n_5 ),
        .O(\j_fu_100[11]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hE200E2E2AAAAAAAA)) 
    \sof_2_reg_163[0]_i_1 
       (.I0(\sof_2_reg_163_reg[0]_0 ),
        .I1(ap_loop_init),
        .I2(sof_reg_106),
        .I3(\icmp_ln619_reg_389_reg[0]_0 ),
        .I4(\icmp_ln619_reg_389_reg[0] ),
        .I5(ap_block_pp0_stage0_subdone),
        .O(\sof_2_reg_163_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sof_2_reg_163[0]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'hFFFFFFFF8AFF0000)) 
    \sof_reg_106[0]_i_1 
       (.I0(\sof_reg_106_reg[0] ),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg),
        .I2(ap_done_cache),
        .I3(Q[1]),
        .I4(sof_reg_106),
        .I5(Q[0]),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_0));
endmodule

module bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1
   (P,
    PCOUT,
    DI,
    add_ln147_2_fu_774_p2_carry__2,
    add_ln147_2_fu_774_p2_carry__2_0,
    D,
    S,
    \add_ln147_reg_1208_reg[15] ,
    \add_ln147_reg_1208_reg[23] ,
    \add_ln147_reg_1208_reg[24] ,
    add_ln147_2_fu_774_p2_carry__2_1,
    add_ln147_2_fu_774_p2_carry__2_2,
    CEB1,
    ap_clk,
    B,
    out,
    C,
    CO,
    O,
    p_0_in1_in,
    \select_ln153_1_reg_1248_reg[7] ,
    p_0_in0_in,
    \select_ln153_1_reg_1248_reg[7]_0 ,
    \select_ln153_1_reg_1248_reg[7]_1 ,
    Q);
  output [23:0]P;
  output [47:0]PCOUT;
  output [0:0]DI;
  output [0:0]add_ln147_2_fu_774_p2_carry__2;
  output [0:0]add_ln147_2_fu_774_p2_carry__2_0;
  output [7:0]D;
  output [7:0]S;
  output [7:0]\add_ln147_reg_1208_reg[15] ;
  output [7:0]\add_ln147_reg_1208_reg[23] ;
  output [0:0]\add_ln147_reg_1208_reg[24] ;
  output [0:0]add_ln147_2_fu_774_p2_carry__2_1;
  output [0:0]add_ln147_2_fu_774_p2_carry__2_2;
  input CEB1;
  input ap_clk;
  input [15:0]B;
  input [7:0]out;
  input [9:0]C;
  input [0:0]CO;
  input [0:0]O;
  input [7:0]p_0_in1_in;
  input [0:0]\select_ln153_1_reg_1248_reg[7] ;
  input [7:0]p_0_in0_in;
  input [0:0]\select_ln153_1_reg_1248_reg[7]_0 ;
  input [7:0]\select_ln153_1_reg_1248_reg[7]_1 ;
  input [24:0]Q;

  wire [15:0]B;
  wire [9:0]C;
  wire CEB1;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [23:0]P;
  wire [47:0]PCOUT;
  wire [24:0]Q;
  wire [7:0]S;
  wire [0:0]add_ln147_2_fu_774_p2_carry__2;
  wire [0:0]add_ln147_2_fu_774_p2_carry__2_0;
  wire [0:0]add_ln147_2_fu_774_p2_carry__2_1;
  wire [0:0]add_ln147_2_fu_774_p2_carry__2_2;
  wire [7:0]\add_ln147_reg_1208_reg[15] ;
  wire [7:0]\add_ln147_reg_1208_reg[23] ;
  wire [0:0]\add_ln147_reg_1208_reg[24] ;
  wire ap_clk;
  wire [7:0]out;
  wire [7:0]p_0_in0_in;
  wire [7:0]p_0_in1_in;
  wire [0:0]\select_ln153_1_reg_1248_reg[7] ;
  wire [0:0]\select_ln153_1_reg_1248_reg[7]_0 ;
  wire [7:0]\select_ln153_1_reg_1248_reg[7]_1 ;

  bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_62 bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U
       (.B(B),
        .C(C),
        .CEB1(CEB1),
        .CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .S(S),
        .add_ln147_2_fu_774_p2_carry__2(add_ln147_2_fu_774_p2_carry__2),
        .add_ln147_2_fu_774_p2_carry__2_0(add_ln147_2_fu_774_p2_carry__2_0),
        .add_ln147_2_fu_774_p2_carry__2_1(add_ln147_2_fu_774_p2_carry__2_1),
        .add_ln147_2_fu_774_p2_carry__2_2(add_ln147_2_fu_774_p2_carry__2_2),
        .\add_ln147_reg_1208_reg[15] (\add_ln147_reg_1208_reg[15] ),
        .\add_ln147_reg_1208_reg[23] (\add_ln147_reg_1208_reg[23] ),
        .\add_ln147_reg_1208_reg[24] (\add_ln147_reg_1208_reg[24] ),
        .ap_clk(ap_clk),
        .out(out),
        .p_0_in0_in(p_0_in0_in),
        .p_0_in1_in(p_0_in1_in),
        .\select_ln153_1_reg_1248_reg[7] (\select_ln153_1_reg_1248_reg[7] ),
        .\select_ln153_1_reg_1248_reg[7]_0 (\select_ln153_1_reg_1248_reg[7]_0 ),
        .\select_ln153_1_reg_1248_reg[7]_1 (\select_ln153_1_reg_1248_reg[7]_1 ));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1" *) 
module bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_54
   (P,
    PCOUT,
    DI,
    add_ln149_2_fu_804_p2_carry__2,
    add_ln149_2_fu_804_p2_carry__2_0,
    D,
    S,
    \add_ln149_reg_1223_reg[15] ,
    \add_ln149_reg_1223_reg[23] ,
    \add_ln149_reg_1223_reg[24] ,
    add_ln149_2_fu_804_p2_carry__2_1,
    add_ln149_2_fu_804_p2_carry__2_2,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    out,
    DSP_ALU_INST_0,
    CO,
    O,
    p_0_in1_in,
    \select_ln154_1_reg_1258_reg[7] ,
    p_0_in0_in,
    \select_ln154_1_reg_1258_reg[7]_0 ,
    \select_ln154_1_reg_1258_reg[7]_1 ,
    Q);
  output [23:0]P;
  output [47:0]PCOUT;
  output [0:0]DI;
  output [0:0]add_ln149_2_fu_804_p2_carry__2;
  output [0:0]add_ln149_2_fu_804_p2_carry__2_0;
  output [7:0]D;
  output [7:0]S;
  output [7:0]\add_ln149_reg_1223_reg[15] ;
  output [7:0]\add_ln149_reg_1223_reg[23] ;
  output [0:0]\add_ln149_reg_1223_reg[24] ;
  output [0:0]add_ln149_2_fu_804_p2_carry__2_1;
  output [0:0]add_ln149_2_fu_804_p2_carry__2_2;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]out;
  input [9:0]DSP_ALU_INST_0;
  input [0:0]CO;
  input [0:0]O;
  input [7:0]p_0_in1_in;
  input [0:0]\select_ln154_1_reg_1258_reg[7] ;
  input [7:0]p_0_in0_in;
  input [0:0]\select_ln154_1_reg_1258_reg[7]_0 ;
  input [7:0]\select_ln154_1_reg_1258_reg[7]_1 ;
  input [24:0]Q;

  wire CEB1;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [9:0]DSP_ALU_INST_0;
  wire [0:0]O;
  wire [23:0]P;
  wire [47:0]PCOUT;
  wire [24:0]Q;
  wire [7:0]S;
  wire [0:0]add_ln149_2_fu_804_p2_carry__2;
  wire [0:0]add_ln149_2_fu_804_p2_carry__2_0;
  wire [0:0]add_ln149_2_fu_804_p2_carry__2_1;
  wire [0:0]add_ln149_2_fu_804_p2_carry__2_2;
  wire [7:0]\add_ln149_reg_1223_reg[15] ;
  wire [7:0]\add_ln149_reg_1223_reg[23] ;
  wire [0:0]\add_ln149_reg_1223_reg[24] ;
  wire ap_clk;
  wire [7:0]out;
  wire [7:0]p_0_in0_in;
  wire [7:0]p_0_in1_in;
  wire [0:0]\select_ln154_1_reg_1258_reg[7] ;
  wire [0:0]\select_ln154_1_reg_1258_reg[7]_0 ;
  wire [7:0]\select_ln154_1_reg_1258_reg[7]_1 ;

  bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_61 bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U
       (.CEB1(CEB1),
        .CO(CO),
        .D(D),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .O(O),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .S(S),
        .add_ln149_2_fu_804_p2_carry__2(add_ln149_2_fu_804_p2_carry__2),
        .add_ln149_2_fu_804_p2_carry__2_0(add_ln149_2_fu_804_p2_carry__2_0),
        .add_ln149_2_fu_804_p2_carry__2_1(add_ln149_2_fu_804_p2_carry__2_1),
        .add_ln149_2_fu_804_p2_carry__2_2(add_ln149_2_fu_804_p2_carry__2_2),
        .\add_ln149_reg_1223_reg[15] (\add_ln149_reg_1223_reg[15] ),
        .\add_ln149_reg_1223_reg[23] (\add_ln149_reg_1223_reg[23] ),
        .\add_ln149_reg_1223_reg[24] (\add_ln149_reg_1223_reg[24] ),
        .ap_clk(ap_clk),
        .out(out),
        .p_0_in0_in(p_0_in0_in),
        .p_0_in1_in(p_0_in1_in),
        .\select_ln154_1_reg_1258_reg[7] (\select_ln154_1_reg_1258_reg[7] ),
        .\select_ln154_1_reg_1258_reg[7]_0 (\select_ln154_1_reg_1258_reg[7]_0 ),
        .\select_ln154_1_reg_1258_reg[7]_1 (\select_ln154_1_reg_1258_reg[7]_1 ));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1" *) 
module bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_55
   (P,
    PCOUT,
    CEB1,
    DI,
    add_ln151_2_fu_834_p2_carry__2,
    add_ln151_2_fu_834_p2_carry__2_0,
    D,
    S,
    \add_ln151_reg_1238_reg[15] ,
    \add_ln151_reg_1238_reg[23] ,
    \add_ln151_reg_1238_reg[24] ,
    add_ln151_2_fu_834_p2_carry__2_1,
    add_ln151_2_fu_834_p2_carry__2_2,
    ap_clk,
    DSP_ALU_INST,
    out,
    DSP_ALU_INST_0,
    ap_enable_reg_pp0_iter5,
    stream_csc_full_n,
    ap_enable_reg_pp0_iter1,
    stream_in_hresampled_empty_n,
    CO,
    O,
    p_0_in1_in,
    \select_ln155_1_reg_1253_reg[7] ,
    p_0_in0_in,
    \select_ln155_1_reg_1253_reg[7]_0 ,
    \select_ln155_1_reg_1253_reg[7]_1 ,
    Q);
  output [23:0]P;
  output [47:0]PCOUT;
  output CEB1;
  output [0:0]DI;
  output [0:0]add_ln151_2_fu_834_p2_carry__2;
  output [0:0]add_ln151_2_fu_834_p2_carry__2_0;
  output [7:0]D;
  output [7:0]S;
  output [7:0]\add_ln151_reg_1238_reg[15] ;
  output [7:0]\add_ln151_reg_1238_reg[23] ;
  output [0:0]\add_ln151_reg_1238_reg[24] ;
  output [0:0]add_ln151_2_fu_834_p2_carry__2_1;
  output [0:0]add_ln151_2_fu_834_p2_carry__2_2;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]out;
  input [9:0]DSP_ALU_INST_0;
  input ap_enable_reg_pp0_iter5;
  input stream_csc_full_n;
  input ap_enable_reg_pp0_iter1;
  input stream_in_hresampled_empty_n;
  input [0:0]CO;
  input [0:0]O;
  input [7:0]p_0_in1_in;
  input [0:0]\select_ln155_1_reg_1253_reg[7] ;
  input [7:0]p_0_in0_in;
  input [0:0]\select_ln155_1_reg_1253_reg[7]_0 ;
  input [7:0]\select_ln155_1_reg_1253_reg[7]_1 ;
  input [24:0]Q;

  wire CEB1;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [9:0]DSP_ALU_INST_0;
  wire [0:0]O;
  wire [23:0]P;
  wire [47:0]PCOUT;
  wire [24:0]Q;
  wire [7:0]S;
  wire [0:0]add_ln151_2_fu_834_p2_carry__2;
  wire [0:0]add_ln151_2_fu_834_p2_carry__2_0;
  wire [0:0]add_ln151_2_fu_834_p2_carry__2_1;
  wire [0:0]add_ln151_2_fu_834_p2_carry__2_2;
  wire [7:0]\add_ln151_reg_1238_reg[15] ;
  wire [7:0]\add_ln151_reg_1238_reg[23] ;
  wire [0:0]\add_ln151_reg_1238_reg[24] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter5;
  wire [7:0]out;
  wire [7:0]p_0_in0_in;
  wire [7:0]p_0_in1_in;
  wire [0:0]\select_ln155_1_reg_1253_reg[7] ;
  wire [0:0]\select_ln155_1_reg_1253_reg[7]_0 ;
  wire [7:0]\select_ln155_1_reg_1253_reg[7]_1 ;
  wire stream_csc_full_n;
  wire stream_in_hresampled_empty_n;

  bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0 bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U
       (.CEP(CEB1),
        .CO(CO),
        .D(D),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .O(O),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .S(S),
        .add_ln151_2_fu_834_p2_carry__2(add_ln151_2_fu_834_p2_carry__2),
        .add_ln151_2_fu_834_p2_carry__2_0(add_ln151_2_fu_834_p2_carry__2_0),
        .add_ln151_2_fu_834_p2_carry__2_1(add_ln151_2_fu_834_p2_carry__2_1),
        .add_ln151_2_fu_834_p2_carry__2_2(add_ln151_2_fu_834_p2_carry__2_2),
        .\add_ln151_reg_1238_reg[15] (\add_ln151_reg_1238_reg[15] ),
        .\add_ln151_reg_1238_reg[23] (\add_ln151_reg_1238_reg[23] ),
        .\add_ln151_reg_1238_reg[24] (\add_ln151_reg_1238_reg[24] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .out(out),
        .p_0_in0_in(p_0_in0_in),
        .p_0_in1_in(p_0_in1_in),
        .\select_ln155_1_reg_1253_reg[7] (\select_ln155_1_reg_1253_reg[7] ),
        .\select_ln155_1_reg_1253_reg[7]_0 (\select_ln155_1_reg_1253_reg[7]_0 ),
        .\select_ln155_1_reg_1253_reg[7]_1 (\select_ln155_1_reg_1253_reg[7]_1 ),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n));
endmodule

module bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0
   (P,
    PCOUT,
    CEP,
    DI,
    add_ln151_2_fu_834_p2_carry__2,
    add_ln151_2_fu_834_p2_carry__2_0,
    D,
    S,
    \add_ln151_reg_1238_reg[15] ,
    \add_ln151_reg_1238_reg[23] ,
    \add_ln151_reg_1238_reg[24] ,
    add_ln151_2_fu_834_p2_carry__2_1,
    add_ln151_2_fu_834_p2_carry__2_2,
    ap_clk,
    DSP_ALU_INST,
    out,
    DSP_ALU_INST_0,
    ap_enable_reg_pp0_iter5,
    stream_csc_full_n,
    ap_enable_reg_pp0_iter1,
    stream_in_hresampled_empty_n,
    CO,
    O,
    p_0_in1_in,
    \select_ln155_1_reg_1253_reg[7] ,
    p_0_in0_in,
    \select_ln155_1_reg_1253_reg[7]_0 ,
    \select_ln155_1_reg_1253_reg[7]_1 ,
    Q);
  output [23:0]P;
  output [47:0]PCOUT;
  output CEP;
  output [0:0]DI;
  output [0:0]add_ln151_2_fu_834_p2_carry__2;
  output [0:0]add_ln151_2_fu_834_p2_carry__2_0;
  output [7:0]D;
  output [7:0]S;
  output [7:0]\add_ln151_reg_1238_reg[15] ;
  output [7:0]\add_ln151_reg_1238_reg[23] ;
  output [0:0]\add_ln151_reg_1238_reg[24] ;
  output [0:0]add_ln151_2_fu_834_p2_carry__2_1;
  output [0:0]add_ln151_2_fu_834_p2_carry__2_2;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]out;
  input [9:0]DSP_ALU_INST_0;
  input ap_enable_reg_pp0_iter5;
  input stream_csc_full_n;
  input ap_enable_reg_pp0_iter1;
  input stream_in_hresampled_empty_n;
  input [0:0]CO;
  input [0:0]O;
  input [7:0]p_0_in1_in;
  input [0:0]\select_ln155_1_reg_1253_reg[7] ;
  input [7:0]p_0_in0_in;
  input [0:0]\select_ln155_1_reg_1253_reg[7]_0 ;
  input [7:0]\select_ln155_1_reg_1253_reg[7]_1 ;
  input [24:0]Q;

  wire CEP;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [9:0]DSP_ALU_INST_0;
  wire [0:0]O;
  wire [23:0]P;
  wire [47:0]PCOUT;
  wire [24:0]Q;
  wire [7:0]S;
  wire [0:0]add_ln151_2_fu_834_p2_carry__2;
  wire [0:0]add_ln151_2_fu_834_p2_carry__2_0;
  wire [0:0]add_ln151_2_fu_834_p2_carry__2_1;
  wire [0:0]add_ln151_2_fu_834_p2_carry__2_2;
  wire [7:0]\add_ln151_reg_1238_reg[15] ;
  wire [7:0]\add_ln151_reg_1238_reg[23] ;
  wire [0:0]\add_ln151_reg_1238_reg[24] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter5;
  wire [7:0]out;
  wire [7:0]p_0_in0_in;
  wire [7:0]p_0_in1_in;
  wire p_reg_reg_n_86;
  wire [0:0]\select_ln155_1_reg_1253_reg[7] ;
  wire [0:0]\select_ln155_1_reg_1253_reg[7]_0 ;
  wire [7:0]\select_ln155_1_reg_1253_reg[7]_1 ;
  wire stream_csc_full_n;
  wire stream_in_hresampled_empty_n;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry__0_i_1
       (.I0(P[15]),
        .I1(Q[15]),
        .O(\add_ln151_reg_1238_reg[15] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry__0_i_2
       (.I0(P[14]),
        .I1(Q[14]),
        .O(\add_ln151_reg_1238_reg[15] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry__0_i_3
       (.I0(P[13]),
        .I1(Q[13]),
        .O(\add_ln151_reg_1238_reg[15] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry__0_i_4
       (.I0(P[12]),
        .I1(Q[12]),
        .O(\add_ln151_reg_1238_reg[15] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry__0_i_5
       (.I0(P[11]),
        .I1(Q[11]),
        .O(\add_ln151_reg_1238_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry__0_i_6
       (.I0(P[10]),
        .I1(Q[10]),
        .O(\add_ln151_reg_1238_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry__0_i_7
       (.I0(P[9]),
        .I1(Q[9]),
        .O(\add_ln151_reg_1238_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry__0_i_8
       (.I0(P[8]),
        .I1(Q[8]),
        .O(\add_ln151_reg_1238_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry__1_i_1
       (.I0(P[23]),
        .I1(Q[23]),
        .O(\add_ln151_reg_1238_reg[23] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry__1_i_2
       (.I0(P[22]),
        .I1(Q[22]),
        .O(\add_ln151_reg_1238_reg[23] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry__1_i_3
       (.I0(P[21]),
        .I1(Q[21]),
        .O(\add_ln151_reg_1238_reg[23] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry__1_i_4
       (.I0(P[20]),
        .I1(Q[20]),
        .O(\add_ln151_reg_1238_reg[23] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry__1_i_5
       (.I0(P[19]),
        .I1(Q[19]),
        .O(\add_ln151_reg_1238_reg[23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry__1_i_6
       (.I0(P[18]),
        .I1(Q[18]),
        .O(\add_ln151_reg_1238_reg[23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry__1_i_7
       (.I0(P[17]),
        .I1(Q[17]),
        .O(\add_ln151_reg_1238_reg[23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry__1_i_8
       (.I0(P[16]),
        .I1(Q[16]),
        .O(\add_ln151_reg_1238_reg[23] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln151_2_fu_834_p2_carry__2_i_1
       (.I0(p_reg_reg_n_86),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry__2_i_2
       (.I0(p_reg_reg_n_86),
        .I1(Q[24]),
        .O(\add_ln151_reg_1238_reg[24] ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry_i_1
       (.I0(P[7]),
        .I1(Q[7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry_i_2
       (.I0(P[6]),
        .I1(Q[6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry_i_3
       (.I0(P[5]),
        .I1(Q[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry_i_4
       (.I0(P[4]),
        .I1(Q[4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry_i_5
       (.I0(P[3]),
        .I1(Q[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry_i_6
       (.I0(P[2]),
        .I1(Q[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry_i_7
       (.I0(P[1]),
        .I1(Q[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln151_2_fu_834_p2_carry_i_8
       (.I0(P[0]),
        .I1(Q[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hDD0D)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(stream_csc_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_in_hresampled_empty_n),
        .O(CEP));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln155_1_fu_916_p2_carry_i_1
       (.I0(O),
        .I1(CO),
        .O(add_ln151_2_fu_834_p2_carry__2_0));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln155_1_fu_916_p2_carry_i_8
       (.I0(CO),
        .I1(O),
        .O(add_ln151_2_fu_834_p2_carry__2_2));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln155_fu_910_p2_carry_i_1
       (.I0(CO),
        .O(add_ln151_2_fu_834_p2_carry__2));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln155_fu_910_p2_carry_i_6
       (.I0(CO),
        .I1(O),
        .O(add_ln151_2_fu_834_p2_carry__2_1));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],p_reg_reg_n_86,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln155_1_reg_1253[0]_i_1 
       (.I0(p_0_in1_in[0]),
        .I1(\select_ln155_1_reg_1253_reg[7] ),
        .I2(p_0_in0_in[0]),
        .I3(\select_ln155_1_reg_1253_reg[7]_0 ),
        .I4(\select_ln155_1_reg_1253_reg[7]_1 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln155_1_reg_1253[1]_i_1 
       (.I0(p_0_in1_in[1]),
        .I1(\select_ln155_1_reg_1253_reg[7] ),
        .I2(p_0_in0_in[1]),
        .I3(\select_ln155_1_reg_1253_reg[7]_0 ),
        .I4(\select_ln155_1_reg_1253_reg[7]_1 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln155_1_reg_1253[2]_i_1 
       (.I0(p_0_in1_in[2]),
        .I1(\select_ln155_1_reg_1253_reg[7] ),
        .I2(p_0_in0_in[2]),
        .I3(\select_ln155_1_reg_1253_reg[7]_0 ),
        .I4(\select_ln155_1_reg_1253_reg[7]_1 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln155_1_reg_1253[3]_i_1 
       (.I0(p_0_in1_in[3]),
        .I1(\select_ln155_1_reg_1253_reg[7] ),
        .I2(p_0_in0_in[3]),
        .I3(\select_ln155_1_reg_1253_reg[7]_0 ),
        .I4(\select_ln155_1_reg_1253_reg[7]_1 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln155_1_reg_1253[4]_i_1 
       (.I0(p_0_in1_in[4]),
        .I1(\select_ln155_1_reg_1253_reg[7] ),
        .I2(p_0_in0_in[4]),
        .I3(\select_ln155_1_reg_1253_reg[7]_0 ),
        .I4(\select_ln155_1_reg_1253_reg[7]_1 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln155_1_reg_1253[5]_i_1 
       (.I0(p_0_in1_in[5]),
        .I1(\select_ln155_1_reg_1253_reg[7] ),
        .I2(p_0_in0_in[5]),
        .I3(\select_ln155_1_reg_1253_reg[7]_0 ),
        .I4(\select_ln155_1_reg_1253_reg[7]_1 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln155_1_reg_1253[6]_i_1 
       (.I0(p_0_in1_in[6]),
        .I1(\select_ln155_1_reg_1253_reg[7] ),
        .I2(p_0_in0_in[6]),
        .I3(\select_ln155_1_reg_1253_reg[7]_0 ),
        .I4(\select_ln155_1_reg_1253_reg[7]_1 [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln155_1_reg_1253[7]_i_1 
       (.I0(p_0_in1_in[7]),
        .I1(\select_ln155_1_reg_1253_reg[7] ),
        .I2(p_0_in0_in[7]),
        .I3(\select_ln155_1_reg_1253_reg[7]_0 ),
        .I4(\select_ln155_1_reg_1253_reg[7]_1 [7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0" *) 
module bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_61
   (P,
    PCOUT,
    DI,
    add_ln149_2_fu_804_p2_carry__2,
    add_ln149_2_fu_804_p2_carry__2_0,
    D,
    S,
    \add_ln149_reg_1223_reg[15] ,
    \add_ln149_reg_1223_reg[23] ,
    \add_ln149_reg_1223_reg[24] ,
    add_ln149_2_fu_804_p2_carry__2_1,
    add_ln149_2_fu_804_p2_carry__2_2,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    out,
    DSP_ALU_INST_0,
    CO,
    O,
    p_0_in1_in,
    \select_ln154_1_reg_1258_reg[7] ,
    p_0_in0_in,
    \select_ln154_1_reg_1258_reg[7]_0 ,
    \select_ln154_1_reg_1258_reg[7]_1 ,
    Q);
  output [23:0]P;
  output [47:0]PCOUT;
  output [0:0]DI;
  output [0:0]add_ln149_2_fu_804_p2_carry__2;
  output [0:0]add_ln149_2_fu_804_p2_carry__2_0;
  output [7:0]D;
  output [7:0]S;
  output [7:0]\add_ln149_reg_1223_reg[15] ;
  output [7:0]\add_ln149_reg_1223_reg[23] ;
  output [0:0]\add_ln149_reg_1223_reg[24] ;
  output [0:0]add_ln149_2_fu_804_p2_carry__2_1;
  output [0:0]add_ln149_2_fu_804_p2_carry__2_2;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]out;
  input [9:0]DSP_ALU_INST_0;
  input [0:0]CO;
  input [0:0]O;
  input [7:0]p_0_in1_in;
  input [0:0]\select_ln154_1_reg_1258_reg[7] ;
  input [7:0]p_0_in0_in;
  input [0:0]\select_ln154_1_reg_1258_reg[7]_0 ;
  input [7:0]\select_ln154_1_reg_1258_reg[7]_1 ;
  input [24:0]Q;

  wire CEB1;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [9:0]DSP_ALU_INST_0;
  wire [0:0]O;
  wire [23:0]P;
  wire [47:0]PCOUT;
  wire [24:0]Q;
  wire [7:0]S;
  wire [0:0]add_ln149_2_fu_804_p2_carry__2;
  wire [0:0]add_ln149_2_fu_804_p2_carry__2_0;
  wire [0:0]add_ln149_2_fu_804_p2_carry__2_1;
  wire [0:0]add_ln149_2_fu_804_p2_carry__2_2;
  wire [7:0]\add_ln149_reg_1223_reg[15] ;
  wire [7:0]\add_ln149_reg_1223_reg[23] ;
  wire [0:0]\add_ln149_reg_1223_reg[24] ;
  wire ap_clk;
  wire [7:0]out;
  wire [7:0]p_0_in0_in;
  wire [7:0]p_0_in1_in;
  wire p_reg_reg_n_86;
  wire [0:0]\select_ln154_1_reg_1258_reg[7] ;
  wire [0:0]\select_ln154_1_reg_1258_reg[7]_0 ;
  wire [7:0]\select_ln154_1_reg_1258_reg[7]_1 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry__0_i_1
       (.I0(P[15]),
        .I1(Q[15]),
        .O(\add_ln149_reg_1223_reg[15] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry__0_i_2
       (.I0(P[14]),
        .I1(Q[14]),
        .O(\add_ln149_reg_1223_reg[15] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry__0_i_3
       (.I0(P[13]),
        .I1(Q[13]),
        .O(\add_ln149_reg_1223_reg[15] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry__0_i_4
       (.I0(P[12]),
        .I1(Q[12]),
        .O(\add_ln149_reg_1223_reg[15] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry__0_i_5
       (.I0(P[11]),
        .I1(Q[11]),
        .O(\add_ln149_reg_1223_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry__0_i_6
       (.I0(P[10]),
        .I1(Q[10]),
        .O(\add_ln149_reg_1223_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry__0_i_7
       (.I0(P[9]),
        .I1(Q[9]),
        .O(\add_ln149_reg_1223_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry__0_i_8
       (.I0(P[8]),
        .I1(Q[8]),
        .O(\add_ln149_reg_1223_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry__1_i_1
       (.I0(P[23]),
        .I1(Q[23]),
        .O(\add_ln149_reg_1223_reg[23] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry__1_i_2
       (.I0(P[22]),
        .I1(Q[22]),
        .O(\add_ln149_reg_1223_reg[23] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry__1_i_3
       (.I0(P[21]),
        .I1(Q[21]),
        .O(\add_ln149_reg_1223_reg[23] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry__1_i_4
       (.I0(P[20]),
        .I1(Q[20]),
        .O(\add_ln149_reg_1223_reg[23] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry__1_i_5
       (.I0(P[19]),
        .I1(Q[19]),
        .O(\add_ln149_reg_1223_reg[23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry__1_i_6
       (.I0(P[18]),
        .I1(Q[18]),
        .O(\add_ln149_reg_1223_reg[23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry__1_i_7
       (.I0(P[17]),
        .I1(Q[17]),
        .O(\add_ln149_reg_1223_reg[23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry__1_i_8
       (.I0(P[16]),
        .I1(Q[16]),
        .O(\add_ln149_reg_1223_reg[23] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln149_2_fu_804_p2_carry__2_i_1
       (.I0(p_reg_reg_n_86),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry__2_i_2
       (.I0(p_reg_reg_n_86),
        .I1(Q[24]),
        .O(\add_ln149_reg_1223_reg[24] ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry_i_1
       (.I0(P[7]),
        .I1(Q[7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry_i_2
       (.I0(P[6]),
        .I1(Q[6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry_i_3
       (.I0(P[5]),
        .I1(Q[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry_i_4
       (.I0(P[4]),
        .I1(Q[4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry_i_5
       (.I0(P[3]),
        .I1(Q[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry_i_6
       (.I0(P[2]),
        .I1(Q[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry_i_7
       (.I0(P[1]),
        .I1(Q[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln149_2_fu_804_p2_carry_i_8
       (.I0(P[0]),
        .I1(Q[0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln154_1_fu_894_p2_carry_i_1
       (.I0(O),
        .I1(CO),
        .O(add_ln149_2_fu_804_p2_carry__2_0));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln154_1_fu_894_p2_carry_i_8
       (.I0(CO),
        .I1(O),
        .O(add_ln149_2_fu_804_p2_carry__2_2));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln154_fu_888_p2_carry_i_1
       (.I0(CO),
        .O(add_ln149_2_fu_804_p2_carry__2));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln154_fu_888_p2_carry_i_6
       (.I0(CO),
        .I1(O),
        .O(add_ln149_2_fu_804_p2_carry__2_1));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEB1),
        .CEP(CEB1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],p_reg_reg_n_86,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln154_1_reg_1258[0]_i_1 
       (.I0(p_0_in1_in[0]),
        .I1(\select_ln154_1_reg_1258_reg[7] ),
        .I2(p_0_in0_in[0]),
        .I3(\select_ln154_1_reg_1258_reg[7]_0 ),
        .I4(\select_ln154_1_reg_1258_reg[7]_1 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln154_1_reg_1258[1]_i_1 
       (.I0(p_0_in1_in[1]),
        .I1(\select_ln154_1_reg_1258_reg[7] ),
        .I2(p_0_in0_in[1]),
        .I3(\select_ln154_1_reg_1258_reg[7]_0 ),
        .I4(\select_ln154_1_reg_1258_reg[7]_1 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln154_1_reg_1258[2]_i_1 
       (.I0(p_0_in1_in[2]),
        .I1(\select_ln154_1_reg_1258_reg[7] ),
        .I2(p_0_in0_in[2]),
        .I3(\select_ln154_1_reg_1258_reg[7]_0 ),
        .I4(\select_ln154_1_reg_1258_reg[7]_1 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln154_1_reg_1258[3]_i_1 
       (.I0(p_0_in1_in[3]),
        .I1(\select_ln154_1_reg_1258_reg[7] ),
        .I2(p_0_in0_in[3]),
        .I3(\select_ln154_1_reg_1258_reg[7]_0 ),
        .I4(\select_ln154_1_reg_1258_reg[7]_1 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln154_1_reg_1258[4]_i_1 
       (.I0(p_0_in1_in[4]),
        .I1(\select_ln154_1_reg_1258_reg[7] ),
        .I2(p_0_in0_in[4]),
        .I3(\select_ln154_1_reg_1258_reg[7]_0 ),
        .I4(\select_ln154_1_reg_1258_reg[7]_1 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln154_1_reg_1258[5]_i_1 
       (.I0(p_0_in1_in[5]),
        .I1(\select_ln154_1_reg_1258_reg[7] ),
        .I2(p_0_in0_in[5]),
        .I3(\select_ln154_1_reg_1258_reg[7]_0 ),
        .I4(\select_ln154_1_reg_1258_reg[7]_1 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln154_1_reg_1258[6]_i_1 
       (.I0(p_0_in1_in[6]),
        .I1(\select_ln154_1_reg_1258_reg[7] ),
        .I2(p_0_in0_in[6]),
        .I3(\select_ln154_1_reg_1258_reg[7]_0 ),
        .I4(\select_ln154_1_reg_1258_reg[7]_1 [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln154_1_reg_1258[7]_i_1 
       (.I0(p_0_in1_in[7]),
        .I1(\select_ln154_1_reg_1258_reg[7] ),
        .I2(p_0_in0_in[7]),
        .I3(\select_ln154_1_reg_1258_reg[7]_0 ),
        .I4(\select_ln154_1_reg_1258_reg[7]_1 [7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0" *) 
module bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_62
   (P,
    PCOUT,
    DI,
    add_ln147_2_fu_774_p2_carry__2,
    add_ln147_2_fu_774_p2_carry__2_0,
    D,
    S,
    \add_ln147_reg_1208_reg[15] ,
    \add_ln147_reg_1208_reg[23] ,
    \add_ln147_reg_1208_reg[24] ,
    add_ln147_2_fu_774_p2_carry__2_1,
    add_ln147_2_fu_774_p2_carry__2_2,
    CEB1,
    ap_clk,
    B,
    out,
    C,
    CO,
    O,
    p_0_in1_in,
    \select_ln153_1_reg_1248_reg[7] ,
    p_0_in0_in,
    \select_ln153_1_reg_1248_reg[7]_0 ,
    \select_ln153_1_reg_1248_reg[7]_1 ,
    Q);
  output [23:0]P;
  output [47:0]PCOUT;
  output [0:0]DI;
  output [0:0]add_ln147_2_fu_774_p2_carry__2;
  output [0:0]add_ln147_2_fu_774_p2_carry__2_0;
  output [7:0]D;
  output [7:0]S;
  output [7:0]\add_ln147_reg_1208_reg[15] ;
  output [7:0]\add_ln147_reg_1208_reg[23] ;
  output [0:0]\add_ln147_reg_1208_reg[24] ;
  output [0:0]add_ln147_2_fu_774_p2_carry__2_1;
  output [0:0]add_ln147_2_fu_774_p2_carry__2_2;
  input CEB1;
  input ap_clk;
  input [15:0]B;
  input [7:0]out;
  input [9:0]C;
  input [0:0]CO;
  input [0:0]O;
  input [7:0]p_0_in1_in;
  input [0:0]\select_ln153_1_reg_1248_reg[7] ;
  input [7:0]p_0_in0_in;
  input [0:0]\select_ln153_1_reg_1248_reg[7]_0 ;
  input [7:0]\select_ln153_1_reg_1248_reg[7]_1 ;
  input [24:0]Q;

  wire [15:0]B;
  wire [9:0]C;
  wire CEB1;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [23:0]P;
  wire [47:0]PCOUT;
  wire [24:0]Q;
  wire [7:0]S;
  wire [0:0]add_ln147_2_fu_774_p2_carry__2;
  wire [0:0]add_ln147_2_fu_774_p2_carry__2_0;
  wire [0:0]add_ln147_2_fu_774_p2_carry__2_1;
  wire [0:0]add_ln147_2_fu_774_p2_carry__2_2;
  wire [7:0]\add_ln147_reg_1208_reg[15] ;
  wire [7:0]\add_ln147_reg_1208_reg[23] ;
  wire [0:0]\add_ln147_reg_1208_reg[24] ;
  wire ap_clk;
  wire [7:0]out;
  wire [7:0]p_0_in0_in;
  wire [7:0]p_0_in1_in;
  wire p_reg_reg_n_86;
  wire [0:0]\select_ln153_1_reg_1248_reg[7] ;
  wire [0:0]\select_ln153_1_reg_1248_reg[7]_0 ;
  wire [7:0]\select_ln153_1_reg_1248_reg[7]_1 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry__0_i_1
       (.I0(P[15]),
        .I1(Q[15]),
        .O(\add_ln147_reg_1208_reg[15] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry__0_i_2
       (.I0(P[14]),
        .I1(Q[14]),
        .O(\add_ln147_reg_1208_reg[15] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry__0_i_3
       (.I0(P[13]),
        .I1(Q[13]),
        .O(\add_ln147_reg_1208_reg[15] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry__0_i_4
       (.I0(P[12]),
        .I1(Q[12]),
        .O(\add_ln147_reg_1208_reg[15] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry__0_i_5
       (.I0(P[11]),
        .I1(Q[11]),
        .O(\add_ln147_reg_1208_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry__0_i_6
       (.I0(P[10]),
        .I1(Q[10]),
        .O(\add_ln147_reg_1208_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry__0_i_7
       (.I0(P[9]),
        .I1(Q[9]),
        .O(\add_ln147_reg_1208_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry__0_i_8
       (.I0(P[8]),
        .I1(Q[8]),
        .O(\add_ln147_reg_1208_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry__1_i_1
       (.I0(P[23]),
        .I1(Q[23]),
        .O(\add_ln147_reg_1208_reg[23] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry__1_i_2
       (.I0(P[22]),
        .I1(Q[22]),
        .O(\add_ln147_reg_1208_reg[23] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry__1_i_3
       (.I0(P[21]),
        .I1(Q[21]),
        .O(\add_ln147_reg_1208_reg[23] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry__1_i_4
       (.I0(P[20]),
        .I1(Q[20]),
        .O(\add_ln147_reg_1208_reg[23] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry__1_i_5
       (.I0(P[19]),
        .I1(Q[19]),
        .O(\add_ln147_reg_1208_reg[23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry__1_i_6
       (.I0(P[18]),
        .I1(Q[18]),
        .O(\add_ln147_reg_1208_reg[23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry__1_i_7
       (.I0(P[17]),
        .I1(Q[17]),
        .O(\add_ln147_reg_1208_reg[23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry__1_i_8
       (.I0(P[16]),
        .I1(Q[16]),
        .O(\add_ln147_reg_1208_reg[23] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln147_2_fu_774_p2_carry__2_i_1
       (.I0(p_reg_reg_n_86),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry__2_i_2
       (.I0(p_reg_reg_n_86),
        .I1(Q[24]),
        .O(\add_ln147_reg_1208_reg[24] ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry_i_1
       (.I0(P[7]),
        .I1(Q[7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry_i_2
       (.I0(P[6]),
        .I1(Q[6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry_i_3
       (.I0(P[5]),
        .I1(Q[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry_i_4
       (.I0(P[4]),
        .I1(Q[4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry_i_5
       (.I0(P[3]),
        .I1(Q[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry_i_6
       (.I0(P[2]),
        .I1(Q[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry_i_7
       (.I0(P[1]),
        .I1(Q[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln147_2_fu_774_p2_carry_i_8
       (.I0(P[0]),
        .I1(Q[0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln153_1_fu_856_p2_carry_i_1
       (.I0(O),
        .I1(CO),
        .O(add_ln147_2_fu_774_p2_carry__2_0));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln153_1_fu_856_p2_carry_i_8
       (.I0(CO),
        .I1(O),
        .O(add_ln147_2_fu_774_p2_carry__2_2));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln153_fu_850_p2_carry_i_1
       (.I0(CO),
        .O(add_ln147_2_fu_774_p2_carry__2));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln153_fu_850_p2_carry_i_6
       (.I0(CO),
        .I1(O),
        .O(add_ln147_2_fu_774_p2_carry__2_1));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C[9],C,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEB1),
        .CEP(CEB1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],p_reg_reg_n_86,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln153_1_reg_1248[0]_i_1 
       (.I0(p_0_in1_in[0]),
        .I1(\select_ln153_1_reg_1248_reg[7] ),
        .I2(p_0_in0_in[0]),
        .I3(\select_ln153_1_reg_1248_reg[7]_0 ),
        .I4(\select_ln153_1_reg_1248_reg[7]_1 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln153_1_reg_1248[1]_i_1 
       (.I0(p_0_in1_in[1]),
        .I1(\select_ln153_1_reg_1248_reg[7] ),
        .I2(p_0_in0_in[1]),
        .I3(\select_ln153_1_reg_1248_reg[7]_0 ),
        .I4(\select_ln153_1_reg_1248_reg[7]_1 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln153_1_reg_1248[2]_i_1 
       (.I0(p_0_in1_in[2]),
        .I1(\select_ln153_1_reg_1248_reg[7] ),
        .I2(p_0_in0_in[2]),
        .I3(\select_ln153_1_reg_1248_reg[7]_0 ),
        .I4(\select_ln153_1_reg_1248_reg[7]_1 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln153_1_reg_1248[3]_i_1 
       (.I0(p_0_in1_in[3]),
        .I1(\select_ln153_1_reg_1248_reg[7] ),
        .I2(p_0_in0_in[3]),
        .I3(\select_ln153_1_reg_1248_reg[7]_0 ),
        .I4(\select_ln153_1_reg_1248_reg[7]_1 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln153_1_reg_1248[4]_i_1 
       (.I0(p_0_in1_in[4]),
        .I1(\select_ln153_1_reg_1248_reg[7] ),
        .I2(p_0_in0_in[4]),
        .I3(\select_ln153_1_reg_1248_reg[7]_0 ),
        .I4(\select_ln153_1_reg_1248_reg[7]_1 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln153_1_reg_1248[5]_i_1 
       (.I0(p_0_in1_in[5]),
        .I1(\select_ln153_1_reg_1248_reg[7] ),
        .I2(p_0_in0_in[5]),
        .I3(\select_ln153_1_reg_1248_reg[7]_0 ),
        .I4(\select_ln153_1_reg_1248_reg[7]_1 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln153_1_reg_1248[6]_i_1 
       (.I0(p_0_in1_in[6]),
        .I1(\select_ln153_1_reg_1248_reg[7] ),
        .I2(p_0_in0_in[6]),
        .I3(\select_ln153_1_reg_1248_reg[7]_0 ),
        .I4(\select_ln153_1_reg_1248_reg[7]_1 [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln153_1_reg_1248[7]_i_1 
       (.I0(p_0_in1_in[7]),
        .I1(\select_ln153_1_reg_1248_reg[7] ),
        .I2(p_0_in0_in[7]),
        .I3(\select_ln153_1_reg_1248_reg[7]_0 ),
        .I4(\select_ln153_1_reg_1248_reg[7]_1 [7]),
        .O(D[7]));
endmodule

module bd_85a6_csc_0_mul_16s_8ns_24_1_1
   (P,
    CEB1,
    ap_clk,
    out,
    DSP_ALU_INST);
  output [23:0]P;
  input CEB1;
  input ap_clk;
  input [7:0]out;
  input [15:0]DSP_ALU_INST;

  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]P;
  wire ap_clk;
  wire [7:0]out;
  wire tmp_product_n_86;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_86,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_mul_16s_8ns_24_1_1" *) 
module bd_85a6_csc_0_mul_16s_8ns_24_1_1_56
   (P,
    S,
    CEB1,
    ap_clk,
    out,
    A,
    \add_ln147_reg_1208_reg[23] );
  output [23:0]P;
  output [0:0]S;
  input CEB1;
  input ap_clk;
  input [7:0]out;
  input [15:0]A;
  input [0:0]\add_ln147_reg_1208_reg[23] ;

  wire [15:0]A;
  wire CEB1;
  wire [23:0]P;
  wire [0:0]S;
  wire [0:0]\add_ln147_reg_1208_reg[23] ;
  wire ap_clk;
  wire [7:0]out;
  wire tmp_product_n_86;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[23]_i_3 
       (.I0(P[23]),
        .I1(\add_ln147_reg_1208_reg[23] ),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_86,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_mul_16s_8ns_24_1_1" *) 
module bd_85a6_csc_0_mul_16s_8ns_24_1_1_57
   (P,
    CEB1,
    ap_clk,
    out,
    DSP_ALU_INST);
  output [23:0]P;
  input CEB1;
  input ap_clk;
  input [7:0]out;
  input [15:0]DSP_ALU_INST;

  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]P;
  wire ap_clk;
  wire [7:0]out;
  wire tmp_product_n_86;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_86,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_mul_16s_8ns_24_1_1" *) 
module bd_85a6_csc_0_mul_16s_8ns_24_1_1_58
   (P,
    S,
    CEB1,
    ap_clk,
    out,
    DSP_ALU_INST,
    \add_ln149_reg_1223_reg[23] );
  output [23:0]P;
  output [0:0]S;
  input CEB1;
  input ap_clk;
  input [7:0]out;
  input [15:0]DSP_ALU_INST;
  input [0:0]\add_ln149_reg_1223_reg[23] ;

  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]P;
  wire [0:0]S;
  wire [0:0]\add_ln149_reg_1223_reg[23] ;
  wire ap_clk;
  wire [7:0]out;
  wire tmp_product_n_86;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[23]_i_3 
       (.I0(P[23]),
        .I1(\add_ln149_reg_1223_reg[23] ),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_86,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_mul_16s_8ns_24_1_1" *) 
module bd_85a6_csc_0_mul_16s_8ns_24_1_1_59
   (P,
    CEB1,
    ap_clk,
    out,
    DSP_ALU_INST);
  output [23:0]P;
  input CEB1;
  input ap_clk;
  input [7:0]out;
  input [15:0]DSP_ALU_INST;

  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]P;
  wire ap_clk;
  wire [7:0]out;
  wire tmp_product_n_86;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_86,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_mul_16s_8ns_24_1_1" *) 
module bd_85a6_csc_0_mul_16s_8ns_24_1_1_60
   (P,
    S,
    CEB1,
    ap_clk,
    out,
    DSP_ALU_INST,
    \add_ln151_reg_1238_reg[23] );
  output [23:0]P;
  output [0:0]S;
  input CEB1;
  input ap_clk;
  input [7:0]out;
  input [15:0]DSP_ALU_INST;
  input [0:0]\add_ln151_reg_1238_reg[23] ;

  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]P;
  wire [0:0]S;
  wire [0:0]\add_ln151_reg_1238_reg[23] ;
  wire ap_clk;
  wire [7:0]out;
  wire tmp_product_n_86;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[23]_i_3 
       (.I0(P[23]),
        .I1(\add_ln151_reg_1238_reg[23] ),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_86,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

module bd_85a6_csc_0_reg_unsigned_short_s
   (ap_ce_reg,
    D,
    ap_clk,
    HwReg_width_c_empty_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_height_c_empty_n,
    Q,
    \d_read_reg_22_reg[11]_0 );
  output ap_ce_reg;
  output [11:0]D;
  input ap_clk;
  input HwReg_width_c_empty_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input HwReg_height_c_empty_n;
  input [1:0]Q;
  input [11:0]\d_read_reg_22_reg[11]_0 ;

  wire [11:0]D;
  wire HwReg_height_c_empty_n;
  wire HwReg_width_c_empty_n;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire ap_ce_reg;
  wire ap_clk;
  wire [11:0]ap_return_int_reg;
  wire [11:0]d_read_reg_22;
  wire [11:0]\d_read_reg_22_reg[11]_0 ;
  wire grp_reg_unsigned_short_s_fu_145_ap_ce;

  LUT5 #(
    .INIT(32'hFFFF8000)) 
    ap_ce_reg_i_1
       (.I0(HwReg_width_c_empty_n),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(HwReg_height_c_empty_n),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(grp_reg_unsigned_short_s_fu_145_ap_ce));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_unsigned_short_s_fu_145_ap_ce),
        .Q(ap_ce_reg),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[10]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[11]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [10]),
        .Q(d_read_reg_22[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [11]),
        .Q(d_read_reg_22[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[0]_i_1 
       (.I0(d_read_reg_22[0]),
        .I1(ap_return_int_reg[0]),
        .I2(ap_ce_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[10]_i_1 
       (.I0(d_read_reg_22[10]),
        .I1(ap_return_int_reg[10]),
        .I2(ap_ce_reg),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[11]_i_1 
       (.I0(d_read_reg_22[11]),
        .I1(ap_return_int_reg[11]),
        .I2(ap_ce_reg),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[1]_i_1 
       (.I0(d_read_reg_22[1]),
        .I1(ap_return_int_reg[1]),
        .I2(ap_ce_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[2]_i_1 
       (.I0(d_read_reg_22[2]),
        .I1(ap_return_int_reg[2]),
        .I2(ap_ce_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[3]_i_1 
       (.I0(d_read_reg_22[3]),
        .I1(ap_return_int_reg[3]),
        .I2(ap_ce_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[4]_i_1 
       (.I0(d_read_reg_22[4]),
        .I1(ap_return_int_reg[4]),
        .I2(ap_ce_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[5]_i_1 
       (.I0(d_read_reg_22[5]),
        .I1(ap_return_int_reg[5]),
        .I2(ap_ce_reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[6]_i_1 
       (.I0(d_read_reg_22[6]),
        .I1(ap_return_int_reg[6]),
        .I2(ap_ce_reg),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[7]_i_1 
       (.I0(d_read_reg_22[7]),
        .I1(ap_return_int_reg[7]),
        .I2(ap_ce_reg),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[8]_i_1 
       (.I0(d_read_reg_22[8]),
        .I1(ap_return_int_reg[8]),
        .I2(ap_ce_reg),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_199[9]_i_1 
       (.I0(d_read_reg_22[9]),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_reg_unsigned_short_s" *) 
module bd_85a6_csc_0_reg_unsigned_short_s_113
   (ap_ce_reg,
    D,
    grp_reg_unsigned_short_s_fu_257_ap_ce,
    ap_clk,
    \d_read_reg_22_reg[11]_0 );
  output ap_ce_reg;
  output [11:0]D;
  input grp_reg_unsigned_short_s_fu_257_ap_ce;
  input ap_clk;
  input [11:0]\d_read_reg_22_reg[11]_0 ;

  wire [11:0]D;
  wire ap_ce_reg;
  wire ap_clk;
  wire [11:0]ap_return_int_reg;
  wire [11:0]d_read_reg_22;
  wire [11:0]\d_read_reg_22_reg[11]_0 ;
  wire grp_reg_unsigned_short_s_fu_257_ap_ce;

  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_unsigned_short_s_fu_257_ap_ce),
        .Q(ap_ce_reg),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[10]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[11]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [10]),
        .Q(d_read_reg_22[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [11]),
        .Q(d_read_reg_22[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[0]_i_1 
       (.I0(d_read_reg_22[0]),
        .I1(ap_return_int_reg[0]),
        .I2(ap_ce_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[10]_i_1 
       (.I0(d_read_reg_22[10]),
        .I1(ap_return_int_reg[10]),
        .I2(ap_ce_reg),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[11]_i_1 
       (.I0(d_read_reg_22[11]),
        .I1(ap_return_int_reg[11]),
        .I2(ap_ce_reg),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[1]_i_1 
       (.I0(d_read_reg_22[1]),
        .I1(ap_return_int_reg[1]),
        .I2(ap_ce_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[2]_i_1 
       (.I0(d_read_reg_22[2]),
        .I1(ap_return_int_reg[2]),
        .I2(ap_ce_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[3]_i_1 
       (.I0(d_read_reg_22[3]),
        .I1(ap_return_int_reg[3]),
        .I2(ap_ce_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[4]_i_1 
       (.I0(d_read_reg_22[4]),
        .I1(ap_return_int_reg[4]),
        .I2(ap_ce_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[5]_i_1 
       (.I0(d_read_reg_22[5]),
        .I1(ap_return_int_reg[5]),
        .I2(ap_ce_reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[6]_i_1 
       (.I0(d_read_reg_22[6]),
        .I1(ap_return_int_reg[6]),
        .I2(ap_ce_reg),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[7]_i_1 
       (.I0(d_read_reg_22[7]),
        .I1(ap_return_int_reg[7]),
        .I2(ap_ce_reg),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[8]_i_1 
       (.I0(d_read_reg_22[8]),
        .I1(ap_return_int_reg[8]),
        .I2(ap_ce_reg),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_348[9]_i_1 
       (.I0(d_read_reg_22[9]),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_reg_unsigned_short_s" *) 
module bd_85a6_csc_0_reg_unsigned_short_s_114
   (\d_read_reg_22_reg[11]_0 ,
    D,
    ap_clk,
    ap_ce_reg);
  output [11:0]\d_read_reg_22_reg[11]_0 ;
  input [11:0]D;
  input ap_clk;
  input ap_ce_reg;

  wire [11:0]D;
  wire ap_ce_reg;
  wire ap_clk;
  wire \ap_return_int_reg_reg_n_5_[0] ;
  wire \ap_return_int_reg_reg_n_5_[10] ;
  wire \ap_return_int_reg_reg_n_5_[11] ;
  wire \ap_return_int_reg_reg_n_5_[1] ;
  wire \ap_return_int_reg_reg_n_5_[2] ;
  wire \ap_return_int_reg_reg_n_5_[3] ;
  wire \ap_return_int_reg_reg_n_5_[4] ;
  wire \ap_return_int_reg_reg_n_5_[5] ;
  wire \ap_return_int_reg_reg_n_5_[6] ;
  wire \ap_return_int_reg_reg_n_5_[7] ;
  wire \ap_return_int_reg_reg_n_5_[8] ;
  wire \ap_return_int_reg_reg_n_5_[9] ;
  wire [11:0]\d_read_reg_22_reg[11]_0 ;
  wire \d_read_reg_22_reg_n_5_[0] ;
  wire \d_read_reg_22_reg_n_5_[10] ;
  wire \d_read_reg_22_reg_n_5_[11] ;
  wire \d_read_reg_22_reg_n_5_[1] ;
  wire \d_read_reg_22_reg_n_5_[2] ;
  wire \d_read_reg_22_reg_n_5_[3] ;
  wire \d_read_reg_22_reg_n_5_[4] ;
  wire \d_read_reg_22_reg_n_5_[5] ;
  wire \d_read_reg_22_reg_n_5_[6] ;
  wire \d_read_reg_22_reg_n_5_[7] ;
  wire \d_read_reg_22_reg_n_5_[8] ;
  wire \d_read_reg_22_reg_n_5_[9] ;

  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[0] ),
        .Q(\ap_return_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[10] ),
        .Q(\ap_return_int_reg_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[11] ),
        .Q(\ap_return_int_reg_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[1] ),
        .Q(\ap_return_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[2] ),
        .Q(\ap_return_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[3] ),
        .Q(\ap_return_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[4] ),
        .Q(\ap_return_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[5] ),
        .Q(\ap_return_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[6] ),
        .Q(\ap_return_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[7] ),
        .Q(\ap_return_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[8] ),
        .Q(\ap_return_int_reg_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[9] ),
        .Q(\ap_return_int_reg_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[0]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[0] ),
        .I1(\ap_return_int_reg_reg_n_5_[0] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[10]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[10] ),
        .I1(\ap_return_int_reg_reg_n_5_[10] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[11]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[11] ),
        .I1(\ap_return_int_reg_reg_n_5_[11] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[1]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[1] ),
        .I1(\ap_return_int_reg_reg_n_5_[1] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[2]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[2] ),
        .I1(\ap_return_int_reg_reg_n_5_[2] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[3]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[3] ),
        .I1(\ap_return_int_reg_reg_n_5_[3] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[4]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[4] ),
        .I1(\ap_return_int_reg_reg_n_5_[4] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[5]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[5] ),
        .I1(\ap_return_int_reg_reg_n_5_[5] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[6]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[6] ),
        .I1(\ap_return_int_reg_reg_n_5_[6] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[7]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[7] ),
        .I1(\ap_return_int_reg_reg_n_5_[7] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[8]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[8] ),
        .I1(\ap_return_int_reg_reg_n_5_[8] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_353[9]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[9] ),
        .I1(\ap_return_int_reg_reg_n_5_[9] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [9]));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\d_read_reg_22_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\d_read_reg_22_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\d_read_reg_22_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\d_read_reg_22_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\d_read_reg_22_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\d_read_reg_22_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\d_read_reg_22_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\d_read_reg_22_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\d_read_reg_22_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\d_read_reg_22_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\d_read_reg_22_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\d_read_reg_22_reg_n_5_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_reg_unsigned_short_s" *) 
module bd_85a6_csc_0_reg_unsigned_short_s_68
   (D,
    \d_read_reg_22_reg[11]_0 ,
    ap_ce_reg,
    \d_read_reg_22_reg[11]_1 ,
    ap_clk);
  output [11:0]D;
  output [11:0]\d_read_reg_22_reg[11]_0 ;
  input ap_ce_reg;
  input [11:0]\d_read_reg_22_reg[11]_1 ;
  input ap_clk;

  wire [11:0]D;
  wire ap_ce_reg;
  wire ap_clk;
  wire \ap_return_int_reg_reg_n_5_[0] ;
  wire \ap_return_int_reg_reg_n_5_[10] ;
  wire \ap_return_int_reg_reg_n_5_[11] ;
  wire \ap_return_int_reg_reg_n_5_[1] ;
  wire \ap_return_int_reg_reg_n_5_[2] ;
  wire \ap_return_int_reg_reg_n_5_[3] ;
  wire \ap_return_int_reg_reg_n_5_[4] ;
  wire \ap_return_int_reg_reg_n_5_[5] ;
  wire \ap_return_int_reg_reg_n_5_[6] ;
  wire \ap_return_int_reg_reg_n_5_[7] ;
  wire \ap_return_int_reg_reg_n_5_[8] ;
  wire \ap_return_int_reg_reg_n_5_[9] ;
  wire [11:0]\d_read_reg_22_reg[11]_0 ;
  wire [11:0]\d_read_reg_22_reg[11]_1 ;
  wire \d_read_reg_22_reg_n_5_[0] ;
  wire \d_read_reg_22_reg_n_5_[10] ;
  wire \d_read_reg_22_reg_n_5_[11] ;
  wire \d_read_reg_22_reg_n_5_[1] ;
  wire \d_read_reg_22_reg_n_5_[2] ;
  wire \d_read_reg_22_reg_n_5_[3] ;
  wire \d_read_reg_22_reg_n_5_[4] ;
  wire \d_read_reg_22_reg_n_5_[5] ;
  wire \d_read_reg_22_reg_n_5_[6] ;
  wire \d_read_reg_22_reg_n_5_[7] ;
  wire \d_read_reg_22_reg_n_5_[8] ;
  wire \d_read_reg_22_reg_n_5_[9] ;
  wire \sub_reg_209[11]_i_2_n_5 ;
  wire \sub_reg_209[11]_i_3_n_5 ;
  wire \sub_reg_209[11]_i_4_n_5 ;
  wire \sub_reg_209[8]_i_2_n_5 ;
  wire \sub_reg_209[8]_i_3_n_5 ;
  wire \sub_reg_209[8]_i_4_n_5 ;
  wire \sub_reg_209[8]_i_5_n_5 ;
  wire \sub_reg_209[8]_i_6_n_5 ;
  wire \sub_reg_209[8]_i_7_n_5 ;
  wire \sub_reg_209[8]_i_8_n_5 ;
  wire \sub_reg_209[8]_i_9_n_5 ;
  wire \sub_reg_209_reg[11]_i_1_n_11 ;
  wire \sub_reg_209_reg[11]_i_1_n_12 ;
  wire \sub_reg_209_reg[8]_i_1_n_10 ;
  wire \sub_reg_209_reg[8]_i_1_n_11 ;
  wire \sub_reg_209_reg[8]_i_1_n_12 ;
  wire \sub_reg_209_reg[8]_i_1_n_5 ;
  wire \sub_reg_209_reg[8]_i_1_n_6 ;
  wire \sub_reg_209_reg[8]_i_1_n_7 ;
  wire \sub_reg_209_reg[8]_i_1_n_8 ;
  wire \sub_reg_209_reg[8]_i_1_n_9 ;
  wire [7:2]\NLW_sub_reg_209_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sub_reg_209_reg[11]_i_1_O_UNCONNECTED ;

  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[0] ),
        .Q(\ap_return_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[10] ),
        .Q(\ap_return_int_reg_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[11] ),
        .Q(\ap_return_int_reg_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[1] ),
        .Q(\ap_return_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[2] ),
        .Q(\ap_return_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[3] ),
        .Q(\ap_return_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[4] ),
        .Q(\ap_return_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[5] ),
        .Q(\ap_return_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[6] ),
        .Q(\ap_return_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[7] ),
        .Q(\ap_return_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[8] ),
        .Q(\ap_return_int_reg_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[9] ),
        .Q(\ap_return_int_reg_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[0]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[0] ),
        .I1(\ap_return_int_reg_reg_n_5_[0] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[10]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[10] ),
        .I1(\ap_return_int_reg_reg_n_5_[10] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[11]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[11] ),
        .I1(\ap_return_int_reg_reg_n_5_[11] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[1]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[1] ),
        .I1(\ap_return_int_reg_reg_n_5_[1] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[2]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[2] ),
        .I1(\ap_return_int_reg_reg_n_5_[2] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[3]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[3] ),
        .I1(\ap_return_int_reg_reg_n_5_[3] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[4]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[4] ),
        .I1(\ap_return_int_reg_reg_n_5_[4] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[5]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[5] ),
        .I1(\ap_return_int_reg_reg_n_5_[5] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[6]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[6] ),
        .I1(\ap_return_int_reg_reg_n_5_[6] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[7]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[7] ),
        .I1(\ap_return_int_reg_reg_n_5_[7] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[8]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[8] ),
        .I1(\ap_return_int_reg_reg_n_5_[8] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cols_reg_204[9]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[9] ),
        .I1(\ap_return_int_reg_reg_n_5_[9] ),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [9]));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [0]),
        .Q(\d_read_reg_22_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [10]),
        .Q(\d_read_reg_22_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [11]),
        .Q(\d_read_reg_22_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [1]),
        .Q(\d_read_reg_22_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [2]),
        .Q(\d_read_reg_22_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [3]),
        .Q(\d_read_reg_22_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [4]),
        .Q(\d_read_reg_22_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [5]),
        .Q(\d_read_reg_22_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [6]),
        .Q(\d_read_reg_22_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [7]),
        .Q(\d_read_reg_22_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [8]),
        .Q(\d_read_reg_22_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [9]),
        .Q(\d_read_reg_22_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[0]_i_1 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[0] ),
        .I2(\d_read_reg_22_reg_n_5_[0] ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[11]_i_2 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[11] ),
        .I2(\d_read_reg_22_reg_n_5_[11] ),
        .O(\sub_reg_209[11]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[11]_i_3 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[10] ),
        .I2(\d_read_reg_22_reg_n_5_[10] ),
        .O(\sub_reg_209[11]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[11]_i_4 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[9] ),
        .I2(\d_read_reg_22_reg_n_5_[9] ),
        .O(\sub_reg_209[11]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[8]_i_2 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[8] ),
        .I2(\d_read_reg_22_reg_n_5_[8] ),
        .O(\sub_reg_209[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[8]_i_3 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[7] ),
        .I2(\d_read_reg_22_reg_n_5_[7] ),
        .O(\sub_reg_209[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[8]_i_4 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[6] ),
        .I2(\d_read_reg_22_reg_n_5_[6] ),
        .O(\sub_reg_209[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[8]_i_5 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[5] ),
        .I2(\d_read_reg_22_reg_n_5_[5] ),
        .O(\sub_reg_209[8]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[8]_i_6 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[4] ),
        .I2(\d_read_reg_22_reg_n_5_[4] ),
        .O(\sub_reg_209[8]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[8]_i_7 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[3] ),
        .I2(\d_read_reg_22_reg_n_5_[3] ),
        .O(\sub_reg_209[8]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[8]_i_8 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[2] ),
        .I2(\d_read_reg_22_reg_n_5_[2] ),
        .O(\sub_reg_209[8]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \sub_reg_209[8]_i_9 
       (.I0(ap_ce_reg),
        .I1(\ap_return_int_reg_reg_n_5_[1] ),
        .I2(\d_read_reg_22_reg_n_5_[1] ),
        .O(\sub_reg_209[8]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sub_reg_209_reg[11]_i_1 
       (.CI(\sub_reg_209_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sub_reg_209_reg[11]_i_1_CO_UNCONNECTED [7:2],\sub_reg_209_reg[11]_i_1_n_11 ,\sub_reg_209_reg[11]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .O({\NLW_sub_reg_209_reg[11]_i_1_O_UNCONNECTED [7:3],D[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\sub_reg_209[11]_i_2_n_5 ,\sub_reg_209[11]_i_3_n_5 ,\sub_reg_209[11]_i_4_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sub_reg_209_reg[8]_i_1 
       (.CI(\d_read_reg_22_reg[11]_0 [0]),
        .CI_TOP(1'b0),
        .CO({\sub_reg_209_reg[8]_i_1_n_5 ,\sub_reg_209_reg[8]_i_1_n_6 ,\sub_reg_209_reg[8]_i_1_n_7 ,\sub_reg_209_reg[8]_i_1_n_8 ,\sub_reg_209_reg[8]_i_1_n_9 ,\sub_reg_209_reg[8]_i_1_n_10 ,\sub_reg_209_reg[8]_i_1_n_11 ,\sub_reg_209_reg[8]_i_1_n_12 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O(D[8:1]),
        .S({\sub_reg_209[8]_i_2_n_5 ,\sub_reg_209[8]_i_3_n_5 ,\sub_reg_209[8]_i_4_n_5 ,\sub_reg_209[8]_i_5_n_5 ,\sub_reg_209[8]_i_6_n_5 ,\sub_reg_209[8]_i_7_n_5 ,\sub_reg_209[8]_i_8_n_5 ,\sub_reg_209[8]_i_9_n_5 }));
endmodule

module bd_85a6_csc_0_regslice_both
   (m_axis_video_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    \mOutPtr_reg[0] ,
    empty_n_reg,
    mOutPtr17_out,
    mOutPtr0,
    D,
    MultiPixStream2AXIvideo_U0_ap_done,
    m_axis_video_TDATA,
    ap_rst_n_inv,
    ap_clk,
    Q,
    stream_out_vresampled_empty_n,
    ap_enable_reg_pp0_iter1,
    B_V_data_1_sel_wr_reg_0,
    m_axis_video_TREADY,
    \mOutPtr_reg[0]_0 ,
    push,
    MultiPixStream2AXIvideo_U0_ap_start,
    ap_rst_n,
    \B_V_data_1_state_reg[1]_0 ,
    \ap_CS_fsm_reg[4] ,
    HwReg_width_c_empty_n,
    HwReg_height_c_empty_n,
    \B_V_data_1_payload_B_reg[23]_0 );
  output m_axis_video_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output \mOutPtr_reg[0] ;
  output empty_n_reg;
  output mOutPtr17_out;
  output mOutPtr0;
  output [1:0]D;
  output MultiPixStream2AXIvideo_U0_ap_done;
  output [23:0]m_axis_video_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input stream_out_vresampled_empty_n;
  input ap_enable_reg_pp0_iter1;
  input B_V_data_1_sel_wr_reg_0;
  input m_axis_video_TREADY;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input push;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input ap_rst_n;
  input \B_V_data_1_state_reg[1]_0 ;
  input \ap_CS_fsm_reg[4] ;
  input HwReg_width_c_empty_n;
  input HwReg_height_c_empty_n;
  input [23:0]\B_V_data_1_payload_B_reg[23]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_5_[0] ;
  wire \B_V_data_1_payload_A_reg_n_5_[10] ;
  wire \B_V_data_1_payload_A_reg_n_5_[11] ;
  wire \B_V_data_1_payload_A_reg_n_5_[12] ;
  wire \B_V_data_1_payload_A_reg_n_5_[13] ;
  wire \B_V_data_1_payload_A_reg_n_5_[14] ;
  wire \B_V_data_1_payload_A_reg_n_5_[15] ;
  wire \B_V_data_1_payload_A_reg_n_5_[16] ;
  wire \B_V_data_1_payload_A_reg_n_5_[17] ;
  wire \B_V_data_1_payload_A_reg_n_5_[18] ;
  wire \B_V_data_1_payload_A_reg_n_5_[19] ;
  wire \B_V_data_1_payload_A_reg_n_5_[1] ;
  wire \B_V_data_1_payload_A_reg_n_5_[20] ;
  wire \B_V_data_1_payload_A_reg_n_5_[21] ;
  wire \B_V_data_1_payload_A_reg_n_5_[22] ;
  wire \B_V_data_1_payload_A_reg_n_5_[23] ;
  wire \B_V_data_1_payload_A_reg_n_5_[2] ;
  wire \B_V_data_1_payload_A_reg_n_5_[3] ;
  wire \B_V_data_1_payload_A_reg_n_5_[4] ;
  wire \B_V_data_1_payload_A_reg_n_5_[5] ;
  wire \B_V_data_1_payload_A_reg_n_5_[6] ;
  wire \B_V_data_1_payload_A_reg_n_5_[7] ;
  wire \B_V_data_1_payload_A_reg_n_5_[8] ;
  wire \B_V_data_1_payload_A_reg_n_5_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_5_[0] ;
  wire \B_V_data_1_payload_B_reg_n_5_[10] ;
  wire \B_V_data_1_payload_B_reg_n_5_[11] ;
  wire \B_V_data_1_payload_B_reg_n_5_[12] ;
  wire \B_V_data_1_payload_B_reg_n_5_[13] ;
  wire \B_V_data_1_payload_B_reg_n_5_[14] ;
  wire \B_V_data_1_payload_B_reg_n_5_[15] ;
  wire \B_V_data_1_payload_B_reg_n_5_[16] ;
  wire \B_V_data_1_payload_B_reg_n_5_[17] ;
  wire \B_V_data_1_payload_B_reg_n_5_[18] ;
  wire \B_V_data_1_payload_B_reg_n_5_[19] ;
  wire \B_V_data_1_payload_B_reg_n_5_[1] ;
  wire \B_V_data_1_payload_B_reg_n_5_[20] ;
  wire \B_V_data_1_payload_B_reg_n_5_[21] ;
  wire \B_V_data_1_payload_B_reg_n_5_[22] ;
  wire \B_V_data_1_payload_B_reg_n_5_[23] ;
  wire \B_V_data_1_payload_B_reg_n_5_[2] ;
  wire \B_V_data_1_payload_B_reg_n_5_[3] ;
  wire \B_V_data_1_payload_B_reg_n_5_[4] ;
  wire \B_V_data_1_payload_B_reg_n_5_[5] ;
  wire \B_V_data_1_payload_B_reg_n_5_[6] ;
  wire \B_V_data_1_payload_B_reg_n_5_[7] ;
  wire \B_V_data_1_payload_B_reg_n_5_[8] ;
  wire \B_V_data_1_payload_B_reg_n_5_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_5;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_5 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [1:0]D;
  wire HwReg_height_c_empty_n;
  wire HwReg_width_c_empty_n;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire empty_n_reg;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [23:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire push;
  wire stream_out_vresampled_empty_n;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[23]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFF7FFF00008000)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(Q[2]),
        .I2(stream_out_vresampled_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(B_V_data_1_sel_wr_reg_0),
        .I5(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h88A0A8A0)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(m_axis_video_TREADY),
        .O(\B_V_data_1_state[0]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(m_axis_video_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_5 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(m_axis_video_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(Q[0]),
        .I1(HwReg_width_c_empty_n),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(HwReg_height_c_empty_n),
        .I4(MultiPixStream2AXIvideo_U0_ap_done),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0888FFFF08880888)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(Q[3]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(m_axis_video_TREADY),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000D5000000)) 
    full_n_i_2
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(Q[3]),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(push),
        .O(mOutPtr0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \int_isr[0]_i_3 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(Q[3]),
        .O(MultiPixStream2AXIvideo_U0_ap_done));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1 
       (.I0(empty_n_reg),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h0888AAAAAAAAAAAA)) 
    \mOutPtr[2]_i_2 
       (.I0(push),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(Q[3]),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h6AAAAAAA6A6A6A6A)) 
    \mOutPtr[3]_i_3 
       (.I0(push),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(Q[3]),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(m_axis_video_TREADY),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_regslice_both" *) 
module bd_85a6_csc_0_regslice_both_115
   (\B_V_data_1_state_reg[1]_0 ,
    s_axis_video_TVALID_int_regslice,
    D,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0,
    ap_rst_n_inv,
    ap_clk,
    \axi_data_13_fu_96_reg[23] ,
    \axi_data_13_fu_96_reg[0] ,
    \axi_data_13_fu_96_reg[0]_0 ,
    ap_rst_n,
    s_axis_video_TREADY_int_regslice,
    s_axis_video_TVALID,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
    p_15_in,
    Q,
    s_axis_video_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output s_axis_video_TVALID_int_regslice;
  output [23:0]D;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg;
  output [23:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input [23:0]\axi_data_13_fu_96_reg[23] ;
  input \axi_data_13_fu_96_reg[0] ;
  input \axi_data_13_fu_96_reg[0]_0 ;
  input ap_rst_n;
  input s_axis_video_TREADY_int_regslice;
  input s_axis_video_TVALID;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg;
  input p_15_in;
  input [23:0]Q;
  input [23:0]s_axis_video_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_5_[0] ;
  wire \B_V_data_1_payload_A_reg_n_5_[10] ;
  wire \B_V_data_1_payload_A_reg_n_5_[11] ;
  wire \B_V_data_1_payload_A_reg_n_5_[12] ;
  wire \B_V_data_1_payload_A_reg_n_5_[13] ;
  wire \B_V_data_1_payload_A_reg_n_5_[14] ;
  wire \B_V_data_1_payload_A_reg_n_5_[15] ;
  wire \B_V_data_1_payload_A_reg_n_5_[16] ;
  wire \B_V_data_1_payload_A_reg_n_5_[17] ;
  wire \B_V_data_1_payload_A_reg_n_5_[18] ;
  wire \B_V_data_1_payload_A_reg_n_5_[19] ;
  wire \B_V_data_1_payload_A_reg_n_5_[1] ;
  wire \B_V_data_1_payload_A_reg_n_5_[20] ;
  wire \B_V_data_1_payload_A_reg_n_5_[21] ;
  wire \B_V_data_1_payload_A_reg_n_5_[22] ;
  wire \B_V_data_1_payload_A_reg_n_5_[23] ;
  wire \B_V_data_1_payload_A_reg_n_5_[2] ;
  wire \B_V_data_1_payload_A_reg_n_5_[3] ;
  wire \B_V_data_1_payload_A_reg_n_5_[4] ;
  wire \B_V_data_1_payload_A_reg_n_5_[5] ;
  wire \B_V_data_1_payload_A_reg_n_5_[6] ;
  wire \B_V_data_1_payload_A_reg_n_5_[7] ;
  wire \B_V_data_1_payload_A_reg_n_5_[8] ;
  wire \B_V_data_1_payload_A_reg_n_5_[9] ;
  wire \B_V_data_1_payload_B_reg_n_5_[0] ;
  wire \B_V_data_1_payload_B_reg_n_5_[10] ;
  wire \B_V_data_1_payload_B_reg_n_5_[11] ;
  wire \B_V_data_1_payload_B_reg_n_5_[12] ;
  wire \B_V_data_1_payload_B_reg_n_5_[13] ;
  wire \B_V_data_1_payload_B_reg_n_5_[14] ;
  wire \B_V_data_1_payload_B_reg_n_5_[15] ;
  wire \B_V_data_1_payload_B_reg_n_5_[16] ;
  wire \B_V_data_1_payload_B_reg_n_5_[17] ;
  wire \B_V_data_1_payload_B_reg_n_5_[18] ;
  wire \B_V_data_1_payload_B_reg_n_5_[19] ;
  wire \B_V_data_1_payload_B_reg_n_5_[1] ;
  wire \B_V_data_1_payload_B_reg_n_5_[20] ;
  wire \B_V_data_1_payload_B_reg_n_5_[21] ;
  wire \B_V_data_1_payload_B_reg_n_5_[22] ;
  wire \B_V_data_1_payload_B_reg_n_5_[23] ;
  wire \B_V_data_1_payload_B_reg_n_5_[2] ;
  wire \B_V_data_1_payload_B_reg_n_5_[3] ;
  wire \B_V_data_1_payload_B_reg_n_5_[4] ;
  wire \B_V_data_1_payload_B_reg_n_5_[5] ;
  wire \B_V_data_1_payload_B_reg_n_5_[6] ;
  wire \B_V_data_1_payload_B_reg_n_5_[7] ;
  wire \B_V_data_1_payload_B_reg_n_5_[8] ;
  wire \B_V_data_1_payload_B_reg_n_5_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_5 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [23:0]D;
  wire [23:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \axi_data_13_fu_96_reg[0] ;
  wire \axi_data_13_fu_96_reg[0]_0 ;
  wire [23:0]\axi_data_13_fu_96_reg[23] ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg;
  wire [23:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0;
  wire p_15_in;
  wire [23:0]s_axis_video_TDATA;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(s_axis_video_TREADY_int_regslice),
        .I4(s_axis_video_TVALID),
        .O(\B_V_data_1_state[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(s_axis_video_TREADY_int_regslice),
        .I3(s_axis_video_TVALID),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_5 ),
        .Q(s_axis_video_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_8 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(s_axis_video_TVALID_int_regslice),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[0]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [0]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[10]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [10]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[11]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [11]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[12]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [12]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[13]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [13]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[14]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [14]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[15]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [15]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[16]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [16]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[17]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [17]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[18]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [18]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[19]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [19]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[1]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [1]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[20]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [20]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[21]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [21]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[22]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [22]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[23]_i_2 
       (.I0(\axi_data_13_fu_96_reg[23] [23]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[2]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [2]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[3]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [3]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[4]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [4]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[5]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [5]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[6]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [6]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[7]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [7]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[8]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [8]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_data_13_fu_96[9]_i_1 
       (.I0(\axi_data_13_fu_96_reg[23] [9]),
        .I1(\axi_data_13_fu_96_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I5(\axi_data_13_fu_96_reg[0]_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[0]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I5(Q[0]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[0]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[10]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I5(Q[10]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[10]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[11]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I5(Q[11]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[11]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[12]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I5(Q[12]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[12]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[13]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I5(Q[13]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[13]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[14]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I5(Q[14]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[14]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[15]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I5(Q[15]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[15]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[16]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I5(Q[16]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[16]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[17]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I5(Q[17]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[17]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[18]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I5(Q[18]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[18]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[19]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I5(Q[19]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[19]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[1]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I5(Q[1]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[1]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[20]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I5(Q[20]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[20]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[21]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I5(Q[21]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[21]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[22]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I5(Q[22]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[22]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[23]_i_2 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I5(Q[23]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[23]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[2]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I5(Q[2]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[2]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[3]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I5(Q[3]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[3]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[4]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I5(Q[4]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[4]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[5]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I5(Q[5]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[5]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[6]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I5(Q[6]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[6]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[7]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I5(Q[7]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[7]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[8]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I5(Q[8]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[8]));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_data_fu_100[9]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I5(Q[9]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0[9]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_regslice_both" *) 
module bd_85a6_csc_0_regslice_both__parameterized1
   (m_axis_video_TLAST,
    ap_rst_n_inv,
    ap_clk,
    axi_last_reg_393,
    B_V_data_1_sel_wr_reg_0,
    m_axis_video_TREADY,
    ap_rst_n);
  output [0:0]m_axis_video_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input axi_last_reg_393;
  input B_V_data_1_sel_wr_reg_0;
  input m_axis_video_TREADY;
  input ap_rst_n;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__3_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_5;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_reg_393;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__3 
       (.I0(axi_last_reg_393),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__3_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__3_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(axi_last_reg_393),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h88A0A8A0)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(B_V_data_1_sel_wr_reg_0),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .I4(m_axis_video_TREADY),
        .O(\B_V_data_1_state[0]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(m_axis_video_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TLAST));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_regslice_both" *) 
module bd_85a6_csc_0_regslice_both__parameterized1_116
   (s_axis_video_TLAST_int_regslice,
    \B_V_data_1_payload_B_reg[0]_0 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    s_axis_video_TREADY_int_regslice,
    s_axis_video_TVALID,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY,
    axi_last_reg_84,
    s_axis_video_TLAST,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
    p_15_in,
    axi_last_2_reg_164);
  output s_axis_video_TLAST_int_regslice;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input s_axis_video_TREADY_int_regslice;
  input s_axis_video_TVALID;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY;
  input axi_last_reg_84;
  input [0:0]s_axis_video_TLAST;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg;
  input p_15_in;
  input axi_last_2_reg_164;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_5 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_2_reg_164;
  wire axi_last_reg_84;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg;
  wire p_15_in;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(s_axis_video_TREADY_int_regslice),
        .I4(s_axis_video_TVALID),
        .O(\B_V_data_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(s_axis_video_TREADY_int_regslice),
        .I3(s_axis_video_TVALID),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_last_fu_104[0]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg),
        .I1(p_15_in),
        .I2(B_V_data_1_payload_B),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A),
        .I5(axi_last_2_reg_164),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_fu_54[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(s_axis_video_TLAST_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_last_reg_84[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY),
        .I4(axi_last_reg_84),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_regslice_both" *) 
module bd_85a6_csc_0_regslice_both__parameterized1_117
   (s_axis_video_TUSER_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    s_axis_video_TREADY_int_regslice,
    s_axis_video_TVALID,
    s_axis_video_TUSER);
  output s_axis_video_TUSER_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input s_axis_video_TREADY_int_regslice;
  input s_axis_video_TVALID;
  input [0:0]s_axis_video_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire s_axis_video_TREADY_int_regslice;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TUSER_int_regslice;
  wire s_axis_video_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(s_axis_video_TREADY_int_regslice),
        .I4(s_axis_video_TVALID),
        .O(\B_V_data_1_state[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(s_axis_video_TREADY_int_regslice),
        .I3(s_axis_video_TVALID),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \sof_reg_83[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(s_axis_video_TUSER_int_regslice));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_regslice_both" *) 
module bd_85a6_csc_0_regslice_both__parameterized1_69
   (m_axis_video_TUSER,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_payload_A_reg[0]_0 ,
    B_V_data_1_sel_wr_reg_0,
    m_axis_video_TREADY,
    ap_rst_n);
  output [0:0]m_axis_video_TUSER;
  input ap_rst_n_inv;
  input ap_clk;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input B_V_data_1_sel_wr_reg_0;
  input m_axis_video_TREADY;
  input ap_rst_n;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_5 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_5;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h88A0A8A0)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(B_V_data_1_sel_wr_reg_0),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .I4(m_axis_video_TREADY),
        .O(\B_V_data_1_state[0]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(m_axis_video_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TUSER));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "9" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module bd_85a6_csc_0_v_csc
   (s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    m_axis_video_TVALID,
    m_axis_video_TREADY);
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [8:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [8:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]s_axis_video_TDATA;
  input [2:0]s_axis_video_TKEEP;
  input [2:0]s_axis_video_TSTRB;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [0:0]s_axis_video_TID;
  input [0:0]s_axis_video_TDEST;
  output [23:0]m_axis_video_TDATA;
  output [2:0]m_axis_video_TKEEP;
  output [2:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  input s_axis_video_TVALID;
  output s_axis_video_TREADY;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;

  wire \<const0> ;
  wire [15:0]A;
  wire AXIvideo2MultiPixStream_U0_HwReg_width_c23_write;
  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire AXIvideo2MultiPixStream_U0_n_33;
  wire AXIvideo2MultiPixStream_U0_n_6;
  wire AXIvideo2MultiPixStream_U0_n_8;
  wire [23:0]AXIvideo2MultiPixStream_U0_stream_in_din;
  wire Block_entry3_proc_U0_ap_continue;
  wire Block_entry3_proc_U0_ap_done;
  wire [7:0]Block_entry3_proc_U0_ap_return_0;
  wire [7:0]Block_entry3_proc_U0_ap_return_1;
  wire [15:0]Block_entry3_proc_U0_ap_return_10;
  wire [15:0]Block_entry3_proc_U0_ap_return_11;
  wire [15:0]Block_entry3_proc_U0_ap_return_12;
  wire [15:0]Block_entry3_proc_U0_ap_return_13;
  wire [15:0]Block_entry3_proc_U0_ap_return_14;
  wire [9:0]Block_entry3_proc_U0_ap_return_15;
  wire [9:0]Block_entry3_proc_U0_ap_return_16;
  wire [9:0]Block_entry3_proc_U0_ap_return_17;
  wire [7:0]Block_entry3_proc_U0_ap_return_18;
  wire [7:0]Block_entry3_proc_U0_ap_return_19;
  wire [15:0]Block_entry3_proc_U0_ap_return_2;
  wire [15:0]Block_entry3_proc_U0_ap_return_20;
  wire [15:0]Block_entry3_proc_U0_ap_return_21;
  wire [15:0]Block_entry3_proc_U0_ap_return_22;
  wire [15:0]Block_entry3_proc_U0_ap_return_23;
  wire [15:0]Block_entry3_proc_U0_ap_return_24;
  wire [15:0]Block_entry3_proc_U0_ap_return_25;
  wire [15:0]Block_entry3_proc_U0_ap_return_26;
  wire [15:0]Block_entry3_proc_U0_ap_return_27;
  wire [15:0]Block_entry3_proc_U0_ap_return_28;
  wire [9:0]Block_entry3_proc_U0_ap_return_29;
  wire [15:0]Block_entry3_proc_U0_ap_return_3;
  wire [9:0]Block_entry3_proc_U0_ap_return_30;
  wire [9:0]Block_entry3_proc_U0_ap_return_31;
  wire [7:0]Block_entry3_proc_U0_ap_return_32;
  wire [7:0]Block_entry3_proc_U0_ap_return_33;
  wire Block_entry3_proc_U0_ap_return_34;
  wire Block_entry3_proc_U0_ap_return_35;
  wire Block_entry3_proc_U0_ap_return_36;
  wire Block_entry3_proc_U0_ap_return_37;
  wire [11:0]Block_entry3_proc_U0_ap_return_38;
  wire [11:0]Block_entry3_proc_U0_ap_return_39;
  wire [15:0]Block_entry3_proc_U0_ap_return_4;
  wire [15:0]Block_entry3_proc_U0_ap_return_5;
  wire [15:0]Block_entry3_proc_U0_ap_return_6;
  wire [15:0]Block_entry3_proc_U0_ap_return_7;
  wire [15:0]Block_entry3_proc_U0_ap_return_8;
  wire [15:0]Block_entry3_proc_U0_ap_return_9;
  wire Block_entry3_proc_U0_ap_start;
  wire [21:12]C;
  wire CTRL_s_axi_U_n_124;
  wire CTRL_s_axi_U_n_14;
  wire CTRL_s_axi_U_n_163;
  wire CTRL_s_axi_U_n_212;
  wire CTRL_s_axi_U_n_245;
  wire CTRL_s_axi_U_n_37;
  wire [15:0]ColEnd;
  wire [15:0]ColStart;
  wire [9:4]GOffset;
  wire HwReg_BOffset_2_channel_U_n_5;
  wire HwReg_BOffset_2_channel_U_n_7;
  wire [9:0]HwReg_BOffset_2_channel_dout;
  wire HwReg_BOffset_2_channel_empty_n;
  wire HwReg_BOffset_channel_U_n_10;
  wire HwReg_BOffset_channel_U_n_11;
  wire HwReg_BOffset_channel_U_n_12;
  wire HwReg_BOffset_channel_U_n_13;
  wire HwReg_BOffset_channel_U_n_14;
  wire HwReg_BOffset_channel_U_n_15;
  wire HwReg_BOffset_channel_U_n_16;
  wire HwReg_BOffset_channel_U_n_17;
  wire HwReg_BOffset_channel_U_n_18;
  wire HwReg_BOffset_channel_U_n_5;
  wire HwReg_BOffset_channel_U_n_7;
  wire HwReg_BOffset_channel_U_n_9;
  wire HwReg_BOffset_channel_empty_n;
  wire [7:0]HwReg_ClampMin_2_channel_dout;
  wire HwReg_ClampMin_2_channel_empty_n;
  wire HwReg_ClampMin_2_channel_full_n;
  wire HwReg_ClampMin_channel_U_n_19;
  wire [6:0]HwReg_ClampMin_channel_dout;
  wire HwReg_ClampMin_channel_empty_n;
  wire HwReg_ClampMin_channel_full_n;
  wire HwReg_ClipMax_2_channel_U_n_7;
  wire HwReg_ClipMax_2_channel_U_n_9;
  wire [7:0]HwReg_ClipMax_2_channel_dout;
  wire HwReg_ClipMax_2_channel_empty_n;
  wire HwReg_ClipMax_channel_U_n_17;
  wire [6:0]HwReg_ClipMax_channel_dout;
  wire HwReg_ClipMax_channel_empty_n;
  wire HwReg_ColEnd_channel_U_n_22;
  wire HwReg_ColEnd_channel_U_n_25;
  wire HwReg_ColEnd_channel_U_n_5;
  wire [15:0]HwReg_ColEnd_channel_dout;
  wire HwReg_ColEnd_channel_empty_n;
  wire HwReg_ColEnd_channel_full_n;
  wire HwReg_ColStart_channel_U_n_21;
  wire HwReg_ColStart_channel_U_n_22;
  wire HwReg_ColStart_channel_U_n_5;
  wire [15:0]HwReg_ColStart_channel_dout;
  wire HwReg_ColStart_channel_empty_n;
  wire [9:0]HwReg_GOffset_2_channel_dout;
  wire HwReg_GOffset_2_channel_empty_n;
  wire HwReg_GOffset_2_channel_full_n;
  wire HwReg_GOffset_channel_U_n_11;
  wire HwReg_GOffset_channel_U_n_12;
  wire HwReg_GOffset_channel_U_n_13;
  wire HwReg_GOffset_channel_U_n_14;
  wire HwReg_GOffset_channel_U_n_15;
  wire HwReg_GOffset_channel_U_n_16;
  wire HwReg_GOffset_channel_U_n_17;
  wire HwReg_GOffset_channel_U_n_18;
  wire HwReg_GOffset_channel_U_n_19;
  wire HwReg_GOffset_channel_U_n_20;
  wire HwReg_GOffset_channel_U_n_5;
  wire HwReg_GOffset_channel_U_n_7;
  wire HwReg_GOffset_channel_U_n_9;
  wire HwReg_GOffset_channel_empty_n;
  wire HwReg_InVideoFormat_channel_U_n_10;
  wire HwReg_InVideoFormat_channel_U_n_7;
  wire HwReg_InVideoFormat_channel_U_n_8;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_InVideoFormat_channel_full_n;
  wire HwReg_K11_2_channel_U_n_5;
  wire [15:0]HwReg_K11_2_channel_dout;
  wire HwReg_K11_2_channel_empty_n;
  wire HwReg_K11_channel_U_n_10;
  wire HwReg_K11_channel_U_n_11;
  wire HwReg_K11_channel_U_n_12;
  wire HwReg_K11_channel_U_n_13;
  wire HwReg_K11_channel_U_n_14;
  wire HwReg_K11_channel_U_n_15;
  wire HwReg_K11_channel_U_n_16;
  wire HwReg_K11_channel_U_n_17;
  wire HwReg_K11_channel_U_n_18;
  wire HwReg_K11_channel_U_n_19;
  wire HwReg_K11_channel_U_n_20;
  wire HwReg_K11_channel_U_n_21;
  wire HwReg_K11_channel_U_n_22;
  wire HwReg_K11_channel_U_n_23;
  wire HwReg_K11_channel_U_n_24;
  wire HwReg_K11_channel_U_n_7;
  wire HwReg_K11_channel_U_n_9;
  wire HwReg_K11_channel_empty_n;
  wire HwReg_K11_channel_full_n;
  wire HwReg_K12_2_channel_U_n_5;
  wire HwReg_K12_2_channel_U_n_7;
  wire [15:0]HwReg_K12_2_channel_dout;
  wire HwReg_K12_2_channel_empty_n;
  wire HwReg_K12_channel_empty_n;
  wire HwReg_K12_channel_full_n;
  wire [15:0]HwReg_K13_2_channel_dout;
  wire HwReg_K13_2_channel_empty_n;
  wire HwReg_K13_2_channel_full_n;
  wire HwReg_K13_channel_U_n_5;
  wire HwReg_K13_channel_empty_n;
  wire HwReg_K21_2_channel_U_n_5;
  wire [15:0]HwReg_K21_2_channel_dout;
  wire HwReg_K21_2_channel_empty_n;
  wire HwReg_K21_channel_U_n_10;
  wire HwReg_K21_channel_U_n_11;
  wire HwReg_K21_channel_U_n_12;
  wire HwReg_K21_channel_U_n_13;
  wire HwReg_K21_channel_U_n_14;
  wire HwReg_K21_channel_U_n_15;
  wire HwReg_K21_channel_U_n_16;
  wire HwReg_K21_channel_U_n_17;
  wire HwReg_K21_channel_U_n_18;
  wire HwReg_K21_channel_U_n_19;
  wire HwReg_K21_channel_U_n_20;
  wire HwReg_K21_channel_U_n_21;
  wire HwReg_K21_channel_U_n_22;
  wire HwReg_K21_channel_U_n_23;
  wire HwReg_K21_channel_U_n_24;
  wire HwReg_K21_channel_U_n_7;
  wire HwReg_K21_channel_U_n_9;
  wire HwReg_K21_channel_empty_n;
  wire HwReg_K21_channel_full_n;
  wire [15:0]HwReg_K22_2_channel_dout;
  wire HwReg_K22_2_channel_empty_n;
  wire HwReg_K22_2_channel_full_n;
  wire HwReg_K22_channel_U_n_10;
  wire HwReg_K22_channel_U_n_11;
  wire HwReg_K22_channel_U_n_12;
  wire HwReg_K22_channel_U_n_13;
  wire HwReg_K22_channel_U_n_14;
  wire HwReg_K22_channel_U_n_15;
  wire HwReg_K22_channel_U_n_16;
  wire HwReg_K22_channel_U_n_17;
  wire HwReg_K22_channel_U_n_18;
  wire HwReg_K22_channel_U_n_19;
  wire HwReg_K22_channel_U_n_20;
  wire HwReg_K22_channel_U_n_21;
  wire HwReg_K22_channel_U_n_22;
  wire HwReg_K22_channel_U_n_23;
  wire HwReg_K22_channel_U_n_24;
  wire HwReg_K22_channel_U_n_5;
  wire HwReg_K22_channel_U_n_7;
  wire HwReg_K22_channel_U_n_9;
  wire HwReg_K22_channel_empty_n;
  wire HwReg_K23_2_channel_U_n_5;
  wire HwReg_K23_2_channel_U_n_7;
  wire [15:0]HwReg_K23_2_channel_dout;
  wire HwReg_K23_2_channel_empty_n;
  wire HwReg_K23_channel_empty_n;
  wire HwReg_K23_channel_full_n;
  wire HwReg_K31_2_channel_U_n_7;
  wire [15:0]HwReg_K31_2_channel_dout;
  wire HwReg_K31_2_channel_empty_n;
  wire HwReg_K31_2_channel_full_n;
  wire HwReg_K31_channel_U_n_10;
  wire HwReg_K31_channel_U_n_11;
  wire HwReg_K31_channel_U_n_12;
  wire HwReg_K31_channel_U_n_13;
  wire HwReg_K31_channel_U_n_14;
  wire HwReg_K31_channel_U_n_15;
  wire HwReg_K31_channel_U_n_16;
  wire HwReg_K31_channel_U_n_17;
  wire HwReg_K31_channel_U_n_18;
  wire HwReg_K31_channel_U_n_19;
  wire HwReg_K31_channel_U_n_20;
  wire HwReg_K31_channel_U_n_21;
  wire HwReg_K31_channel_U_n_22;
  wire HwReg_K31_channel_U_n_5;
  wire HwReg_K31_channel_U_n_7;
  wire HwReg_K31_channel_U_n_8;
  wire HwReg_K31_channel_U_n_9;
  wire HwReg_K31_channel_empty_n;
  wire HwReg_K32_2_channel_U_n_5;
  wire [15:0]HwReg_K32_2_channel_dout;
  wire HwReg_K32_2_channel_empty_n;
  wire HwReg_K32_channel_U_n_10;
  wire HwReg_K32_channel_U_n_11;
  wire HwReg_K32_channel_U_n_12;
  wire HwReg_K32_channel_U_n_13;
  wire HwReg_K32_channel_U_n_14;
  wire HwReg_K32_channel_U_n_15;
  wire HwReg_K32_channel_U_n_16;
  wire HwReg_K32_channel_U_n_17;
  wire HwReg_K32_channel_U_n_18;
  wire HwReg_K32_channel_U_n_19;
  wire HwReg_K32_channel_U_n_20;
  wire HwReg_K32_channel_U_n_21;
  wire HwReg_K32_channel_U_n_22;
  wire HwReg_K32_channel_U_n_23;
  wire HwReg_K32_channel_U_n_24;
  wire HwReg_K32_channel_U_n_7;
  wire HwReg_K32_channel_U_n_9;
  wire HwReg_K32_channel_empty_n;
  wire HwReg_K32_channel_full_n;
  wire [15:0]HwReg_K33_2_channel_dout;
  wire HwReg_K33_2_channel_empty_n;
  wire HwReg_K33_2_channel_full_n;
  wire HwReg_K33_channel_U_n_5;
  wire HwReg_K33_channel_empty_n;
  wire HwReg_OutVideoFormat_channel_U_n_7;
  wire HwReg_OutVideoFormat_channel_U_n_9;
  wire HwReg_ROffset_2_channel_U_n_7;
  wire [9:0]HwReg_ROffset_2_channel_dout;
  wire HwReg_ROffset_2_channel_empty_n;
  wire HwReg_ROffset_2_channel_full_n;
  wire HwReg_ROffset_channel_U_n_7;
  wire HwReg_ROffset_channel_empty_n;
  wire HwReg_ROffset_channel_full_n;
  wire HwReg_RowEnd_channel_U_n_18;
  wire [11:0]HwReg_RowEnd_channel_dout;
  wire HwReg_RowEnd_channel_empty_n;
  wire HwReg_RowStart_channel_U_n_18;
  wire [11:0]HwReg_RowStart_channel_dout;
  wire HwReg_RowStart_channel_empty_n;
  wire [11:0]HwReg_height_c25_dout;
  wire HwReg_height_c25_empty_n;
  wire HwReg_height_c25_full_n;
  wire [11:0]HwReg_height_c26_dout;
  wire HwReg_height_c26_empty_n;
  wire HwReg_height_c26_full_n;
  wire HwReg_height_c27_U_n_11;
  wire HwReg_height_c27_U_n_12;
  wire HwReg_height_c27_U_n_13;
  wire HwReg_height_c27_U_n_14;
  wire HwReg_height_c27_U_n_15;
  wire HwReg_height_c27_U_n_16;
  wire HwReg_height_c27_U_n_17;
  wire HwReg_height_c27_U_n_18;
  wire HwReg_height_c27_U_n_19;
  wire HwReg_height_c27_U_n_20;
  wire HwReg_height_c27_U_n_21;
  wire [11:0]HwReg_height_c27_dout;
  wire HwReg_height_c27_empty_n;
  wire HwReg_height_c27_full_n;
  wire HwReg_height_c28_U_n_5;
  wire [11:0]HwReg_height_c28_dout;
  wire HwReg_height_c28_empty_n;
  wire HwReg_height_c28_full_n;
  wire [11:0]HwReg_height_c29_dout;
  wire HwReg_height_c29_empty_n;
  wire HwReg_height_c29_full_n;
  wire [11:0]HwReg_height_c30_channel_dout;
  wire HwReg_height_c30_channel_empty_n;
  wire HwReg_height_c30_channel_full_n;
  wire [11:0]HwReg_height_c_dout;
  wire HwReg_height_c_empty_n;
  wire HwReg_height_c_full_n;
  wire [11:0]HwReg_width_c19_dout;
  wire HwReg_width_c19_empty_n;
  wire HwReg_width_c19_full_n;
  wire HwReg_width_c20_U_n_29;
  wire [11:0]HwReg_width_c20_dout;
  wire HwReg_width_c20_empty_n;
  wire HwReg_width_c20_full_n;
  wire HwReg_width_c21_U_n_10;
  wire HwReg_width_c21_U_n_11;
  wire HwReg_width_c21_U_n_12;
  wire HwReg_width_c21_U_n_13;
  wire HwReg_width_c21_U_n_14;
  wire HwReg_width_c21_U_n_15;
  wire HwReg_width_c21_U_n_16;
  wire HwReg_width_c21_U_n_17;
  wire HwReg_width_c21_U_n_18;
  wire HwReg_width_c21_U_n_19;
  wire HwReg_width_c21_U_n_9;
  wire [11:0]HwReg_width_c21_dout;
  wire HwReg_width_c21_empty_n;
  wire HwReg_width_c21_full_n;
  wire HwReg_width_c22_U_n_18;
  wire HwReg_width_c22_U_n_30;
  wire [11:0]HwReg_width_c22_dout;
  wire HwReg_width_c22_empty_n;
  wire HwReg_width_c22_full_n;
  wire [11:0]HwReg_width_c23_dout;
  wire HwReg_width_c23_empty_n;
  wire HwReg_width_c23_full_n;
  wire HwReg_width_c24_channel_U_n_5;
  wire HwReg_width_c24_channel_U_n_7;
  wire [11:0]HwReg_width_c24_channel_dout;
  wire HwReg_width_c24_channel_empty_n;
  wire [11:0]HwReg_width_c_dout;
  wire HwReg_width_c_empty_n;
  wire HwReg_width_c_full_n;
  wire [7:0]InVideoFormat;
  wire [15:0]K11;
  wire [15:0]K12;
  wire [15:0]K13;
  wire [15:0]K21;
  wire [15:0]K22;
  wire [15:0]K23;
  wire [15:0]K31;
  wire [15:0]K32;
  wire [15:0]K33;
  wire MultiPixStream2AXIvideo_U0_Height_read;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_n_11;
  wire MultiPixStream2AXIvideo_U0_n_12;
  wire MultiPixStream2AXIvideo_U0_n_15;
  wire MultiPixStream2AXIvideo_U0_n_7;
  wire MultiPixStream2AXIvideo_U0_n_8;
  wire [7:0]OutVideoFormat;
  wire [9:0]ROffset;
  wire [15:0]RowEnd;
  wire [15:0]RowStart;
  wire [0:0]\SRL_SIG_reg[0]_4 ;
  wire [0:0]\SRL_SIG_reg[0]_8 ;
  wire [0:0]\SRL_SIG_reg[1]_3 ;
  wire [0:0]\SRL_SIG_reg[1]_7 ;
  wire [12:0]add_ln953_fu_174_p2;
  wire [12:0]add_ln953_fu_192_p2;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_25;
  wire ap_CS_fsm_state2_29;
  wire ap_CS_fsm_state4;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire [3:0]ap_return_16_preg;
  wire [9:0]ap_return_17_preg;
  wire [7:0]ap_return_18_preg;
  wire [7:0]ap_return_19_preg;
  wire [15:0]ap_return_20_preg;
  wire [15:0]ap_return_21_preg;
  wire [15:0]ap_return_22_preg;
  wire [15:0]ap_return_23_preg;
  wire [15:0]ap_return_24_preg;
  wire [15:0]ap_return_25_preg;
  wire [15:0]ap_return_26_preg;
  wire [15:0]ap_return_27_preg;
  wire [15:0]ap_return_28_preg;
  wire [9:0]ap_return_29_preg;
  wire [9:0]ap_return_30_preg;
  wire [9:0]ap_return_31_preg;
  wire [7:0]ap_return_32_preg;
  wire [7:0]ap_return_33_preg;
  wire ap_return_34_preg;
  wire ap_return_35_preg;
  wire ap_return_36_preg;
  wire ap_return_37_preg;
  wire [11:0]ap_return_38_preg;
  wire [11:0]ap_return_39_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_BOffset_2_channel;
  wire ap_sync_channel_write_HwReg_BOffset_channel;
  wire ap_sync_channel_write_HwReg_ClampMin_2_channel;
  wire ap_sync_channel_write_HwReg_ClampMin_channel;
  wire ap_sync_channel_write_HwReg_ClipMax_2_channel;
  wire ap_sync_channel_write_HwReg_ClipMax_channel;
  wire ap_sync_channel_write_HwReg_ColEnd_channel;
  wire ap_sync_channel_write_HwReg_ColStart_channel;
  wire ap_sync_channel_write_HwReg_GOffset_2_channel;
  wire ap_sync_channel_write_HwReg_GOffset_channel;
  wire ap_sync_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_channel_write_HwReg_K11_2_channel;
  wire ap_sync_channel_write_HwReg_K11_channel;
  wire ap_sync_channel_write_HwReg_K12_2_channel;
  wire ap_sync_channel_write_HwReg_K12_channel;
  wire ap_sync_channel_write_HwReg_K13_2_channel;
  wire ap_sync_channel_write_HwReg_K13_channel;
  wire ap_sync_channel_write_HwReg_K21_2_channel;
  wire ap_sync_channel_write_HwReg_K21_channel;
  wire ap_sync_channel_write_HwReg_K22_2_channel;
  wire ap_sync_channel_write_HwReg_K22_channel;
  wire ap_sync_channel_write_HwReg_K23_2_channel;
  wire ap_sync_channel_write_HwReg_K23_channel;
  wire ap_sync_channel_write_HwReg_K31_2_channel;
  wire ap_sync_channel_write_HwReg_K31_channel;
  wire ap_sync_channel_write_HwReg_K32_2_channel;
  wire ap_sync_channel_write_HwReg_K32_channel;
  wire ap_sync_channel_write_HwReg_K33_2_channel;
  wire ap_sync_channel_write_HwReg_K33_channel;
  wire ap_sync_channel_write_HwReg_OutVideoFormat_channel;
  wire ap_sync_channel_write_HwReg_ROffset_2_channel;
  wire ap_sync_channel_write_HwReg_ROffset_channel;
  wire ap_sync_channel_write_HwReg_RowEnd_channel;
  wire ap_sync_channel_write_HwReg_RowStart_channel;
  wire ap_sync_channel_write_HwReg_height_c30_channel;
  wire ap_sync_channel_write_HwReg_width_c24_channel;
  wire ap_sync_channel_write_bPassThru_420_In_loc_channel;
  wire ap_sync_channel_write_bPassThru_420_Out_loc_channel;
  wire ap_sync_channel_write_bPassThru_420_Out_loc_channel0;
  wire ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel;
  wire ap_sync_reg_channel_write_HwReg_BOffset_2_channel;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_2_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_2_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  wire ap_sync_reg_channel_write_HwReg_ColEnd_channel;
  wire ap_sync_reg_channel_write_HwReg_ColStart_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_2_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_2_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_channel;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_2_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_channel;
  wire ap_sync_reg_channel_write_HwReg_RowEnd_channel;
  wire ap_sync_reg_channel_write_HwReg_RowStart_channel;
  wire ap_sync_reg_channel_write_HwReg_height_c30_channel;
  wire ap_sync_reg_channel_write_HwReg_width_c24_channel;
  wire ap_sync_reg_channel_write_bPassThru_420_In_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5;
  wire bPassThru_420_In_loc_channel_dout;
  wire bPassThru_420_In_loc_channel_full_n;
  wire bPassThru_420_Out_loc_channel_U_n_10;
  wire bPassThru_420_Out_loc_channel_dout;
  wire bPassThru_420_Out_loc_channel_full_n;
  wire bPassThru_422_or_420_In_loc_channel_U_n_9;
  wire bPassThru_422_or_420_In_loc_channel_dout;
  wire bPassThru_422_or_420_In_loc_channel_full_n;
  wire bPassThru_422_or_420_Out_loc_channel_U_n_9;
  wire bPassThru_422_or_420_Out_loc_channel_dout;
  wire bPassThru_422_or_420_Out_loc_channel_full_n;
  wire cmp17_not_fu_426_p2;
  wire cmp20_not_fu_432_p2;
  wire cmp36727_i_fu_239_p2;
  wire cmp36727_i_fu_253_p2;
  wire [15:0]coef13_fu_478_p3;
  wire [15:0]coef23_fu_483_p3;
  wire [15:0]coef33_fu_488_p3;
  wire empty_n;
  wire [23:16]\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120/ap_phi_mux_axi_data_11_phi_fu_200_p6 ;
  wire [7:0]\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120/ap_phi_mux_axi_data_2_phi_fu_178_p6 ;
  wire [15:8]\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120/ap_phi_mux_axi_data_7_phi_fu_189_p6 ;
  wire icmp_ln953_fu_188_p2;
  wire icmp_ln953_fu_206_p2;
  wire interrupt;
  wire [11:1]loopWidth_fu_233_p2;
  wire [12:2]loopWidth_fu_241_p2;
  wire [1:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr0_17;
  wire mOutPtr0_22;
  wire mOutPtr0_28;
  wire mOutPtr0__0;
  wire mOutPtr17_out;
  wire mOutPtr17_out_0;
  wire mOutPtr17_out_11;
  wire mOutPtr17_out_12;
  wire mOutPtr17_out_14;
  wire mOutPtr17_out_16;
  wire mOutPtr17_out_20;
  wire mOutPtr17_out_23;
  wire mOutPtr17_out_27;
  wire [1:0]mOutPtr_9;
  wire [0:0]mOutPtr_reg;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire or_ln105_2_reg_1153;
  wire or_ln105_2_reg_1153_pp0_iter2_reg;
  wire or_ln105_2_reg_1153_pp0_iter3_reg;
  wire p_0_in;
  wire [7:0]p_0_in0_in;
  wire [7:0]p_0_in1_in;
  wire [9:8]p_0_in_18;
  wire pop;
  wire pop__0;
  wire push;
  wire push_1;
  wire push_10;
  wire push_13;
  wire push_15;
  wire push_19;
  wire push_2;
  wire push_21;
  wire push_24;
  wire push_26;
  wire push_5;
  wire push_6;
  wire [8:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [8:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [1:1]select_ln720_fu_229_p3;
  wire [23:0]stream_csc_dout;
  wire stream_csc_empty_n;
  wire stream_csc_full_n;
  wire [23:0]stream_in_dout;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire [23:0]stream_in_hresampled_dout;
  wire stream_in_hresampled_empty_n;
  wire stream_in_hresampled_full_n;
  wire [23:0]stream_in_vresampled_dout;
  wire stream_in_vresampled_empty_n;
  wire stream_in_vresampled_full_n;
  wire [23:0]stream_out_hresampled_dout;
  wire stream_out_hresampled_empty_n;
  wire stream_out_hresampled_full_n;
  wire stream_out_vresampled_empty_n;
  wire stream_out_vresampled_full_n;
  wire v_csc_core_U0_HwReg_width_c20_write;
  wire v_csc_core_U0_ap_start;
  wire v_csc_core_U0_n_10;
  wire v_csc_core_U0_n_11;
  wire v_csc_core_U0_n_25;
  wire v_csc_core_U0_n_26;
  wire v_csc_core_U0_n_27;
  wire v_csc_core_U0_n_28;
  wire v_csc_core_U0_n_29;
  wire v_csc_core_U0_n_30;
  wire v_csc_core_U0_n_31;
  wire v_csc_core_U0_n_32;
  wire v_csc_core_U0_n_33;
  wire v_csc_core_U0_n_34;
  wire v_csc_core_U0_n_35;
  wire v_csc_core_U0_n_36;
  wire v_csc_core_U0_n_38;
  wire v_csc_core_U0_n_41;
  wire v_csc_core_U0_n_42;
  wire v_csc_core_U0_n_45;
  wire [23:0]v_csc_core_U0_stream_csc_din;
  wire v_hcresampler_core_2_U0_HwReg_height_read;
  wire v_hcresampler_core_2_U0_ap_idle;
  wire v_hcresampler_core_2_U0_ap_start;
  wire v_hcresampler_core_2_U0_n_7;
  wire v_hcresampler_core_2_U0_n_8;
  wire [23:0]v_hcresampler_core_2_U0_stream_in_hresampled_din;
  wire v_hcresampler_core_2_U0_stream_in_vresampled_read;
  wire v_hcresampler_core_U0_HwReg_width_c19_write;
  wire v_hcresampler_core_U0_ap_start;
  wire v_hcresampler_core_U0_n_31;
  wire v_hcresampler_core_U0_n_34;
  wire v_hcresampler_core_U0_stream_csc_read;
  wire [23:0]v_hcresampler_core_U0_stream_out_hresampled_din;
  wire v_vcresampler_core_1_U0_HwReg_height_c28_write;
  wire v_vcresampler_core_1_U0_ap_start;
  wire v_vcresampler_core_1_U0_n_34;
  wire v_vcresampler_core_1_U0_n_8;
  wire v_vcresampler_core_1_U0_stream_in_read;
  wire [23:0]v_vcresampler_core_1_U0_stream_in_vresampled_din;
  wire v_vcresampler_core_U0_HwReg_width_read;
  wire v_vcresampler_core_U0_ap_start;
  wire v_vcresampler_core_U0_n_35;
  wire v_vcresampler_core_U0_n_7;
  wire v_vcresampler_core_U0_stream_out_hresampled_read;
  wire [23:0]v_vcresampler_core_U0_stream_out_vresampled_din;
  wire yOffset_fu_160_p2;
  wire [12:0]y_fu_124_reg;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  bd_85a6_csc_0_AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0
       (.AXIvideo2MultiPixStream_U0_HwReg_width_c23_write(AXIvideo2MultiPixStream_U0_HwReg_width_c23_write),
        .AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .\B_V_data_1_state_reg[1] (s_axis_video_TREADY),
        .D(HwReg_width_c24_channel_dout),
        .E(ap_NS_fsm),
        .Q(AXIvideo2MultiPixStream_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cond_reg_343_reg[0]_0 (AXIvideo2MultiPixStream_U0_n_6),
        .\cond_reg_343_reg[0]_1 (HwReg_InVideoFormat_channel_U_n_7),
        .\d_read_reg_22_reg[11] (HwReg_height_c30_channel_dout),
        .empty_n_reg(AXIvideo2MultiPixStream_U0_n_33),
        .in(AXIvideo2MultiPixStream_U0_stream_in_din),
        .mOutPtr17_out(mOutPtr17_out),
        .push(push),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_vcresampler_core_1_U0_stream_in_read(v_vcresampler_core_1_U0_stream_in_read));
  bd_85a6_csc_0_Block_entry3_proc Block_entry3_proc_U0
       (.Block_entry3_proc_U0_ap_continue(Block_entry3_proc_U0_ap_continue),
        .Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_return_34(Block_entry3_proc_U0_ap_return_34),
        .Block_entry3_proc_U0_ap_return_36(Block_entry3_proc_U0_ap_return_36),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .D(Block_entry3_proc_U0_ap_return_0),
        .Q(InVideoFormat),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(Block_entry3_proc_U0_ap_return_1),
        .ap_done_reg_reg_1(Block_entry3_proc_U0_ap_return_2),
        .ap_done_reg_reg_10(Block_entry3_proc_U0_ap_return_11),
        .ap_done_reg_reg_11(Block_entry3_proc_U0_ap_return_12),
        .ap_done_reg_reg_12(Block_entry3_proc_U0_ap_return_13),
        .ap_done_reg_reg_13(Block_entry3_proc_U0_ap_return_14),
        .ap_done_reg_reg_14(Block_entry3_proc_U0_ap_return_15),
        .ap_done_reg_reg_15(Block_entry3_proc_U0_ap_return_16[9:4]),
        .ap_done_reg_reg_2(Block_entry3_proc_U0_ap_return_3),
        .ap_done_reg_reg_3(Block_entry3_proc_U0_ap_return_4),
        .ap_done_reg_reg_4(Block_entry3_proc_U0_ap_return_5),
        .ap_done_reg_reg_5(Block_entry3_proc_U0_ap_return_6),
        .ap_done_reg_reg_6(Block_entry3_proc_U0_ap_return_7),
        .ap_done_reg_reg_7(Block_entry3_proc_U0_ap_return_8),
        .ap_done_reg_reg_8(Block_entry3_proc_U0_ap_return_9),
        .ap_done_reg_reg_9(Block_entry3_proc_U0_ap_return_10),
        .\ap_return_10_preg_reg[0]_0 (CTRL_s_axi_U_n_245),
        .\ap_return_10_preg_reg[15]_0 (K22),
        .\ap_return_11_preg_reg[15]_0 (K23),
        .\ap_return_12_preg_reg[15]_0 (K31),
        .\ap_return_13_preg_reg[0]_0 (CTRL_s_axi_U_n_212),
        .\ap_return_13_preg_reg[15]_0 (K32),
        .\ap_return_14_preg_reg[15]_0 (K33),
        .\ap_return_15_preg_reg[9]_0 (ROffset),
        .\ap_return_16_preg_reg[3]_0 (ap_return_16_preg),
        .\ap_return_16_preg_reg[3]_1 (Block_entry3_proc_U0_ap_return_16[3:0]),
        .\ap_return_16_preg_reg[9]_0 (GOffset),
        .\ap_return_17_preg_reg[9]_0 (ap_return_17_preg),
        .\ap_return_17_preg_reg[9]_1 (Block_entry3_proc_U0_ap_return_17),
        .\ap_return_18_preg_reg[7]_0 (ap_return_18_preg),
        .\ap_return_18_preg_reg[7]_1 (Block_entry3_proc_U0_ap_return_18),
        .\ap_return_19_preg_reg[7]_0 (ap_return_19_preg),
        .\ap_return_19_preg_reg[7]_1 (Block_entry3_proc_U0_ap_return_19),
        .\ap_return_1_preg_reg[7]_0 (OutVideoFormat),
        .\ap_return_20_preg_reg[15]_0 (ap_return_20_preg),
        .\ap_return_20_preg_reg[15]_1 (Block_entry3_proc_U0_ap_return_20),
        .\ap_return_21_preg_reg[15]_0 (ap_return_21_preg),
        .\ap_return_21_preg_reg[15]_1 (Block_entry3_proc_U0_ap_return_21),
        .\ap_return_22_preg_reg[15]_0 (ap_return_22_preg),
        .\ap_return_22_preg_reg[15]_1 (Block_entry3_proc_U0_ap_return_22),
        .\ap_return_23_preg_reg[15]_0 (ap_return_23_preg),
        .\ap_return_23_preg_reg[15]_1 (Block_entry3_proc_U0_ap_return_23),
        .\ap_return_24_preg_reg[15]_0 (ap_return_24_preg),
        .\ap_return_24_preg_reg[15]_1 (Block_entry3_proc_U0_ap_return_24),
        .\ap_return_25_preg_reg[15]_0 (ap_return_25_preg),
        .\ap_return_25_preg_reg[15]_1 (Block_entry3_proc_U0_ap_return_25),
        .\ap_return_26_preg_reg[15]_0 (ap_return_26_preg),
        .\ap_return_26_preg_reg[15]_1 (Block_entry3_proc_U0_ap_return_26),
        .\ap_return_27_preg_reg[15]_0 (ap_return_27_preg),
        .\ap_return_27_preg_reg[15]_1 (Block_entry3_proc_U0_ap_return_27),
        .\ap_return_28_preg_reg[15]_0 (ap_return_28_preg),
        .\ap_return_28_preg_reg[15]_1 (Block_entry3_proc_U0_ap_return_28),
        .\ap_return_29_preg_reg[9]_0 (ap_return_29_preg),
        .\ap_return_29_preg_reg[9]_1 (Block_entry3_proc_U0_ap_return_29),
        .\ap_return_2_preg_reg[15]_0 (ColStart),
        .\ap_return_2_preg_reg[2]_0 (CTRL_s_axi_U_n_124),
        .\ap_return_30_preg_reg[9]_0 (ap_return_30_preg),
        .\ap_return_30_preg_reg[9]_1 (Block_entry3_proc_U0_ap_return_30),
        .\ap_return_31_preg_reg[9]_0 (ap_return_31_preg),
        .\ap_return_31_preg_reg[9]_1 (Block_entry3_proc_U0_ap_return_31),
        .\ap_return_32_preg_reg[7]_0 (ap_return_32_preg),
        .\ap_return_32_preg_reg[7]_1 (Block_entry3_proc_U0_ap_return_32),
        .\ap_return_33_preg_reg[7]_0 (ap_return_33_preg),
        .\ap_return_33_preg_reg[7]_1 (Block_entry3_proc_U0_ap_return_33),
        .ap_return_34_preg(ap_return_34_preg),
        .ap_return_35_preg(ap_return_35_preg),
        .ap_return_36_preg(ap_return_36_preg),
        .ap_return_37_preg(ap_return_37_preg),
        .\ap_return_37_preg_reg[0]_0 (Block_entry3_proc_U0_ap_return_37),
        .\ap_return_38_preg_reg[11]_0 (ap_return_38_preg),
        .\ap_return_38_preg_reg[11]_1 (Block_entry3_proc_U0_ap_return_38),
        .\ap_return_39_preg_reg[11]_0 (ap_return_39_preg),
        .\ap_return_39_preg_reg[11]_1 (Block_entry3_proc_U0_ap_return_39),
        .\ap_return_3_preg_reg[15]_0 (ColEnd),
        .\ap_return_4_preg_reg[0]_0 (CTRL_s_axi_U_n_14),
        .\ap_return_4_preg_reg[15]_0 (RowStart),
        .\ap_return_5_preg_reg[15]_0 (RowEnd),
        .\ap_return_5_preg_reg[1]_0 (CTRL_s_axi_U_n_163),
        .\ap_return_6_preg_reg[15]_0 (K11),
        .\ap_return_7_preg_reg[0]_0 (CTRL_s_axi_U_n_37),
        .\ap_return_7_preg_reg[15]_0 (K12),
        .\ap_return_8_preg_reg[15]_0 (K13),
        .\ap_return_9_preg_reg[15]_0 (K21),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(Block_entry3_proc_U0_ap_return_35));
  bd_85a6_csc_0_CTRL_s_axi CTRL_s_axi_U
       (.Block_entry3_proc_U0_ap_return_34(Block_entry3_proc_U0_ap_return_34),
        .Block_entry3_proc_U0_ap_return_36(Block_entry3_proc_U0_ap_return_36),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .ColEnd(ColEnd),
        .ColStart(ColStart),
        .D(Block_entry3_proc_U0_ap_return_39),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .InVideoFormat(InVideoFormat),
        .K11(K11),
        .K12(K12),
        .K13(K13),
        .K21(K21),
        .K22(K22),
        .K23(K23),
        .K31(K31),
        .K32(K32),
        .K33(K33),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .OutVideoFormat(OutVideoFormat),
        .ROffset(ROffset),
        .RowEnd(RowEnd),
        .RowStart(RowStart),
        .\SRL_SIG_reg[0][11] (ap_return_39_preg),
        .\SRL_SIG_reg[0][11]_0 (ap_return_38_preg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(Block_entry3_proc_U0_ap_return_37),
        .ap_idle(ap_idle),
        .\ap_return_16_preg_reg[3] (ap_return_16_preg),
        .\ap_return_17_preg_reg[9] (ap_return_17_preg),
        .\ap_return_18_preg_reg[7] (ap_return_18_preg),
        .\ap_return_19_preg_reg[7] (ap_return_19_preg),
        .\ap_return_20_preg_reg[15] (ap_return_20_preg),
        .\ap_return_21_preg_reg[15] (ap_return_21_preg),
        .\ap_return_22_preg_reg[15] (ap_return_22_preg),
        .\ap_return_23_preg_reg[15] (ap_return_23_preg),
        .\ap_return_24_preg_reg[15] (ap_return_24_preg),
        .\ap_return_25_preg_reg[15] (ap_return_25_preg),
        .\ap_return_26_preg_reg[15] (ap_return_26_preg),
        .\ap_return_27_preg_reg[15] (ap_return_27_preg),
        .\ap_return_28_preg_reg[15] (ap_return_28_preg),
        .\ap_return_29_preg_reg[9] (ap_return_29_preg),
        .\ap_return_30_preg_reg[9] (ap_return_30_preg),
        .\ap_return_31_preg_reg[9] (ap_return_31_preg),
        .\ap_return_32_preg_reg[7] (ap_return_32_preg),
        .\ap_return_33_preg_reg[7] (ap_return_33_preg),
        .ap_return_34_preg(ap_return_34_preg),
        .ap_return_35_preg(ap_return_35_preg),
        .ap_return_36_preg(ap_return_36_preg),
        .ap_return_37_preg(ap_return_37_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_bPassThru_420_In_loc_channel(ap_sync_channel_write_bPassThru_420_In_loc_channel),
        .ap_sync_channel_write_bPassThru_420_Out_loc_channel(ap_sync_channel_write_bPassThru_420_Out_loc_channel),
        .ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel),
        .ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel),
        .ap_sync_reg_channel_write_bPassThru_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_420_In_loc_channel),
        .ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel(ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5),
        .bPassThru_420_In_loc_channel_full_n(bPassThru_420_In_loc_channel_full_n),
        .bPassThru_420_Out_loc_channel_full_n(bPassThru_420_Out_loc_channel_full_n),
        .bPassThru_422_or_420_In_loc_channel_full_n(bPassThru_422_or_420_In_loc_channel_full_n),
        .bPassThru_422_or_420_Out_loc_channel_full_n(bPassThru_422_or_420_Out_loc_channel_full_n),
        .if_din(Block_entry3_proc_U0_ap_return_35),
        .\int_GOffset_reg[3]_0 (Block_entry3_proc_U0_ap_return_16[3:0]),
        .\int_GOffset_reg[9]_0 (GOffset),
        .int_ap_start_reg_rep_0(CTRL_s_axi_U_n_14),
        .int_ap_start_reg_rep_1(Block_entry3_proc_U0_ap_return_38),
        .int_ap_start_reg_rep__0_0(Block_entry3_proc_U0_ap_return_29),
        .int_ap_start_reg_rep__0_1(CTRL_s_axi_U_n_163),
        .int_ap_start_reg_rep__0_2(Block_entry3_proc_U0_ap_return_28),
        .int_ap_start_reg_rep__0_3(Block_entry3_proc_U0_ap_return_27),
        .int_ap_start_reg_rep__1_0(Block_entry3_proc_U0_ap_return_26),
        .int_ap_start_reg_rep__1_1(CTRL_s_axi_U_n_212),
        .int_ap_start_reg_rep__1_2(Block_entry3_proc_U0_ap_return_25),
        .int_ap_start_reg_rep__2_0(Block_entry3_proc_U0_ap_return_24),
        .int_ap_start_reg_rep__2_1(CTRL_s_axi_U_n_245),
        .int_ap_start_reg_rep__2_2(Block_entry3_proc_U0_ap_return_23),
        .int_ap_start_reg_rep__2_3(Block_entry3_proc_U0_ap_return_22),
        .int_ap_start_reg_rep__3_0(CTRL_s_axi_U_n_37),
        .int_ap_start_reg_rep__3_1(Block_entry3_proc_U0_ap_return_30),
        .int_ap_start_reg_rep__3_2(Block_entry3_proc_U0_ap_return_21),
        .int_ap_start_reg_rep__3_3(Block_entry3_proc_U0_ap_return_20),
        .int_ap_start_reg_rep__4_0(Block_entry3_proc_U0_ap_return_33),
        .int_ap_start_reg_rep__4_1(CTRL_s_axi_U_n_124),
        .int_ap_start_reg_rep__4_2(Block_entry3_proc_U0_ap_return_32),
        .int_ap_start_reg_rep__4_3(Block_entry3_proc_U0_ap_return_31),
        .int_ap_start_reg_rep__4_4(Block_entry3_proc_U0_ap_return_19),
        .int_ap_start_reg_rep__4_5(Block_entry3_proc_U0_ap_return_18),
        .int_ap_start_reg_rep__4_6(Block_entry3_proc_U0_ap_return_17),
        .interrupt(interrupt),
        .mOutPtr17_out(mOutPtr17_out_0),
        .pop(pop),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(\^s_axi_CTRL_RDATA ),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA[15:0]),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB[1:0]),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
  GND GND
       (.G(\<const0> ));
  bd_85a6_csc_0_fifo_w10_d5_S HwReg_BOffset_2_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .HwReg_BOffset_2_channel_empty_n(HwReg_BOffset_2_channel_empty_n),
        .HwReg_ClampMin_2_channel_empty_n(HwReg_ClampMin_2_channel_empty_n),
        .HwReg_GOffset_2_channel_empty_n(HwReg_GOffset_2_channel_empty_n),
        .HwReg_ROffset_2_channel_empty_n(HwReg_ROffset_2_channel_empty_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_2(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5),
        .ap_done_reg_i_2_0(HwReg_BOffset_channel_U_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_BOffset_2_channel(ap_sync_channel_write_HwReg_BOffset_2_channel),
        .ap_sync_reg_channel_write_HwReg_BOffset_2_channel(ap_sync_reg_channel_write_HwReg_BOffset_2_channel),
        .ap_sync_reg_channel_write_HwReg_BOffset_2_channel_reg(CTRL_s_axi_U_n_14),
        .bPassThru_422_or_420_Out_loc_channel_full_n(bPassThru_422_or_420_Out_loc_channel_full_n),
        .empty_n_reg_0(HwReg_BOffset_2_channel_U_n_7),
        .full_n_reg_0(HwReg_BOffset_2_channel_U_n_5),
        .in(Block_entry3_proc_U0_ap_return_31),
        .int_ap_idle_i_7(HwReg_width_c24_channel_U_n_7),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_45),
        .\mOutPtr_reg[1]_1 (CTRL_s_axi_U_n_124),
        .out(HwReg_BOffset_2_channel_dout));
  bd_85a6_csc_0_fifo_w10_d5_S_0 HwReg_BOffset_channel_U
       (.C({HwReg_BOffset_channel_U_n_9,HwReg_BOffset_channel_U_n_10,HwReg_BOffset_channel_U_n_11,HwReg_BOffset_channel_U_n_12,HwReg_BOffset_channel_U_n_13,HwReg_BOffset_channel_U_n_14,HwReg_BOffset_channel_U_n_15,HwReg_BOffset_channel_U_n_16,HwReg_BOffset_channel_U_n_17,HwReg_BOffset_channel_U_n_18}),
        .HwReg_BOffset_2_channel_empty_n(HwReg_BOffset_2_channel_empty_n),
        .HwReg_BOffset_channel_empty_n(HwReg_BOffset_channel_empty_n),
        .HwReg_ClampMin_2_channel_empty_n(HwReg_ClampMin_2_channel_empty_n),
        .HwReg_ClampMin_2_channel_full_n(HwReg_ClampMin_2_channel_full_n),
        .HwReg_RowStart_channel_empty_n(HwReg_RowStart_channel_empty_n),
        .\add_ln89_reg_616[12]_i_3 (HwReg_ClipMax_2_channel_U_n_7),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_BOffset_channel(ap_sync_channel_write_HwReg_BOffset_channel),
        .ap_sync_reg_channel_write_HwReg_BOffset_channel(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .ap_sync_reg_channel_write_HwReg_BOffset_channel_reg(HwReg_BOffset_channel_U_n_5),
        .ap_sync_reg_channel_write_HwReg_BOffset_channel_reg_0(CTRL_s_axi_U_n_14),
        .ap_sync_reg_channel_write_HwReg_ClampMin_2_channel(ap_sync_reg_channel_write_HwReg_ClampMin_2_channel),
        .empty_n_reg_0(HwReg_BOffset_channel_U_n_7),
        .empty_n_reg_1(v_csc_core_U0_n_10),
        .in(Block_entry3_proc_U0_ap_return_17),
        .\mOutPtr_reg[1]_0 (CTRL_s_axi_U_n_124),
        .or_ln105_2_reg_1153_pp0_iter2_reg(or_ln105_2_reg_1153_pp0_iter2_reg),
        .out(HwReg_BOffset_2_channel_dout));
  bd_85a6_csc_0_fifo_w8_d5_S HwReg_ClampMin_2_channel_U
       (.HwReg_ClampMin_2_channel_empty_n(HwReg_ClampMin_2_channel_empty_n),
        .HwReg_ClampMin_2_channel_full_n(HwReg_ClampMin_2_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_ClampMin_2_channel(ap_sync_channel_write_HwReg_ClampMin_2_channel),
        .ap_sync_reg_channel_write_HwReg_ClampMin_2_channel(ap_sync_reg_channel_write_HwReg_ClampMin_2_channel),
        .ap_sync_reg_channel_write_HwReg_ClampMin_2_channel_reg(CTRL_s_axi_U_n_14),
        .in(Block_entry3_proc_U0_ap_return_32),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_45),
        .\mOutPtr_reg[1]_1 (CTRL_s_axi_U_n_124),
        .out(HwReg_ClampMin_2_channel_dout));
  bd_85a6_csc_0_fifo_w8_d5_S_1 HwReg_ClampMin_channel_U
       (.HwReg_BOffset_channel_empty_n(HwReg_BOffset_channel_empty_n),
        .HwReg_ClampMin_channel_empty_n(HwReg_ClampMin_channel_empty_n),
        .HwReg_ClampMin_channel_full_n(HwReg_ClampMin_channel_full_n),
        .HwReg_ClipMax_channel_empty_n(HwReg_ClipMax_channel_empty_n),
        .HwReg_K11_2_channel_empty_n(HwReg_K11_2_channel_empty_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_ClampMin_channel(ap_sync_channel_write_HwReg_ClampMin_channel),
        .ap_sync_reg_channel_write_HwReg_ClampMin_channel(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .ap_sync_reg_channel_write_HwReg_ClampMin_channel_reg(CTRL_s_axi_U_n_14),
        .empty_n_reg_0(HwReg_ClampMin_channel_U_n_19),
        .empty_n_reg_1(v_csc_core_U0_n_10),
        .in(Block_entry3_proc_U0_ap_return_18),
        .\mOutPtr_reg[1]_0 (CTRL_s_axi_U_n_124),
        .or_ln105_2_reg_1153_pp0_iter3_reg(or_ln105_2_reg_1153_pp0_iter3_reg),
        .out({HwReg_ClampMin_channel_dout[6],HwReg_ClampMin_channel_dout[4],HwReg_ClampMin_channel_dout[2],HwReg_ClampMin_channel_dout[0]}),
        .p_0_in1_in(p_0_in1_in),
        .\select_ln155_1_reg_1253_reg[7] (HwReg_ClampMin_2_channel_dout));
  bd_85a6_csc_0_fifo_w8_d5_S_2 HwReg_ClipMax_2_channel_U
       (.Block_entry3_proc_U0_ap_continue(Block_entry3_proc_U0_ap_continue),
        .Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .HwReg_ClampMin_channel_empty_n(HwReg_ClampMin_channel_empty_n),
        .HwReg_ClampMin_channel_full_n(HwReg_ClampMin_channel_full_n),
        .HwReg_ClipMax_2_channel_empty_n(HwReg_ClipMax_2_channel_empty_n),
        .HwReg_ClipMax_channel_empty_n(HwReg_ClipMax_channel_empty_n),
        .HwReg_ColEnd_channel_empty_n(HwReg_ColEnd_channel_empty_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_2_0(HwReg_ClipMax_channel_U_n_17),
        .ap_done_reg_reg(HwReg_ClipMax_2_channel_U_n_9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_ClipMax_2_channel(ap_sync_channel_write_HwReg_ClipMax_2_channel),
        .ap_sync_reg_channel_write_HwReg_ClampMin_channel(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .ap_sync_reg_channel_write_HwReg_ClipMax_2_channel(ap_sync_reg_channel_write_HwReg_ClipMax_2_channel),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg(HwReg_BOffset_2_channel_U_n_5),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_0(HwReg_K33_channel_U_n_5),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_1(HwReg_K31_channel_U_n_5),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_2(HwReg_RowEnd_channel_U_n_18),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_3(HwReg_K11_2_channel_U_n_5),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_4(CTRL_s_axi_U_n_14),
        .empty_n_reg_0(HwReg_ClipMax_2_channel_U_n_7),
        .in(Block_entry3_proc_U0_ap_return_33),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_45),
        .\mOutPtr_reg[1]_1 (CTRL_s_axi_U_n_124),
        .out(HwReg_ClipMax_2_channel_dout));
  bd_85a6_csc_0_fifo_w8_d5_S_3 HwReg_ClipMax_channel_U
       (.HwReg_ClipMax_channel_empty_n(HwReg_ClipMax_channel_empty_n),
        .HwReg_ColEnd_channel_full_n(HwReg_ColEnd_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_ClipMax_channel(ap_sync_channel_write_HwReg_ClipMax_channel),
        .ap_sync_reg_channel_write_HwReg_ClipMax_channel(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg(HwReg_ClipMax_channel_U_n_17),
        .ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg_0(CTRL_s_axi_U_n_14),
        .ap_sync_reg_channel_write_HwReg_ColEnd_channel(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .empty_n_reg_0(v_csc_core_U0_n_10),
        .in(Block_entry3_proc_U0_ap_return_19),
        .\mOutPtr_reg[1]_0 (CTRL_s_axi_U_n_124),
        .or_ln105_2_reg_1153_pp0_iter3_reg(or_ln105_2_reg_1153_pp0_iter3_reg),
        .out({HwReg_ClipMax_channel_dout[6],HwReg_ClipMax_channel_dout[4],HwReg_ClipMax_channel_dout[2],HwReg_ClipMax_channel_dout[0]}),
        .p_0_in0_in(p_0_in0_in),
        .\select_ln155_1_reg_1253_reg[7] (HwReg_ClipMax_2_channel_dout));
  bd_85a6_csc_0_fifo_w16_d5_S HwReg_ColEnd_channel_U
       (.DI(HwReg_ColEnd_channel_U_n_5),
        .HwReg_ColEnd_channel_empty_n(HwReg_ColEnd_channel_empty_n),
        .HwReg_ColEnd_channel_full_n(HwReg_ColEnd_channel_full_n),
        .HwReg_ColStart_channel_empty_n(HwReg_ColStart_channel_empty_n),
        .HwReg_RowStart_channel_empty_n(HwReg_RowStart_channel_empty_n),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .S(HwReg_ColEnd_channel_U_n_22),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_ColEnd_channel(ap_sync_channel_write_HwReg_ColEnd_channel),
        .ap_sync_reg_channel_write_HwReg_ColEnd_channel(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .ap_sync_reg_channel_write_HwReg_ColEnd_channel_reg(CTRL_s_axi_U_n_14),
        .empty_n_reg_0(HwReg_ColEnd_channel_U_n_25),
        .in(Block_entry3_proc_U0_ap_return_3),
        .int_ap_idle_reg(HwReg_K11_channel_U_n_7),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_45),
        .\mOutPtr_reg[1]_1 (CTRL_s_axi_U_n_124),
        .out(HwReg_ColEnd_channel_dout));
  bd_85a6_csc_0_fifo_w16_d5_S_4 HwReg_ColStart_channel_U
       (.HwReg_ColStart_channel_empty_n(HwReg_ColStart_channel_empty_n),
        .HwReg_GOffset_2_channel_full_n(HwReg_GOffset_2_channel_full_n),
        .S(HwReg_ColStart_channel_U_n_21),
        .ap_clk(ap_clk),
        .ap_clk_0(HwReg_ColStart_channel_U_n_5),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_ColStart_channel(ap_sync_channel_write_HwReg_ColStart_channel),
        .ap_sync_reg_channel_write_HwReg_ColStart_channel(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .ap_sync_reg_channel_write_HwReg_ColStart_channel_reg(HwReg_ColStart_channel_U_n_22),
        .ap_sync_reg_channel_write_HwReg_ColStart_channel_reg_0(CTRL_s_axi_U_n_14),
        .ap_sync_reg_channel_write_HwReg_GOffset_2_channel(ap_sync_reg_channel_write_HwReg_GOffset_2_channel),
        .empty_n_reg_0(v_csc_core_U0_n_10),
        .in(Block_entry3_proc_U0_ap_return_2),
        .\mOutPtr_reg[1]_0 (CTRL_s_axi_U_n_37),
        .\mOutPtr_reg[3]_0 (CTRL_s_axi_U_n_124),
        .out({HwReg_ColStart_channel_dout[15],HwReg_ColStart_channel_dout[13:0]}),
        .p_0_in(p_0_in_18));
  bd_85a6_csc_0_fifo_w10_d5_S_5 HwReg_GOffset_2_channel_U
       (.HwReg_GOffset_2_channel_empty_n(HwReg_GOffset_2_channel_empty_n),
        .HwReg_GOffset_2_channel_full_n(HwReg_GOffset_2_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_GOffset_2_channel(ap_sync_channel_write_HwReg_GOffset_2_channel),
        .ap_sync_reg_channel_write_HwReg_GOffset_2_channel(ap_sync_reg_channel_write_HwReg_GOffset_2_channel),
        .ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg(CTRL_s_axi_U_n_14),
        .in(Block_entry3_proc_U0_ap_return_30),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_45),
        .\mOutPtr_reg[1]_1 (CTRL_s_axi_U_n_37),
        .out(HwReg_GOffset_2_channel_dout));
  bd_85a6_csc_0_fifo_w10_d5_S_6 HwReg_GOffset_channel_U
       (.C({HwReg_GOffset_channel_U_n_11,HwReg_GOffset_channel_U_n_12,HwReg_GOffset_channel_U_n_13,HwReg_GOffset_channel_U_n_14,HwReg_GOffset_channel_U_n_15,HwReg_GOffset_channel_U_n_16,HwReg_GOffset_channel_U_n_17,HwReg_GOffset_channel_U_n_18,HwReg_GOffset_channel_U_n_19,HwReg_GOffset_channel_U_n_20}),
        .HwReg_ColStart_channel_empty_n(HwReg_ColStart_channel_empty_n),
        .HwReg_GOffset_2_channel_empty_n(HwReg_GOffset_2_channel_empty_n),
        .HwReg_GOffset_channel_empty_n(HwReg_GOffset_channel_empty_n),
        .HwReg_InVideoFormat_channel_full_n(HwReg_InVideoFormat_channel_full_n),
        .HwReg_K11_2_channel_empty_n(HwReg_K11_2_channel_empty_n),
        .HwReg_height_c26_full_n(HwReg_height_c26_full_n),
        .HwReg_height_c27_empty_n(HwReg_height_c27_empty_n),
        .HwReg_width_c20_full_n(HwReg_width_c20_full_n),
        .HwReg_width_c21_empty_n(HwReg_width_c21_empty_n),
        .Q(v_csc_core_U0_n_11),
        .\ap_CS_fsm_reg[0] (HwReg_GOffset_channel_U_n_9),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_GOffset_channel(ap_sync_channel_write_HwReg_GOffset_channel),
        .ap_sync_reg_channel_write_HwReg_GOffset_channel(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .ap_sync_reg_channel_write_HwReg_GOffset_channel_reg(HwReg_GOffset_channel_U_n_7),
        .ap_sync_reg_channel_write_HwReg_GOffset_channel_reg_0(CTRL_s_axi_U_n_14),
        .ap_sync_reg_channel_write_HwReg_InVideoFormat_channel(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .empty_n_reg_0(HwReg_GOffset_channel_U_n_5),
        .empty_n_reg_1(v_csc_core_U0_n_10),
        .in(Block_entry3_proc_U0_ap_return_16),
        .int_ap_idle_i_4_0(HwReg_K12_2_channel_U_n_7),
        .int_ap_idle_reg(HwReg_BOffset_channel_U_n_7),
        .int_ap_idle_reg_0(HwReg_K32_channel_U_n_7),
        .int_ap_idle_reg_1(HwReg_K21_channel_U_n_7),
        .\mOutPtr_reg[1]_0 (CTRL_s_axi_U_n_37),
        .or_ln105_2_reg_1153_pp0_iter2_reg(or_ln105_2_reg_1153_pp0_iter2_reg),
        .out(HwReg_GOffset_2_channel_dout),
        .v_csc_core_U0_ap_start(v_csc_core_U0_ap_start),
        .v_hcresampler_core_2_U0_ap_idle(v_hcresampler_core_2_U0_ap_idle));
  bd_85a6_csc_0_fifo_w8_d2_S HwReg_InVideoFormat_channel_U
       (.AXIvideo2MultiPixStream_U0_HwReg_width_c23_write(AXIvideo2MultiPixStream_U0_HwReg_width_c23_write),
        .AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .D(Block_entry3_proc_U0_ap_return_0),
        .E(HwReg_InVideoFormat_channel_U_n_8),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_InVideoFormat_channel_full_n(HwReg_InVideoFormat_channel_full_n),
        .HwReg_height_c29_empty_n(HwReg_height_c29_empty_n),
        .HwReg_height_c29_full_n(HwReg_height_c29_full_n),
        .HwReg_height_c30_channel_empty_n(HwReg_height_c30_channel_empty_n),
        .HwReg_width_c23_empty_n(HwReg_width_c23_empty_n),
        .HwReg_width_c23_full_n(HwReg_width_c23_full_n),
        .HwReg_width_c24_channel_empty_n(HwReg_width_c24_channel_empty_n),
        .Q(AXIvideo2MultiPixStream_U0_n_8),
        .\SRL_SIG_reg[0][7] (CTRL_s_axi_U_n_37),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_InVideoFormat_channel(ap_sync_channel_write_HwReg_InVideoFormat_channel),
        .ap_sync_reg_channel_write_HwReg_InVideoFormat_channel(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg(CTRL_s_axi_U_n_14),
        .\cond_reg_343_reg[0] (HwReg_InVideoFormat_channel_U_n_7),
        .\cond_reg_343_reg[0]_0 (AXIvideo2MultiPixStream_U0_n_6),
        .empty_n_reg_0(ap_NS_fsm),
        .empty_n_reg_1(HwReg_InVideoFormat_channel_U_n_10),
        .v_vcresampler_core_1_U0_HwReg_height_c28_write(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  bd_85a6_csc_0_fifo_w16_d5_S_7 HwReg_K11_2_channel_U
       (.HwReg_K11_2_channel_empty_n(HwReg_K11_2_channel_empty_n),
        .HwReg_K11_channel_full_n(HwReg_K11_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_2(HwReg_K12_2_channel_U_n_5),
        .ap_done_reg_i_2_0(HwReg_ColStart_channel_U_n_22),
        .ap_done_reg_i_2_1(HwReg_GOffset_channel_U_n_7),
        .ap_done_reg_i_2_2(HwReg_K22_channel_U_n_5),
        .ap_done_reg_i_2_3(HwReg_K13_channel_U_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K11_2_channel(ap_sync_channel_write_HwReg_K11_2_channel),
        .ap_sync_reg_channel_write_HwReg_K11_2_channel(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .ap_sync_reg_channel_write_HwReg_K11_2_channel_reg(HwReg_K11_2_channel_U_n_5),
        .ap_sync_reg_channel_write_HwReg_K11_2_channel_reg_0(CTRL_s_axi_U_n_14),
        .ap_sync_reg_channel_write_HwReg_K11_channel(ap_sync_reg_channel_write_HwReg_K11_channel),
        .empty_n_reg_0(v_csc_core_U0_n_10),
        .in(Block_entry3_proc_U0_ap_return_20),
        .\mOutPtr_reg[1]_0 (CTRL_s_axi_U_n_37),
        .out(HwReg_K11_2_channel_dout));
  bd_85a6_csc_0_fifo_w16_d5_S_8 HwReg_K11_channel_U
       (.A({HwReg_K11_channel_U_n_9,HwReg_K11_channel_U_n_10,HwReg_K11_channel_U_n_11,HwReg_K11_channel_U_n_12,HwReg_K11_channel_U_n_13,HwReg_K11_channel_U_n_14,HwReg_K11_channel_U_n_15,HwReg_K11_channel_U_n_16,HwReg_K11_channel_U_n_17,HwReg_K11_channel_U_n_18,HwReg_K11_channel_U_n_19,HwReg_K11_channel_U_n_20,HwReg_K11_channel_U_n_21,HwReg_K11_channel_U_n_22,HwReg_K11_channel_U_n_23,HwReg_K11_channel_U_n_24}),
        .HwReg_K11_channel_empty_n(HwReg_K11_channel_empty_n),
        .HwReg_K11_channel_full_n(HwReg_K11_channel_full_n),
        .HwReg_K12_channel_empty_n(HwReg_K12_channel_empty_n),
        .HwReg_K13_channel_empty_n(HwReg_K13_channel_empty_n),
        .HwReg_RowEnd_channel_empty_n(HwReg_RowEnd_channel_empty_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K11_channel(ap_sync_channel_write_HwReg_K11_channel),
        .ap_sync_reg_channel_write_HwReg_K11_channel(ap_sync_reg_channel_write_HwReg_K11_channel),
        .ap_sync_reg_channel_write_HwReg_K11_channel_reg(CTRL_s_axi_U_n_14),
        .empty_n_reg_0(HwReg_K11_channel_U_n_7),
        .in(Block_entry3_proc_U0_ap_return_6),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_45),
        .\mOutPtr_reg[1]_1 (CTRL_s_axi_U_n_37),
        .or_ln105_2_reg_1153_pp0_iter2_reg(or_ln105_2_reg_1153_pp0_iter2_reg),
        .out(HwReg_K11_2_channel_dout));
  bd_85a6_csc_0_fifo_w16_d5_S_9 HwReg_K12_2_channel_U
       (.HwReg_K11_channel_empty_n(HwReg_K11_channel_empty_n),
        .HwReg_K12_2_channel_empty_n(HwReg_K12_2_channel_empty_n),
        .HwReg_K12_channel_empty_n(HwReg_K12_channel_empty_n),
        .HwReg_K12_channel_full_n(HwReg_K12_channel_full_n),
        .HwReg_K13_2_channel_empty_n(HwReg_K13_2_channel_empty_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K12_2_channel(ap_sync_channel_write_HwReg_K12_2_channel),
        .ap_sync_reg_channel_write_HwReg_K12_2_channel(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .ap_sync_reg_channel_write_HwReg_K12_2_channel_reg(HwReg_K12_2_channel_U_n_5),
        .ap_sync_reg_channel_write_HwReg_K12_2_channel_reg_0(CTRL_s_axi_U_n_14),
        .ap_sync_reg_channel_write_HwReg_K12_channel(ap_sync_reg_channel_write_HwReg_K12_channel),
        .empty_n_reg_0(HwReg_K12_2_channel_U_n_7),
        .empty_n_reg_1(v_csc_core_U0_n_10),
        .in(Block_entry3_proc_U0_ap_return_21),
        .\mOutPtr_reg[1]_0 (CTRL_s_axi_U_n_245),
        .\mOutPtr_reg[3]_0 (CTRL_s_axi_U_n_37),
        .out(HwReg_K12_2_channel_dout));
  bd_85a6_csc_0_fifo_w16_d5_S_10 HwReg_K12_channel_U
       (.A(A),
        .HwReg_K12_channel_empty_n(HwReg_K12_channel_empty_n),
        .HwReg_K12_channel_full_n(HwReg_K12_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K12_channel(ap_sync_channel_write_HwReg_K12_channel),
        .ap_sync_reg_channel_write_HwReg_K12_channel(ap_sync_reg_channel_write_HwReg_K12_channel),
        .ap_sync_reg_channel_write_HwReg_K12_channel_reg(CTRL_s_axi_U_n_14),
        .in(Block_entry3_proc_U0_ap_return_7),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_45),
        .\mOutPtr_reg[1]_1 (CTRL_s_axi_U_n_37),
        .or_ln105_2_reg_1153_pp0_iter2_reg(or_ln105_2_reg_1153_pp0_iter2_reg),
        .out(HwReg_K12_2_channel_dout));
  bd_85a6_csc_0_fifo_w16_d5_S_11 HwReg_K13_2_channel_U
       (.HwReg_K13_2_channel_empty_n(HwReg_K13_2_channel_empty_n),
        .HwReg_K13_2_channel_full_n(HwReg_K13_2_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K13_2_channel(ap_sync_channel_write_HwReg_K13_2_channel),
        .ap_sync_reg_channel_write_HwReg_K13_2_channel(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .ap_sync_reg_channel_write_HwReg_K13_2_channel_reg(CTRL_s_axi_U_n_14),
        .empty_n_reg_0(v_csc_core_U0_n_10),
        .in(Block_entry3_proc_U0_ap_return_22),
        .\mOutPtr_reg[1]_0 (CTRL_s_axi_U_n_245),
        .out(HwReg_K13_2_channel_dout));
  bd_85a6_csc_0_fifo_w16_d5_S_12 HwReg_K13_channel_U
       (.B(coef13_fu_478_p3),
        .Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .HwReg_K13_2_channel_full_n(HwReg_K13_2_channel_full_n),
        .HwReg_K13_channel_empty_n(HwReg_K13_channel_empty_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_8(HwReg_K21_2_channel_U_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K13_channel(ap_sync_channel_write_HwReg_K13_channel),
        .ap_sync_reg_channel_write_HwReg_K13_2_channel(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .ap_sync_reg_channel_write_HwReg_K13_channel(ap_sync_reg_channel_write_HwReg_K13_channel),
        .ap_sync_reg_channel_write_HwReg_K13_channel_reg(CTRL_s_axi_U_n_14),
        .full_n_reg_0(HwReg_K13_channel_U_n_5),
        .in(Block_entry3_proc_U0_ap_return_8),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_45),
        .\mOutPtr_reg[1]_1 (CTRL_s_axi_U_n_245),
        .or_ln105_2_reg_1153(or_ln105_2_reg_1153),
        .out(HwReg_K13_2_channel_dout));
  bd_85a6_csc_0_fifo_w16_d5_S_13 HwReg_K21_2_channel_U
       (.HwReg_K21_2_channel_empty_n(HwReg_K21_2_channel_empty_n),
        .HwReg_K21_channel_full_n(HwReg_K21_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K21_2_channel(ap_sync_channel_write_HwReg_K21_2_channel),
        .ap_sync_reg_channel_write_HwReg_K21_2_channel(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .ap_sync_reg_channel_write_HwReg_K21_2_channel_reg(HwReg_K21_2_channel_U_n_5),
        .ap_sync_reg_channel_write_HwReg_K21_2_channel_reg_0(CTRL_s_axi_U_n_14),
        .ap_sync_reg_channel_write_HwReg_K21_channel(ap_sync_reg_channel_write_HwReg_K21_channel),
        .empty_n_reg_0(v_csc_core_U0_n_10),
        .in(Block_entry3_proc_U0_ap_return_23),
        .\mOutPtr_reg[1]_0 (CTRL_s_axi_U_n_245),
        .out(HwReg_K21_2_channel_dout));
  bd_85a6_csc_0_fifo_w16_d5_S_14 HwReg_K21_channel_U
       (.A({HwReg_K21_channel_U_n_9,HwReg_K21_channel_U_n_10,HwReg_K21_channel_U_n_11,HwReg_K21_channel_U_n_12,HwReg_K21_channel_U_n_13,HwReg_K21_channel_U_n_14,HwReg_K21_channel_U_n_15,HwReg_K21_channel_U_n_16,HwReg_K21_channel_U_n_17,HwReg_K21_channel_U_n_18,HwReg_K21_channel_U_n_19,HwReg_K21_channel_U_n_20,HwReg_K21_channel_U_n_21,HwReg_K21_channel_U_n_22,HwReg_K21_channel_U_n_23,HwReg_K21_channel_U_n_24}),
        .HwReg_K13_channel_empty_n(HwReg_K13_channel_empty_n),
        .HwReg_K21_2_channel_empty_n(HwReg_K21_2_channel_empty_n),
        .HwReg_K21_channel_empty_n(HwReg_K21_channel_empty_n),
        .HwReg_K21_channel_full_n(HwReg_K21_channel_full_n),
        .HwReg_K22_2_channel_empty_n(HwReg_K22_2_channel_empty_n),
        .\add_ln89_reg_616[12]_i_3 (HwReg_K23_2_channel_U_n_7),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K21_channel(ap_sync_channel_write_HwReg_K21_channel),
        .ap_sync_reg_channel_write_HwReg_K21_channel(ap_sync_reg_channel_write_HwReg_K21_channel),
        .ap_sync_reg_channel_write_HwReg_K21_channel_reg(CTRL_s_axi_U_n_14),
        .empty_n_reg_0(HwReg_K21_channel_U_n_7),
        .in(Block_entry3_proc_U0_ap_return_9),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_45),
        .\mOutPtr_reg[1]_1 (CTRL_s_axi_U_n_245),
        .or_ln105_2_reg_1153_pp0_iter2_reg(or_ln105_2_reg_1153_pp0_iter2_reg),
        .out(HwReg_K21_2_channel_dout));
  bd_85a6_csc_0_fifo_w16_d5_S_15 HwReg_K22_2_channel_U
       (.HwReg_K22_2_channel_empty_n(HwReg_K22_2_channel_empty_n),
        .HwReg_K22_2_channel_full_n(HwReg_K22_2_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K22_2_channel(ap_sync_channel_write_HwReg_K22_2_channel),
        .ap_sync_reg_channel_write_HwReg_K22_2_channel(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .ap_sync_reg_channel_write_HwReg_K22_2_channel_reg(CTRL_s_axi_U_n_14),
        .empty_n_reg_0(v_csc_core_U0_n_10),
        .in(Block_entry3_proc_U0_ap_return_24),
        .\mOutPtr_reg[1]_0 (CTRL_s_axi_U_n_212),
        .\mOutPtr_reg[3]_0 (CTRL_s_axi_U_n_245),
        .out(HwReg_K22_2_channel_dout));
  bd_85a6_csc_0_fifo_w16_d5_S_16 HwReg_K22_channel_U
       (.A({HwReg_K22_channel_U_n_9,HwReg_K22_channel_U_n_10,HwReg_K22_channel_U_n_11,HwReg_K22_channel_U_n_12,HwReg_K22_channel_U_n_13,HwReg_K22_channel_U_n_14,HwReg_K22_channel_U_n_15,HwReg_K22_channel_U_n_16,HwReg_K22_channel_U_n_17,HwReg_K22_channel_U_n_18,HwReg_K22_channel_U_n_19,HwReg_K22_channel_U_n_20,HwReg_K22_channel_U_n_21,HwReg_K22_channel_U_n_22,HwReg_K22_channel_U_n_23,HwReg_K22_channel_U_n_24}),
        .Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .HwReg_K21_channel_empty_n(HwReg_K21_channel_empty_n),
        .HwReg_K22_2_channel_full_n(HwReg_K22_2_channel_full_n),
        .HwReg_K22_channel_empty_n(HwReg_K22_channel_empty_n),
        .HwReg_K23_channel_empty_n(HwReg_K23_channel_empty_n),
        .HwReg_K31_channel_empty_n(HwReg_K31_channel_empty_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_8(HwReg_K23_2_channel_U_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K22_channel(ap_sync_channel_write_HwReg_K22_channel),
        .ap_sync_reg_channel_write_HwReg_K22_2_channel(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .ap_sync_reg_channel_write_HwReg_K22_channel(ap_sync_reg_channel_write_HwReg_K22_channel),
        .ap_sync_reg_channel_write_HwReg_K22_channel_reg(CTRL_s_axi_U_n_14),
        .empty_n_reg_0(HwReg_K22_channel_U_n_7),
        .full_n_reg_0(HwReg_K22_channel_U_n_5),
        .in(Block_entry3_proc_U0_ap_return_10),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_45),
        .\mOutPtr_reg[1]_1 (CTRL_s_axi_U_n_245),
        .or_ln105_2_reg_1153_pp0_iter2_reg(or_ln105_2_reg_1153_pp0_iter2_reg),
        .out(HwReg_K22_2_channel_dout));
  bd_85a6_csc_0_fifo_w16_d5_S_17 HwReg_K23_2_channel_U
       (.HwReg_K22_channel_empty_n(HwReg_K22_channel_empty_n),
        .HwReg_K23_2_channel_empty_n(HwReg_K23_2_channel_empty_n),
        .HwReg_K23_channel_empty_n(HwReg_K23_channel_empty_n),
        .HwReg_K23_channel_full_n(HwReg_K23_channel_full_n),
        .HwReg_K31_2_channel_empty_n(HwReg_K31_2_channel_empty_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K23_2_channel(ap_sync_channel_write_HwReg_K23_2_channel),
        .ap_sync_reg_channel_write_HwReg_K23_2_channel(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .ap_sync_reg_channel_write_HwReg_K23_2_channel_reg(HwReg_K23_2_channel_U_n_5),
        .ap_sync_reg_channel_write_HwReg_K23_2_channel_reg_0(CTRL_s_axi_U_n_14),
        .ap_sync_reg_channel_write_HwReg_K23_channel(ap_sync_reg_channel_write_HwReg_K23_channel),
        .empty_n_reg_0(HwReg_K23_2_channel_U_n_7),
        .empty_n_reg_1(v_csc_core_U0_n_10),
        .in(Block_entry3_proc_U0_ap_return_25),
        .\mOutPtr_reg[1]_0 (CTRL_s_axi_U_n_212),
        .out(HwReg_K23_2_channel_dout));
  bd_85a6_csc_0_fifo_w16_d5_S_18 HwReg_K23_channel_U
       (.B(coef23_fu_483_p3),
        .HwReg_K23_channel_empty_n(HwReg_K23_channel_empty_n),
        .HwReg_K23_channel_full_n(HwReg_K23_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K23_channel(ap_sync_channel_write_HwReg_K23_channel),
        .ap_sync_reg_channel_write_HwReg_K23_channel(ap_sync_reg_channel_write_HwReg_K23_channel),
        .ap_sync_reg_channel_write_HwReg_K23_channel_reg(CTRL_s_axi_U_n_14),
        .in(Block_entry3_proc_U0_ap_return_11),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_45),
        .\mOutPtr_reg[1]_1 (CTRL_s_axi_U_n_212),
        .or_ln105_2_reg_1153(or_ln105_2_reg_1153),
        .out(HwReg_K23_2_channel_dout));
  bd_85a6_csc_0_fifo_w16_d5_S_19 HwReg_K31_2_channel_U
       (.HwReg_K12_2_channel_empty_n(HwReg_K12_2_channel_empty_n),
        .HwReg_K13_2_channel_empty_n(HwReg_K13_2_channel_empty_n),
        .HwReg_K21_2_channel_empty_n(HwReg_K21_2_channel_empty_n),
        .HwReg_K22_2_channel_empty_n(HwReg_K22_2_channel_empty_n),
        .HwReg_K23_2_channel_empty_n(HwReg_K23_2_channel_empty_n),
        .HwReg_K31_2_channel_empty_n(HwReg_K31_2_channel_empty_n),
        .HwReg_K31_2_channel_full_n(HwReg_K31_2_channel_full_n),
        .HwReg_K32_2_channel_empty_n(HwReg_K32_2_channel_empty_n),
        .HwReg_K33_2_channel_empty_n(HwReg_K33_2_channel_empty_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K31_2_channel(ap_sync_channel_write_HwReg_K31_2_channel),
        .ap_sync_reg_channel_write_HwReg_K31_2_channel(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .ap_sync_reg_channel_write_HwReg_K31_2_channel_reg(CTRL_s_axi_U_n_14),
        .empty_n_reg_0(HwReg_K31_2_channel_U_n_7),
        .empty_n_reg_1(v_csc_core_U0_n_10),
        .in(Block_entry3_proc_U0_ap_return_26),
        .int_ap_idle_reg(HwReg_BOffset_2_channel_U_n_7),
        .\mOutPtr_reg[1]_0 (CTRL_s_axi_U_n_212),
        .out(HwReg_K31_2_channel_dout));
  bd_85a6_csc_0_fifo_w16_d5_S_20 HwReg_K31_channel_U
       (.A({HwReg_K31_channel_U_n_7,HwReg_K31_channel_U_n_8,HwReg_K31_channel_U_n_9,HwReg_K31_channel_U_n_10,HwReg_K31_channel_U_n_11,HwReg_K31_channel_U_n_12,HwReg_K31_channel_U_n_13,HwReg_K31_channel_U_n_14,HwReg_K31_channel_U_n_15,HwReg_K31_channel_U_n_16,HwReg_K31_channel_U_n_17,HwReg_K31_channel_U_n_18,HwReg_K31_channel_U_n_19,HwReg_K31_channel_U_n_20,HwReg_K31_channel_U_n_21,HwReg_K31_channel_U_n_22}),
        .Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .HwReg_K31_2_channel_full_n(HwReg_K31_2_channel_full_n),
        .HwReg_K31_channel_empty_n(HwReg_K31_channel_empty_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_2(HwReg_K32_2_channel_U_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K31_channel(ap_sync_channel_write_HwReg_K31_channel),
        .ap_sync_reg_channel_write_HwReg_K31_2_channel(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .ap_sync_reg_channel_write_HwReg_K31_channel(ap_sync_reg_channel_write_HwReg_K31_channel),
        .ap_sync_reg_channel_write_HwReg_K31_channel_reg(CTRL_s_axi_U_n_14),
        .full_n_reg_0(HwReg_K31_channel_U_n_5),
        .in(Block_entry3_proc_U0_ap_return_12),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_45),
        .\mOutPtr_reg[1]_1 (CTRL_s_axi_U_n_212),
        .or_ln105_2_reg_1153_pp0_iter2_reg(or_ln105_2_reg_1153_pp0_iter2_reg),
        .out(HwReg_K31_2_channel_dout));
  bd_85a6_csc_0_fifo_w16_d5_S_21 HwReg_K32_2_channel_U
       (.HwReg_K32_2_channel_empty_n(HwReg_K32_2_channel_empty_n),
        .HwReg_K32_channel_full_n(HwReg_K32_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K32_2_channel(ap_sync_channel_write_HwReg_K32_2_channel),
        .ap_sync_reg_channel_write_HwReg_K32_2_channel(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .ap_sync_reg_channel_write_HwReg_K32_2_channel_reg(HwReg_K32_2_channel_U_n_5),
        .ap_sync_reg_channel_write_HwReg_K32_2_channel_reg_0(CTRL_s_axi_U_n_14),
        .ap_sync_reg_channel_write_HwReg_K32_channel(ap_sync_reg_channel_write_HwReg_K32_channel),
        .empty_n_reg_0(v_csc_core_U0_n_10),
        .full_n_reg_0(CTRL_s_axi_U_n_212),
        .in(Block_entry3_proc_U0_ap_return_27),
        .\mOutPtr_reg[1]_0 (CTRL_s_axi_U_n_163),
        .out(HwReg_K32_2_channel_dout));
  bd_85a6_csc_0_fifo_w16_d5_S_22 HwReg_K32_channel_U
       (.A({HwReg_K32_channel_U_n_9,HwReg_K32_channel_U_n_10,HwReg_K32_channel_U_n_11,HwReg_K32_channel_U_n_12,HwReg_K32_channel_U_n_13,HwReg_K32_channel_U_n_14,HwReg_K32_channel_U_n_15,HwReg_K32_channel_U_n_16,HwReg_K32_channel_U_n_17,HwReg_K32_channel_U_n_18,HwReg_K32_channel_U_n_19,HwReg_K32_channel_U_n_20,HwReg_K32_channel_U_n_21,HwReg_K32_channel_U_n_22,HwReg_K32_channel_U_n_23,HwReg_K32_channel_U_n_24}),
        .HwReg_K31_channel_empty_n(HwReg_K31_channel_empty_n),
        .HwReg_K32_2_channel_empty_n(HwReg_K32_2_channel_empty_n),
        .HwReg_K32_channel_empty_n(HwReg_K32_channel_empty_n),
        .HwReg_K32_channel_full_n(HwReg_K32_channel_full_n),
        .HwReg_K33_2_channel_empty_n(HwReg_K33_2_channel_empty_n),
        .\add_ln89_reg_616[12]_i_3 (HwReg_ROffset_2_channel_U_n_7),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K32_channel(ap_sync_channel_write_HwReg_K32_channel),
        .ap_sync_reg_channel_write_HwReg_K32_channel(ap_sync_reg_channel_write_HwReg_K32_channel),
        .ap_sync_reg_channel_write_HwReg_K32_channel_reg(CTRL_s_axi_U_n_14),
        .empty_n_reg_0(HwReg_K32_channel_U_n_7),
        .in(Block_entry3_proc_U0_ap_return_13),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_45),
        .\mOutPtr_reg[1]_1 (CTRL_s_axi_U_n_212),
        .or_ln105_2_reg_1153_pp0_iter2_reg(or_ln105_2_reg_1153_pp0_iter2_reg),
        .out(HwReg_K32_2_channel_dout));
  bd_85a6_csc_0_fifo_w16_d5_S_23 HwReg_K33_2_channel_U
       (.HwReg_K33_2_channel_empty_n(HwReg_K33_2_channel_empty_n),
        .HwReg_K33_2_channel_full_n(HwReg_K33_2_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K33_2_channel(ap_sync_channel_write_HwReg_K33_2_channel),
        .ap_sync_reg_channel_write_HwReg_K33_2_channel(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .ap_sync_reg_channel_write_HwReg_K33_2_channel_reg(CTRL_s_axi_U_n_14),
        .empty_n_reg_0(v_csc_core_U0_n_10),
        .in(Block_entry3_proc_U0_ap_return_28),
        .\mOutPtr_reg[1]_0 (CTRL_s_axi_U_n_163),
        .out(HwReg_K33_2_channel_dout));
  bd_85a6_csc_0_fifo_w16_d5_S_24 HwReg_K33_channel_U
       (.B(coef33_fu_488_p3),
        .Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .HwReg_K33_2_channel_full_n(HwReg_K33_2_channel_full_n),
        .HwReg_K33_channel_empty_n(HwReg_K33_channel_empty_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_2(HwReg_OutVideoFormat_channel_U_n_9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_K33_channel(ap_sync_channel_write_HwReg_K33_channel),
        .ap_sync_reg_channel_write_HwReg_K33_2_channel(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .ap_sync_reg_channel_write_HwReg_K33_channel(ap_sync_reg_channel_write_HwReg_K33_channel),
        .ap_sync_reg_channel_write_HwReg_K33_channel_reg(CTRL_s_axi_U_n_14),
        .full_n_reg_0(HwReg_K33_channel_U_n_5),
        .in(Block_entry3_proc_U0_ap_return_14),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_45),
        .\mOutPtr_reg[1]_1 (CTRL_s_axi_U_n_163),
        .or_ln105_2_reg_1153(or_ln105_2_reg_1153),
        .out(HwReg_K33_2_channel_dout));
  bd_85a6_csc_0_fifo_w8_d8_S HwReg_OutVideoFormat_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .HwReg_ROffset_2_channel_full_n(HwReg_ROffset_2_channel_full_n),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_clk_0(HwReg_OutVideoFormat_channel_U_n_7),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_OutVideoFormat_channel(ap_sync_channel_write_HwReg_OutVideoFormat_channel),
        .ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg(HwReg_OutVideoFormat_channel_U_n_9),
        .ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg_0(CTRL_s_axi_U_n_14),
        .ap_sync_reg_channel_write_HwReg_ROffset_2_channel(ap_sync_reg_channel_write_HwReg_ROffset_2_channel),
        .in(Block_entry3_proc_U0_ap_return_1),
        .mOutPtr0(mOutPtr0),
        .mOutPtr17_out(mOutPtr17_out_12),
        .\mOutPtr[3]_i_3 (CTRL_s_axi_U_n_163),
        .\mOutPtr_reg[0]_0 (mOutPtr_reg),
        .\mOutPtr_reg[0]_1 (MultiPixStream2AXIvideo_U0_n_11),
        .\mOutPtr_reg[1]_0 (MultiPixStream2AXIvideo_U0_n_12),
        .push(push_1));
  bd_85a6_csc_0_fifo_w10_d5_S_25 HwReg_ROffset_2_channel_U
       (.HwReg_K33_channel_empty_n(HwReg_K33_channel_empty_n),
        .HwReg_ROffset_2_channel_empty_n(HwReg_ROffset_2_channel_empty_n),
        .HwReg_ROffset_2_channel_full_n(HwReg_ROffset_2_channel_full_n),
        .HwReg_ROffset_channel_empty_n(HwReg_ROffset_channel_empty_n),
        .HwReg_RowEnd_channel_empty_n(HwReg_RowEnd_channel_empty_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_ROffset_2_channel(ap_sync_channel_write_HwReg_ROffset_2_channel),
        .ap_sync_reg_channel_write_HwReg_ROffset_2_channel(ap_sync_reg_channel_write_HwReg_ROffset_2_channel),
        .ap_sync_reg_channel_write_HwReg_ROffset_2_channel_reg(CTRL_s_axi_U_n_14),
        .empty_n_reg_0(HwReg_ROffset_2_channel_U_n_7),
        .in(Block_entry3_proc_U0_ap_return_29),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_45),
        .\mOutPtr_reg[1]_1 (CTRL_s_axi_U_n_163),
        .out(HwReg_ROffset_2_channel_dout));
  bd_85a6_csc_0_fifo_w10_d5_S_26 HwReg_ROffset_channel_U
       (.C(C),
        .HwReg_GOffset_channel_empty_n(HwReg_GOffset_channel_empty_n),
        .HwReg_K32_channel_empty_n(HwReg_K32_channel_empty_n),
        .HwReg_K33_channel_empty_n(HwReg_K33_channel_empty_n),
        .HwReg_ROffset_channel_empty_n(HwReg_ROffset_channel_empty_n),
        .HwReg_ROffset_channel_full_n(HwReg_ROffset_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_ROffset_channel(ap_sync_channel_write_HwReg_ROffset_channel),
        .ap_sync_reg_channel_write_HwReg_ROffset_channel(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .ap_sync_reg_channel_write_HwReg_ROffset_channel_reg(CTRL_s_axi_U_n_14),
        .empty_n_reg_0(HwReg_ROffset_channel_U_n_7),
        .empty_n_reg_1(v_csc_core_U0_n_10),
        .in(Block_entry3_proc_U0_ap_return_15),
        .int_ap_idle_i_2(HwReg_ClampMin_channel_U_n_19),
        .\mOutPtr_reg[1]_0 (CTRL_s_axi_U_n_163),
        .or_ln105_2_reg_1153_pp0_iter2_reg(or_ln105_2_reg_1153_pp0_iter2_reg),
        .out(HwReg_ROffset_2_channel_dout));
  bd_85a6_csc_0_fifo_w16_d5_S_27 HwReg_RowEnd_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .CO(cmp20_not_fu_432_p2),
        .DI({v_csc_core_U0_n_25,v_csc_core_U0_n_26,v_csc_core_U0_n_27,v_csc_core_U0_n_28,v_csc_core_U0_n_29,v_csc_core_U0_n_30}),
        .HwReg_ROffset_channel_full_n(HwReg_ROffset_channel_full_n),
        .HwReg_RowEnd_channel_empty_n(HwReg_RowEnd_channel_empty_n),
        .Q(y_fu_124_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_2(HwReg_width_c24_channel_U_n_5),
        .ap_done_reg_i_7_0(HwReg_RowStart_channel_U_n_18),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_RowEnd_channel(ap_sync_channel_write_HwReg_RowEnd_channel),
        .ap_sync_channel_write_bPassThru_420_Out_loc_channel0(ap_sync_channel_write_bPassThru_420_Out_loc_channel0),
        .ap_sync_reg_channel_write_HwReg_ROffset_channel(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .ap_sync_reg_channel_write_HwReg_RowEnd_channel(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .ap_sync_reg_channel_write_HwReg_RowEnd_channel_reg(CTRL_s_axi_U_n_14),
        .ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel(ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel),
        .ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel_reg(HwReg_RowEnd_channel_U_n_18),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .in(Block_entry3_proc_U0_ap_return_5),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_45),
        .\mOutPtr_reg[3]_0 (CTRL_s_axi_U_n_163),
        .out(HwReg_RowEnd_channel_dout),
        .push(push_13));
  bd_85a6_csc_0_fifo_w16_d5_S_28 HwReg_RowStart_channel_U
       (.CO(cmp17_not_fu_426_p2),
        .DI({v_csc_core_U0_n_31,v_csc_core_U0_n_32,v_csc_core_U0_n_33,v_csc_core_U0_n_34,v_csc_core_U0_n_35,v_csc_core_U0_n_36}),
        .HwReg_RowStart_channel_empty_n(HwReg_RowStart_channel_empty_n),
        .HwReg_height_c30_channel_full_n(HwReg_height_c30_channel_full_n),
        .Q(y_fu_124_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_RowStart_channel(ap_sync_channel_write_HwReg_RowStart_channel),
        .ap_sync_reg_channel_write_HwReg_RowStart_channel(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .ap_sync_reg_channel_write_HwReg_RowStart_channel_reg(HwReg_RowStart_channel_U_n_18),
        .ap_sync_reg_channel_write_HwReg_RowStart_channel_reg_0(CTRL_s_axi_U_n_14),
        .ap_sync_reg_channel_write_HwReg_height_c30_channel(ap_sync_reg_channel_write_HwReg_height_c30_channel),
        .empty_n_reg_0(v_csc_core_U0_n_10),
        .in(Block_entry3_proc_U0_ap_return_4),
        .out(HwReg_RowStart_channel_dout));
  bd_85a6_csc_0_fifo_w12_d2_S HwReg_height_c25_U
       (.D(add_ln953_fu_174_p2),
        .E(push_2),
        .HwReg_height_c25_empty_n(HwReg_height_c25_empty_n),
        .HwReg_height_c25_full_n(HwReg_height_c25_full_n),
        .HwReg_height_c_full_n(HwReg_height_c_full_n),
        .HwReg_width_c19_empty_n(HwReg_width_c19_empty_n),
        .HwReg_width_c_full_n(HwReg_width_c_full_n),
        .Q(v_vcresampler_core_U0_n_7),
        .\SRL_SIG_reg[1][11] (HwReg_height_c25_dout),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(HwReg_height_c26_dout),
        .if_dout(bPassThru_420_Out_loc_channel_dout),
        .v_hcresampler_core_U0_HwReg_width_c19_write(v_hcresampler_core_U0_HwReg_width_c19_write),
        .v_vcresampler_core_U0_HwReg_width_read(v_vcresampler_core_U0_HwReg_width_read),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start));
  bd_85a6_csc_0_fifo_w12_d2_S_29 HwReg_height_c26_U
       (.D(HwReg_height_c26_dout),
        .E(push_2),
        .HwReg_height_c25_full_n(HwReg_height_c25_full_n),
        .HwReg_height_c26_empty_n(HwReg_height_c26_empty_n),
        .HwReg_height_c26_full_n(HwReg_height_c26_full_n),
        .HwReg_width_c19_full_n(HwReg_width_c19_full_n),
        .HwReg_width_c20_empty_n(HwReg_width_c20_empty_n),
        .Q(v_hcresampler_core_U0_n_31),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(HwReg_height_c27_dout),
        .v_csc_core_U0_HwReg_width_c20_write(v_csc_core_U0_HwReg_width_c20_write),
        .v_hcresampler_core_U0_HwReg_width_c19_write(v_hcresampler_core_U0_HwReg_width_c19_write),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start));
  bd_85a6_csc_0_fifo_w12_d2_S_30 HwReg_height_c27_U
       (.E(push_5),
        .HwReg_height_c27_empty_n(HwReg_height_c27_empty_n),
        .HwReg_height_c27_full_n(HwReg_height_c27_full_n),
        .HwReg_height_c28_empty_n(HwReg_height_c28_empty_n),
        .HwReg_width_c21_full_n(HwReg_width_c21_full_n),
        .HwReg_width_c22_empty_n(HwReg_width_c22_empty_n),
        .Q(v_hcresampler_core_2_U0_n_7),
        .\SRL_SIG_reg[0][0] (\SRL_SIG_reg[0]_4 ),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1]_3 ),
        .\SRL_SIG_reg[1][11] (HwReg_height_c27_dout[11:1]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .height_dout({HwReg_height_c27_U_n_11,HwReg_height_c27_U_n_12,HwReg_height_c27_U_n_13,HwReg_height_c27_U_n_14,HwReg_height_c27_U_n_15,HwReg_height_c27_U_n_16,HwReg_height_c27_U_n_17,HwReg_height_c27_U_n_18,HwReg_height_c27_U_n_19,HwReg_height_c27_U_n_20,HwReg_height_c27_U_n_21,HwReg_height_c27_dout[0]}),
        .if_din(HwReg_height_c28_dout),
        .\mOutPtr_reg[1]_0 (mOutPtr),
        .v_csc_core_U0_HwReg_width_c20_write(v_csc_core_U0_HwReg_width_c20_write),
        .v_hcresampler_core_2_U0_HwReg_height_read(v_hcresampler_core_2_U0_HwReg_height_read),
        .v_hcresampler_core_2_U0_ap_start(v_hcresampler_core_2_U0_ap_start));
  bd_85a6_csc_0_fifo_w12_d2_S_31 HwReg_height_c28_U
       (.D(HwReg_height_c28_dout),
        .E(push_6),
        .HwReg_height_c27_full_n(HwReg_height_c27_full_n),
        .HwReg_height_c28_empty_n(HwReg_height_c28_empty_n),
        .HwReg_height_c28_full_n(HwReg_height_c28_full_n),
        .HwReg_height_c29_empty_n(HwReg_height_c29_empty_n),
        .HwReg_width_c21_full_n(HwReg_width_c21_full_n),
        .HwReg_width_c22_empty_n(HwReg_width_c22_empty_n),
        .HwReg_width_c22_full_n(HwReg_width_c22_full_n),
        .HwReg_width_c23_empty_n(HwReg_width_c23_empty_n),
        .Q(v_vcresampler_core_1_U0_n_8),
        .\SRL_SIG_reg[0][11] (v_hcresampler_core_2_U0_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(push_5),
        .full_n_reg_0(HwReg_height_c28_U_n_5),
        .if_din(HwReg_height_c29_dout),
        .v_hcresampler_core_2_U0_HwReg_height_read(v_hcresampler_core_2_U0_HwReg_height_read),
        .v_hcresampler_core_2_U0_ap_start(v_hcresampler_core_2_U0_ap_start),
        .v_vcresampler_core_1_U0_HwReg_height_c28_write(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .v_vcresampler_core_1_U0_ap_start(v_vcresampler_core_1_U0_ap_start));
  bd_85a6_csc_0_fifo_w12_d2_S_32 HwReg_height_c29_U
       (.AXIvideo2MultiPixStream_U0_HwReg_width_c23_write(AXIvideo2MultiPixStream_U0_HwReg_width_c23_write),
        .D(add_ln953_fu_192_p2),
        .E(ap_NS_fsm),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_height_c29_empty_n(HwReg_height_c29_empty_n),
        .HwReg_height_c29_full_n(HwReg_height_c29_full_n),
        .HwReg_height_c30_channel_empty_n(HwReg_height_c30_channel_empty_n),
        .HwReg_width_c23_full_n(HwReg_width_c23_full_n),
        .HwReg_width_c24_channel_empty_n(HwReg_width_c24_channel_empty_n),
        .Q(AXIvideo2MultiPixStream_U0_n_8),
        .\SRL_SIG_reg[0][11] (HwReg_height_c30_channel_dout),
        .\SRL_SIG_reg[1][11] (HwReg_height_c29_dout),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bPassThru_420_In_loc_channel_dout(bPassThru_420_In_loc_channel_dout),
        .\mOutPtr_reg[1]_0 (HwReg_InVideoFormat_channel_U_n_10),
        .v_vcresampler_core_1_U0_HwReg_height_c28_write(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  bd_85a6_csc_0_fifo_w12_d2_S_33 HwReg_height_c30_channel_U
       (.AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .HwReg_height_c30_channel_empty_n(HwReg_height_c30_channel_empty_n),
        .HwReg_height_c30_channel_full_n(HwReg_height_c30_channel_full_n),
        .\SRL_SIG_reg[0][11] (CTRL_s_axi_U_n_14),
        .\SRL_SIG_reg[1][11] (HwReg_height_c30_channel_dout),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_height_c30_channel(ap_sync_channel_write_HwReg_height_c30_channel),
        .ap_sync_reg_channel_write_HwReg_height_c30_channel(ap_sync_reg_channel_write_HwReg_height_c30_channel),
        .if_din(Block_entry3_proc_U0_ap_return_39));
  bd_85a6_csc_0_fifo_w12_d2_S_34 HwReg_height_c_U
       (.D(HwReg_height_c_dout),
        .E(push_10),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_height_c_full_n(HwReg_height_c_full_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .MultiPixStream2AXIvideo_U0_Height_read(MultiPixStream2AXIvideo_U0_Height_read),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(MultiPixStream2AXIvideo_U0_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(HwReg_height_c25_dout),
        .v_vcresampler_core_U0_HwReg_width_read(v_vcresampler_core_U0_HwReg_width_read));
  bd_85a6_csc_0_fifo_w12_d2_S_35 HwReg_width_c19_U
       (.D(HwReg_width_c19_dout),
        .E(push_2),
        .HwReg_width_c19_empty_n(HwReg_width_c19_empty_n),
        .HwReg_width_c19_full_n(HwReg_width_c19_full_n),
        .HwReg_width_c20_dout(HwReg_width_c20_dout),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .v_hcresampler_core_U0_HwReg_width_c19_write(v_hcresampler_core_U0_HwReg_width_c19_write),
        .v_vcresampler_core_U0_HwReg_width_read(v_vcresampler_core_U0_HwReg_width_read));
  bd_85a6_csc_0_fifo_w12_d2_S_36 HwReg_width_c20_U
       (.D({loopWidth_fu_241_p2,HwReg_width_c20_U_n_29}),
        .HwReg_width_c20_dout(HwReg_width_c20_dout),
        .HwReg_width_c20_empty_n(HwReg_width_c20_empty_n),
        .HwReg_width_c20_full_n(HwReg_width_c20_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bPassThru_422_or_420_Out_loc_channel_dout(bPassThru_422_or_420_Out_loc_channel_dout),
        .cmp36727_i_fu_253_p2(cmp36727_i_fu_253_p2),
        .if_din(HwReg_width_c21_dout),
        .v_csc_core_U0_HwReg_width_c20_write(v_csc_core_U0_HwReg_width_c20_write),
        .v_hcresampler_core_U0_HwReg_width_c19_write(v_hcresampler_core_U0_HwReg_width_c19_write));
  bd_85a6_csc_0_fifo_w12_d2_S_37 HwReg_width_c21_U
       (.E(push_5),
        .HwReg_width_c21_empty_n(HwReg_width_c21_empty_n),
        .HwReg_width_c21_full_n(HwReg_width_c21_full_n),
        .Q(mOutPtr_9),
        .\SRL_SIG_reg[0][0] (\SRL_SIG_reg[0]_8 ),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1]_7 ),
        .\SRL_SIG_reg[1][11] (HwReg_width_c21_dout[11:1]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(HwReg_width_c22_dout),
        .v_csc_core_U0_HwReg_width_c20_write(v_csc_core_U0_HwReg_width_c20_write),
        .v_hcresampler_core_2_U0_HwReg_height_read(v_hcresampler_core_2_U0_HwReg_height_read),
        .width_dout({HwReg_width_c21_U_n_9,HwReg_width_c21_U_n_10,HwReg_width_c21_U_n_11,HwReg_width_c21_U_n_12,HwReg_width_c21_U_n_13,HwReg_width_c21_U_n_14,HwReg_width_c21_U_n_15,HwReg_width_c21_U_n_16,HwReg_width_c21_U_n_17,HwReg_width_c21_U_n_18,HwReg_width_c21_U_n_19,HwReg_width_c21_dout[0]}));
  bd_85a6_csc_0_fifo_w12_d2_S_38 HwReg_width_c22_U
       (.D(HwReg_width_c22_dout),
        .E(push_6),
        .HwReg_width_c22_empty_n(HwReg_width_c22_empty_n),
        .HwReg_width_c22_full_n(HwReg_width_c22_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bPassThru_422_or_420_In_loc_channel_dout(bPassThru_422_or_420_In_loc_channel_dout),
        .cmp36727_i_fu_239_p2(cmp36727_i_fu_239_p2),
        .if_din(HwReg_width_c23_dout),
        .\mOutPtr_reg[1]_0 ({HwReg_width_c22_U_n_18,loopWidth_fu_233_p2,HwReg_width_c22_U_n_30}),
        .v_hcresampler_core_2_U0_HwReg_height_read(v_hcresampler_core_2_U0_HwReg_height_read),
        .v_vcresampler_core_1_U0_HwReg_height_c28_write(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  bd_85a6_csc_0_fifo_w12_d2_S_39 HwReg_width_c23_U
       (.D(HwReg_width_c24_channel_dout),
        .E(ap_NS_fsm),
        .HwReg_width_c23_empty_n(HwReg_width_c23_empty_n),
        .HwReg_width_c23_full_n(HwReg_width_c23_full_n),
        .\SRL_SIG_reg[1][11] (HwReg_width_c23_dout),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[1]_0 (HwReg_InVideoFormat_channel_U_n_8),
        .v_vcresampler_core_1_U0_HwReg_height_c28_write(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  bd_85a6_csc_0_fifo_w12_d2_S_40 HwReg_width_c24_channel_U
       (.AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .D(HwReg_width_c24_channel_dout),
        .HwReg_ClipMax_2_channel_empty_n(HwReg_ClipMax_2_channel_empty_n),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_height_c30_channel_empty_n(HwReg_height_c30_channel_empty_n),
        .HwReg_width_c24_channel_empty_n(HwReg_width_c24_channel_empty_n),
        .\SRL_SIG_reg[0][11] (CTRL_s_axi_U_n_14),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_width_c24_channel(ap_sync_channel_write_HwReg_width_c24_channel),
        .ap_sync_reg_channel_write_HwReg_width_c24_channel(ap_sync_reg_channel_write_HwReg_width_c24_channel),
        .ap_sync_reg_channel_write_HwReg_width_c24_channel_reg(HwReg_width_c24_channel_U_n_5),
        .ap_sync_reg_channel_write_bPassThru_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_420_In_loc_channel),
        .bPassThru_420_In_loc_channel_full_n(bPassThru_420_In_loc_channel_full_n),
        .empty_n_reg_0(HwReg_width_c24_channel_U_n_7),
        .if_din(Block_entry3_proc_U0_ap_return_38));
  bd_85a6_csc_0_fifo_w12_d2_S_41 HwReg_width_c_U
       (.D(HwReg_width_c_dout),
        .E(push_10),
        .HwReg_height_c25_empty_n(HwReg_height_c25_empty_n),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_height_c_full_n(HwReg_height_c_full_n),
        .HwReg_width_c19_empty_n(HwReg_width_c19_empty_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .HwReg_width_c_full_n(HwReg_width_c_full_n),
        .MultiPixStream2AXIvideo_U0_Height_read(MultiPixStream2AXIvideo_U0_Height_read),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(v_vcresampler_core_U0_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(HwReg_width_c19_dout),
        .\mOutPtr_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_7),
        .v_vcresampler_core_U0_HwReg_width_read(v_vcresampler_core_U0_HwReg_width_read),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start));
  bd_85a6_csc_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.\B_V_data_1_payload_B_reg[23] ({\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120/ap_phi_mux_axi_data_11_phi_fu_200_p6 ,\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120/ap_phi_mux_axi_data_7_phi_fu_189_p6 ,\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120/ap_phi_mux_axi_data_2_phi_fu_178_p6 }),
        .\B_V_data_1_state_reg[0] (m_axis_video_TVALID),
        .\B_V_data_1_state_reg[1] (MultiPixStream2AXIvideo_U0_n_8),
        .D(HwReg_width_c_dout),
        .E(MultiPixStream2AXIvideo_U0_n_15),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state4,MultiPixStream2AXIvideo_U0_n_7}),
        .SR(MultiPixStream2AXIvideo_U0_Height_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\d_read_reg_22_reg[11] (HwReg_height_c_dout),
        .empty_n_reg(MultiPixStream2AXIvideo_U0_n_12),
        .mOutPtr0(mOutPtr0),
        .mOutPtr17_out(mOutPtr17_out_12),
        .mOutPtr17_out_0(mOutPtr17_out_11),
        .\mOutPtr_reg[0] (MultiPixStream2AXIvideo_U0_n_11),
        .\mOutPtr_reg[0]_0 (mOutPtr_reg),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .push(push_1),
        .push_1(push_26),
        .stream_out_vresampled_empty_n(stream_out_vresampled_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_BOffset_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_BOffset_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_BOffset_2_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_BOffset_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_BOffset_channel),
        .Q(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ClampMin_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ClampMin_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ClampMin_2_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ClampMin_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ClampMin_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ClipMax_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ClipMax_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ClipMax_2_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ClipMax_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ColEnd_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ColEnd_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ColEnd_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ColStart_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ColStart_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ColStart_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_GOffset_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_GOffset_2_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_GOffset_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_GOffset_channel),
        .Q(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_InVideoFormat_channel),
        .Q(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K11_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K11_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K11_2_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K11_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K11_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K11_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K12_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K12_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K12_2_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K12_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K12_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K12_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K13_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K13_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K13_2_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K13_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K13_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K13_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K21_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K21_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K21_2_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K21_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K21_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K21_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K22_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K22_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K22_2_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K22_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K22_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K22_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K23_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K23_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K23_2_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K23_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K23_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K23_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K31_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K31_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K31_2_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K31_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K31_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K31_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K32_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K32_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K32_2_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K32_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K32_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K32_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K33_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K33_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K33_2_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K33_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K33_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K33_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_OutVideoFormat_channel),
        .Q(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ROffset_2_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ROffset_2_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ROffset_2_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ROffset_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ROffset_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_RowEnd_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_RowEnd_channel),
        .Q(ap_sync_reg_channel_write_HwReg_RowEnd_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_RowStart_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_RowStart_channel),
        .Q(ap_sync_reg_channel_write_HwReg_RowStart_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_height_c30_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_height_c30_channel),
        .Q(ap_sync_reg_channel_write_HwReg_height_c30_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_width_c24_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_width_c24_channel),
        .Q(ap_sync_reg_channel_write_HwReg_width_c24_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_bPassThru_420_In_loc_channel),
        .Q(ap_sync_reg_channel_write_bPassThru_420_In_loc_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_bPassThru_420_Out_loc_channel),
        .Q(ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel),
        .Q(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel),
        .Q(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5),
        .R(HwReg_ClipMax_2_channel_U_n_9));
  bd_85a6_csc_0_fifo_w1_d3_S bPassThru_420_In_loc_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_return_34(Block_entry3_proc_U0_ap_return_34),
        .Q(ap_CS_fsm_state2_25),
        .\SRL_SIG_reg[2][0]_srl3 (CTRL_s_axi_U_n_14),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_bPassThru_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_420_In_loc_channel),
        .bPassThru_420_In_loc_channel_dout(bPassThru_420_In_loc_channel_dout),
        .bPassThru_420_In_loc_channel_full_n(bPassThru_420_In_loc_channel_full_n),
        .icmp_ln953_fu_206_p2(icmp_ln953_fu_206_p2),
        .mOutPtr0__0(mOutPtr0__0),
        .p_0_in(p_0_in),
        .v_vcresampler_core_1_U0_ap_start(v_vcresampler_core_1_U0_ap_start));
  bd_85a6_csc_0_fifo_w1_d7_S bPassThru_420_Out_loc_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_start(Block_entry3_proc_U0_ap_start),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_height_c30_channel_empty_n(HwReg_height_c30_channel_empty_n),
        .HwReg_width_c24_channel_empty_n(HwReg_width_c24_channel_empty_n),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state2_29,v_vcresampler_core_U0_n_7}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_7(CTRL_s_axi_U_n_14),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_bPassThru_420_Out_loc_channel0(ap_sync_channel_write_bPassThru_420_Out_loc_channel0),
        .ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel(ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel),
        .bPassThru_420_Out_loc_channel_full_n(bPassThru_420_Out_loc_channel_full_n),
        .empty_n_reg_0(v_vcresampler_core_U0_n_35),
        .icmp_ln953_fu_188_p2(icmp_ln953_fu_188_p2),
        .if_din(Block_entry3_proc_U0_ap_return_35),
        .if_dout(bPassThru_420_Out_loc_channel_dout),
        .int_ap_idle_i_2_0(AXIvideo2MultiPixStream_U0_n_8),
        .int_ap_idle_reg(HwReg_ColEnd_channel_U_n_25),
        .int_ap_idle_reg_0(HwReg_GOffset_channel_U_n_9),
        .int_ap_idle_reg_1(bPassThru_422_or_420_Out_loc_channel_U_n_9),
        .int_ap_idle_reg_2(HwReg_K22_channel_U_n_7),
        .int_ap_idle_reg_3(HwReg_K31_2_channel_U_n_7),
        .int_ap_idle_reg_4(MultiPixStream2AXIvideo_U0_n_7),
        .int_ap_idle_reg_5(HwReg_ROffset_channel_U_n_7),
        .mOutPtr0(mOutPtr0_28),
        .mOutPtr17_out(mOutPtr17_out_27),
        .\mOutPtr_reg[1]_0 (bPassThru_420_Out_loc_channel_U_n_10),
        .v_hcresampler_core_2_U0_ap_start(v_hcresampler_core_2_U0_ap_start),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start),
        .v_vcresampler_core_1_U0_ap_start(v_vcresampler_core_1_U0_ap_start),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start),
        .yOffset_fu_160_p2(yOffset_fu_160_p2));
  bd_85a6_csc_0_fifo_w1_d4_S bPassThru_422_or_420_In_loc_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_return_36(Block_entry3_proc_U0_ap_return_36),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_clk_0(bPassThru_422_or_420_In_loc_channel_U_n_9),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .bPassThru_422_or_420_In_loc_channel_dout(bPassThru_422_or_420_In_loc_channel_dout),
        .bPassThru_422_or_420_In_loc_channel_full_n(bPassThru_422_or_420_In_loc_channel_full_n),
        .\mOutPtr_reg[0]_0 (CTRL_s_axi_U_n_14),
        .\mOutPtr_reg[1]_0 (v_hcresampler_core_2_U0_n_8),
        .pop__0(pop__0),
        .push(push_13),
        .v_hcresampler_core_2_U0_ap_start(v_hcresampler_core_2_U0_ap_start));
  bd_85a6_csc_0_fifo_w1_d6_S bPassThru_422_or_420_Out_loc_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Q(v_hcresampler_core_U0_n_31),
        .\SRL_SIG_reg[5][0]_srl6 (CTRL_s_axi_U_n_124),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bPassThru_422_or_420_Out_loc_channel_dout(bPassThru_422_or_420_Out_loc_channel_dout),
        .bPassThru_422_or_420_Out_loc_channel_full_n(bPassThru_422_or_420_Out_loc_channel_full_n),
        .empty_n_reg_0(bPassThru_422_or_420_Out_loc_channel_U_n_9),
        .int_ap_idle_reg(v_vcresampler_core_1_U0_n_8),
        .mOutPtr0(mOutPtr0_22),
        .mOutPtr17_out(mOutPtr17_out_0),
        .\mOutPtr_reg[3]_0 (ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5),
        .\mOutPtr_reg[3]_1 (CTRL_s_axi_U_n_14),
        .\not_bPassThru_i_reg_445_reg[0] (Block_entry3_proc_U0_ap_return_37),
        .pop(pop),
        .select_ln720_fu_229_p3(select_ln720_fu_229_p3),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start),
        .v_vcresampler_core_1_U0_ap_start(v_vcresampler_core_1_U0_ap_start));
  bd_85a6_csc_0_fifo_w24_d16_S stream_csc_U
       (.E(v_csc_core_U0_n_42),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(v_csc_core_U0_stream_csc_din),
        .mOutPtr17_out(mOutPtr17_out_14),
        .out(stream_csc_dout),
        .push(push_15),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_csc_full_n(stream_csc_full_n),
        .v_hcresampler_core_U0_stream_csc_read(v_hcresampler_core_U0_stream_csc_read));
  bd_85a6_csc_0_fifo_w24_d16_S_42 stream_in_U
       (.E(AXIvideo2MultiPixStream_U0_n_33),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(AXIvideo2MultiPixStream_U0_stream_in_din),
        .mOutPtr17_out(mOutPtr17_out),
        .out(stream_in_dout),
        .push(push),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_vcresampler_core_1_U0_stream_in_read(v_vcresampler_core_1_U0_stream_in_read));
  bd_85a6_csc_0_fifo_w24_d16_S_43 stream_in_hresampled_U
       (.E(v_csc_core_U0_n_38),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n(empty_n),
        .empty_n_reg_0(v_csc_core_U0_n_41),
        .in(v_hcresampler_core_2_U0_stream_in_hresampled_din),
        .mOutPtr0(mOutPtr0_17),
        .mOutPtr17_out(mOutPtr17_out_16),
        .out(stream_in_hresampled_dout),
        .push(push_19),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n),
        .stream_in_hresampled_full_n(stream_in_hresampled_full_n));
  bd_85a6_csc_0_fifo_w24_d16_S_44 stream_in_vresampled_U
       (.E(v_vcresampler_core_1_U0_n_34),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(v_vcresampler_core_1_U0_stream_in_vresampled_din),
        .mOutPtr17_out(mOutPtr17_out_23),
        .out(stream_in_vresampled_dout),
        .push(push_24),
        .stream_in_vresampled_empty_n(stream_in_vresampled_empty_n),
        .stream_in_vresampled_full_n(stream_in_vresampled_full_n),
        .v_hcresampler_core_2_U0_stream_in_vresampled_read(v_hcresampler_core_2_U0_stream_in_vresampled_read));
  bd_85a6_csc_0_fifo_w24_d16_S_45 stream_out_hresampled_U
       (.E(v_hcresampler_core_U0_n_34),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(v_hcresampler_core_U0_stream_out_hresampled_din),
        .mOutPtr17_out(mOutPtr17_out_20),
        .out(stream_out_hresampled_dout),
        .push(push_21),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n),
        .v_vcresampler_core_U0_stream_out_hresampled_read(v_vcresampler_core_U0_stream_out_hresampled_read));
  bd_85a6_csc_0_fifo_w24_d16_S_46 stream_out_vresampled_U
       (.\B_V_data_1_payload_B_reg[23] (HwReg_OutVideoFormat_channel_U_n_7),
        .E(MultiPixStream2AXIvideo_U0_n_15),
        .Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .ap_clk_0({\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120/ap_phi_mux_axi_data_11_phi_fu_200_p6 ,\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120/ap_phi_mux_axi_data_7_phi_fu_189_p6 ,\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120/ap_phi_mux_axi_data_2_phi_fu_178_p6 }),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg_0(MultiPixStream2AXIvideo_U0_n_8),
        .in(v_vcresampler_core_U0_stream_out_vresampled_din),
        .mOutPtr17_out(mOutPtr17_out_11),
        .push(push_26),
        .stream_out_vresampled_empty_n(stream_out_vresampled_empty_n),
        .stream_out_vresampled_full_n(stream_out_vresampled_full_n));
  bd_85a6_csc_0_v_csc_core v_csc_core_U0
       (.A(A),
        .B(coef13_fu_478_p3),
        .C(C),
        .CO(cmp20_not_fu_432_p2),
        .DI(HwReg_ColEnd_channel_U_n_5),
        .DSP_ALU_INST({HwReg_K11_channel_U_n_9,HwReg_K11_channel_U_n_10,HwReg_K11_channel_U_n_11,HwReg_K11_channel_U_n_12,HwReg_K11_channel_U_n_13,HwReg_K11_channel_U_n_14,HwReg_K11_channel_U_n_15,HwReg_K11_channel_U_n_16,HwReg_K11_channel_U_n_17,HwReg_K11_channel_U_n_18,HwReg_K11_channel_U_n_19,HwReg_K11_channel_U_n_20,HwReg_K11_channel_U_n_21,HwReg_K11_channel_U_n_22,HwReg_K11_channel_U_n_23,HwReg_K11_channel_U_n_24}),
        .DSP_ALU_INST_0(coef23_fu_483_p3),
        .DSP_ALU_INST_1({HwReg_GOffset_channel_U_n_11,HwReg_GOffset_channel_U_n_12,HwReg_GOffset_channel_U_n_13,HwReg_GOffset_channel_U_n_14,HwReg_GOffset_channel_U_n_15,HwReg_GOffset_channel_U_n_16,HwReg_GOffset_channel_U_n_17,HwReg_GOffset_channel_U_n_18,HwReg_GOffset_channel_U_n_19,HwReg_GOffset_channel_U_n_20}),
        .DSP_ALU_INST_2({HwReg_K22_channel_U_n_9,HwReg_K22_channel_U_n_10,HwReg_K22_channel_U_n_11,HwReg_K22_channel_U_n_12,HwReg_K22_channel_U_n_13,HwReg_K22_channel_U_n_14,HwReg_K22_channel_U_n_15,HwReg_K22_channel_U_n_16,HwReg_K22_channel_U_n_17,HwReg_K22_channel_U_n_18,HwReg_K22_channel_U_n_19,HwReg_K22_channel_U_n_20,HwReg_K22_channel_U_n_21,HwReg_K22_channel_U_n_22,HwReg_K22_channel_U_n_23,HwReg_K22_channel_U_n_24}),
        .DSP_ALU_INST_3({HwReg_K21_channel_U_n_9,HwReg_K21_channel_U_n_10,HwReg_K21_channel_U_n_11,HwReg_K21_channel_U_n_12,HwReg_K21_channel_U_n_13,HwReg_K21_channel_U_n_14,HwReg_K21_channel_U_n_15,HwReg_K21_channel_U_n_16,HwReg_K21_channel_U_n_17,HwReg_K21_channel_U_n_18,HwReg_K21_channel_U_n_19,HwReg_K21_channel_U_n_20,HwReg_K21_channel_U_n_21,HwReg_K21_channel_U_n_22,HwReg_K21_channel_U_n_23,HwReg_K21_channel_U_n_24}),
        .DSP_ALU_INST_4(coef33_fu_488_p3),
        .DSP_ALU_INST_5({HwReg_BOffset_channel_U_n_9,HwReg_BOffset_channel_U_n_10,HwReg_BOffset_channel_U_n_11,HwReg_BOffset_channel_U_n_12,HwReg_BOffset_channel_U_n_13,HwReg_BOffset_channel_U_n_14,HwReg_BOffset_channel_U_n_15,HwReg_BOffset_channel_U_n_16,HwReg_BOffset_channel_U_n_17,HwReg_BOffset_channel_U_n_18}),
        .DSP_ALU_INST_6({HwReg_K32_channel_U_n_9,HwReg_K32_channel_U_n_10,HwReg_K32_channel_U_n_11,HwReg_K32_channel_U_n_12,HwReg_K32_channel_U_n_13,HwReg_K32_channel_U_n_14,HwReg_K32_channel_U_n_15,HwReg_K32_channel_U_n_16,HwReg_K32_channel_U_n_17,HwReg_K32_channel_U_n_18,HwReg_K32_channel_U_n_19,HwReg_K32_channel_U_n_20,HwReg_K32_channel_U_n_21,HwReg_K32_channel_U_n_22,HwReg_K32_channel_U_n_23,HwReg_K32_channel_U_n_24}),
        .DSP_ALU_INST_7({HwReg_K31_channel_U_n_7,HwReg_K31_channel_U_n_8,HwReg_K31_channel_U_n_9,HwReg_K31_channel_U_n_10,HwReg_K31_channel_U_n_11,HwReg_K31_channel_U_n_12,HwReg_K31_channel_U_n_13,HwReg_K31_channel_U_n_14,HwReg_K31_channel_U_n_15,HwReg_K31_channel_U_n_16,HwReg_K31_channel_U_n_17,HwReg_K31_channel_U_n_18,HwReg_K31_channel_U_n_19,HwReg_K31_channel_U_n_20,HwReg_K31_channel_U_n_21,HwReg_K31_channel_U_n_22}),
        .E(v_csc_core_U0_n_38),
        .HwReg_height_c26_full_n(HwReg_height_c26_full_n),
        .HwReg_height_c27_empty_n(HwReg_height_c27_empty_n),
        .HwReg_width_c20_full_n(HwReg_width_c20_full_n),
        .HwReg_width_c21_empty_n(HwReg_width_c21_empty_n),
        .Q(v_csc_core_U0_n_11),
        .S(HwReg_ColStart_channel_U_n_21),
        .\add_ln89_1_reg_621_reg[0]_0 (mOutPtr),
        .\add_ln89_1_reg_621_reg[0]_1 (\SRL_SIG_reg[0]_4 ),
        .\add_ln89_1_reg_621_reg[0]_2 (\SRL_SIG_reg[1]_3 ),
        .\add_ln89_reg_616_reg[0]_0 (mOutPtr_9),
        .\add_ln89_reg_616_reg[0]_1 (\SRL_SIG_reg[0]_8 ),
        .\add_ln89_reg_616_reg[0]_2 (\SRL_SIG_reg[1]_7 ),
        .\ap_CS_fsm_reg[1]_0 (v_csc_core_U0_n_10),
        .\ap_CS_fsm_reg[1]_1 (v_csc_core_U0_n_45),
        .\ap_CS_fsm_reg[1]_2 (HwReg_GOffset_channel_U_n_5),
        .\ap_CS_fsm_reg[2]_0 (v_csc_core_U0_n_41),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp17_not_reg_629_reg[0]_0 (cmp17_not_fu_426_p2),
        .\cmp17_not_reg_629_reg[0]_1 (HwReg_RowStart_channel_dout),
        .\cmp20_not_reg_634_reg[0]_0 (HwReg_RowEnd_channel_dout),
        .empty_n(empty_n),
        .empty_n_reg(v_csc_core_U0_n_42),
        .height_dout({HwReg_height_c27_U_n_11,HwReg_height_c27_U_n_12,HwReg_height_c27_U_n_13,HwReg_height_c27_U_n_14,HwReg_height_c27_U_n_15,HwReg_height_c27_U_n_16,HwReg_height_c27_U_n_17,HwReg_height_c27_U_n_18,HwReg_height_c27_U_n_19,HwReg_height_c27_U_n_20,HwReg_height_c27_U_n_21,HwReg_height_c27_dout[0]}),
        .icmp_ln153_1_fu_856_p2_carry({HwReg_ClipMax_channel_dout[6],HwReg_ClipMax_channel_dout[4],HwReg_ClipMax_channel_dout[2],HwReg_ClipMax_channel_dout[0]}),
        .icmp_ln153_1_fu_856_p2_carry_0({HwReg_ClipMax_2_channel_dout[6],HwReg_ClipMax_2_channel_dout[4],HwReg_ClipMax_2_channel_dout[2],HwReg_ClipMax_2_channel_dout[0]}),
        .icmp_ln153_fu_850_p2_carry({HwReg_ClampMin_channel_dout[6],HwReg_ClampMin_channel_dout[4],HwReg_ClampMin_channel_dout[2],HwReg_ClampMin_channel_dout[0]}),
        .icmp_ln153_fu_850_p2_carry_0({HwReg_ClampMin_2_channel_dout[6],HwReg_ClampMin_2_channel_dout[4],HwReg_ClampMin_2_channel_dout[2],HwReg_ClampMin_2_channel_dout[0]}),
        .in(v_csc_core_U0_stream_csc_din),
        .mOutPtr0(mOutPtr0_17),
        .mOutPtr17_out(mOutPtr17_out_16),
        .mOutPtr17_out_0(mOutPtr17_out_14),
        .or_ln105_2_reg_1153(or_ln105_2_reg_1153),
        .\or_ln105_2_reg_1153[0]_i_2 ({HwReg_ColStart_channel_dout[15],HwReg_ColStart_channel_dout[13:0]}),
        .\or_ln105_2_reg_1153[0]_i_2_0 (HwReg_ColEnd_channel_U_n_22),
        .or_ln105_2_reg_1153_pp0_iter2_reg(or_ln105_2_reg_1153_pp0_iter2_reg),
        .or_ln105_2_reg_1153_pp0_iter3_reg(or_ln105_2_reg_1153_pp0_iter3_reg),
        .\or_ln105_2_reg_1153_reg[0] (HwReg_ColStart_channel_U_n_5),
        .\or_ln105_2_reg_1153_reg[0]_0 (HwReg_ColEnd_channel_dout),
        .out(stream_in_hresampled_dout),
        .p_0_in0_in(p_0_in0_in),
        .p_0_in1_in(p_0_in1_in),
        .push(push_15),
        .push_1(push_19),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n),
        .v_csc_core_U0_HwReg_width_c20_write(v_csc_core_U0_HwReg_width_c20_write),
        .v_csc_core_U0_ap_start(v_csc_core_U0_ap_start),
        .v_hcresampler_core_U0_stream_csc_read(v_hcresampler_core_U0_stream_csc_read),
        .width_dout({HwReg_width_c21_U_n_9,HwReg_width_c21_U_n_10,HwReg_width_c21_U_n_11,HwReg_width_c21_U_n_12,HwReg_width_c21_U_n_13,HwReg_width_c21_U_n_14,HwReg_width_c21_U_n_15,HwReg_width_c21_U_n_16,HwReg_width_c21_U_n_17,HwReg_width_c21_U_n_18,HwReg_width_c21_U_n_19,HwReg_width_c21_dout[0]}),
        .\x_fu_140_reg[9] (p_0_in_18),
        .\y_fu_124_reg[11]_0 ({v_csc_core_U0_n_25,v_csc_core_U0_n_26,v_csc_core_U0_n_27,v_csc_core_U0_n_28,v_csc_core_U0_n_29,v_csc_core_U0_n_30}),
        .\y_fu_124_reg[11]_1 ({v_csc_core_U0_n_31,v_csc_core_U0_n_32,v_csc_core_U0_n_33,v_csc_core_U0_n_34,v_csc_core_U0_n_35,v_csc_core_U0_n_36}),
        .\y_fu_124_reg[12]_0 (y_fu_124_reg));
  bd_85a6_csc_0_v_hcresampler_core_2 v_hcresampler_core_2_U0
       (.D({HwReg_width_c22_U_n_18,loopWidth_fu_233_p2,HwReg_width_c22_U_n_30}),
        .\HwReg_width_read_reg_411_reg[11]_0 (HwReg_width_c22_dout),
        .Q({ap_CS_fsm_state2,v_hcresampler_core_2_U0_n_7}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bPassThru_422_or_420_In_loc_channel_dout(bPassThru_422_or_420_In_loc_channel_dout),
        .cmp36727_i_fu_239_p2(cmp36727_i_fu_239_p2),
        .in(v_hcresampler_core_2_U0_stream_in_hresampled_din),
        .\loopHeight_reg_406_reg[11]_0 (v_hcresampler_core_2_U0_n_8),
        .\loopHeight_reg_406_reg[11]_1 (HwReg_height_c28_dout),
        .out(stream_in_vresampled_dout),
        .pop__0(pop__0),
        .push(push_19),
        .\select_ln685_reg_416_reg[2]_0 (bPassThru_422_or_420_In_loc_channel_U_n_9),
        .stream_in_hresampled_full_n(stream_in_hresampled_full_n),
        .stream_in_vresampled_empty_n(stream_in_vresampled_empty_n),
        .v_hcresampler_core_2_U0_HwReg_height_read(v_hcresampler_core_2_U0_HwReg_height_read),
        .v_hcresampler_core_2_U0_ap_idle(v_hcresampler_core_2_U0_ap_idle),
        .v_hcresampler_core_2_U0_ap_start(v_hcresampler_core_2_U0_ap_start),
        .v_hcresampler_core_2_U0_stream_in_vresampled_read(v_hcresampler_core_2_U0_stream_in_vresampled_read));
  bd_85a6_csc_0_v_hcresampler_core v_hcresampler_core_U0
       (.D({loopWidth_fu_241_p2,HwReg_width_c20_U_n_29}),
        .E(v_hcresampler_core_U0_stream_csc_read),
        .HwReg_height_c25_full_n(HwReg_height_c25_full_n),
        .HwReg_height_c26_empty_n(HwReg_height_c26_empty_n),
        .HwReg_width_c19_full_n(HwReg_width_c19_full_n),
        .HwReg_width_c20_dout(HwReg_width_c20_dout),
        .HwReg_width_c20_empty_n(HwReg_width_c20_empty_n),
        .Q(v_hcresampler_core_U0_n_31),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bPassThru_422_or_420_Out_loc_channel_dout(bPassThru_422_or_420_Out_loc_channel_dout),
        .bPassThru_422_or_420_Out_loc_channel_full_n(bPassThru_422_or_420_Out_loc_channel_full_n),
        .cmp36727_i_fu_253_p2(cmp36727_i_fu_253_p2),
        .empty_n_reg(v_hcresampler_core_U0_n_34),
        .full_n_reg(CTRL_s_axi_U_n_14),
        .full_n_reg_0(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5),
        .in(v_hcresampler_core_U0_stream_out_hresampled_din),
        .\loopHeight_reg_425_reg[11]_0 (HwReg_height_c26_dout),
        .mOutPtr0(mOutPtr0_22),
        .mOutPtr17_out(mOutPtr17_out_20),
        .out(stream_csc_dout),
        .pop(pop),
        .push(push_21),
        .select_ln720_fu_229_p3(select_ln720_fu_229_p3),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n),
        .v_hcresampler_core_U0_HwReg_width_c19_write(v_hcresampler_core_U0_HwReg_width_c19_write),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start),
        .v_vcresampler_core_U0_stream_out_hresampled_read(v_vcresampler_core_U0_stream_out_hresampled_read));
  bd_85a6_csc_0_v_vcresampler_core_1 v_vcresampler_core_1_U0
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .D(HwReg_width_c23_dout),
        .E(v_vcresampler_core_1_U0_n_34),
        .HwReg_height_c28_full_n(HwReg_height_c28_full_n),
        .HwReg_height_c29_empty_n(HwReg_height_c29_empty_n),
        .HwReg_width_c22_full_n(HwReg_width_c22_full_n),
        .HwReg_width_c23_empty_n(HwReg_width_c23_empty_n),
        .Q({ap_CS_fsm_state2_25,v_vcresampler_core_1_U0_n_8}),
        .\add_ln953_reg_321_reg[12]_0 (add_ln953_fu_192_p2),
        .\ap_CS_fsm_reg[1]_0 (HwReg_height_c28_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_bPassThru_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_420_In_loc_channel),
        .bPassThru_420_In_loc_channel_dout(bPassThru_420_In_loc_channel_dout),
        .bPassThru_420_In_loc_channel_full_n(bPassThru_420_In_loc_channel_full_n),
        .icmp_ln953_fu_206_p2(icmp_ln953_fu_206_p2),
        .in(v_vcresampler_core_1_U0_stream_in_vresampled_din),
        .mOutPtr0__0(mOutPtr0__0),
        .mOutPtr17_out(mOutPtr17_out_23),
        .out(stream_in_dout),
        .p_0_in(p_0_in),
        .push(push_24),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_vresampled_empty_n(stream_in_vresampled_empty_n),
        .stream_in_vresampled_full_n(stream_in_vresampled_full_n),
        .v_hcresampler_core_2_U0_stream_in_vresampled_read(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .v_vcresampler_core_1_U0_HwReg_height_c28_write(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .v_vcresampler_core_1_U0_ap_start(v_vcresampler_core_1_U0_ap_start),
        .v_vcresampler_core_1_U0_stream_in_read(v_vcresampler_core_1_U0_stream_in_read),
        .\zext_ln951_reg_316_reg[11]_0 (HwReg_height_c29_dout));
  bd_85a6_csc_0_v_vcresampler_core v_vcresampler_core_U0
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .D(HwReg_width_c19_dout),
        .Q({ap_CS_fsm_state2_29,v_vcresampler_core_U0_n_7}),
        .\add_ln953_reg_294_reg[12]_0 (add_ln953_fu_174_p2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_bPassThru_420_Out_loc_channel0(ap_sync_channel_write_bPassThru_420_Out_loc_channel0),
        .ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel(ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel),
        .bPassThru_420_Out_loc_channel_full_n(bPassThru_420_Out_loc_channel_full_n),
        .empty_n_reg(v_vcresampler_core_U0_n_35),
        .empty_n_reg_0(bPassThru_420_Out_loc_channel_U_n_10),
        .icmp_ln953_fu_188_p2(icmp_ln953_fu_188_p2),
        .if_dout(bPassThru_420_Out_loc_channel_dout),
        .in(v_vcresampler_core_U0_stream_out_vresampled_din),
        .mOutPtr0(mOutPtr0_28),
        .mOutPtr17_out(mOutPtr17_out_27),
        .out(stream_out_hresampled_dout),
        .push(push_26),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n),
        .stream_out_vresampled_full_n(stream_out_vresampled_full_n),
        .v_vcresampler_core_U0_HwReg_width_read(v_vcresampler_core_U0_HwReg_width_read),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start),
        .v_vcresampler_core_U0_stream_out_hresampled_read(v_vcresampler_core_U0_stream_out_hresampled_read),
        .yOffset_fu_160_p2(yOffset_fu_160_p2),
        .\zext_ln951_reg_289_reg[11]_0 (HwReg_height_c25_dout));
endmodule

module bd_85a6_csc_0_v_csc_core
   (or_ln105_2_reg_1153,
    or_ln105_2_reg_1153_pp0_iter2_reg,
    or_ln105_2_reg_1153_pp0_iter3_reg,
    \x_fu_140_reg[9] ,
    \ap_CS_fsm_reg[1]_0 ,
    Q,
    \y_fu_124_reg[12]_0 ,
    \y_fu_124_reg[11]_0 ,
    \y_fu_124_reg[11]_1 ,
    v_csc_core_U0_HwReg_width_c20_write,
    E,
    mOutPtr0,
    mOutPtr17_out,
    \ap_CS_fsm_reg[2]_0 ,
    empty_n_reg,
    push,
    mOutPtr17_out_0,
    \ap_CS_fsm_reg[1]_1 ,
    in,
    ap_rst_n_inv,
    ap_clk,
    B,
    out,
    C,
    A,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    DSP_ALU_INST_4,
    DSP_ALU_INST_5,
    DSP_ALU_INST_6,
    DSP_ALU_INST_7,
    CO,
    \cmp17_not_reg_629_reg[0]_0 ,
    \or_ln105_2_reg_1153[0]_i_2 ,
    S,
    DI,
    \or_ln105_2_reg_1153[0]_i_2_0 ,
    ap_rst_n,
    stream_csc_full_n,
    stream_in_hresampled_empty_n,
    \ap_CS_fsm_reg[1]_2 ,
    \or_ln105_2_reg_1153_reg[0] ,
    \or_ln105_2_reg_1153_reg[0]_0 ,
    \cmp20_not_reg_634_reg[0]_0 ,
    \cmp17_not_reg_629_reg[0]_1 ,
    HwReg_width_c20_full_n,
    HwReg_height_c27_empty_n,
    HwReg_height_c26_full_n,
    HwReg_width_c21_empty_n,
    v_csc_core_U0_ap_start,
    icmp_ln153_1_fu_856_p2_carry,
    icmp_ln153_1_fu_856_p2_carry_0,
    p_0_in0_in,
    icmp_ln153_fu_850_p2_carry,
    icmp_ln153_fu_850_p2_carry_0,
    p_0_in1_in,
    push_1,
    empty_n,
    stream_csc_empty_n,
    v_hcresampler_core_U0_stream_csc_read,
    width_dout,
    \add_ln89_reg_616_reg[0]_0 ,
    \add_ln89_reg_616_reg[0]_1 ,
    \add_ln89_reg_616_reg[0]_2 ,
    height_dout,
    \add_ln89_1_reg_621_reg[0]_0 ,
    \add_ln89_1_reg_621_reg[0]_1 ,
    \add_ln89_1_reg_621_reg[0]_2 );
  output or_ln105_2_reg_1153;
  output or_ln105_2_reg_1153_pp0_iter2_reg;
  output or_ln105_2_reg_1153_pp0_iter3_reg;
  output [1:0]\x_fu_140_reg[9] ;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]Q;
  output [12:0]\y_fu_124_reg[12]_0 ;
  output [5:0]\y_fu_124_reg[11]_0 ;
  output [5:0]\y_fu_124_reg[11]_1 ;
  output v_csc_core_U0_HwReg_width_c20_write;
  output [0:0]E;
  output mOutPtr0;
  output mOutPtr17_out;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]empty_n_reg;
  output push;
  output mOutPtr17_out_0;
  output \ap_CS_fsm_reg[1]_1 ;
  output [23:0]in;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]B;
  input [23:0]out;
  input [9:0]C;
  input [15:0]A;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [9:0]DSP_ALU_INST_1;
  input [15:0]DSP_ALU_INST_2;
  input [15:0]DSP_ALU_INST_3;
  input [15:0]DSP_ALU_INST_4;
  input [9:0]DSP_ALU_INST_5;
  input [15:0]DSP_ALU_INST_6;
  input [15:0]DSP_ALU_INST_7;
  input [0:0]CO;
  input [0:0]\cmp17_not_reg_629_reg[0]_0 ;
  input [14:0]\or_ln105_2_reg_1153[0]_i_2 ;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]\or_ln105_2_reg_1153[0]_i_2_0 ;
  input ap_rst_n;
  input stream_csc_full_n;
  input stream_in_hresampled_empty_n;
  input \ap_CS_fsm_reg[1]_2 ;
  input \or_ln105_2_reg_1153_reg[0] ;
  input [15:0]\or_ln105_2_reg_1153_reg[0]_0 ;
  input [11:0]\cmp20_not_reg_634_reg[0]_0 ;
  input [11:0]\cmp17_not_reg_629_reg[0]_1 ;
  input HwReg_width_c20_full_n;
  input HwReg_height_c27_empty_n;
  input HwReg_height_c26_full_n;
  input HwReg_width_c21_empty_n;
  input v_csc_core_U0_ap_start;
  input [3:0]icmp_ln153_1_fu_856_p2_carry;
  input [3:0]icmp_ln153_1_fu_856_p2_carry_0;
  input [7:0]p_0_in0_in;
  input [3:0]icmp_ln153_fu_850_p2_carry;
  input [3:0]icmp_ln153_fu_850_p2_carry_0;
  input [7:0]p_0_in1_in;
  input push_1;
  input empty_n;
  input stream_csc_empty_n;
  input v_hcresampler_core_U0_stream_csc_read;
  input [11:0]width_dout;
  input [1:0]\add_ln89_reg_616_reg[0]_0 ;
  input [0:0]\add_ln89_reg_616_reg[0]_1 ;
  input [0:0]\add_ln89_reg_616_reg[0]_2 ;
  input [11:0]height_dout;
  input [1:0]\add_ln89_1_reg_621_reg[0]_0 ;
  input [0:0]\add_ln89_1_reg_621_reg[0]_1 ;
  input [0:0]\add_ln89_1_reg_621_reg[0]_2 ;

  wire [15:0]A;
  wire [15:0]B;
  wire [9:0]C;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [9:0]DSP_ALU_INST_1;
  wire [15:0]DSP_ALU_INST_2;
  wire [15:0]DSP_ALU_INST_3;
  wire [15:0]DSP_ALU_INST_4;
  wire [9:0]DSP_ALU_INST_5;
  wire [15:0]DSP_ALU_INST_6;
  wire [15:0]DSP_ALU_INST_7;
  wire [0:0]E;
  wire HwReg_height_c26_full_n;
  wire HwReg_height_c27_empty_n;
  wire HwReg_width_c20_full_n;
  wire HwReg_width_c21_empty_n;
  wire [0:0]Q;
  wire [0:0]S;
  wire [12:0]add_ln89_1_fu_403_p2;
  wire [12:0]add_ln89_1_reg_621;
  wire [1:0]\add_ln89_1_reg_621_reg[0]_0 ;
  wire [0:0]\add_ln89_1_reg_621_reg[0]_1 ;
  wire [0:0]\add_ln89_1_reg_621_reg[0]_2 ;
  wire \add_ln89_1_reg_621_reg[12]_i_1_n_11 ;
  wire \add_ln89_1_reg_621_reg[12]_i_1_n_12 ;
  wire \add_ln89_1_reg_621_reg[8]_i_1_n_10 ;
  wire \add_ln89_1_reg_621_reg[8]_i_1_n_11 ;
  wire \add_ln89_1_reg_621_reg[8]_i_1_n_12 ;
  wire \add_ln89_1_reg_621_reg[8]_i_1_n_5 ;
  wire \add_ln89_1_reg_621_reg[8]_i_1_n_6 ;
  wire \add_ln89_1_reg_621_reg[8]_i_1_n_7 ;
  wire \add_ln89_1_reg_621_reg[8]_i_1_n_8 ;
  wire \add_ln89_1_reg_621_reg[8]_i_1_n_9 ;
  wire [12:0]add_ln89_fu_393_p2;
  wire [12:0]add_ln89_reg_616;
  wire [1:0]\add_ln89_reg_616_reg[0]_0 ;
  wire [0:0]\add_ln89_reg_616_reg[0]_1 ;
  wire [0:0]\add_ln89_reg_616_reg[0]_2 ;
  wire \add_ln89_reg_616_reg[12]_i_2_n_11 ;
  wire \add_ln89_reg_616_reg[12]_i_2_n_12 ;
  wire \add_ln89_reg_616_reg[8]_i_1_n_10 ;
  wire \add_ln89_reg_616_reg[8]_i_1_n_11 ;
  wire \add_ln89_reg_616_reg[8]_i_1_n_12 ;
  wire \add_ln89_reg_616_reg[8]_i_1_n_5 ;
  wire \add_ln89_reg_616_reg[8]_i_1_n_6 ;
  wire \add_ln89_reg_616_reg[8]_i_1_n_7 ;
  wire \add_ln89_reg_616_reg[8]_i_1_n_8 ;
  wire \add_ln89_reg_616_reg[8]_i_1_n_9 ;
  wire \ap_CS_fsm[0]_i_1__0_n_5 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cmp17_not_reg_629;
  wire [0:0]\cmp17_not_reg_629_reg[0]_0 ;
  wire [11:0]\cmp17_not_reg_629_reg[0]_1 ;
  wire cmp20_not_reg_634;
  wire \cmp20_not_reg_634[0]_i_19_n_5 ;
  wire \cmp20_not_reg_634[0]_i_20_n_5 ;
  wire \cmp20_not_reg_634[0]_i_21_n_5 ;
  wire \cmp20_not_reg_634[0]_i_22_n_5 ;
  wire \cmp20_not_reg_634[0]_i_3_n_5 ;
  wire [11:0]\cmp20_not_reg_634_reg[0]_0 ;
  wire empty_n;
  wire [0:0]empty_n_reg;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_19;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_8;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_9;
  wire [11:0]height_dout;
  wire [3:0]icmp_ln153_1_fu_856_p2_carry;
  wire [3:0]icmp_ln153_1_fu_856_p2_carry_0;
  wire [3:0]icmp_ln153_fu_850_p2_carry;
  wire [3:0]icmp_ln153_fu_850_p2_carry_0;
  wire [23:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire mOutPtr17_out_0;
  wire or_ln105_2_reg_1153;
  wire [14:0]\or_ln105_2_reg_1153[0]_i_2 ;
  wire [0:0]\or_ln105_2_reg_1153[0]_i_2_0 ;
  wire or_ln105_2_reg_1153_pp0_iter2_reg;
  wire or_ln105_2_reg_1153_pp0_iter3_reg;
  wire \or_ln105_2_reg_1153_reg[0] ;
  wire [15:0]\or_ln105_2_reg_1153_reg[0]_0 ;
  wire [23:0]out;
  wire [7:0]p_0_in0_in;
  wire [7:0]p_0_in1_in;
  wire push;
  wire push_1;
  wire stream_csc_empty_n;
  wire stream_csc_full_n;
  wire stream_in_hresampled_empty_n;
  wire v_csc_core_U0_HwReg_width_c20_write;
  wire v_csc_core_U0_ap_start;
  wire v_hcresampler_core_U0_stream_csc_read;
  wire [11:0]width_dout;
  wire [1:0]\x_fu_140_reg[9] ;
  wire [12:0]y_7_fu_438_p2;
  wire [5:0]\y_fu_124_reg[11]_0 ;
  wire [5:0]\y_fu_124_reg[11]_1 ;
  wire [12:0]\y_fu_124_reg[12]_0 ;
  wire \y_fu_124_reg[12]_i_1_n_10 ;
  wire \y_fu_124_reg[12]_i_1_n_11 ;
  wire \y_fu_124_reg[12]_i_1_n_12 ;
  wire \y_fu_124_reg[8]_i_1_n_10 ;
  wire \y_fu_124_reg[8]_i_1_n_11 ;
  wire \y_fu_124_reg[8]_i_1_n_12 ;
  wire \y_fu_124_reg[8]_i_1_n_5 ;
  wire \y_fu_124_reg[8]_i_1_n_6 ;
  wire \y_fu_124_reg[8]_i_1_n_7 ;
  wire \y_fu_124_reg[8]_i_1_n_8 ;
  wire \y_fu_124_reg[8]_i_1_n_9 ;
  wire [7:2]\NLW_add_ln89_1_reg_621_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_add_ln89_1_reg_621_reg[12]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_add_ln89_reg_616_reg[12]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_add_ln89_reg_616_reg[12]_i_2_O_UNCONNECTED ;
  wire [7:3]\NLW_y_fu_124_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_y_fu_124_reg[12]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0B4F)) 
    \add_ln89_1_reg_621[0]_i_1 
       (.I0(\add_ln89_1_reg_621_reg[0]_0 [1]),
        .I1(\add_ln89_1_reg_621_reg[0]_0 [0]),
        .I2(\add_ln89_1_reg_621_reg[0]_1 ),
        .I3(\add_ln89_1_reg_621_reg[0]_2 ),
        .O(add_ln89_1_fu_403_p2[0]));
  FDRE \add_ln89_1_reg_621_reg[0] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_1_fu_403_p2[0]),
        .Q(add_ln89_1_reg_621[0]),
        .R(1'b0));
  FDRE \add_ln89_1_reg_621_reg[10] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_1_fu_403_p2[10]),
        .Q(add_ln89_1_reg_621[10]),
        .R(1'b0));
  FDRE \add_ln89_1_reg_621_reg[11] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_1_fu_403_p2[11]),
        .Q(add_ln89_1_reg_621[11]),
        .R(1'b0));
  FDRE \add_ln89_1_reg_621_reg[12] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_1_fu_403_p2[12]),
        .Q(add_ln89_1_reg_621[12]),
        .R(1'b0));
  CARRY8 \add_ln89_1_reg_621_reg[12]_i_1 
       (.CI(\add_ln89_1_reg_621_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln89_1_reg_621_reg[12]_i_1_CO_UNCONNECTED [7:4],add_ln89_1_fu_403_p2[12],\NLW_add_ln89_1_reg_621_reg[12]_i_1_CO_UNCONNECTED [2],\add_ln89_1_reg_621_reg[12]_i_1_n_11 ,\add_ln89_1_reg_621_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln89_1_reg_621_reg[12]_i_1_O_UNCONNECTED [7:3],add_ln89_1_fu_403_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,height_dout[11:9]}));
  FDRE \add_ln89_1_reg_621_reg[1] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_1_fu_403_p2[1]),
        .Q(add_ln89_1_reg_621[1]),
        .R(1'b0));
  FDRE \add_ln89_1_reg_621_reg[2] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_1_fu_403_p2[2]),
        .Q(add_ln89_1_reg_621[2]),
        .R(1'b0));
  FDRE \add_ln89_1_reg_621_reg[3] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_1_fu_403_p2[3]),
        .Q(add_ln89_1_reg_621[3]),
        .R(1'b0));
  FDRE \add_ln89_1_reg_621_reg[4] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_1_fu_403_p2[4]),
        .Q(add_ln89_1_reg_621[4]),
        .R(1'b0));
  FDRE \add_ln89_1_reg_621_reg[5] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_1_fu_403_p2[5]),
        .Q(add_ln89_1_reg_621[5]),
        .R(1'b0));
  FDRE \add_ln89_1_reg_621_reg[6] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_1_fu_403_p2[6]),
        .Q(add_ln89_1_reg_621[6]),
        .R(1'b0));
  FDRE \add_ln89_1_reg_621_reg[7] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_1_fu_403_p2[7]),
        .Q(add_ln89_1_reg_621[7]),
        .R(1'b0));
  FDRE \add_ln89_1_reg_621_reg[8] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_1_fu_403_p2[8]),
        .Q(add_ln89_1_reg_621[8]),
        .R(1'b0));
  CARRY8 \add_ln89_1_reg_621_reg[8]_i_1 
       (.CI(height_dout[0]),
        .CI_TOP(1'b0),
        .CO({\add_ln89_1_reg_621_reg[8]_i_1_n_5 ,\add_ln89_1_reg_621_reg[8]_i_1_n_6 ,\add_ln89_1_reg_621_reg[8]_i_1_n_7 ,\add_ln89_1_reg_621_reg[8]_i_1_n_8 ,\add_ln89_1_reg_621_reg[8]_i_1_n_9 ,\add_ln89_1_reg_621_reg[8]_i_1_n_10 ,\add_ln89_1_reg_621_reg[8]_i_1_n_11 ,\add_ln89_1_reg_621_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln89_1_fu_403_p2[8:1]),
        .S(height_dout[8:1]));
  FDRE \add_ln89_1_reg_621_reg[9] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_1_fu_403_p2[9]),
        .Q(add_ln89_1_reg_621[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \add_ln89_reg_616[0]_i_1 
       (.I0(\add_ln89_reg_616_reg[0]_0 [1]),
        .I1(\add_ln89_reg_616_reg[0]_0 [0]),
        .I2(\add_ln89_reg_616_reg[0]_1 ),
        .I3(\add_ln89_reg_616_reg[0]_2 ),
        .O(add_ln89_fu_393_p2[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln89_reg_616[12]_i_1 
       (.I0(Q),
        .I1(HwReg_width_c20_full_n),
        .I2(HwReg_height_c27_empty_n),
        .I3(HwReg_height_c26_full_n),
        .I4(HwReg_width_c21_empty_n),
        .I5(v_csc_core_U0_ap_start),
        .O(v_csc_core_U0_HwReg_width_c20_write));
  FDRE \add_ln89_reg_616_reg[0] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_fu_393_p2[0]),
        .Q(add_ln89_reg_616[0]),
        .R(1'b0));
  FDRE \add_ln89_reg_616_reg[10] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_fu_393_p2[10]),
        .Q(add_ln89_reg_616[10]),
        .R(1'b0));
  FDRE \add_ln89_reg_616_reg[11] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_fu_393_p2[11]),
        .Q(add_ln89_reg_616[11]),
        .R(1'b0));
  FDRE \add_ln89_reg_616_reg[12] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_fu_393_p2[12]),
        .Q(add_ln89_reg_616[12]),
        .R(1'b0));
  CARRY8 \add_ln89_reg_616_reg[12]_i_2 
       (.CI(\add_ln89_reg_616_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln89_reg_616_reg[12]_i_2_CO_UNCONNECTED [7:4],add_ln89_fu_393_p2[12],\NLW_add_ln89_reg_616_reg[12]_i_2_CO_UNCONNECTED [2],\add_ln89_reg_616_reg[12]_i_2_n_11 ,\add_ln89_reg_616_reg[12]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln89_reg_616_reg[12]_i_2_O_UNCONNECTED [7:3],add_ln89_fu_393_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,width_dout[11:9]}));
  FDRE \add_ln89_reg_616_reg[1] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_fu_393_p2[1]),
        .Q(add_ln89_reg_616[1]),
        .R(1'b0));
  FDRE \add_ln89_reg_616_reg[2] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_fu_393_p2[2]),
        .Q(add_ln89_reg_616[2]),
        .R(1'b0));
  FDRE \add_ln89_reg_616_reg[3] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_fu_393_p2[3]),
        .Q(add_ln89_reg_616[3]),
        .R(1'b0));
  FDRE \add_ln89_reg_616_reg[4] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_fu_393_p2[4]),
        .Q(add_ln89_reg_616[4]),
        .R(1'b0));
  FDRE \add_ln89_reg_616_reg[5] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_fu_393_p2[5]),
        .Q(add_ln89_reg_616[5]),
        .R(1'b0));
  FDRE \add_ln89_reg_616_reg[6] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_fu_393_p2[6]),
        .Q(add_ln89_reg_616[6]),
        .R(1'b0));
  FDRE \add_ln89_reg_616_reg[7] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_fu_393_p2[7]),
        .Q(add_ln89_reg_616[7]),
        .R(1'b0));
  FDRE \add_ln89_reg_616_reg[8] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_fu_393_p2[8]),
        .Q(add_ln89_reg_616[8]),
        .R(1'b0));
  CARRY8 \add_ln89_reg_616_reg[8]_i_1 
       (.CI(width_dout[0]),
        .CI_TOP(1'b0),
        .CO({\add_ln89_reg_616_reg[8]_i_1_n_5 ,\add_ln89_reg_616_reg[8]_i_1_n_6 ,\add_ln89_reg_616_reg[8]_i_1_n_7 ,\add_ln89_reg_616_reg[8]_i_1_n_8 ,\add_ln89_reg_616_reg[8]_i_1_n_9 ,\add_ln89_reg_616_reg[8]_i_1_n_10 ,\add_ln89_reg_616_reg[8]_i_1_n_11 ,\add_ln89_reg_616_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln89_fu_393_p2[8:1]),
        .S(width_dout[8:1]));
  FDRE \add_ln89_reg_616_reg[9] 
       (.C(ap_clk),
        .CE(v_csc_core_U0_HwReg_width_c20_write),
        .D(add_ln89_fu_393_p2[9]),
        .Q(add_ln89_reg_616[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'hEE0C)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_2 ),
        .I3(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\cmp20_not_reg_634[0]_i_3_n_5 ),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__0_n_5 ),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_9),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_8),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h44D4)) 
    \cmp17_not_reg_629[0]_i_4 
       (.I0(\y_fu_124_reg[12]_0 [11]),
        .I1(\cmp17_not_reg_629_reg[0]_1 [11]),
        .I2(\cmp17_not_reg_629_reg[0]_1 [10]),
        .I3(\y_fu_124_reg[12]_0 [10]),
        .O(\y_fu_124_reg[11]_1 [5]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \cmp17_not_reg_629[0]_i_5 
       (.I0(\y_fu_124_reg[12]_0 [9]),
        .I1(\cmp17_not_reg_629_reg[0]_1 [9]),
        .I2(\cmp17_not_reg_629_reg[0]_1 [8]),
        .I3(\y_fu_124_reg[12]_0 [8]),
        .O(\y_fu_124_reg[11]_1 [4]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \cmp17_not_reg_629[0]_i_6 
       (.I0(\y_fu_124_reg[12]_0 [7]),
        .I1(\cmp17_not_reg_629_reg[0]_1 [7]),
        .I2(\cmp17_not_reg_629_reg[0]_1 [6]),
        .I3(\y_fu_124_reg[12]_0 [6]),
        .O(\y_fu_124_reg[11]_1 [3]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \cmp17_not_reg_629[0]_i_7 
       (.I0(\y_fu_124_reg[12]_0 [5]),
        .I1(\cmp17_not_reg_629_reg[0]_1 [5]),
        .I2(\cmp17_not_reg_629_reg[0]_1 [4]),
        .I3(\y_fu_124_reg[12]_0 [4]),
        .O(\y_fu_124_reg[11]_1 [2]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \cmp17_not_reg_629[0]_i_8 
       (.I0(\y_fu_124_reg[12]_0 [3]),
        .I1(\cmp17_not_reg_629_reg[0]_1 [3]),
        .I2(\cmp17_not_reg_629_reg[0]_1 [2]),
        .I3(\y_fu_124_reg[12]_0 [2]),
        .O(\y_fu_124_reg[11]_1 [1]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \cmp17_not_reg_629[0]_i_9 
       (.I0(\y_fu_124_reg[12]_0 [1]),
        .I1(\cmp17_not_reg_629_reg[0]_1 [1]),
        .I2(\cmp17_not_reg_629_reg[0]_1 [0]),
        .I3(\y_fu_124_reg[12]_0 [0]),
        .O(\y_fu_124_reg[11]_1 [0]));
  FDRE \cmp17_not_reg_629_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0),
        .D(\cmp17_not_reg_629_reg[0]_0 ),
        .Q(cmp17_not_reg_629),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp20_not_reg_634[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\cmp20_not_reg_634[0]_i_3_n_5 ),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp20_not_reg_634[0]_i_10 
       (.I0(\y_fu_124_reg[12]_0 [1]),
        .I1(\cmp20_not_reg_634_reg[0]_0 [1]),
        .I2(\y_fu_124_reg[12]_0 [0]),
        .I3(\cmp20_not_reg_634_reg[0]_0 [0]),
        .O(\y_fu_124_reg[11]_0 [0]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \cmp20_not_reg_634[0]_i_19 
       (.I0(add_ln89_1_reg_621[3]),
        .I1(\y_fu_124_reg[12]_0 [3]),
        .I2(\y_fu_124_reg[12]_0 [5]),
        .I3(add_ln89_1_reg_621[5]),
        .I4(\y_fu_124_reg[12]_0 [4]),
        .I5(add_ln89_1_reg_621[4]),
        .O(\cmp20_not_reg_634[0]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \cmp20_not_reg_634[0]_i_20 
       (.I0(add_ln89_1_reg_621[0]),
        .I1(\y_fu_124_reg[12]_0 [0]),
        .I2(\y_fu_124_reg[12]_0 [1]),
        .I3(add_ln89_1_reg_621[1]),
        .I4(\y_fu_124_reg[12]_0 [2]),
        .I5(add_ln89_1_reg_621[2]),
        .O(\cmp20_not_reg_634[0]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \cmp20_not_reg_634[0]_i_21 
       (.I0(add_ln89_1_reg_621[9]),
        .I1(\y_fu_124_reg[12]_0 [9]),
        .I2(\y_fu_124_reg[12]_0 [10]),
        .I3(add_ln89_1_reg_621[10]),
        .I4(\y_fu_124_reg[12]_0 [11]),
        .I5(add_ln89_1_reg_621[11]),
        .O(\cmp20_not_reg_634[0]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \cmp20_not_reg_634[0]_i_22 
       (.I0(add_ln89_1_reg_621[6]),
        .I1(\y_fu_124_reg[12]_0 [6]),
        .I2(\y_fu_124_reg[12]_0 [7]),
        .I3(add_ln89_1_reg_621[7]),
        .I4(\y_fu_124_reg[12]_0 [8]),
        .I5(add_ln89_1_reg_621[8]),
        .O(\cmp20_not_reg_634[0]_i_22_n_5 ));
  LUT6 #(
    .INIT(64'h0001000000000001)) 
    \cmp20_not_reg_634[0]_i_3 
       (.I0(\cmp20_not_reg_634[0]_i_19_n_5 ),
        .I1(\cmp20_not_reg_634[0]_i_20_n_5 ),
        .I2(\cmp20_not_reg_634[0]_i_21_n_5 ),
        .I3(\cmp20_not_reg_634[0]_i_22_n_5 ),
        .I4(add_ln89_1_reg_621[12]),
        .I5(\y_fu_124_reg[12]_0 [12]),
        .O(\cmp20_not_reg_634[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp20_not_reg_634[0]_i_5 
       (.I0(\y_fu_124_reg[12]_0 [11]),
        .I1(\cmp20_not_reg_634_reg[0]_0 [11]),
        .I2(\y_fu_124_reg[12]_0 [10]),
        .I3(\cmp20_not_reg_634_reg[0]_0 [10]),
        .O(\y_fu_124_reg[11]_0 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp20_not_reg_634[0]_i_6 
       (.I0(\y_fu_124_reg[12]_0 [9]),
        .I1(\cmp20_not_reg_634_reg[0]_0 [9]),
        .I2(\y_fu_124_reg[12]_0 [8]),
        .I3(\cmp20_not_reg_634_reg[0]_0 [8]),
        .O(\y_fu_124_reg[11]_0 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp20_not_reg_634[0]_i_7 
       (.I0(\y_fu_124_reg[12]_0 [7]),
        .I1(\cmp20_not_reg_634_reg[0]_0 [7]),
        .I2(\y_fu_124_reg[12]_0 [6]),
        .I3(\cmp20_not_reg_634_reg[0]_0 [6]),
        .O(\y_fu_124_reg[11]_0 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp20_not_reg_634[0]_i_8 
       (.I0(\y_fu_124_reg[12]_0 [5]),
        .I1(\cmp20_not_reg_634_reg[0]_0 [5]),
        .I2(\y_fu_124_reg[12]_0 [4]),
        .I3(\cmp20_not_reg_634_reg[0]_0 [4]),
        .O(\y_fu_124_reg[11]_0 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp20_not_reg_634[0]_i_9 
       (.I0(\y_fu_124_reg[12]_0 [3]),
        .I1(\cmp20_not_reg_634_reg[0]_0 [3]),
        .I2(\y_fu_124_reg[12]_0 [2]),
        .I3(\cmp20_not_reg_634_reg[0]_0 [2]),
        .O(\y_fu_124_reg[11]_0 [1]));
  FDRE \cmp20_not_reg_634_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0),
        .D(CO),
        .Q(cmp20_not_reg_634),
        .R(1'b0));
  bd_85a6_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2 grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348
       (.A(A),
        .B(B),
        .C(C),
        .D({grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_8,grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_9}),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .DSP_ALU_INST_4(DSP_ALU_INST_4),
        .DSP_ALU_INST_5(DSP_ALU_INST_5),
        .DSP_ALU_INST_6(DSP_ALU_INST_6),
        .DSP_ALU_INST_7(DSP_ALU_INST_7),
        .E(E),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,Q}),
        .S(S),
        .\ap_CS_fsm_reg[1] (grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_19),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_2 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[1]_0 ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1(add_ln89_reg_616),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp17_not_reg_629(cmp17_not_reg_629),
        .cmp20_not_reg_634(cmp20_not_reg_634),
        .empty_n(empty_n),
        .empty_n_reg(empty_n_reg),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg(\cmp20_not_reg_634[0]_i_3_n_5 ),
        .icmp_ln153_1_fu_856_p2_carry_0(icmp_ln153_1_fu_856_p2_carry),
        .icmp_ln153_1_fu_856_p2_carry_1(icmp_ln153_1_fu_856_p2_carry_0),
        .icmp_ln153_fu_850_p2_carry_0(icmp_ln153_fu_850_p2_carry),
        .icmp_ln153_fu_850_p2_carry_1(icmp_ln153_fu_850_p2_carry_0),
        .in(in),
        .mOutPtr0(mOutPtr0),
        .mOutPtr17_out(mOutPtr17_out),
        .mOutPtr17_out_0(mOutPtr17_out_0),
        .or_ln105_2_reg_1153(or_ln105_2_reg_1153),
        .\or_ln105_2_reg_1153[0]_i_2 (\or_ln105_2_reg_1153[0]_i_2 ),
        .\or_ln105_2_reg_1153[0]_i_2_0 (\or_ln105_2_reg_1153[0]_i_2_0 ),
        .or_ln105_2_reg_1153_pp0_iter2_reg(or_ln105_2_reg_1153_pp0_iter2_reg),
        .\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 (or_ln105_2_reg_1153_pp0_iter3_reg),
        .\or_ln105_2_reg_1153_reg[0]_0 (\or_ln105_2_reg_1153_reg[0] ),
        .\or_ln105_2_reg_1153_reg[0]_1 (\or_ln105_2_reg_1153_reg[0]_0 ),
        .out(out),
        .p_0_in0_in(p_0_in0_in),
        .p_0_in1_in(p_0_in1_in),
        .push(push),
        .push_1(push_1),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n),
        .v_hcresampler_core_U0_stream_csc_read(v_hcresampler_core_U0_stream_csc_read),
        .\x_fu_140_reg[9]_0 (\x_fu_140_reg[9] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_19),
        .Q(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[1]_i_2__15 
       (.I0(\cmp20_not_reg_634[0]_i_3_n_5 ),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_124[0]_i_1 
       (.I0(\y_fu_124_reg[12]_0 [0]),
        .O(y_7_fu_438_p2[0]));
  FDSE \y_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0),
        .D(y_7_fu_438_p2[0]),
        .Q(\y_fu_124_reg[12]_0 [0]),
        .S(v_csc_core_U0_HwReg_width_c20_write));
  FDRE \y_fu_124_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0),
        .D(y_7_fu_438_p2[10]),
        .Q(\y_fu_124_reg[12]_0 [10]),
        .R(v_csc_core_U0_HwReg_width_c20_write));
  FDRE \y_fu_124_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0),
        .D(y_7_fu_438_p2[11]),
        .Q(\y_fu_124_reg[12]_0 [11]),
        .R(v_csc_core_U0_HwReg_width_c20_write));
  FDRE \y_fu_124_reg[12] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0),
        .D(y_7_fu_438_p2[12]),
        .Q(\y_fu_124_reg[12]_0 [12]),
        .R(v_csc_core_U0_HwReg_width_c20_write));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_fu_124_reg[12]_i_1 
       (.CI(\y_fu_124_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_y_fu_124_reg[12]_i_1_CO_UNCONNECTED [7:3],\y_fu_124_reg[12]_i_1_n_10 ,\y_fu_124_reg[12]_i_1_n_11 ,\y_fu_124_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_fu_124_reg[12]_i_1_O_UNCONNECTED [7:4],y_7_fu_438_p2[12:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,\y_fu_124_reg[12]_0 [12:9]}));
  FDRE \y_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0),
        .D(y_7_fu_438_p2[1]),
        .Q(\y_fu_124_reg[12]_0 [1]),
        .R(v_csc_core_U0_HwReg_width_c20_write));
  FDRE \y_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0),
        .D(y_7_fu_438_p2[2]),
        .Q(\y_fu_124_reg[12]_0 [2]),
        .R(v_csc_core_U0_HwReg_width_c20_write));
  FDRE \y_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0),
        .D(y_7_fu_438_p2[3]),
        .Q(\y_fu_124_reg[12]_0 [3]),
        .R(v_csc_core_U0_HwReg_width_c20_write));
  FDRE \y_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0),
        .D(y_7_fu_438_p2[4]),
        .Q(\y_fu_124_reg[12]_0 [4]),
        .R(v_csc_core_U0_HwReg_width_c20_write));
  FDRE \y_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0),
        .D(y_7_fu_438_p2[5]),
        .Q(\y_fu_124_reg[12]_0 [5]),
        .R(v_csc_core_U0_HwReg_width_c20_write));
  FDRE \y_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0),
        .D(y_7_fu_438_p2[6]),
        .Q(\y_fu_124_reg[12]_0 [6]),
        .R(v_csc_core_U0_HwReg_width_c20_write));
  FDRE \y_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0),
        .D(y_7_fu_438_p2[7]),
        .Q(\y_fu_124_reg[12]_0 [7]),
        .R(v_csc_core_U0_HwReg_width_c20_write));
  FDRE \y_fu_124_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0),
        .D(y_7_fu_438_p2[8]),
        .Q(\y_fu_124_reg[12]_0 [8]),
        .R(v_csc_core_U0_HwReg_width_c20_write));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_fu_124_reg[8]_i_1 
       (.CI(\y_fu_124_reg[12]_0 [0]),
        .CI_TOP(1'b0),
        .CO({\y_fu_124_reg[8]_i_1_n_5 ,\y_fu_124_reg[8]_i_1_n_6 ,\y_fu_124_reg[8]_i_1_n_7 ,\y_fu_124_reg[8]_i_1_n_8 ,\y_fu_124_reg[8]_i_1_n_9 ,\y_fu_124_reg[8]_i_1_n_10 ,\y_fu_124_reg[8]_i_1_n_11 ,\y_fu_124_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(y_7_fu_438_p2[8:1]),
        .S(\y_fu_124_reg[12]_0 [8:1]));
  FDRE \y_fu_124_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0),
        .D(y_7_fu_438_p2[9]),
        .Q(\y_fu_124_reg[12]_0 [9]),
        .R(v_csc_core_U0_HwReg_width_c20_write));
endmodule

module bd_85a6_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2
   (or_ln105_2_reg_1153,
    or_ln105_2_reg_1153_pp0_iter2_reg,
    \or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ,
    D,
    \x_fu_140_reg[9]_0 ,
    E,
    mOutPtr0,
    mOutPtr17_out,
    \ap_CS_fsm_reg[2] ,
    empty_n_reg,
    push,
    mOutPtr17_out_0,
    \ap_CS_fsm_reg[1] ,
    in,
    ap_rst_n_inv,
    ap_clk,
    B,
    out,
    C,
    A,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    DSP_ALU_INST_4,
    DSP_ALU_INST_5,
    DSP_ALU_INST_6,
    DSP_ALU_INST_7,
    \or_ln105_2_reg_1153[0]_i_2 ,
    S,
    DI,
    \or_ln105_2_reg_1153[0]_i_2_0 ,
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
    ap_rst_n,
    stream_csc_full_n,
    stream_in_hresampled_empty_n,
    Q,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1,
    \or_ln105_2_reg_1153_reg[0]_0 ,
    \or_ln105_2_reg_1153_reg[0]_1 ,
    icmp_ln153_1_fu_856_p2_carry_0,
    icmp_ln153_1_fu_856_p2_carry_1,
    p_0_in0_in,
    icmp_ln153_fu_850_p2_carry_0,
    icmp_ln153_fu_850_p2_carry_1,
    p_0_in1_in,
    cmp20_not_reg_634,
    cmp17_not_reg_629,
    push_1,
    empty_n,
    stream_csc_empty_n,
    v_hcresampler_core_U0_stream_csc_read,
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg);
  output or_ln105_2_reg_1153;
  output or_ln105_2_reg_1153_pp0_iter2_reg;
  output \or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ;
  output [1:0]D;
  output [1:0]\x_fu_140_reg[9]_0 ;
  output [0:0]E;
  output mOutPtr0;
  output mOutPtr17_out;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]empty_n_reg;
  output push;
  output mOutPtr17_out_0;
  output \ap_CS_fsm_reg[1] ;
  output [23:0]in;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]B;
  input [23:0]out;
  input [9:0]C;
  input [15:0]A;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [9:0]DSP_ALU_INST_1;
  input [15:0]DSP_ALU_INST_2;
  input [15:0]DSP_ALU_INST_3;
  input [15:0]DSP_ALU_INST_4;
  input [9:0]DSP_ALU_INST_5;
  input [15:0]DSP_ALU_INST_6;
  input [15:0]DSP_ALU_INST_7;
  input [14:0]\or_ln105_2_reg_1153[0]_i_2 ;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]\or_ln105_2_reg_1153[0]_i_2_0 ;
  input grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg;
  input ap_rst_n;
  input stream_csc_full_n;
  input stream_in_hresampled_empty_n;
  input [2:0]Q;
  input \ap_CS_fsm_reg[2]_0 ;
  input \ap_CS_fsm_reg[1]_0 ;
  input [12:0]ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1;
  input \or_ln105_2_reg_1153_reg[0]_0 ;
  input [15:0]\or_ln105_2_reg_1153_reg[0]_1 ;
  input [3:0]icmp_ln153_1_fu_856_p2_carry_0;
  input [3:0]icmp_ln153_1_fu_856_p2_carry_1;
  input [7:0]p_0_in0_in;
  input [3:0]icmp_ln153_fu_850_p2_carry_0;
  input [3:0]icmp_ln153_fu_850_p2_carry_1;
  input [7:0]p_0_in1_in;
  input cmp20_not_reg_634;
  input cmp17_not_reg_629;
  input push_1;
  input empty_n;
  input stream_csc_empty_n;
  input v_hcresampler_core_U0_stream_csc_read;
  input grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg;

  wire [15:0]A;
  wire [15:0]B;
  wire [13:0]Bres_fu_840_p4;
  wire [9:0]C;
  wire [1:0]D;
  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [9:0]DSP_ALU_INST_1;
  wire [15:0]DSP_ALU_INST_2;
  wire [15:0]DSP_ALU_INST_3;
  wire [15:0]DSP_ALU_INST_4;
  wire [9:0]DSP_ALU_INST_5;
  wire [15:0]DSP_ALU_INST_6;
  wire [15:0]DSP_ALU_INST_7;
  wire [0:0]E;
  wire [13:0]Gres_fu_810_p4;
  wire [2:0]Q;
  wire [13:0]Rres_fu_780_p4;
  wire [0:0]S;
  wire add_ln147_2_fu_774_p2_carry__0_n_10;
  wire add_ln147_2_fu_774_p2_carry__0_n_11;
  wire add_ln147_2_fu_774_p2_carry__0_n_12;
  wire add_ln147_2_fu_774_p2_carry__0_n_5;
  wire add_ln147_2_fu_774_p2_carry__0_n_6;
  wire add_ln147_2_fu_774_p2_carry__0_n_7;
  wire add_ln147_2_fu_774_p2_carry__0_n_8;
  wire add_ln147_2_fu_774_p2_carry__0_n_9;
  wire add_ln147_2_fu_774_p2_carry__1_n_10;
  wire add_ln147_2_fu_774_p2_carry__1_n_11;
  wire add_ln147_2_fu_774_p2_carry__1_n_12;
  wire add_ln147_2_fu_774_p2_carry__1_n_5;
  wire add_ln147_2_fu_774_p2_carry__1_n_6;
  wire add_ln147_2_fu_774_p2_carry__1_n_7;
  wire add_ln147_2_fu_774_p2_carry__1_n_8;
  wire add_ln147_2_fu_774_p2_carry__1_n_9;
  wire add_ln147_2_fu_774_p2_carry__2_n_11;
  wire add_ln147_2_fu_774_p2_carry_n_10;
  wire add_ln147_2_fu_774_p2_carry_n_11;
  wire add_ln147_2_fu_774_p2_carry_n_12;
  wire add_ln147_2_fu_774_p2_carry_n_5;
  wire add_ln147_2_fu_774_p2_carry_n_6;
  wire add_ln147_2_fu_774_p2_carry_n_7;
  wire add_ln147_2_fu_774_p2_carry_n_8;
  wire add_ln147_2_fu_774_p2_carry_n_9;
  wire add_ln147_3_fu_769_p2_n_100;
  wire add_ln147_3_fu_769_p2_n_101;
  wire add_ln147_3_fu_769_p2_n_102;
  wire add_ln147_3_fu_769_p2_n_103;
  wire add_ln147_3_fu_769_p2_n_104;
  wire add_ln147_3_fu_769_p2_n_105;
  wire add_ln147_3_fu_769_p2_n_106;
  wire add_ln147_3_fu_769_p2_n_107;
  wire add_ln147_3_fu_769_p2_n_108;
  wire add_ln147_3_fu_769_p2_n_109;
  wire add_ln147_3_fu_769_p2_n_110;
  wire add_ln147_3_fu_769_p2_n_91;
  wire add_ln147_3_fu_769_p2_n_92;
  wire add_ln147_3_fu_769_p2_n_93;
  wire add_ln147_3_fu_769_p2_n_94;
  wire add_ln147_3_fu_769_p2_n_95;
  wire add_ln147_3_fu_769_p2_n_96;
  wire add_ln147_3_fu_769_p2_n_97;
  wire add_ln147_3_fu_769_p2_n_98;
  wire add_ln147_3_fu_769_p2_n_99;
  wire [24:0]add_ln147_fu_640_p2;
  wire [24:0]add_ln147_reg_1208;
  wire \add_ln147_reg_1208[15]_i_2_n_5 ;
  wire \add_ln147_reg_1208[15]_i_3_n_5 ;
  wire \add_ln147_reg_1208[15]_i_4_n_5 ;
  wire \add_ln147_reg_1208[15]_i_5_n_5 ;
  wire \add_ln147_reg_1208[15]_i_6_n_5 ;
  wire \add_ln147_reg_1208[15]_i_7_n_5 ;
  wire \add_ln147_reg_1208[15]_i_8_n_5 ;
  wire \add_ln147_reg_1208[15]_i_9_n_5 ;
  wire \add_ln147_reg_1208[23]_i_10_n_5 ;
  wire \add_ln147_reg_1208[23]_i_2_n_5 ;
  wire \add_ln147_reg_1208[23]_i_4_n_5 ;
  wire \add_ln147_reg_1208[23]_i_5_n_5 ;
  wire \add_ln147_reg_1208[23]_i_6_n_5 ;
  wire \add_ln147_reg_1208[23]_i_7_n_5 ;
  wire \add_ln147_reg_1208[23]_i_8_n_5 ;
  wire \add_ln147_reg_1208[23]_i_9_n_5 ;
  wire \add_ln147_reg_1208[7]_i_2_n_5 ;
  wire \add_ln147_reg_1208[7]_i_3_n_5 ;
  wire \add_ln147_reg_1208[7]_i_4_n_5 ;
  wire \add_ln147_reg_1208[7]_i_5_n_5 ;
  wire \add_ln147_reg_1208[7]_i_6_n_5 ;
  wire \add_ln147_reg_1208[7]_i_7_n_5 ;
  wire \add_ln147_reg_1208[7]_i_8_n_5 ;
  wire \add_ln147_reg_1208[7]_i_9_n_5 ;
  wire \add_ln147_reg_1208_reg[15]_i_1_n_10 ;
  wire \add_ln147_reg_1208_reg[15]_i_1_n_11 ;
  wire \add_ln147_reg_1208_reg[15]_i_1_n_12 ;
  wire \add_ln147_reg_1208_reg[15]_i_1_n_5 ;
  wire \add_ln147_reg_1208_reg[15]_i_1_n_6 ;
  wire \add_ln147_reg_1208_reg[15]_i_1_n_7 ;
  wire \add_ln147_reg_1208_reg[15]_i_1_n_8 ;
  wire \add_ln147_reg_1208_reg[15]_i_1_n_9 ;
  wire \add_ln147_reg_1208_reg[23]_i_1_n_10 ;
  wire \add_ln147_reg_1208_reg[23]_i_1_n_11 ;
  wire \add_ln147_reg_1208_reg[23]_i_1_n_12 ;
  wire \add_ln147_reg_1208_reg[23]_i_1_n_5 ;
  wire \add_ln147_reg_1208_reg[23]_i_1_n_6 ;
  wire \add_ln147_reg_1208_reg[23]_i_1_n_7 ;
  wire \add_ln147_reg_1208_reg[23]_i_1_n_8 ;
  wire \add_ln147_reg_1208_reg[23]_i_1_n_9 ;
  wire \add_ln147_reg_1208_reg[7]_i_1_n_10 ;
  wire \add_ln147_reg_1208_reg[7]_i_1_n_11 ;
  wire \add_ln147_reg_1208_reg[7]_i_1_n_12 ;
  wire \add_ln147_reg_1208_reg[7]_i_1_n_5 ;
  wire \add_ln147_reg_1208_reg[7]_i_1_n_6 ;
  wire \add_ln147_reg_1208_reg[7]_i_1_n_7 ;
  wire \add_ln147_reg_1208_reg[7]_i_1_n_8 ;
  wire \add_ln147_reg_1208_reg[7]_i_1_n_9 ;
  wire add_ln149_2_fu_804_p2_carry__0_n_10;
  wire add_ln149_2_fu_804_p2_carry__0_n_11;
  wire add_ln149_2_fu_804_p2_carry__0_n_12;
  wire add_ln149_2_fu_804_p2_carry__0_n_5;
  wire add_ln149_2_fu_804_p2_carry__0_n_6;
  wire add_ln149_2_fu_804_p2_carry__0_n_7;
  wire add_ln149_2_fu_804_p2_carry__0_n_8;
  wire add_ln149_2_fu_804_p2_carry__0_n_9;
  wire add_ln149_2_fu_804_p2_carry__1_n_10;
  wire add_ln149_2_fu_804_p2_carry__1_n_11;
  wire add_ln149_2_fu_804_p2_carry__1_n_12;
  wire add_ln149_2_fu_804_p2_carry__1_n_5;
  wire add_ln149_2_fu_804_p2_carry__1_n_6;
  wire add_ln149_2_fu_804_p2_carry__1_n_7;
  wire add_ln149_2_fu_804_p2_carry__1_n_8;
  wire add_ln149_2_fu_804_p2_carry__1_n_9;
  wire add_ln149_2_fu_804_p2_carry__2_n_11;
  wire add_ln149_2_fu_804_p2_carry_n_10;
  wire add_ln149_2_fu_804_p2_carry_n_11;
  wire add_ln149_2_fu_804_p2_carry_n_12;
  wire add_ln149_2_fu_804_p2_carry_n_5;
  wire add_ln149_2_fu_804_p2_carry_n_6;
  wire add_ln149_2_fu_804_p2_carry_n_7;
  wire add_ln149_2_fu_804_p2_carry_n_8;
  wire add_ln149_2_fu_804_p2_carry_n_9;
  wire add_ln149_3_fu_799_p2_n_100;
  wire add_ln149_3_fu_799_p2_n_101;
  wire add_ln149_3_fu_799_p2_n_102;
  wire add_ln149_3_fu_799_p2_n_103;
  wire add_ln149_3_fu_799_p2_n_104;
  wire add_ln149_3_fu_799_p2_n_105;
  wire add_ln149_3_fu_799_p2_n_106;
  wire add_ln149_3_fu_799_p2_n_107;
  wire add_ln149_3_fu_799_p2_n_108;
  wire add_ln149_3_fu_799_p2_n_109;
  wire add_ln149_3_fu_799_p2_n_110;
  wire add_ln149_3_fu_799_p2_n_91;
  wire add_ln149_3_fu_799_p2_n_92;
  wire add_ln149_3_fu_799_p2_n_93;
  wire add_ln149_3_fu_799_p2_n_94;
  wire add_ln149_3_fu_799_p2_n_95;
  wire add_ln149_3_fu_799_p2_n_96;
  wire add_ln149_3_fu_799_p2_n_97;
  wire add_ln149_3_fu_799_p2_n_98;
  wire add_ln149_3_fu_799_p2_n_99;
  wire [24:0]add_ln149_fu_686_p2;
  wire [24:0]add_ln149_reg_1223;
  wire \add_ln149_reg_1223[15]_i_2_n_5 ;
  wire \add_ln149_reg_1223[15]_i_3_n_5 ;
  wire \add_ln149_reg_1223[15]_i_4_n_5 ;
  wire \add_ln149_reg_1223[15]_i_5_n_5 ;
  wire \add_ln149_reg_1223[15]_i_6_n_5 ;
  wire \add_ln149_reg_1223[15]_i_7_n_5 ;
  wire \add_ln149_reg_1223[15]_i_8_n_5 ;
  wire \add_ln149_reg_1223[15]_i_9_n_5 ;
  wire \add_ln149_reg_1223[23]_i_10_n_5 ;
  wire \add_ln149_reg_1223[23]_i_2_n_5 ;
  wire \add_ln149_reg_1223[23]_i_4_n_5 ;
  wire \add_ln149_reg_1223[23]_i_5_n_5 ;
  wire \add_ln149_reg_1223[23]_i_6_n_5 ;
  wire \add_ln149_reg_1223[23]_i_7_n_5 ;
  wire \add_ln149_reg_1223[23]_i_8_n_5 ;
  wire \add_ln149_reg_1223[23]_i_9_n_5 ;
  wire \add_ln149_reg_1223[7]_i_2_n_5 ;
  wire \add_ln149_reg_1223[7]_i_3_n_5 ;
  wire \add_ln149_reg_1223[7]_i_4_n_5 ;
  wire \add_ln149_reg_1223[7]_i_5_n_5 ;
  wire \add_ln149_reg_1223[7]_i_6_n_5 ;
  wire \add_ln149_reg_1223[7]_i_7_n_5 ;
  wire \add_ln149_reg_1223[7]_i_8_n_5 ;
  wire \add_ln149_reg_1223[7]_i_9_n_5 ;
  wire \add_ln149_reg_1223_reg[15]_i_1_n_10 ;
  wire \add_ln149_reg_1223_reg[15]_i_1_n_11 ;
  wire \add_ln149_reg_1223_reg[15]_i_1_n_12 ;
  wire \add_ln149_reg_1223_reg[15]_i_1_n_5 ;
  wire \add_ln149_reg_1223_reg[15]_i_1_n_6 ;
  wire \add_ln149_reg_1223_reg[15]_i_1_n_7 ;
  wire \add_ln149_reg_1223_reg[15]_i_1_n_8 ;
  wire \add_ln149_reg_1223_reg[15]_i_1_n_9 ;
  wire \add_ln149_reg_1223_reg[23]_i_1_n_10 ;
  wire \add_ln149_reg_1223_reg[23]_i_1_n_11 ;
  wire \add_ln149_reg_1223_reg[23]_i_1_n_12 ;
  wire \add_ln149_reg_1223_reg[23]_i_1_n_5 ;
  wire \add_ln149_reg_1223_reg[23]_i_1_n_6 ;
  wire \add_ln149_reg_1223_reg[23]_i_1_n_7 ;
  wire \add_ln149_reg_1223_reg[23]_i_1_n_8 ;
  wire \add_ln149_reg_1223_reg[23]_i_1_n_9 ;
  wire \add_ln149_reg_1223_reg[7]_i_1_n_10 ;
  wire \add_ln149_reg_1223_reg[7]_i_1_n_11 ;
  wire \add_ln149_reg_1223_reg[7]_i_1_n_12 ;
  wire \add_ln149_reg_1223_reg[7]_i_1_n_5 ;
  wire \add_ln149_reg_1223_reg[7]_i_1_n_6 ;
  wire \add_ln149_reg_1223_reg[7]_i_1_n_7 ;
  wire \add_ln149_reg_1223_reg[7]_i_1_n_8 ;
  wire \add_ln149_reg_1223_reg[7]_i_1_n_9 ;
  wire add_ln151_2_fu_834_p2_carry__0_n_10;
  wire add_ln151_2_fu_834_p2_carry__0_n_11;
  wire add_ln151_2_fu_834_p2_carry__0_n_12;
  wire add_ln151_2_fu_834_p2_carry__0_n_5;
  wire add_ln151_2_fu_834_p2_carry__0_n_6;
  wire add_ln151_2_fu_834_p2_carry__0_n_7;
  wire add_ln151_2_fu_834_p2_carry__0_n_8;
  wire add_ln151_2_fu_834_p2_carry__0_n_9;
  wire add_ln151_2_fu_834_p2_carry__1_n_10;
  wire add_ln151_2_fu_834_p2_carry__1_n_11;
  wire add_ln151_2_fu_834_p2_carry__1_n_12;
  wire add_ln151_2_fu_834_p2_carry__1_n_5;
  wire add_ln151_2_fu_834_p2_carry__1_n_6;
  wire add_ln151_2_fu_834_p2_carry__1_n_7;
  wire add_ln151_2_fu_834_p2_carry__1_n_8;
  wire add_ln151_2_fu_834_p2_carry__1_n_9;
  wire add_ln151_2_fu_834_p2_carry__2_n_11;
  wire add_ln151_2_fu_834_p2_carry_n_10;
  wire add_ln151_2_fu_834_p2_carry_n_11;
  wire add_ln151_2_fu_834_p2_carry_n_12;
  wire add_ln151_2_fu_834_p2_carry_n_5;
  wire add_ln151_2_fu_834_p2_carry_n_6;
  wire add_ln151_2_fu_834_p2_carry_n_7;
  wire add_ln151_2_fu_834_p2_carry_n_8;
  wire add_ln151_2_fu_834_p2_carry_n_9;
  wire add_ln151_3_fu_829_p2_n_100;
  wire add_ln151_3_fu_829_p2_n_101;
  wire add_ln151_3_fu_829_p2_n_102;
  wire add_ln151_3_fu_829_p2_n_103;
  wire add_ln151_3_fu_829_p2_n_104;
  wire add_ln151_3_fu_829_p2_n_105;
  wire add_ln151_3_fu_829_p2_n_106;
  wire add_ln151_3_fu_829_p2_n_107;
  wire add_ln151_3_fu_829_p2_n_108;
  wire add_ln151_3_fu_829_p2_n_109;
  wire add_ln151_3_fu_829_p2_n_110;
  wire add_ln151_3_fu_829_p2_n_91;
  wire add_ln151_3_fu_829_p2_n_92;
  wire add_ln151_3_fu_829_p2_n_93;
  wire add_ln151_3_fu_829_p2_n_94;
  wire add_ln151_3_fu_829_p2_n_95;
  wire add_ln151_3_fu_829_p2_n_96;
  wire add_ln151_3_fu_829_p2_n_97;
  wire add_ln151_3_fu_829_p2_n_98;
  wire add_ln151_3_fu_829_p2_n_99;
  wire [24:0]add_ln151_fu_732_p2;
  wire [24:0]add_ln151_reg_1238;
  wire \add_ln151_reg_1238[15]_i_2_n_5 ;
  wire \add_ln151_reg_1238[15]_i_3_n_5 ;
  wire \add_ln151_reg_1238[15]_i_4_n_5 ;
  wire \add_ln151_reg_1238[15]_i_5_n_5 ;
  wire \add_ln151_reg_1238[15]_i_6_n_5 ;
  wire \add_ln151_reg_1238[15]_i_7_n_5 ;
  wire \add_ln151_reg_1238[15]_i_8_n_5 ;
  wire \add_ln151_reg_1238[15]_i_9_n_5 ;
  wire \add_ln151_reg_1238[23]_i_10_n_5 ;
  wire \add_ln151_reg_1238[23]_i_2_n_5 ;
  wire \add_ln151_reg_1238[23]_i_4_n_5 ;
  wire \add_ln151_reg_1238[23]_i_5_n_5 ;
  wire \add_ln151_reg_1238[23]_i_6_n_5 ;
  wire \add_ln151_reg_1238[23]_i_7_n_5 ;
  wire \add_ln151_reg_1238[23]_i_8_n_5 ;
  wire \add_ln151_reg_1238[23]_i_9_n_5 ;
  wire \add_ln151_reg_1238[7]_i_2_n_5 ;
  wire \add_ln151_reg_1238[7]_i_3_n_5 ;
  wire \add_ln151_reg_1238[7]_i_4_n_5 ;
  wire \add_ln151_reg_1238[7]_i_5_n_5 ;
  wire \add_ln151_reg_1238[7]_i_6_n_5 ;
  wire \add_ln151_reg_1238[7]_i_7_n_5 ;
  wire \add_ln151_reg_1238[7]_i_8_n_5 ;
  wire \add_ln151_reg_1238[7]_i_9_n_5 ;
  wire \add_ln151_reg_1238_reg[15]_i_1_n_10 ;
  wire \add_ln151_reg_1238_reg[15]_i_1_n_11 ;
  wire \add_ln151_reg_1238_reg[15]_i_1_n_12 ;
  wire \add_ln151_reg_1238_reg[15]_i_1_n_5 ;
  wire \add_ln151_reg_1238_reg[15]_i_1_n_6 ;
  wire \add_ln151_reg_1238_reg[15]_i_1_n_7 ;
  wire \add_ln151_reg_1238_reg[15]_i_1_n_8 ;
  wire \add_ln151_reg_1238_reg[15]_i_1_n_9 ;
  wire \add_ln151_reg_1238_reg[23]_i_1_n_10 ;
  wire \add_ln151_reg_1238_reg[23]_i_1_n_11 ;
  wire \add_ln151_reg_1238_reg[23]_i_1_n_12 ;
  wire \add_ln151_reg_1238_reg[23]_i_1_n_5 ;
  wire \add_ln151_reg_1238_reg[23]_i_1_n_6 ;
  wire \add_ln151_reg_1238_reg[23]_i_1_n_7 ;
  wire \add_ln151_reg_1238_reg[23]_i_1_n_8 ;
  wire \add_ln151_reg_1238_reg[23]_i_1_n_9 ;
  wire \add_ln151_reg_1238_reg[7]_i_1_n_10 ;
  wire \add_ln151_reg_1238_reg[7]_i_1_n_11 ;
  wire \add_ln151_reg_1238_reg[7]_i_1_n_12 ;
  wire \add_ln151_reg_1238_reg[7]_i_1_n_5 ;
  wire \add_ln151_reg_1238_reg[7]_i_1_n_6 ;
  wire \add_ln151_reg_1238_reg[7]_i_1_n_7 ;
  wire \add_ln151_reg_1238_reg[7]_i_1_n_8 ;
  wire \add_ln151_reg_1238_reg[7]_i_1_n_9 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire [12:0]ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1;
  wire ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_5;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cmp17_not_reg_629;
  wire cmp20_not_reg_634;
  wire empty_n;
  wire [0:0]empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg;
  wire icmp_ln104_1_fu_397_p2;
  wire icmp_ln104_1_fu_397_p2_carry_n_10;
  wire icmp_ln104_1_fu_397_p2_carry_n_11;
  wire icmp_ln104_1_fu_397_p2_carry_n_12;
  wire icmp_ln104_1_fu_397_p2_carry_n_6;
  wire icmp_ln104_1_fu_397_p2_carry_n_7;
  wire icmp_ln104_1_fu_397_p2_carry_n_8;
  wire icmp_ln104_1_fu_397_p2_carry_n_9;
  wire icmp_ln104_fu_391_p2;
  wire icmp_ln104_fu_391_p2_carry_n_10;
  wire icmp_ln104_fu_391_p2_carry_n_11;
  wire icmp_ln104_fu_391_p2_carry_n_12;
  wire icmp_ln104_fu_391_p2_carry_n_6;
  wire icmp_ln104_fu_391_p2_carry_n_7;
  wire icmp_ln104_fu_391_p2_carry_n_8;
  wire icmp_ln104_fu_391_p2_carry_n_9;
  wire [3:0]icmp_ln153_1_fu_856_p2_carry_0;
  wire [3:0]icmp_ln153_1_fu_856_p2_carry_1;
  wire icmp_ln153_1_fu_856_p2_carry_i_10_n_5;
  wire icmp_ln153_1_fu_856_p2_carry_i_11_n_5;
  wire icmp_ln153_1_fu_856_p2_carry_i_12_n_5;
  wire icmp_ln153_1_fu_856_p2_carry_i_13_n_5;
  wire icmp_ln153_1_fu_856_p2_carry_i_14_n_5;
  wire icmp_ln153_1_fu_856_p2_carry_i_2_n_5;
  wire icmp_ln153_1_fu_856_p2_carry_i_3_n_5;
  wire icmp_ln153_1_fu_856_p2_carry_i_4_n_5;
  wire icmp_ln153_1_fu_856_p2_carry_i_5_n_5;
  wire icmp_ln153_1_fu_856_p2_carry_i_6_n_5;
  wire icmp_ln153_1_fu_856_p2_carry_i_7_n_5;
  wire icmp_ln153_1_fu_856_p2_carry_i_9_n_5;
  wire icmp_ln153_1_fu_856_p2_carry_n_10;
  wire icmp_ln153_1_fu_856_p2_carry_n_11;
  wire icmp_ln153_1_fu_856_p2_carry_n_12;
  wire icmp_ln153_1_fu_856_p2_carry_n_6;
  wire icmp_ln153_1_fu_856_p2_carry_n_7;
  wire icmp_ln153_1_fu_856_p2_carry_n_8;
  wire icmp_ln153_1_fu_856_p2_carry_n_9;
  wire [3:0]icmp_ln153_fu_850_p2_carry_0;
  wire [3:0]icmp_ln153_fu_850_p2_carry_1;
  wire icmp_ln153_fu_850_p2_carry_i_10_n_5;
  wire icmp_ln153_fu_850_p2_carry_i_11_n_5;
  wire icmp_ln153_fu_850_p2_carry_i_12_n_5;
  wire icmp_ln153_fu_850_p2_carry_i_2_n_5;
  wire icmp_ln153_fu_850_p2_carry_i_3_n_5;
  wire icmp_ln153_fu_850_p2_carry_i_4_n_5;
  wire icmp_ln153_fu_850_p2_carry_i_5_n_5;
  wire icmp_ln153_fu_850_p2_carry_i_7_n_5;
  wire icmp_ln153_fu_850_p2_carry_i_8_n_5;
  wire icmp_ln153_fu_850_p2_carry_i_9_n_5;
  wire icmp_ln153_fu_850_p2_carry_n_10;
  wire icmp_ln153_fu_850_p2_carry_n_11;
  wire icmp_ln153_fu_850_p2_carry_n_12;
  wire icmp_ln153_fu_850_p2_carry_n_7;
  wire icmp_ln153_fu_850_p2_carry_n_8;
  wire icmp_ln153_fu_850_p2_carry_n_9;
  wire icmp_ln154_1_fu_894_p2_carry_i_10_n_5;
  wire icmp_ln154_1_fu_894_p2_carry_i_11_n_5;
  wire icmp_ln154_1_fu_894_p2_carry_i_12_n_5;
  wire icmp_ln154_1_fu_894_p2_carry_i_13_n_5;
  wire icmp_ln154_1_fu_894_p2_carry_i_14_n_5;
  wire icmp_ln154_1_fu_894_p2_carry_i_2_n_5;
  wire icmp_ln154_1_fu_894_p2_carry_i_3_n_5;
  wire icmp_ln154_1_fu_894_p2_carry_i_4_n_5;
  wire icmp_ln154_1_fu_894_p2_carry_i_5_n_5;
  wire icmp_ln154_1_fu_894_p2_carry_i_6_n_5;
  wire icmp_ln154_1_fu_894_p2_carry_i_7_n_5;
  wire icmp_ln154_1_fu_894_p2_carry_i_9_n_5;
  wire icmp_ln154_1_fu_894_p2_carry_n_10;
  wire icmp_ln154_1_fu_894_p2_carry_n_11;
  wire icmp_ln154_1_fu_894_p2_carry_n_12;
  wire icmp_ln154_1_fu_894_p2_carry_n_6;
  wire icmp_ln154_1_fu_894_p2_carry_n_7;
  wire icmp_ln154_1_fu_894_p2_carry_n_8;
  wire icmp_ln154_1_fu_894_p2_carry_n_9;
  wire icmp_ln154_fu_888_p2_carry_i_10_n_5;
  wire icmp_ln154_fu_888_p2_carry_i_11_n_5;
  wire icmp_ln154_fu_888_p2_carry_i_12_n_5;
  wire icmp_ln154_fu_888_p2_carry_i_2_n_5;
  wire icmp_ln154_fu_888_p2_carry_i_3_n_5;
  wire icmp_ln154_fu_888_p2_carry_i_4_n_5;
  wire icmp_ln154_fu_888_p2_carry_i_5_n_5;
  wire icmp_ln154_fu_888_p2_carry_i_7_n_5;
  wire icmp_ln154_fu_888_p2_carry_i_8_n_5;
  wire icmp_ln154_fu_888_p2_carry_i_9_n_5;
  wire icmp_ln154_fu_888_p2_carry_n_10;
  wire icmp_ln154_fu_888_p2_carry_n_11;
  wire icmp_ln154_fu_888_p2_carry_n_12;
  wire icmp_ln154_fu_888_p2_carry_n_6;
  wire icmp_ln154_fu_888_p2_carry_n_7;
  wire icmp_ln154_fu_888_p2_carry_n_8;
  wire icmp_ln154_fu_888_p2_carry_n_9;
  wire icmp_ln155_1_fu_916_p2_carry_i_10_n_5;
  wire icmp_ln155_1_fu_916_p2_carry_i_11_n_5;
  wire icmp_ln155_1_fu_916_p2_carry_i_12_n_5;
  wire icmp_ln155_1_fu_916_p2_carry_i_13_n_5;
  wire icmp_ln155_1_fu_916_p2_carry_i_14_n_5;
  wire icmp_ln155_1_fu_916_p2_carry_i_2_n_5;
  wire icmp_ln155_1_fu_916_p2_carry_i_3_n_5;
  wire icmp_ln155_1_fu_916_p2_carry_i_4_n_5;
  wire icmp_ln155_1_fu_916_p2_carry_i_5_n_5;
  wire icmp_ln155_1_fu_916_p2_carry_i_6_n_5;
  wire icmp_ln155_1_fu_916_p2_carry_i_7_n_5;
  wire icmp_ln155_1_fu_916_p2_carry_i_9_n_5;
  wire icmp_ln155_1_fu_916_p2_carry_n_10;
  wire icmp_ln155_1_fu_916_p2_carry_n_11;
  wire icmp_ln155_1_fu_916_p2_carry_n_12;
  wire icmp_ln155_1_fu_916_p2_carry_n_6;
  wire icmp_ln155_1_fu_916_p2_carry_n_7;
  wire icmp_ln155_1_fu_916_p2_carry_n_8;
  wire icmp_ln155_1_fu_916_p2_carry_n_9;
  wire icmp_ln155_fu_910_p2_carry_i_10_n_5;
  wire icmp_ln155_fu_910_p2_carry_i_11_n_5;
  wire icmp_ln155_fu_910_p2_carry_i_12_n_5;
  wire icmp_ln155_fu_910_p2_carry_i_2_n_5;
  wire icmp_ln155_fu_910_p2_carry_i_3_n_5;
  wire icmp_ln155_fu_910_p2_carry_i_4_n_5;
  wire icmp_ln155_fu_910_p2_carry_i_5_n_5;
  wire icmp_ln155_fu_910_p2_carry_i_7_n_5;
  wire icmp_ln155_fu_910_p2_carry_i_8_n_5;
  wire icmp_ln155_fu_910_p2_carry_i_9_n_5;
  wire icmp_ln155_fu_910_p2_carry_n_10;
  wire icmp_ln155_fu_910_p2_carry_n_11;
  wire icmp_ln155_fu_910_p2_carry_n_12;
  wire icmp_ln155_fu_910_p2_carry_n_6;
  wire icmp_ln155_fu_910_p2_carry_n_7;
  wire icmp_ln155_fu_910_p2_carry_n_8;
  wire icmp_ln155_fu_910_p2_carry_n_9;
  wire [23:0]in;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire mOutPtr17_out_0;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_10;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_100;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_101;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_102;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_103;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_104;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_105;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_106;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_107;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_108;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_109;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_11;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_110;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_111;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_112;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_113;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_114;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_12;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_13;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_14;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_15;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_16;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_17;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_18;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_19;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_20;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_21;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_22;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_23;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_24;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_25;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_26;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_27;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_28;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_29;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_30;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_31;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_32;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_33;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_34;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_35;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_36;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_37;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_38;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_39;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_40;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_41;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_42;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_43;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_44;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_45;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_46;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_47;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_48;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_49;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_5;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_50;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_51;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_52;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_53;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_54;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_55;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_56;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_57;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_58;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_59;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_6;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_60;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_61;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_62;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_63;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_64;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_65;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_66;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_67;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_68;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_69;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_7;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_70;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_71;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_72;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_73;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_74;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_75;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_76;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_77;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_79;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_8;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_88;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_89;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_9;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_90;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_91;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_92;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_93;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_94;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_95;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_96;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_97;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_98;
  wire mac_muladd_8ns_16s_22s_25_4_1_U159_n_99;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_10;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_100;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_101;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_102;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_103;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_104;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_105;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_106;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_107;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_108;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_109;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_11;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_110;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_111;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_112;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_113;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_114;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_12;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_13;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_14;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_15;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_16;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_17;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_18;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_19;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_20;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_21;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_22;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_23;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_24;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_25;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_26;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_27;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_28;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_29;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_30;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_31;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_32;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_33;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_34;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_35;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_36;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_37;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_38;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_39;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_40;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_41;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_42;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_43;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_44;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_45;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_46;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_47;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_48;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_49;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_5;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_50;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_51;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_52;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_53;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_54;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_55;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_56;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_57;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_58;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_59;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_6;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_60;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_61;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_62;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_63;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_64;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_65;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_66;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_67;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_68;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_69;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_7;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_70;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_71;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_72;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_73;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_74;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_75;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_76;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_77;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_79;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_8;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_88;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_89;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_9;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_90;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_91;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_92;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_93;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_94;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_95;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_96;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_97;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_98;
  wire mac_muladd_8ns_16s_22s_25_4_1_U160_n_99;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_10;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_100;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_101;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_102;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_103;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_104;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_105;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_106;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_107;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_108;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_109;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_11;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_110;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_111;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_112;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_113;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_114;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_115;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_12;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_13;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_14;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_15;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_16;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_17;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_18;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_19;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_20;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_21;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_22;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_23;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_24;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_25;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_26;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_27;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_28;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_29;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_30;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_31;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_32;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_33;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_34;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_35;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_36;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_37;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_38;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_39;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_40;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_41;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_42;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_43;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_44;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_45;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_46;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_47;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_48;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_49;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_5;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_50;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_51;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_52;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_53;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_54;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_55;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_56;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_57;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_58;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_59;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_6;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_60;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_61;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_62;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_63;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_64;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_65;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_66;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_67;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_68;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_69;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_7;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_70;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_71;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_72;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_73;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_74;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_75;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_76;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_78;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_8;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_80;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_89;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_9;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_90;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_91;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_92;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_93;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_94;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_95;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_96;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_97;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_98;
  wire mac_muladd_8ns_16s_22s_25_4_1_U161_n_99;
  wire mul_16s_8ns_24_1_1_U153_n_10;
  wire mul_16s_8ns_24_1_1_U153_n_11;
  wire mul_16s_8ns_24_1_1_U153_n_12;
  wire mul_16s_8ns_24_1_1_U153_n_13;
  wire mul_16s_8ns_24_1_1_U153_n_14;
  wire mul_16s_8ns_24_1_1_U153_n_15;
  wire mul_16s_8ns_24_1_1_U153_n_16;
  wire mul_16s_8ns_24_1_1_U153_n_17;
  wire mul_16s_8ns_24_1_1_U153_n_18;
  wire mul_16s_8ns_24_1_1_U153_n_19;
  wire mul_16s_8ns_24_1_1_U153_n_20;
  wire mul_16s_8ns_24_1_1_U153_n_21;
  wire mul_16s_8ns_24_1_1_U153_n_22;
  wire mul_16s_8ns_24_1_1_U153_n_23;
  wire mul_16s_8ns_24_1_1_U153_n_24;
  wire mul_16s_8ns_24_1_1_U153_n_25;
  wire mul_16s_8ns_24_1_1_U153_n_26;
  wire mul_16s_8ns_24_1_1_U153_n_27;
  wire mul_16s_8ns_24_1_1_U153_n_28;
  wire mul_16s_8ns_24_1_1_U153_n_5;
  wire mul_16s_8ns_24_1_1_U153_n_6;
  wire mul_16s_8ns_24_1_1_U153_n_7;
  wire mul_16s_8ns_24_1_1_U153_n_8;
  wire mul_16s_8ns_24_1_1_U153_n_9;
  wire mul_16s_8ns_24_1_1_U154_n_10;
  wire mul_16s_8ns_24_1_1_U154_n_11;
  wire mul_16s_8ns_24_1_1_U154_n_12;
  wire mul_16s_8ns_24_1_1_U154_n_13;
  wire mul_16s_8ns_24_1_1_U154_n_14;
  wire mul_16s_8ns_24_1_1_U154_n_15;
  wire mul_16s_8ns_24_1_1_U154_n_16;
  wire mul_16s_8ns_24_1_1_U154_n_17;
  wire mul_16s_8ns_24_1_1_U154_n_18;
  wire mul_16s_8ns_24_1_1_U154_n_19;
  wire mul_16s_8ns_24_1_1_U154_n_20;
  wire mul_16s_8ns_24_1_1_U154_n_21;
  wire mul_16s_8ns_24_1_1_U154_n_22;
  wire mul_16s_8ns_24_1_1_U154_n_23;
  wire mul_16s_8ns_24_1_1_U154_n_24;
  wire mul_16s_8ns_24_1_1_U154_n_25;
  wire mul_16s_8ns_24_1_1_U154_n_26;
  wire mul_16s_8ns_24_1_1_U154_n_27;
  wire mul_16s_8ns_24_1_1_U154_n_28;
  wire mul_16s_8ns_24_1_1_U154_n_29;
  wire mul_16s_8ns_24_1_1_U154_n_5;
  wire mul_16s_8ns_24_1_1_U154_n_6;
  wire mul_16s_8ns_24_1_1_U154_n_7;
  wire mul_16s_8ns_24_1_1_U154_n_8;
  wire mul_16s_8ns_24_1_1_U154_n_9;
  wire mul_16s_8ns_24_1_1_U155_n_10;
  wire mul_16s_8ns_24_1_1_U155_n_11;
  wire mul_16s_8ns_24_1_1_U155_n_12;
  wire mul_16s_8ns_24_1_1_U155_n_13;
  wire mul_16s_8ns_24_1_1_U155_n_14;
  wire mul_16s_8ns_24_1_1_U155_n_15;
  wire mul_16s_8ns_24_1_1_U155_n_16;
  wire mul_16s_8ns_24_1_1_U155_n_17;
  wire mul_16s_8ns_24_1_1_U155_n_18;
  wire mul_16s_8ns_24_1_1_U155_n_19;
  wire mul_16s_8ns_24_1_1_U155_n_20;
  wire mul_16s_8ns_24_1_1_U155_n_21;
  wire mul_16s_8ns_24_1_1_U155_n_22;
  wire mul_16s_8ns_24_1_1_U155_n_23;
  wire mul_16s_8ns_24_1_1_U155_n_24;
  wire mul_16s_8ns_24_1_1_U155_n_25;
  wire mul_16s_8ns_24_1_1_U155_n_26;
  wire mul_16s_8ns_24_1_1_U155_n_27;
  wire mul_16s_8ns_24_1_1_U155_n_28;
  wire mul_16s_8ns_24_1_1_U155_n_5;
  wire mul_16s_8ns_24_1_1_U155_n_6;
  wire mul_16s_8ns_24_1_1_U155_n_7;
  wire mul_16s_8ns_24_1_1_U155_n_8;
  wire mul_16s_8ns_24_1_1_U155_n_9;
  wire mul_16s_8ns_24_1_1_U156_n_10;
  wire mul_16s_8ns_24_1_1_U156_n_11;
  wire mul_16s_8ns_24_1_1_U156_n_12;
  wire mul_16s_8ns_24_1_1_U156_n_13;
  wire mul_16s_8ns_24_1_1_U156_n_14;
  wire mul_16s_8ns_24_1_1_U156_n_15;
  wire mul_16s_8ns_24_1_1_U156_n_16;
  wire mul_16s_8ns_24_1_1_U156_n_17;
  wire mul_16s_8ns_24_1_1_U156_n_18;
  wire mul_16s_8ns_24_1_1_U156_n_19;
  wire mul_16s_8ns_24_1_1_U156_n_20;
  wire mul_16s_8ns_24_1_1_U156_n_21;
  wire mul_16s_8ns_24_1_1_U156_n_22;
  wire mul_16s_8ns_24_1_1_U156_n_23;
  wire mul_16s_8ns_24_1_1_U156_n_24;
  wire mul_16s_8ns_24_1_1_U156_n_25;
  wire mul_16s_8ns_24_1_1_U156_n_26;
  wire mul_16s_8ns_24_1_1_U156_n_27;
  wire mul_16s_8ns_24_1_1_U156_n_28;
  wire mul_16s_8ns_24_1_1_U156_n_29;
  wire mul_16s_8ns_24_1_1_U156_n_5;
  wire mul_16s_8ns_24_1_1_U156_n_6;
  wire mul_16s_8ns_24_1_1_U156_n_7;
  wire mul_16s_8ns_24_1_1_U156_n_8;
  wire mul_16s_8ns_24_1_1_U156_n_9;
  wire mul_16s_8ns_24_1_1_U157_n_10;
  wire mul_16s_8ns_24_1_1_U157_n_11;
  wire mul_16s_8ns_24_1_1_U157_n_12;
  wire mul_16s_8ns_24_1_1_U157_n_13;
  wire mul_16s_8ns_24_1_1_U157_n_14;
  wire mul_16s_8ns_24_1_1_U157_n_15;
  wire mul_16s_8ns_24_1_1_U157_n_16;
  wire mul_16s_8ns_24_1_1_U157_n_17;
  wire mul_16s_8ns_24_1_1_U157_n_18;
  wire mul_16s_8ns_24_1_1_U157_n_19;
  wire mul_16s_8ns_24_1_1_U157_n_20;
  wire mul_16s_8ns_24_1_1_U157_n_21;
  wire mul_16s_8ns_24_1_1_U157_n_22;
  wire mul_16s_8ns_24_1_1_U157_n_23;
  wire mul_16s_8ns_24_1_1_U157_n_24;
  wire mul_16s_8ns_24_1_1_U157_n_25;
  wire mul_16s_8ns_24_1_1_U157_n_26;
  wire mul_16s_8ns_24_1_1_U157_n_27;
  wire mul_16s_8ns_24_1_1_U157_n_28;
  wire mul_16s_8ns_24_1_1_U157_n_5;
  wire mul_16s_8ns_24_1_1_U157_n_6;
  wire mul_16s_8ns_24_1_1_U157_n_7;
  wire mul_16s_8ns_24_1_1_U157_n_8;
  wire mul_16s_8ns_24_1_1_U157_n_9;
  wire mul_16s_8ns_24_1_1_U158_n_10;
  wire mul_16s_8ns_24_1_1_U158_n_11;
  wire mul_16s_8ns_24_1_1_U158_n_12;
  wire mul_16s_8ns_24_1_1_U158_n_13;
  wire mul_16s_8ns_24_1_1_U158_n_14;
  wire mul_16s_8ns_24_1_1_U158_n_15;
  wire mul_16s_8ns_24_1_1_U158_n_16;
  wire mul_16s_8ns_24_1_1_U158_n_17;
  wire mul_16s_8ns_24_1_1_U158_n_18;
  wire mul_16s_8ns_24_1_1_U158_n_19;
  wire mul_16s_8ns_24_1_1_U158_n_20;
  wire mul_16s_8ns_24_1_1_U158_n_21;
  wire mul_16s_8ns_24_1_1_U158_n_22;
  wire mul_16s_8ns_24_1_1_U158_n_23;
  wire mul_16s_8ns_24_1_1_U158_n_24;
  wire mul_16s_8ns_24_1_1_U158_n_25;
  wire mul_16s_8ns_24_1_1_U158_n_26;
  wire mul_16s_8ns_24_1_1_U158_n_27;
  wire mul_16s_8ns_24_1_1_U158_n_28;
  wire mul_16s_8ns_24_1_1_U158_n_29;
  wire mul_16s_8ns_24_1_1_U158_n_5;
  wire mul_16s_8ns_24_1_1_U158_n_6;
  wire mul_16s_8ns_24_1_1_U158_n_7;
  wire mul_16s_8ns_24_1_1_U158_n_8;
  wire mul_16s_8ns_24_1_1_U158_n_9;
  wire or_ln105_2_reg_1153;
  wire [14:0]\or_ln105_2_reg_1153[0]_i_2 ;
  wire [0:0]\or_ln105_2_reg_1153[0]_i_2_0 ;
  wire or_ln105_2_reg_1153_pp0_iter1_reg;
  wire or_ln105_2_reg_1153_pp0_iter2_reg;
  wire \or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ;
  wire \or_ln105_2_reg_1153_reg[0]_0 ;
  wire [15:0]\or_ln105_2_reg_1153_reg[0]_1 ;
  wire [23:0]out;
  wire [0:0]p_0_in;
  wire [7:0]p_0_in0_in;
  wire [7:0]p_0_in1_in;
  wire p_1_in;
  wire push;
  wire push_1;
  wire [7:0]select_ln153_1_fu_880_p3;
  wire [7:0]select_ln154_1_fu_956_p3;
  wire [7:0]select_ln155_1_fu_940_p3;
  wire stream_csc_empty_n;
  wire stream_csc_full_n;
  wire stream_in_hresampled_empty_n;
  wire trunc_ln147_reg_1213_reg_n_100;
  wire trunc_ln147_reg_1213_reg_n_101;
  wire trunc_ln147_reg_1213_reg_n_102;
  wire trunc_ln147_reg_1213_reg_n_103;
  wire trunc_ln147_reg_1213_reg_n_104;
  wire trunc_ln147_reg_1213_reg_n_105;
  wire trunc_ln147_reg_1213_reg_n_106;
  wire trunc_ln147_reg_1213_reg_n_107;
  wire trunc_ln147_reg_1213_reg_n_108;
  wire trunc_ln147_reg_1213_reg_n_109;
  wire trunc_ln147_reg_1213_reg_n_110;
  wire trunc_ln147_reg_1213_reg_n_91;
  wire trunc_ln147_reg_1213_reg_n_92;
  wire trunc_ln147_reg_1213_reg_n_93;
  wire trunc_ln147_reg_1213_reg_n_94;
  wire trunc_ln147_reg_1213_reg_n_95;
  wire trunc_ln147_reg_1213_reg_n_96;
  wire trunc_ln147_reg_1213_reg_n_97;
  wire trunc_ln147_reg_1213_reg_n_98;
  wire trunc_ln147_reg_1213_reg_n_99;
  wire trunc_ln149_reg_1228_reg_n_100;
  wire trunc_ln149_reg_1228_reg_n_101;
  wire trunc_ln149_reg_1228_reg_n_102;
  wire trunc_ln149_reg_1228_reg_n_103;
  wire trunc_ln149_reg_1228_reg_n_104;
  wire trunc_ln149_reg_1228_reg_n_105;
  wire trunc_ln149_reg_1228_reg_n_106;
  wire trunc_ln149_reg_1228_reg_n_107;
  wire trunc_ln149_reg_1228_reg_n_108;
  wire trunc_ln149_reg_1228_reg_n_109;
  wire trunc_ln149_reg_1228_reg_n_110;
  wire trunc_ln149_reg_1228_reg_n_91;
  wire trunc_ln149_reg_1228_reg_n_92;
  wire trunc_ln149_reg_1228_reg_n_93;
  wire trunc_ln149_reg_1228_reg_n_94;
  wire trunc_ln149_reg_1228_reg_n_95;
  wire trunc_ln149_reg_1228_reg_n_96;
  wire trunc_ln149_reg_1228_reg_n_97;
  wire trunc_ln149_reg_1228_reg_n_98;
  wire trunc_ln149_reg_1228_reg_n_99;
  wire trunc_ln151_reg_1243_reg_n_100;
  wire trunc_ln151_reg_1243_reg_n_101;
  wire trunc_ln151_reg_1243_reg_n_102;
  wire trunc_ln151_reg_1243_reg_n_103;
  wire trunc_ln151_reg_1243_reg_n_104;
  wire trunc_ln151_reg_1243_reg_n_105;
  wire trunc_ln151_reg_1243_reg_n_106;
  wire trunc_ln151_reg_1243_reg_n_107;
  wire trunc_ln151_reg_1243_reg_n_108;
  wire trunc_ln151_reg_1243_reg_n_109;
  wire trunc_ln151_reg_1243_reg_n_110;
  wire trunc_ln151_reg_1243_reg_n_91;
  wire trunc_ln151_reg_1243_reg_n_92;
  wire trunc_ln151_reg_1243_reg_n_93;
  wire trunc_ln151_reg_1243_reg_n_94;
  wire trunc_ln151_reg_1243_reg_n_95;
  wire trunc_ln151_reg_1243_reg_n_96;
  wire trunc_ln151_reg_1243_reg_n_97;
  wire trunc_ln151_reg_1243_reg_n_98;
  wire trunc_ln151_reg_1243_reg_n_99;
  wire v_hcresampler_core_U0_stream_csc_read;
  wire [12:0]x_5_fu_439_p2;
  wire x_5_fu_439_p2_carry__0_n_10;
  wire x_5_fu_439_p2_carry__0_n_11;
  wire x_5_fu_439_p2_carry__0_n_12;
  wire x_5_fu_439_p2_carry_n_10;
  wire x_5_fu_439_p2_carry_n_11;
  wire x_5_fu_439_p2_carry_n_12;
  wire x_5_fu_439_p2_carry_n_5;
  wire x_5_fu_439_p2_carry_n_6;
  wire x_5_fu_439_p2_carry_n_7;
  wire x_5_fu_439_p2_carry_n_8;
  wire x_5_fu_439_p2_carry_n_9;
  wire [12:0]x_fu_140_reg;
  wire [1:0]\x_fu_140_reg[9]_0 ;
  wire [7:0]NLW_add_ln147_2_fu_774_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln147_2_fu_774_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_add_ln147_2_fu_774_p2_carry__2_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln147_2_fu_774_p2_carry__2_O_UNCONNECTED;
  wire NLW_add_ln147_3_fu_769_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln147_3_fu_769_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln147_3_fu_769_p2_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln147_3_fu_769_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln147_3_fu_769_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln147_3_fu_769_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln147_3_fu_769_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln147_3_fu_769_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln147_3_fu_769_p2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_add_ln147_3_fu_769_p2_P_UNCONNECTED;
  wire [47:0]NLW_add_ln147_3_fu_769_p2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_add_ln147_3_fu_769_p2_XOROUT_UNCONNECTED;
  wire [7:0]\NLW_add_ln147_reg_1208_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_add_ln147_reg_1208_reg[24]_i_1_O_UNCONNECTED ;
  wire [7:0]NLW_add_ln149_2_fu_804_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln149_2_fu_804_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_add_ln149_2_fu_804_p2_carry__2_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln149_2_fu_804_p2_carry__2_O_UNCONNECTED;
  wire NLW_add_ln149_3_fu_799_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln149_3_fu_799_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln149_3_fu_799_p2_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln149_3_fu_799_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln149_3_fu_799_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln149_3_fu_799_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln149_3_fu_799_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln149_3_fu_799_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln149_3_fu_799_p2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_add_ln149_3_fu_799_p2_P_UNCONNECTED;
  wire [47:0]NLW_add_ln149_3_fu_799_p2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_add_ln149_3_fu_799_p2_XOROUT_UNCONNECTED;
  wire [7:0]\NLW_add_ln149_reg_1223_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_add_ln149_reg_1223_reg[24]_i_1_O_UNCONNECTED ;
  wire [7:0]NLW_add_ln151_2_fu_834_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln151_2_fu_834_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_add_ln151_2_fu_834_p2_carry__2_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln151_2_fu_834_p2_carry__2_O_UNCONNECTED;
  wire NLW_add_ln151_3_fu_829_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln151_3_fu_829_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln151_3_fu_829_p2_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln151_3_fu_829_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln151_3_fu_829_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln151_3_fu_829_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln151_3_fu_829_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln151_3_fu_829_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln151_3_fu_829_p2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_add_ln151_3_fu_829_p2_P_UNCONNECTED;
  wire [47:0]NLW_add_ln151_3_fu_829_p2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_add_ln151_3_fu_829_p2_XOROUT_UNCONNECTED;
  wire [7:0]\NLW_add_ln151_reg_1238_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_add_ln151_reg_1238_reg[24]_i_1_O_UNCONNECTED ;
  wire [7:0]NLW_icmp_ln104_1_fu_397_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln104_fu_391_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_icmp_ln153_1_fu_856_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln153_1_fu_856_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_icmp_ln153_fu_850_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln153_fu_850_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_icmp_ln154_1_fu_894_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln154_1_fu_894_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_icmp_ln154_fu_888_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln154_fu_888_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_icmp_ln155_1_fu_916_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln155_1_fu_916_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_icmp_ln155_fu_910_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln155_fu_910_p2_carry_O_UNCONNECTED;
  wire NLW_trunc_ln147_reg_1213_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_trunc_ln147_reg_1213_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_trunc_ln147_reg_1213_reg_OVERFLOW_UNCONNECTED;
  wire NLW_trunc_ln147_reg_1213_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_trunc_ln147_reg_1213_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_trunc_ln147_reg_1213_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_trunc_ln147_reg_1213_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_trunc_ln147_reg_1213_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_trunc_ln147_reg_1213_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_trunc_ln147_reg_1213_reg_P_UNCONNECTED;
  wire [47:0]NLW_trunc_ln147_reg_1213_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_trunc_ln147_reg_1213_reg_XOROUT_UNCONNECTED;
  wire NLW_trunc_ln149_reg_1228_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_trunc_ln149_reg_1228_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_trunc_ln149_reg_1228_reg_OVERFLOW_UNCONNECTED;
  wire NLW_trunc_ln149_reg_1228_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_trunc_ln149_reg_1228_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_trunc_ln149_reg_1228_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_trunc_ln149_reg_1228_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_trunc_ln149_reg_1228_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_trunc_ln149_reg_1228_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_trunc_ln149_reg_1228_reg_P_UNCONNECTED;
  wire [47:0]NLW_trunc_ln149_reg_1228_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_trunc_ln149_reg_1228_reg_XOROUT_UNCONNECTED;
  wire NLW_trunc_ln151_reg_1243_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_trunc_ln151_reg_1243_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_trunc_ln151_reg_1243_reg_OVERFLOW_UNCONNECTED;
  wire NLW_trunc_ln151_reg_1243_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_trunc_ln151_reg_1243_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_trunc_ln151_reg_1243_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_trunc_ln151_reg_1243_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_trunc_ln151_reg_1243_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_trunc_ln151_reg_1243_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_trunc_ln151_reg_1243_reg_P_UNCONNECTED;
  wire [47:0]NLW_trunc_ln151_reg_1243_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_trunc_ln151_reg_1243_reg_XOROUT_UNCONNECTED;
  wire [7:3]NLW_x_5_fu_439_p2_carry__0_CO_UNCONNECTED;
  wire [7:4]NLW_x_5_fu_439_p2_carry__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB0000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__2 
       (.I0(stream_in_hresampled_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(stream_csc_full_n),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(Q[2]),
        .O(push));
  CARRY8 add_ln147_2_fu_774_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln147_2_fu_774_p2_carry_n_5,add_ln147_2_fu_774_p2_carry_n_6,add_ln147_2_fu_774_p2_carry_n_7,add_ln147_2_fu_774_p2_carry_n_8,add_ln147_2_fu_774_p2_carry_n_9,add_ln147_2_fu_774_p2_carry_n_10,add_ln147_2_fu_774_p2_carry_n_11,add_ln147_2_fu_774_p2_carry_n_12}),
        .DI({mac_muladd_8ns_16s_22s_25_4_1_U159_n_21,mac_muladd_8ns_16s_22s_25_4_1_U159_n_22,mac_muladd_8ns_16s_22s_25_4_1_U159_n_23,mac_muladd_8ns_16s_22s_25_4_1_U159_n_24,mac_muladd_8ns_16s_22s_25_4_1_U159_n_25,mac_muladd_8ns_16s_22s_25_4_1_U159_n_26,mac_muladd_8ns_16s_22s_25_4_1_U159_n_27,mac_muladd_8ns_16s_22s_25_4_1_U159_n_28}),
        .O(NLW_add_ln147_2_fu_774_p2_carry_O_UNCONNECTED[7:0]),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U159_n_88,mac_muladd_8ns_16s_22s_25_4_1_U159_n_89,mac_muladd_8ns_16s_22s_25_4_1_U159_n_90,mac_muladd_8ns_16s_22s_25_4_1_U159_n_91,mac_muladd_8ns_16s_22s_25_4_1_U159_n_92,mac_muladd_8ns_16s_22s_25_4_1_U159_n_93,mac_muladd_8ns_16s_22s_25_4_1_U159_n_94,mac_muladd_8ns_16s_22s_25_4_1_U159_n_95}));
  CARRY8 add_ln147_2_fu_774_p2_carry__0
       (.CI(add_ln147_2_fu_774_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({add_ln147_2_fu_774_p2_carry__0_n_5,add_ln147_2_fu_774_p2_carry__0_n_6,add_ln147_2_fu_774_p2_carry__0_n_7,add_ln147_2_fu_774_p2_carry__0_n_8,add_ln147_2_fu_774_p2_carry__0_n_9,add_ln147_2_fu_774_p2_carry__0_n_10,add_ln147_2_fu_774_p2_carry__0_n_11,add_ln147_2_fu_774_p2_carry__0_n_12}),
        .DI({mac_muladd_8ns_16s_22s_25_4_1_U159_n_13,mac_muladd_8ns_16s_22s_25_4_1_U159_n_14,mac_muladd_8ns_16s_22s_25_4_1_U159_n_15,mac_muladd_8ns_16s_22s_25_4_1_U159_n_16,mac_muladd_8ns_16s_22s_25_4_1_U159_n_17,mac_muladd_8ns_16s_22s_25_4_1_U159_n_18,mac_muladd_8ns_16s_22s_25_4_1_U159_n_19,mac_muladd_8ns_16s_22s_25_4_1_U159_n_20}),
        .O({Rres_fu_780_p4[3:0],NLW_add_ln147_2_fu_774_p2_carry__0_O_UNCONNECTED[3:0]}),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U159_n_96,mac_muladd_8ns_16s_22s_25_4_1_U159_n_97,mac_muladd_8ns_16s_22s_25_4_1_U159_n_98,mac_muladd_8ns_16s_22s_25_4_1_U159_n_99,mac_muladd_8ns_16s_22s_25_4_1_U159_n_100,mac_muladd_8ns_16s_22s_25_4_1_U159_n_101,mac_muladd_8ns_16s_22s_25_4_1_U159_n_102,mac_muladd_8ns_16s_22s_25_4_1_U159_n_103}));
  CARRY8 add_ln147_2_fu_774_p2_carry__1
       (.CI(add_ln147_2_fu_774_p2_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO({add_ln147_2_fu_774_p2_carry__1_n_5,add_ln147_2_fu_774_p2_carry__1_n_6,add_ln147_2_fu_774_p2_carry__1_n_7,add_ln147_2_fu_774_p2_carry__1_n_8,add_ln147_2_fu_774_p2_carry__1_n_9,add_ln147_2_fu_774_p2_carry__1_n_10,add_ln147_2_fu_774_p2_carry__1_n_11,add_ln147_2_fu_774_p2_carry__1_n_12}),
        .DI({mac_muladd_8ns_16s_22s_25_4_1_U159_n_5,mac_muladd_8ns_16s_22s_25_4_1_U159_n_6,mac_muladd_8ns_16s_22s_25_4_1_U159_n_7,mac_muladd_8ns_16s_22s_25_4_1_U159_n_8,mac_muladd_8ns_16s_22s_25_4_1_U159_n_9,mac_muladd_8ns_16s_22s_25_4_1_U159_n_10,mac_muladd_8ns_16s_22s_25_4_1_U159_n_11,mac_muladd_8ns_16s_22s_25_4_1_U159_n_12}),
        .O(Rres_fu_780_p4[11:4]),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U159_n_104,mac_muladd_8ns_16s_22s_25_4_1_U159_n_105,mac_muladd_8ns_16s_22s_25_4_1_U159_n_106,mac_muladd_8ns_16s_22s_25_4_1_U159_n_107,mac_muladd_8ns_16s_22s_25_4_1_U159_n_108,mac_muladd_8ns_16s_22s_25_4_1_U159_n_109,mac_muladd_8ns_16s_22s_25_4_1_U159_n_110,mac_muladd_8ns_16s_22s_25_4_1_U159_n_111}));
  CARRY8 add_ln147_2_fu_774_p2_carry__2
       (.CI(add_ln147_2_fu_774_p2_carry__1_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln147_2_fu_774_p2_carry__2_CO_UNCONNECTED[7:2],add_ln147_2_fu_774_p2_carry__2_n_11,NLW_add_ln147_2_fu_774_p2_carry__2_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_8ns_16s_22s_25_4_1_U159_n_77}),
        .O({NLW_add_ln147_2_fu_774_p2_carry__2_O_UNCONNECTED[7:1],Rres_fu_780_p4[12]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,mac_muladd_8ns_16s_22s_25_4_1_U159_n_112}));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    add_ln147_3_fu_769_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,trunc_ln147_reg_1213_reg_n_91,trunc_ln147_reg_1213_reg_n_92}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln147_3_fu_769_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({trunc_ln147_reg_1213_reg_n_93,trunc_ln147_reg_1213_reg_n_94,trunc_ln147_reg_1213_reg_n_95,trunc_ln147_reg_1213_reg_n_96,trunc_ln147_reg_1213_reg_n_97,trunc_ln147_reg_1213_reg_n_98,trunc_ln147_reg_1213_reg_n_99,trunc_ln147_reg_1213_reg_n_100,trunc_ln147_reg_1213_reg_n_101,trunc_ln147_reg_1213_reg_n_102,trunc_ln147_reg_1213_reg_n_103,trunc_ln147_reg_1213_reg_n_104,trunc_ln147_reg_1213_reg_n_105,trunc_ln147_reg_1213_reg_n_106,trunc_ln147_reg_1213_reg_n_107,trunc_ln147_reg_1213_reg_n_108,trunc_ln147_reg_1213_reg_n_109,trunc_ln147_reg_1213_reg_n_110}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln147_3_fu_769_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln147_3_fu_769_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln147_3_fu_769_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln147_3_fu_769_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(NLW_add_ln147_3_fu_769_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln147_3_fu_769_p2_P_UNCONNECTED[47:20],add_ln147_3_fu_769_p2_n_91,add_ln147_3_fu_769_p2_n_92,add_ln147_3_fu_769_p2_n_93,add_ln147_3_fu_769_p2_n_94,add_ln147_3_fu_769_p2_n_95,add_ln147_3_fu_769_p2_n_96,add_ln147_3_fu_769_p2_n_97,add_ln147_3_fu_769_p2_n_98,add_ln147_3_fu_769_p2_n_99,add_ln147_3_fu_769_p2_n_100,add_ln147_3_fu_769_p2_n_101,add_ln147_3_fu_769_p2_n_102,add_ln147_3_fu_769_p2_n_103,add_ln147_3_fu_769_p2_n_104,add_ln147_3_fu_769_p2_n_105,add_ln147_3_fu_769_p2_n_106,add_ln147_3_fu_769_p2_n_107,add_ln147_3_fu_769_p2_n_108,add_ln147_3_fu_769_p2_n_109,add_ln147_3_fu_769_p2_n_110}),
        .PATTERNBDETECT(NLW_add_ln147_3_fu_769_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln147_3_fu_769_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({mac_muladd_8ns_16s_22s_25_4_1_U159_n_29,mac_muladd_8ns_16s_22s_25_4_1_U159_n_30,mac_muladd_8ns_16s_22s_25_4_1_U159_n_31,mac_muladd_8ns_16s_22s_25_4_1_U159_n_32,mac_muladd_8ns_16s_22s_25_4_1_U159_n_33,mac_muladd_8ns_16s_22s_25_4_1_U159_n_34,mac_muladd_8ns_16s_22s_25_4_1_U159_n_35,mac_muladd_8ns_16s_22s_25_4_1_U159_n_36,mac_muladd_8ns_16s_22s_25_4_1_U159_n_37,mac_muladd_8ns_16s_22s_25_4_1_U159_n_38,mac_muladd_8ns_16s_22s_25_4_1_U159_n_39,mac_muladd_8ns_16s_22s_25_4_1_U159_n_40,mac_muladd_8ns_16s_22s_25_4_1_U159_n_41,mac_muladd_8ns_16s_22s_25_4_1_U159_n_42,mac_muladd_8ns_16s_22s_25_4_1_U159_n_43,mac_muladd_8ns_16s_22s_25_4_1_U159_n_44,mac_muladd_8ns_16s_22s_25_4_1_U159_n_45,mac_muladd_8ns_16s_22s_25_4_1_U159_n_46,mac_muladd_8ns_16s_22s_25_4_1_U159_n_47,mac_muladd_8ns_16s_22s_25_4_1_U159_n_48,mac_muladd_8ns_16s_22s_25_4_1_U159_n_49,mac_muladd_8ns_16s_22s_25_4_1_U159_n_50,mac_muladd_8ns_16s_22s_25_4_1_U159_n_51,mac_muladd_8ns_16s_22s_25_4_1_U159_n_52,mac_muladd_8ns_16s_22s_25_4_1_U159_n_53,mac_muladd_8ns_16s_22s_25_4_1_U159_n_54,mac_muladd_8ns_16s_22s_25_4_1_U159_n_55,mac_muladd_8ns_16s_22s_25_4_1_U159_n_56,mac_muladd_8ns_16s_22s_25_4_1_U159_n_57,mac_muladd_8ns_16s_22s_25_4_1_U159_n_58,mac_muladd_8ns_16s_22s_25_4_1_U159_n_59,mac_muladd_8ns_16s_22s_25_4_1_U159_n_60,mac_muladd_8ns_16s_22s_25_4_1_U159_n_61,mac_muladd_8ns_16s_22s_25_4_1_U159_n_62,mac_muladd_8ns_16s_22s_25_4_1_U159_n_63,mac_muladd_8ns_16s_22s_25_4_1_U159_n_64,mac_muladd_8ns_16s_22s_25_4_1_U159_n_65,mac_muladd_8ns_16s_22s_25_4_1_U159_n_66,mac_muladd_8ns_16s_22s_25_4_1_U159_n_67,mac_muladd_8ns_16s_22s_25_4_1_U159_n_68,mac_muladd_8ns_16s_22s_25_4_1_U159_n_69,mac_muladd_8ns_16s_22s_25_4_1_U159_n_70,mac_muladd_8ns_16s_22s_25_4_1_U159_n_71,mac_muladd_8ns_16s_22s_25_4_1_U159_n_72,mac_muladd_8ns_16s_22s_25_4_1_U159_n_73,mac_muladd_8ns_16s_22s_25_4_1_U159_n_74,mac_muladd_8ns_16s_22s_25_4_1_U159_n_75,mac_muladd_8ns_16s_22s_25_4_1_U159_n_76}),
        .PCOUT(NLW_add_ln147_3_fu_769_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln147_3_fu_769_p2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_add_ln147_3_fu_769_p2_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[15]_i_2 
       (.I0(mul_16s_8ns_24_1_1_U154_n_13),
        .I1(mul_16s_8ns_24_1_1_U153_n_13),
        .O(\add_ln147_reg_1208[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[15]_i_3 
       (.I0(mul_16s_8ns_24_1_1_U154_n_14),
        .I1(mul_16s_8ns_24_1_1_U153_n_14),
        .O(\add_ln147_reg_1208[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[15]_i_4 
       (.I0(mul_16s_8ns_24_1_1_U154_n_15),
        .I1(mul_16s_8ns_24_1_1_U153_n_15),
        .O(\add_ln147_reg_1208[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[15]_i_5 
       (.I0(mul_16s_8ns_24_1_1_U154_n_16),
        .I1(mul_16s_8ns_24_1_1_U153_n_16),
        .O(\add_ln147_reg_1208[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[15]_i_6 
       (.I0(mul_16s_8ns_24_1_1_U154_n_17),
        .I1(mul_16s_8ns_24_1_1_U153_n_17),
        .O(\add_ln147_reg_1208[15]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[15]_i_7 
       (.I0(mul_16s_8ns_24_1_1_U154_n_18),
        .I1(mul_16s_8ns_24_1_1_U153_n_18),
        .O(\add_ln147_reg_1208[15]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[15]_i_8 
       (.I0(mul_16s_8ns_24_1_1_U154_n_19),
        .I1(mul_16s_8ns_24_1_1_U153_n_19),
        .O(\add_ln147_reg_1208[15]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[15]_i_9 
       (.I0(mul_16s_8ns_24_1_1_U154_n_20),
        .I1(mul_16s_8ns_24_1_1_U153_n_20),
        .O(\add_ln147_reg_1208[15]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[23]_i_10 
       (.I0(mul_16s_8ns_24_1_1_U154_n_12),
        .I1(mul_16s_8ns_24_1_1_U153_n_12),
        .O(\add_ln147_reg_1208[23]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln147_reg_1208[23]_i_2 
       (.I0(mul_16s_8ns_24_1_1_U154_n_5),
        .O(\add_ln147_reg_1208[23]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[23]_i_4 
       (.I0(mul_16s_8ns_24_1_1_U154_n_6),
        .I1(mul_16s_8ns_24_1_1_U153_n_6),
        .O(\add_ln147_reg_1208[23]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[23]_i_5 
       (.I0(mul_16s_8ns_24_1_1_U154_n_7),
        .I1(mul_16s_8ns_24_1_1_U153_n_7),
        .O(\add_ln147_reg_1208[23]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[23]_i_6 
       (.I0(mul_16s_8ns_24_1_1_U154_n_8),
        .I1(mul_16s_8ns_24_1_1_U153_n_8),
        .O(\add_ln147_reg_1208[23]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[23]_i_7 
       (.I0(mul_16s_8ns_24_1_1_U154_n_9),
        .I1(mul_16s_8ns_24_1_1_U153_n_9),
        .O(\add_ln147_reg_1208[23]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[23]_i_8 
       (.I0(mul_16s_8ns_24_1_1_U154_n_10),
        .I1(mul_16s_8ns_24_1_1_U153_n_10),
        .O(\add_ln147_reg_1208[23]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[23]_i_9 
       (.I0(mul_16s_8ns_24_1_1_U154_n_11),
        .I1(mul_16s_8ns_24_1_1_U153_n_11),
        .O(\add_ln147_reg_1208[23]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[7]_i_2 
       (.I0(mul_16s_8ns_24_1_1_U154_n_21),
        .I1(mul_16s_8ns_24_1_1_U153_n_21),
        .O(\add_ln147_reg_1208[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[7]_i_3 
       (.I0(mul_16s_8ns_24_1_1_U154_n_22),
        .I1(mul_16s_8ns_24_1_1_U153_n_22),
        .O(\add_ln147_reg_1208[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[7]_i_4 
       (.I0(mul_16s_8ns_24_1_1_U154_n_23),
        .I1(mul_16s_8ns_24_1_1_U153_n_23),
        .O(\add_ln147_reg_1208[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[7]_i_5 
       (.I0(mul_16s_8ns_24_1_1_U154_n_24),
        .I1(mul_16s_8ns_24_1_1_U153_n_24),
        .O(\add_ln147_reg_1208[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[7]_i_6 
       (.I0(mul_16s_8ns_24_1_1_U154_n_25),
        .I1(mul_16s_8ns_24_1_1_U153_n_25),
        .O(\add_ln147_reg_1208[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[7]_i_7 
       (.I0(mul_16s_8ns_24_1_1_U154_n_26),
        .I1(mul_16s_8ns_24_1_1_U153_n_26),
        .O(\add_ln147_reg_1208[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[7]_i_8 
       (.I0(mul_16s_8ns_24_1_1_U154_n_27),
        .I1(mul_16s_8ns_24_1_1_U153_n_27),
        .O(\add_ln147_reg_1208[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln147_reg_1208[7]_i_9 
       (.I0(mul_16s_8ns_24_1_1_U154_n_28),
        .I1(mul_16s_8ns_24_1_1_U153_n_28),
        .O(\add_ln147_reg_1208[7]_i_9_n_5 ));
  FDRE \add_ln147_reg_1208_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[0]),
        .Q(add_ln147_reg_1208[0]),
        .R(1'b0));
  FDRE \add_ln147_reg_1208_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[10]),
        .Q(add_ln147_reg_1208[10]),
        .R(1'b0));
  FDRE \add_ln147_reg_1208_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[11]),
        .Q(add_ln147_reg_1208[11]),
        .R(1'b0));
  FDRE \add_ln147_reg_1208_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[12]),
        .Q(add_ln147_reg_1208[12]),
        .R(1'b0));
  FDRE \add_ln147_reg_1208_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[13]),
        .Q(add_ln147_reg_1208[13]),
        .R(1'b0));
  FDRE \add_ln147_reg_1208_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[14]),
        .Q(add_ln147_reg_1208[14]),
        .R(1'b0));
  FDRE \add_ln147_reg_1208_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[15]),
        .Q(add_ln147_reg_1208[15]),
        .R(1'b0));
  CARRY8 \add_ln147_reg_1208_reg[15]_i_1 
       (.CI(\add_ln147_reg_1208_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln147_reg_1208_reg[15]_i_1_n_5 ,\add_ln147_reg_1208_reg[15]_i_1_n_6 ,\add_ln147_reg_1208_reg[15]_i_1_n_7 ,\add_ln147_reg_1208_reg[15]_i_1_n_8 ,\add_ln147_reg_1208_reg[15]_i_1_n_9 ,\add_ln147_reg_1208_reg[15]_i_1_n_10 ,\add_ln147_reg_1208_reg[15]_i_1_n_11 ,\add_ln147_reg_1208_reg[15]_i_1_n_12 }),
        .DI({mul_16s_8ns_24_1_1_U154_n_13,mul_16s_8ns_24_1_1_U154_n_14,mul_16s_8ns_24_1_1_U154_n_15,mul_16s_8ns_24_1_1_U154_n_16,mul_16s_8ns_24_1_1_U154_n_17,mul_16s_8ns_24_1_1_U154_n_18,mul_16s_8ns_24_1_1_U154_n_19,mul_16s_8ns_24_1_1_U154_n_20}),
        .O(add_ln147_fu_640_p2[15:8]),
        .S({\add_ln147_reg_1208[15]_i_2_n_5 ,\add_ln147_reg_1208[15]_i_3_n_5 ,\add_ln147_reg_1208[15]_i_4_n_5 ,\add_ln147_reg_1208[15]_i_5_n_5 ,\add_ln147_reg_1208[15]_i_6_n_5 ,\add_ln147_reg_1208[15]_i_7_n_5 ,\add_ln147_reg_1208[15]_i_8_n_5 ,\add_ln147_reg_1208[15]_i_9_n_5 }));
  FDRE \add_ln147_reg_1208_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[16]),
        .Q(add_ln147_reg_1208[16]),
        .R(1'b0));
  FDRE \add_ln147_reg_1208_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[17]),
        .Q(add_ln147_reg_1208[17]),
        .R(1'b0));
  FDRE \add_ln147_reg_1208_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[18]),
        .Q(add_ln147_reg_1208[18]),
        .R(1'b0));
  FDRE \add_ln147_reg_1208_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[19]),
        .Q(add_ln147_reg_1208[19]),
        .R(1'b0));
  FDRE \add_ln147_reg_1208_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[1]),
        .Q(add_ln147_reg_1208[1]),
        .R(1'b0));
  FDRE \add_ln147_reg_1208_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[20]),
        .Q(add_ln147_reg_1208[20]),
        .R(1'b0));
  FDRE \add_ln147_reg_1208_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[21]),
        .Q(add_ln147_reg_1208[21]),
        .R(1'b0));
  FDRE \add_ln147_reg_1208_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[22]),
        .Q(add_ln147_reg_1208[22]),
        .R(1'b0));
  FDRE \add_ln147_reg_1208_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[23]),
        .Q(add_ln147_reg_1208[23]),
        .R(1'b0));
  CARRY8 \add_ln147_reg_1208_reg[23]_i_1 
       (.CI(\add_ln147_reg_1208_reg[15]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln147_reg_1208_reg[23]_i_1_n_5 ,\add_ln147_reg_1208_reg[23]_i_1_n_6 ,\add_ln147_reg_1208_reg[23]_i_1_n_7 ,\add_ln147_reg_1208_reg[23]_i_1_n_8 ,\add_ln147_reg_1208_reg[23]_i_1_n_9 ,\add_ln147_reg_1208_reg[23]_i_1_n_10 ,\add_ln147_reg_1208_reg[23]_i_1_n_11 ,\add_ln147_reg_1208_reg[23]_i_1_n_12 }),
        .DI({\add_ln147_reg_1208[23]_i_2_n_5 ,mul_16s_8ns_24_1_1_U154_n_6,mul_16s_8ns_24_1_1_U154_n_7,mul_16s_8ns_24_1_1_U154_n_8,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_10,mul_16s_8ns_24_1_1_U154_n_11,mul_16s_8ns_24_1_1_U154_n_12}),
        .O(add_ln147_fu_640_p2[23:16]),
        .S({mul_16s_8ns_24_1_1_U154_n_29,\add_ln147_reg_1208[23]_i_4_n_5 ,\add_ln147_reg_1208[23]_i_5_n_5 ,\add_ln147_reg_1208[23]_i_6_n_5 ,\add_ln147_reg_1208[23]_i_7_n_5 ,\add_ln147_reg_1208[23]_i_8_n_5 ,\add_ln147_reg_1208[23]_i_9_n_5 ,\add_ln147_reg_1208[23]_i_10_n_5 }));
  FDRE \add_ln147_reg_1208_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[24]),
        .Q(add_ln147_reg_1208[24]),
        .R(1'b0));
  CARRY8 \add_ln147_reg_1208_reg[24]_i_1 
       (.CI(\add_ln147_reg_1208_reg[23]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO(\NLW_add_ln147_reg_1208_reg[24]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln147_reg_1208_reg[24]_i_1_O_UNCONNECTED [7:1],add_ln147_fu_640_p2[24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln147_reg_1208_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[2]),
        .Q(add_ln147_reg_1208[2]),
        .R(1'b0));
  FDRE \add_ln147_reg_1208_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[3]),
        .Q(add_ln147_reg_1208[3]),
        .R(1'b0));
  FDRE \add_ln147_reg_1208_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[4]),
        .Q(add_ln147_reg_1208[4]),
        .R(1'b0));
  FDRE \add_ln147_reg_1208_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[5]),
        .Q(add_ln147_reg_1208[5]),
        .R(1'b0));
  FDRE \add_ln147_reg_1208_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[6]),
        .Q(add_ln147_reg_1208[6]),
        .R(1'b0));
  FDRE \add_ln147_reg_1208_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[7]),
        .Q(add_ln147_reg_1208[7]),
        .R(1'b0));
  CARRY8 \add_ln147_reg_1208_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln147_reg_1208_reg[7]_i_1_n_5 ,\add_ln147_reg_1208_reg[7]_i_1_n_6 ,\add_ln147_reg_1208_reg[7]_i_1_n_7 ,\add_ln147_reg_1208_reg[7]_i_1_n_8 ,\add_ln147_reg_1208_reg[7]_i_1_n_9 ,\add_ln147_reg_1208_reg[7]_i_1_n_10 ,\add_ln147_reg_1208_reg[7]_i_1_n_11 ,\add_ln147_reg_1208_reg[7]_i_1_n_12 }),
        .DI({mul_16s_8ns_24_1_1_U154_n_21,mul_16s_8ns_24_1_1_U154_n_22,mul_16s_8ns_24_1_1_U154_n_23,mul_16s_8ns_24_1_1_U154_n_24,mul_16s_8ns_24_1_1_U154_n_25,mul_16s_8ns_24_1_1_U154_n_26,mul_16s_8ns_24_1_1_U154_n_27,mul_16s_8ns_24_1_1_U154_n_28}),
        .O(add_ln147_fu_640_p2[7:0]),
        .S({\add_ln147_reg_1208[7]_i_2_n_5 ,\add_ln147_reg_1208[7]_i_3_n_5 ,\add_ln147_reg_1208[7]_i_4_n_5 ,\add_ln147_reg_1208[7]_i_5_n_5 ,\add_ln147_reg_1208[7]_i_6_n_5 ,\add_ln147_reg_1208[7]_i_7_n_5 ,\add_ln147_reg_1208[7]_i_8_n_5 ,\add_ln147_reg_1208[7]_i_9_n_5 }));
  FDRE \add_ln147_reg_1208_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[8]),
        .Q(add_ln147_reg_1208[8]),
        .R(1'b0));
  FDRE \add_ln147_reg_1208_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln147_fu_640_p2[9]),
        .Q(add_ln147_reg_1208[9]),
        .R(1'b0));
  CARRY8 add_ln149_2_fu_804_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln149_2_fu_804_p2_carry_n_5,add_ln149_2_fu_804_p2_carry_n_6,add_ln149_2_fu_804_p2_carry_n_7,add_ln149_2_fu_804_p2_carry_n_8,add_ln149_2_fu_804_p2_carry_n_9,add_ln149_2_fu_804_p2_carry_n_10,add_ln149_2_fu_804_p2_carry_n_11,add_ln149_2_fu_804_p2_carry_n_12}),
        .DI({mac_muladd_8ns_16s_22s_25_4_1_U160_n_21,mac_muladd_8ns_16s_22s_25_4_1_U160_n_22,mac_muladd_8ns_16s_22s_25_4_1_U160_n_23,mac_muladd_8ns_16s_22s_25_4_1_U160_n_24,mac_muladd_8ns_16s_22s_25_4_1_U160_n_25,mac_muladd_8ns_16s_22s_25_4_1_U160_n_26,mac_muladd_8ns_16s_22s_25_4_1_U160_n_27,mac_muladd_8ns_16s_22s_25_4_1_U160_n_28}),
        .O(NLW_add_ln149_2_fu_804_p2_carry_O_UNCONNECTED[7:0]),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U160_n_88,mac_muladd_8ns_16s_22s_25_4_1_U160_n_89,mac_muladd_8ns_16s_22s_25_4_1_U160_n_90,mac_muladd_8ns_16s_22s_25_4_1_U160_n_91,mac_muladd_8ns_16s_22s_25_4_1_U160_n_92,mac_muladd_8ns_16s_22s_25_4_1_U160_n_93,mac_muladd_8ns_16s_22s_25_4_1_U160_n_94,mac_muladd_8ns_16s_22s_25_4_1_U160_n_95}));
  CARRY8 add_ln149_2_fu_804_p2_carry__0
       (.CI(add_ln149_2_fu_804_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({add_ln149_2_fu_804_p2_carry__0_n_5,add_ln149_2_fu_804_p2_carry__0_n_6,add_ln149_2_fu_804_p2_carry__0_n_7,add_ln149_2_fu_804_p2_carry__0_n_8,add_ln149_2_fu_804_p2_carry__0_n_9,add_ln149_2_fu_804_p2_carry__0_n_10,add_ln149_2_fu_804_p2_carry__0_n_11,add_ln149_2_fu_804_p2_carry__0_n_12}),
        .DI({mac_muladd_8ns_16s_22s_25_4_1_U160_n_13,mac_muladd_8ns_16s_22s_25_4_1_U160_n_14,mac_muladd_8ns_16s_22s_25_4_1_U160_n_15,mac_muladd_8ns_16s_22s_25_4_1_U160_n_16,mac_muladd_8ns_16s_22s_25_4_1_U160_n_17,mac_muladd_8ns_16s_22s_25_4_1_U160_n_18,mac_muladd_8ns_16s_22s_25_4_1_U160_n_19,mac_muladd_8ns_16s_22s_25_4_1_U160_n_20}),
        .O({Gres_fu_810_p4[3:0],NLW_add_ln149_2_fu_804_p2_carry__0_O_UNCONNECTED[3:0]}),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U160_n_96,mac_muladd_8ns_16s_22s_25_4_1_U160_n_97,mac_muladd_8ns_16s_22s_25_4_1_U160_n_98,mac_muladd_8ns_16s_22s_25_4_1_U160_n_99,mac_muladd_8ns_16s_22s_25_4_1_U160_n_100,mac_muladd_8ns_16s_22s_25_4_1_U160_n_101,mac_muladd_8ns_16s_22s_25_4_1_U160_n_102,mac_muladd_8ns_16s_22s_25_4_1_U160_n_103}));
  CARRY8 add_ln149_2_fu_804_p2_carry__1
       (.CI(add_ln149_2_fu_804_p2_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO({add_ln149_2_fu_804_p2_carry__1_n_5,add_ln149_2_fu_804_p2_carry__1_n_6,add_ln149_2_fu_804_p2_carry__1_n_7,add_ln149_2_fu_804_p2_carry__1_n_8,add_ln149_2_fu_804_p2_carry__1_n_9,add_ln149_2_fu_804_p2_carry__1_n_10,add_ln149_2_fu_804_p2_carry__1_n_11,add_ln149_2_fu_804_p2_carry__1_n_12}),
        .DI({mac_muladd_8ns_16s_22s_25_4_1_U160_n_5,mac_muladd_8ns_16s_22s_25_4_1_U160_n_6,mac_muladd_8ns_16s_22s_25_4_1_U160_n_7,mac_muladd_8ns_16s_22s_25_4_1_U160_n_8,mac_muladd_8ns_16s_22s_25_4_1_U160_n_9,mac_muladd_8ns_16s_22s_25_4_1_U160_n_10,mac_muladd_8ns_16s_22s_25_4_1_U160_n_11,mac_muladd_8ns_16s_22s_25_4_1_U160_n_12}),
        .O(Gres_fu_810_p4[11:4]),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U160_n_104,mac_muladd_8ns_16s_22s_25_4_1_U160_n_105,mac_muladd_8ns_16s_22s_25_4_1_U160_n_106,mac_muladd_8ns_16s_22s_25_4_1_U160_n_107,mac_muladd_8ns_16s_22s_25_4_1_U160_n_108,mac_muladd_8ns_16s_22s_25_4_1_U160_n_109,mac_muladd_8ns_16s_22s_25_4_1_U160_n_110,mac_muladd_8ns_16s_22s_25_4_1_U160_n_111}));
  CARRY8 add_ln149_2_fu_804_p2_carry__2
       (.CI(add_ln149_2_fu_804_p2_carry__1_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln149_2_fu_804_p2_carry__2_CO_UNCONNECTED[7:2],add_ln149_2_fu_804_p2_carry__2_n_11,NLW_add_ln149_2_fu_804_p2_carry__2_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_8ns_16s_22s_25_4_1_U160_n_77}),
        .O({NLW_add_ln149_2_fu_804_p2_carry__2_O_UNCONNECTED[7:1],Gres_fu_810_p4[12]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,mac_muladd_8ns_16s_22s_25_4_1_U160_n_112}));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    add_ln149_3_fu_799_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,trunc_ln149_reg_1228_reg_n_91,trunc_ln149_reg_1228_reg_n_92}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln149_3_fu_799_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({trunc_ln149_reg_1228_reg_n_93,trunc_ln149_reg_1228_reg_n_94,trunc_ln149_reg_1228_reg_n_95,trunc_ln149_reg_1228_reg_n_96,trunc_ln149_reg_1228_reg_n_97,trunc_ln149_reg_1228_reg_n_98,trunc_ln149_reg_1228_reg_n_99,trunc_ln149_reg_1228_reg_n_100,trunc_ln149_reg_1228_reg_n_101,trunc_ln149_reg_1228_reg_n_102,trunc_ln149_reg_1228_reg_n_103,trunc_ln149_reg_1228_reg_n_104,trunc_ln149_reg_1228_reg_n_105,trunc_ln149_reg_1228_reg_n_106,trunc_ln149_reg_1228_reg_n_107,trunc_ln149_reg_1228_reg_n_108,trunc_ln149_reg_1228_reg_n_109,trunc_ln149_reg_1228_reg_n_110}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln149_3_fu_799_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln149_3_fu_799_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln149_3_fu_799_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln149_3_fu_799_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(NLW_add_ln149_3_fu_799_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln149_3_fu_799_p2_P_UNCONNECTED[47:20],add_ln149_3_fu_799_p2_n_91,add_ln149_3_fu_799_p2_n_92,add_ln149_3_fu_799_p2_n_93,add_ln149_3_fu_799_p2_n_94,add_ln149_3_fu_799_p2_n_95,add_ln149_3_fu_799_p2_n_96,add_ln149_3_fu_799_p2_n_97,add_ln149_3_fu_799_p2_n_98,add_ln149_3_fu_799_p2_n_99,add_ln149_3_fu_799_p2_n_100,add_ln149_3_fu_799_p2_n_101,add_ln149_3_fu_799_p2_n_102,add_ln149_3_fu_799_p2_n_103,add_ln149_3_fu_799_p2_n_104,add_ln149_3_fu_799_p2_n_105,add_ln149_3_fu_799_p2_n_106,add_ln149_3_fu_799_p2_n_107,add_ln149_3_fu_799_p2_n_108,add_ln149_3_fu_799_p2_n_109,add_ln149_3_fu_799_p2_n_110}),
        .PATTERNBDETECT(NLW_add_ln149_3_fu_799_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln149_3_fu_799_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({mac_muladd_8ns_16s_22s_25_4_1_U160_n_29,mac_muladd_8ns_16s_22s_25_4_1_U160_n_30,mac_muladd_8ns_16s_22s_25_4_1_U160_n_31,mac_muladd_8ns_16s_22s_25_4_1_U160_n_32,mac_muladd_8ns_16s_22s_25_4_1_U160_n_33,mac_muladd_8ns_16s_22s_25_4_1_U160_n_34,mac_muladd_8ns_16s_22s_25_4_1_U160_n_35,mac_muladd_8ns_16s_22s_25_4_1_U160_n_36,mac_muladd_8ns_16s_22s_25_4_1_U160_n_37,mac_muladd_8ns_16s_22s_25_4_1_U160_n_38,mac_muladd_8ns_16s_22s_25_4_1_U160_n_39,mac_muladd_8ns_16s_22s_25_4_1_U160_n_40,mac_muladd_8ns_16s_22s_25_4_1_U160_n_41,mac_muladd_8ns_16s_22s_25_4_1_U160_n_42,mac_muladd_8ns_16s_22s_25_4_1_U160_n_43,mac_muladd_8ns_16s_22s_25_4_1_U160_n_44,mac_muladd_8ns_16s_22s_25_4_1_U160_n_45,mac_muladd_8ns_16s_22s_25_4_1_U160_n_46,mac_muladd_8ns_16s_22s_25_4_1_U160_n_47,mac_muladd_8ns_16s_22s_25_4_1_U160_n_48,mac_muladd_8ns_16s_22s_25_4_1_U160_n_49,mac_muladd_8ns_16s_22s_25_4_1_U160_n_50,mac_muladd_8ns_16s_22s_25_4_1_U160_n_51,mac_muladd_8ns_16s_22s_25_4_1_U160_n_52,mac_muladd_8ns_16s_22s_25_4_1_U160_n_53,mac_muladd_8ns_16s_22s_25_4_1_U160_n_54,mac_muladd_8ns_16s_22s_25_4_1_U160_n_55,mac_muladd_8ns_16s_22s_25_4_1_U160_n_56,mac_muladd_8ns_16s_22s_25_4_1_U160_n_57,mac_muladd_8ns_16s_22s_25_4_1_U160_n_58,mac_muladd_8ns_16s_22s_25_4_1_U160_n_59,mac_muladd_8ns_16s_22s_25_4_1_U160_n_60,mac_muladd_8ns_16s_22s_25_4_1_U160_n_61,mac_muladd_8ns_16s_22s_25_4_1_U160_n_62,mac_muladd_8ns_16s_22s_25_4_1_U160_n_63,mac_muladd_8ns_16s_22s_25_4_1_U160_n_64,mac_muladd_8ns_16s_22s_25_4_1_U160_n_65,mac_muladd_8ns_16s_22s_25_4_1_U160_n_66,mac_muladd_8ns_16s_22s_25_4_1_U160_n_67,mac_muladd_8ns_16s_22s_25_4_1_U160_n_68,mac_muladd_8ns_16s_22s_25_4_1_U160_n_69,mac_muladd_8ns_16s_22s_25_4_1_U160_n_70,mac_muladd_8ns_16s_22s_25_4_1_U160_n_71,mac_muladd_8ns_16s_22s_25_4_1_U160_n_72,mac_muladd_8ns_16s_22s_25_4_1_U160_n_73,mac_muladd_8ns_16s_22s_25_4_1_U160_n_74,mac_muladd_8ns_16s_22s_25_4_1_U160_n_75,mac_muladd_8ns_16s_22s_25_4_1_U160_n_76}),
        .PCOUT(NLW_add_ln149_3_fu_799_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln149_3_fu_799_p2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_add_ln149_3_fu_799_p2_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[15]_i_2 
       (.I0(mul_16s_8ns_24_1_1_U156_n_13),
        .I1(mul_16s_8ns_24_1_1_U155_n_13),
        .O(\add_ln149_reg_1223[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[15]_i_3 
       (.I0(mul_16s_8ns_24_1_1_U156_n_14),
        .I1(mul_16s_8ns_24_1_1_U155_n_14),
        .O(\add_ln149_reg_1223[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[15]_i_4 
       (.I0(mul_16s_8ns_24_1_1_U156_n_15),
        .I1(mul_16s_8ns_24_1_1_U155_n_15),
        .O(\add_ln149_reg_1223[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[15]_i_5 
       (.I0(mul_16s_8ns_24_1_1_U156_n_16),
        .I1(mul_16s_8ns_24_1_1_U155_n_16),
        .O(\add_ln149_reg_1223[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[15]_i_6 
       (.I0(mul_16s_8ns_24_1_1_U156_n_17),
        .I1(mul_16s_8ns_24_1_1_U155_n_17),
        .O(\add_ln149_reg_1223[15]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[15]_i_7 
       (.I0(mul_16s_8ns_24_1_1_U156_n_18),
        .I1(mul_16s_8ns_24_1_1_U155_n_18),
        .O(\add_ln149_reg_1223[15]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[15]_i_8 
       (.I0(mul_16s_8ns_24_1_1_U156_n_19),
        .I1(mul_16s_8ns_24_1_1_U155_n_19),
        .O(\add_ln149_reg_1223[15]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[15]_i_9 
       (.I0(mul_16s_8ns_24_1_1_U156_n_20),
        .I1(mul_16s_8ns_24_1_1_U155_n_20),
        .O(\add_ln149_reg_1223[15]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[23]_i_10 
       (.I0(mul_16s_8ns_24_1_1_U156_n_12),
        .I1(mul_16s_8ns_24_1_1_U155_n_12),
        .O(\add_ln149_reg_1223[23]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln149_reg_1223[23]_i_2 
       (.I0(mul_16s_8ns_24_1_1_U156_n_5),
        .O(\add_ln149_reg_1223[23]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[23]_i_4 
       (.I0(mul_16s_8ns_24_1_1_U156_n_6),
        .I1(mul_16s_8ns_24_1_1_U155_n_6),
        .O(\add_ln149_reg_1223[23]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[23]_i_5 
       (.I0(mul_16s_8ns_24_1_1_U156_n_7),
        .I1(mul_16s_8ns_24_1_1_U155_n_7),
        .O(\add_ln149_reg_1223[23]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[23]_i_6 
       (.I0(mul_16s_8ns_24_1_1_U156_n_8),
        .I1(mul_16s_8ns_24_1_1_U155_n_8),
        .O(\add_ln149_reg_1223[23]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[23]_i_7 
       (.I0(mul_16s_8ns_24_1_1_U156_n_9),
        .I1(mul_16s_8ns_24_1_1_U155_n_9),
        .O(\add_ln149_reg_1223[23]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[23]_i_8 
       (.I0(mul_16s_8ns_24_1_1_U156_n_10),
        .I1(mul_16s_8ns_24_1_1_U155_n_10),
        .O(\add_ln149_reg_1223[23]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[23]_i_9 
       (.I0(mul_16s_8ns_24_1_1_U156_n_11),
        .I1(mul_16s_8ns_24_1_1_U155_n_11),
        .O(\add_ln149_reg_1223[23]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[7]_i_2 
       (.I0(mul_16s_8ns_24_1_1_U156_n_21),
        .I1(mul_16s_8ns_24_1_1_U155_n_21),
        .O(\add_ln149_reg_1223[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[7]_i_3 
       (.I0(mul_16s_8ns_24_1_1_U156_n_22),
        .I1(mul_16s_8ns_24_1_1_U155_n_22),
        .O(\add_ln149_reg_1223[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[7]_i_4 
       (.I0(mul_16s_8ns_24_1_1_U156_n_23),
        .I1(mul_16s_8ns_24_1_1_U155_n_23),
        .O(\add_ln149_reg_1223[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[7]_i_5 
       (.I0(mul_16s_8ns_24_1_1_U156_n_24),
        .I1(mul_16s_8ns_24_1_1_U155_n_24),
        .O(\add_ln149_reg_1223[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[7]_i_6 
       (.I0(mul_16s_8ns_24_1_1_U156_n_25),
        .I1(mul_16s_8ns_24_1_1_U155_n_25),
        .O(\add_ln149_reg_1223[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[7]_i_7 
       (.I0(mul_16s_8ns_24_1_1_U156_n_26),
        .I1(mul_16s_8ns_24_1_1_U155_n_26),
        .O(\add_ln149_reg_1223[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[7]_i_8 
       (.I0(mul_16s_8ns_24_1_1_U156_n_27),
        .I1(mul_16s_8ns_24_1_1_U155_n_27),
        .O(\add_ln149_reg_1223[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln149_reg_1223[7]_i_9 
       (.I0(mul_16s_8ns_24_1_1_U156_n_28),
        .I1(mul_16s_8ns_24_1_1_U155_n_28),
        .O(\add_ln149_reg_1223[7]_i_9_n_5 ));
  FDRE \add_ln149_reg_1223_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[0]),
        .Q(add_ln149_reg_1223[0]),
        .R(1'b0));
  FDRE \add_ln149_reg_1223_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[10]),
        .Q(add_ln149_reg_1223[10]),
        .R(1'b0));
  FDRE \add_ln149_reg_1223_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[11]),
        .Q(add_ln149_reg_1223[11]),
        .R(1'b0));
  FDRE \add_ln149_reg_1223_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[12]),
        .Q(add_ln149_reg_1223[12]),
        .R(1'b0));
  FDRE \add_ln149_reg_1223_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[13]),
        .Q(add_ln149_reg_1223[13]),
        .R(1'b0));
  FDRE \add_ln149_reg_1223_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[14]),
        .Q(add_ln149_reg_1223[14]),
        .R(1'b0));
  FDRE \add_ln149_reg_1223_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[15]),
        .Q(add_ln149_reg_1223[15]),
        .R(1'b0));
  CARRY8 \add_ln149_reg_1223_reg[15]_i_1 
       (.CI(\add_ln149_reg_1223_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln149_reg_1223_reg[15]_i_1_n_5 ,\add_ln149_reg_1223_reg[15]_i_1_n_6 ,\add_ln149_reg_1223_reg[15]_i_1_n_7 ,\add_ln149_reg_1223_reg[15]_i_1_n_8 ,\add_ln149_reg_1223_reg[15]_i_1_n_9 ,\add_ln149_reg_1223_reg[15]_i_1_n_10 ,\add_ln149_reg_1223_reg[15]_i_1_n_11 ,\add_ln149_reg_1223_reg[15]_i_1_n_12 }),
        .DI({mul_16s_8ns_24_1_1_U156_n_13,mul_16s_8ns_24_1_1_U156_n_14,mul_16s_8ns_24_1_1_U156_n_15,mul_16s_8ns_24_1_1_U156_n_16,mul_16s_8ns_24_1_1_U156_n_17,mul_16s_8ns_24_1_1_U156_n_18,mul_16s_8ns_24_1_1_U156_n_19,mul_16s_8ns_24_1_1_U156_n_20}),
        .O(add_ln149_fu_686_p2[15:8]),
        .S({\add_ln149_reg_1223[15]_i_2_n_5 ,\add_ln149_reg_1223[15]_i_3_n_5 ,\add_ln149_reg_1223[15]_i_4_n_5 ,\add_ln149_reg_1223[15]_i_5_n_5 ,\add_ln149_reg_1223[15]_i_6_n_5 ,\add_ln149_reg_1223[15]_i_7_n_5 ,\add_ln149_reg_1223[15]_i_8_n_5 ,\add_ln149_reg_1223[15]_i_9_n_5 }));
  FDRE \add_ln149_reg_1223_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[16]),
        .Q(add_ln149_reg_1223[16]),
        .R(1'b0));
  FDRE \add_ln149_reg_1223_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[17]),
        .Q(add_ln149_reg_1223[17]),
        .R(1'b0));
  FDRE \add_ln149_reg_1223_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[18]),
        .Q(add_ln149_reg_1223[18]),
        .R(1'b0));
  FDRE \add_ln149_reg_1223_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[19]),
        .Q(add_ln149_reg_1223[19]),
        .R(1'b0));
  FDRE \add_ln149_reg_1223_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[1]),
        .Q(add_ln149_reg_1223[1]),
        .R(1'b0));
  FDRE \add_ln149_reg_1223_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[20]),
        .Q(add_ln149_reg_1223[20]),
        .R(1'b0));
  FDRE \add_ln149_reg_1223_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[21]),
        .Q(add_ln149_reg_1223[21]),
        .R(1'b0));
  FDRE \add_ln149_reg_1223_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[22]),
        .Q(add_ln149_reg_1223[22]),
        .R(1'b0));
  FDRE \add_ln149_reg_1223_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[23]),
        .Q(add_ln149_reg_1223[23]),
        .R(1'b0));
  CARRY8 \add_ln149_reg_1223_reg[23]_i_1 
       (.CI(\add_ln149_reg_1223_reg[15]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln149_reg_1223_reg[23]_i_1_n_5 ,\add_ln149_reg_1223_reg[23]_i_1_n_6 ,\add_ln149_reg_1223_reg[23]_i_1_n_7 ,\add_ln149_reg_1223_reg[23]_i_1_n_8 ,\add_ln149_reg_1223_reg[23]_i_1_n_9 ,\add_ln149_reg_1223_reg[23]_i_1_n_10 ,\add_ln149_reg_1223_reg[23]_i_1_n_11 ,\add_ln149_reg_1223_reg[23]_i_1_n_12 }),
        .DI({\add_ln149_reg_1223[23]_i_2_n_5 ,mul_16s_8ns_24_1_1_U156_n_6,mul_16s_8ns_24_1_1_U156_n_7,mul_16s_8ns_24_1_1_U156_n_8,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_10,mul_16s_8ns_24_1_1_U156_n_11,mul_16s_8ns_24_1_1_U156_n_12}),
        .O(add_ln149_fu_686_p2[23:16]),
        .S({mul_16s_8ns_24_1_1_U156_n_29,\add_ln149_reg_1223[23]_i_4_n_5 ,\add_ln149_reg_1223[23]_i_5_n_5 ,\add_ln149_reg_1223[23]_i_6_n_5 ,\add_ln149_reg_1223[23]_i_7_n_5 ,\add_ln149_reg_1223[23]_i_8_n_5 ,\add_ln149_reg_1223[23]_i_9_n_5 ,\add_ln149_reg_1223[23]_i_10_n_5 }));
  FDRE \add_ln149_reg_1223_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[24]),
        .Q(add_ln149_reg_1223[24]),
        .R(1'b0));
  CARRY8 \add_ln149_reg_1223_reg[24]_i_1 
       (.CI(\add_ln149_reg_1223_reg[23]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO(\NLW_add_ln149_reg_1223_reg[24]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln149_reg_1223_reg[24]_i_1_O_UNCONNECTED [7:1],add_ln149_fu_686_p2[24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln149_reg_1223_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[2]),
        .Q(add_ln149_reg_1223[2]),
        .R(1'b0));
  FDRE \add_ln149_reg_1223_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[3]),
        .Q(add_ln149_reg_1223[3]),
        .R(1'b0));
  FDRE \add_ln149_reg_1223_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[4]),
        .Q(add_ln149_reg_1223[4]),
        .R(1'b0));
  FDRE \add_ln149_reg_1223_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[5]),
        .Q(add_ln149_reg_1223[5]),
        .R(1'b0));
  FDRE \add_ln149_reg_1223_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[6]),
        .Q(add_ln149_reg_1223[6]),
        .R(1'b0));
  FDRE \add_ln149_reg_1223_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[7]),
        .Q(add_ln149_reg_1223[7]),
        .R(1'b0));
  CARRY8 \add_ln149_reg_1223_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln149_reg_1223_reg[7]_i_1_n_5 ,\add_ln149_reg_1223_reg[7]_i_1_n_6 ,\add_ln149_reg_1223_reg[7]_i_1_n_7 ,\add_ln149_reg_1223_reg[7]_i_1_n_8 ,\add_ln149_reg_1223_reg[7]_i_1_n_9 ,\add_ln149_reg_1223_reg[7]_i_1_n_10 ,\add_ln149_reg_1223_reg[7]_i_1_n_11 ,\add_ln149_reg_1223_reg[7]_i_1_n_12 }),
        .DI({mul_16s_8ns_24_1_1_U156_n_21,mul_16s_8ns_24_1_1_U156_n_22,mul_16s_8ns_24_1_1_U156_n_23,mul_16s_8ns_24_1_1_U156_n_24,mul_16s_8ns_24_1_1_U156_n_25,mul_16s_8ns_24_1_1_U156_n_26,mul_16s_8ns_24_1_1_U156_n_27,mul_16s_8ns_24_1_1_U156_n_28}),
        .O(add_ln149_fu_686_p2[7:0]),
        .S({\add_ln149_reg_1223[7]_i_2_n_5 ,\add_ln149_reg_1223[7]_i_3_n_5 ,\add_ln149_reg_1223[7]_i_4_n_5 ,\add_ln149_reg_1223[7]_i_5_n_5 ,\add_ln149_reg_1223[7]_i_6_n_5 ,\add_ln149_reg_1223[7]_i_7_n_5 ,\add_ln149_reg_1223[7]_i_8_n_5 ,\add_ln149_reg_1223[7]_i_9_n_5 }));
  FDRE \add_ln149_reg_1223_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[8]),
        .Q(add_ln149_reg_1223[8]),
        .R(1'b0));
  FDRE \add_ln149_reg_1223_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln149_fu_686_p2[9]),
        .Q(add_ln149_reg_1223[9]),
        .R(1'b0));
  CARRY8 add_ln151_2_fu_834_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln151_2_fu_834_p2_carry_n_5,add_ln151_2_fu_834_p2_carry_n_6,add_ln151_2_fu_834_p2_carry_n_7,add_ln151_2_fu_834_p2_carry_n_8,add_ln151_2_fu_834_p2_carry_n_9,add_ln151_2_fu_834_p2_carry_n_10,add_ln151_2_fu_834_p2_carry_n_11,add_ln151_2_fu_834_p2_carry_n_12}),
        .DI({mac_muladd_8ns_16s_22s_25_4_1_U161_n_21,mac_muladd_8ns_16s_22s_25_4_1_U161_n_22,mac_muladd_8ns_16s_22s_25_4_1_U161_n_23,mac_muladd_8ns_16s_22s_25_4_1_U161_n_24,mac_muladd_8ns_16s_22s_25_4_1_U161_n_25,mac_muladd_8ns_16s_22s_25_4_1_U161_n_26,mac_muladd_8ns_16s_22s_25_4_1_U161_n_27,mac_muladd_8ns_16s_22s_25_4_1_U161_n_28}),
        .O(NLW_add_ln151_2_fu_834_p2_carry_O_UNCONNECTED[7:0]),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U161_n_89,mac_muladd_8ns_16s_22s_25_4_1_U161_n_90,mac_muladd_8ns_16s_22s_25_4_1_U161_n_91,mac_muladd_8ns_16s_22s_25_4_1_U161_n_92,mac_muladd_8ns_16s_22s_25_4_1_U161_n_93,mac_muladd_8ns_16s_22s_25_4_1_U161_n_94,mac_muladd_8ns_16s_22s_25_4_1_U161_n_95,mac_muladd_8ns_16s_22s_25_4_1_U161_n_96}));
  CARRY8 add_ln151_2_fu_834_p2_carry__0
       (.CI(add_ln151_2_fu_834_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({add_ln151_2_fu_834_p2_carry__0_n_5,add_ln151_2_fu_834_p2_carry__0_n_6,add_ln151_2_fu_834_p2_carry__0_n_7,add_ln151_2_fu_834_p2_carry__0_n_8,add_ln151_2_fu_834_p2_carry__0_n_9,add_ln151_2_fu_834_p2_carry__0_n_10,add_ln151_2_fu_834_p2_carry__0_n_11,add_ln151_2_fu_834_p2_carry__0_n_12}),
        .DI({mac_muladd_8ns_16s_22s_25_4_1_U161_n_13,mac_muladd_8ns_16s_22s_25_4_1_U161_n_14,mac_muladd_8ns_16s_22s_25_4_1_U161_n_15,mac_muladd_8ns_16s_22s_25_4_1_U161_n_16,mac_muladd_8ns_16s_22s_25_4_1_U161_n_17,mac_muladd_8ns_16s_22s_25_4_1_U161_n_18,mac_muladd_8ns_16s_22s_25_4_1_U161_n_19,mac_muladd_8ns_16s_22s_25_4_1_U161_n_20}),
        .O({Bres_fu_840_p4[3:0],NLW_add_ln151_2_fu_834_p2_carry__0_O_UNCONNECTED[3:0]}),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U161_n_97,mac_muladd_8ns_16s_22s_25_4_1_U161_n_98,mac_muladd_8ns_16s_22s_25_4_1_U161_n_99,mac_muladd_8ns_16s_22s_25_4_1_U161_n_100,mac_muladd_8ns_16s_22s_25_4_1_U161_n_101,mac_muladd_8ns_16s_22s_25_4_1_U161_n_102,mac_muladd_8ns_16s_22s_25_4_1_U161_n_103,mac_muladd_8ns_16s_22s_25_4_1_U161_n_104}));
  CARRY8 add_ln151_2_fu_834_p2_carry__1
       (.CI(add_ln151_2_fu_834_p2_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO({add_ln151_2_fu_834_p2_carry__1_n_5,add_ln151_2_fu_834_p2_carry__1_n_6,add_ln151_2_fu_834_p2_carry__1_n_7,add_ln151_2_fu_834_p2_carry__1_n_8,add_ln151_2_fu_834_p2_carry__1_n_9,add_ln151_2_fu_834_p2_carry__1_n_10,add_ln151_2_fu_834_p2_carry__1_n_11,add_ln151_2_fu_834_p2_carry__1_n_12}),
        .DI({mac_muladd_8ns_16s_22s_25_4_1_U161_n_5,mac_muladd_8ns_16s_22s_25_4_1_U161_n_6,mac_muladd_8ns_16s_22s_25_4_1_U161_n_7,mac_muladd_8ns_16s_22s_25_4_1_U161_n_8,mac_muladd_8ns_16s_22s_25_4_1_U161_n_9,mac_muladd_8ns_16s_22s_25_4_1_U161_n_10,mac_muladd_8ns_16s_22s_25_4_1_U161_n_11,mac_muladd_8ns_16s_22s_25_4_1_U161_n_12}),
        .O(Bres_fu_840_p4[11:4]),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U161_n_105,mac_muladd_8ns_16s_22s_25_4_1_U161_n_106,mac_muladd_8ns_16s_22s_25_4_1_U161_n_107,mac_muladd_8ns_16s_22s_25_4_1_U161_n_108,mac_muladd_8ns_16s_22s_25_4_1_U161_n_109,mac_muladd_8ns_16s_22s_25_4_1_U161_n_110,mac_muladd_8ns_16s_22s_25_4_1_U161_n_111,mac_muladd_8ns_16s_22s_25_4_1_U161_n_112}));
  CARRY8 add_ln151_2_fu_834_p2_carry__2
       (.CI(add_ln151_2_fu_834_p2_carry__1_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln151_2_fu_834_p2_carry__2_CO_UNCONNECTED[7:2],add_ln151_2_fu_834_p2_carry__2_n_11,NLW_add_ln151_2_fu_834_p2_carry__2_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_8ns_16s_22s_25_4_1_U161_n_78}),
        .O({NLW_add_ln151_2_fu_834_p2_carry__2_O_UNCONNECTED[7:1],Bres_fu_840_p4[12]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,mac_muladd_8ns_16s_22s_25_4_1_U161_n_113}));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    add_ln151_3_fu_829_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,trunc_ln151_reg_1243_reg_n_91,trunc_ln151_reg_1243_reg_n_92}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln151_3_fu_829_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({trunc_ln151_reg_1243_reg_n_93,trunc_ln151_reg_1243_reg_n_94,trunc_ln151_reg_1243_reg_n_95,trunc_ln151_reg_1243_reg_n_96,trunc_ln151_reg_1243_reg_n_97,trunc_ln151_reg_1243_reg_n_98,trunc_ln151_reg_1243_reg_n_99,trunc_ln151_reg_1243_reg_n_100,trunc_ln151_reg_1243_reg_n_101,trunc_ln151_reg_1243_reg_n_102,trunc_ln151_reg_1243_reg_n_103,trunc_ln151_reg_1243_reg_n_104,trunc_ln151_reg_1243_reg_n_105,trunc_ln151_reg_1243_reg_n_106,trunc_ln151_reg_1243_reg_n_107,trunc_ln151_reg_1243_reg_n_108,trunc_ln151_reg_1243_reg_n_109,trunc_ln151_reg_1243_reg_n_110}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln151_3_fu_829_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln151_3_fu_829_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln151_3_fu_829_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln151_3_fu_829_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(NLW_add_ln151_3_fu_829_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln151_3_fu_829_p2_P_UNCONNECTED[47:20],add_ln151_3_fu_829_p2_n_91,add_ln151_3_fu_829_p2_n_92,add_ln151_3_fu_829_p2_n_93,add_ln151_3_fu_829_p2_n_94,add_ln151_3_fu_829_p2_n_95,add_ln151_3_fu_829_p2_n_96,add_ln151_3_fu_829_p2_n_97,add_ln151_3_fu_829_p2_n_98,add_ln151_3_fu_829_p2_n_99,add_ln151_3_fu_829_p2_n_100,add_ln151_3_fu_829_p2_n_101,add_ln151_3_fu_829_p2_n_102,add_ln151_3_fu_829_p2_n_103,add_ln151_3_fu_829_p2_n_104,add_ln151_3_fu_829_p2_n_105,add_ln151_3_fu_829_p2_n_106,add_ln151_3_fu_829_p2_n_107,add_ln151_3_fu_829_p2_n_108,add_ln151_3_fu_829_p2_n_109,add_ln151_3_fu_829_p2_n_110}),
        .PATTERNBDETECT(NLW_add_ln151_3_fu_829_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln151_3_fu_829_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({mac_muladd_8ns_16s_22s_25_4_1_U161_n_29,mac_muladd_8ns_16s_22s_25_4_1_U161_n_30,mac_muladd_8ns_16s_22s_25_4_1_U161_n_31,mac_muladd_8ns_16s_22s_25_4_1_U161_n_32,mac_muladd_8ns_16s_22s_25_4_1_U161_n_33,mac_muladd_8ns_16s_22s_25_4_1_U161_n_34,mac_muladd_8ns_16s_22s_25_4_1_U161_n_35,mac_muladd_8ns_16s_22s_25_4_1_U161_n_36,mac_muladd_8ns_16s_22s_25_4_1_U161_n_37,mac_muladd_8ns_16s_22s_25_4_1_U161_n_38,mac_muladd_8ns_16s_22s_25_4_1_U161_n_39,mac_muladd_8ns_16s_22s_25_4_1_U161_n_40,mac_muladd_8ns_16s_22s_25_4_1_U161_n_41,mac_muladd_8ns_16s_22s_25_4_1_U161_n_42,mac_muladd_8ns_16s_22s_25_4_1_U161_n_43,mac_muladd_8ns_16s_22s_25_4_1_U161_n_44,mac_muladd_8ns_16s_22s_25_4_1_U161_n_45,mac_muladd_8ns_16s_22s_25_4_1_U161_n_46,mac_muladd_8ns_16s_22s_25_4_1_U161_n_47,mac_muladd_8ns_16s_22s_25_4_1_U161_n_48,mac_muladd_8ns_16s_22s_25_4_1_U161_n_49,mac_muladd_8ns_16s_22s_25_4_1_U161_n_50,mac_muladd_8ns_16s_22s_25_4_1_U161_n_51,mac_muladd_8ns_16s_22s_25_4_1_U161_n_52,mac_muladd_8ns_16s_22s_25_4_1_U161_n_53,mac_muladd_8ns_16s_22s_25_4_1_U161_n_54,mac_muladd_8ns_16s_22s_25_4_1_U161_n_55,mac_muladd_8ns_16s_22s_25_4_1_U161_n_56,mac_muladd_8ns_16s_22s_25_4_1_U161_n_57,mac_muladd_8ns_16s_22s_25_4_1_U161_n_58,mac_muladd_8ns_16s_22s_25_4_1_U161_n_59,mac_muladd_8ns_16s_22s_25_4_1_U161_n_60,mac_muladd_8ns_16s_22s_25_4_1_U161_n_61,mac_muladd_8ns_16s_22s_25_4_1_U161_n_62,mac_muladd_8ns_16s_22s_25_4_1_U161_n_63,mac_muladd_8ns_16s_22s_25_4_1_U161_n_64,mac_muladd_8ns_16s_22s_25_4_1_U161_n_65,mac_muladd_8ns_16s_22s_25_4_1_U161_n_66,mac_muladd_8ns_16s_22s_25_4_1_U161_n_67,mac_muladd_8ns_16s_22s_25_4_1_U161_n_68,mac_muladd_8ns_16s_22s_25_4_1_U161_n_69,mac_muladd_8ns_16s_22s_25_4_1_U161_n_70,mac_muladd_8ns_16s_22s_25_4_1_U161_n_71,mac_muladd_8ns_16s_22s_25_4_1_U161_n_72,mac_muladd_8ns_16s_22s_25_4_1_U161_n_73,mac_muladd_8ns_16s_22s_25_4_1_U161_n_74,mac_muladd_8ns_16s_22s_25_4_1_U161_n_75,mac_muladd_8ns_16s_22s_25_4_1_U161_n_76}),
        .PCOUT(NLW_add_ln151_3_fu_829_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln151_3_fu_829_p2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_add_ln151_3_fu_829_p2_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[15]_i_2 
       (.I0(mul_16s_8ns_24_1_1_U158_n_13),
        .I1(mul_16s_8ns_24_1_1_U157_n_13),
        .O(\add_ln151_reg_1238[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[15]_i_3 
       (.I0(mul_16s_8ns_24_1_1_U158_n_14),
        .I1(mul_16s_8ns_24_1_1_U157_n_14),
        .O(\add_ln151_reg_1238[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[15]_i_4 
       (.I0(mul_16s_8ns_24_1_1_U158_n_15),
        .I1(mul_16s_8ns_24_1_1_U157_n_15),
        .O(\add_ln151_reg_1238[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[15]_i_5 
       (.I0(mul_16s_8ns_24_1_1_U158_n_16),
        .I1(mul_16s_8ns_24_1_1_U157_n_16),
        .O(\add_ln151_reg_1238[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[15]_i_6 
       (.I0(mul_16s_8ns_24_1_1_U158_n_17),
        .I1(mul_16s_8ns_24_1_1_U157_n_17),
        .O(\add_ln151_reg_1238[15]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[15]_i_7 
       (.I0(mul_16s_8ns_24_1_1_U158_n_18),
        .I1(mul_16s_8ns_24_1_1_U157_n_18),
        .O(\add_ln151_reg_1238[15]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[15]_i_8 
       (.I0(mul_16s_8ns_24_1_1_U158_n_19),
        .I1(mul_16s_8ns_24_1_1_U157_n_19),
        .O(\add_ln151_reg_1238[15]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[15]_i_9 
       (.I0(mul_16s_8ns_24_1_1_U158_n_20),
        .I1(mul_16s_8ns_24_1_1_U157_n_20),
        .O(\add_ln151_reg_1238[15]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[23]_i_10 
       (.I0(mul_16s_8ns_24_1_1_U158_n_12),
        .I1(mul_16s_8ns_24_1_1_U157_n_12),
        .O(\add_ln151_reg_1238[23]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln151_reg_1238[23]_i_2 
       (.I0(mul_16s_8ns_24_1_1_U158_n_5),
        .O(\add_ln151_reg_1238[23]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[23]_i_4 
       (.I0(mul_16s_8ns_24_1_1_U158_n_6),
        .I1(mul_16s_8ns_24_1_1_U157_n_6),
        .O(\add_ln151_reg_1238[23]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[23]_i_5 
       (.I0(mul_16s_8ns_24_1_1_U158_n_7),
        .I1(mul_16s_8ns_24_1_1_U157_n_7),
        .O(\add_ln151_reg_1238[23]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[23]_i_6 
       (.I0(mul_16s_8ns_24_1_1_U158_n_8),
        .I1(mul_16s_8ns_24_1_1_U157_n_8),
        .O(\add_ln151_reg_1238[23]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[23]_i_7 
       (.I0(mul_16s_8ns_24_1_1_U158_n_9),
        .I1(mul_16s_8ns_24_1_1_U157_n_9),
        .O(\add_ln151_reg_1238[23]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[23]_i_8 
       (.I0(mul_16s_8ns_24_1_1_U158_n_10),
        .I1(mul_16s_8ns_24_1_1_U157_n_10),
        .O(\add_ln151_reg_1238[23]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[23]_i_9 
       (.I0(mul_16s_8ns_24_1_1_U158_n_11),
        .I1(mul_16s_8ns_24_1_1_U157_n_11),
        .O(\add_ln151_reg_1238[23]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[7]_i_2 
       (.I0(mul_16s_8ns_24_1_1_U158_n_21),
        .I1(mul_16s_8ns_24_1_1_U157_n_21),
        .O(\add_ln151_reg_1238[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[7]_i_3 
       (.I0(mul_16s_8ns_24_1_1_U158_n_22),
        .I1(mul_16s_8ns_24_1_1_U157_n_22),
        .O(\add_ln151_reg_1238[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[7]_i_4 
       (.I0(mul_16s_8ns_24_1_1_U158_n_23),
        .I1(mul_16s_8ns_24_1_1_U157_n_23),
        .O(\add_ln151_reg_1238[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[7]_i_5 
       (.I0(mul_16s_8ns_24_1_1_U158_n_24),
        .I1(mul_16s_8ns_24_1_1_U157_n_24),
        .O(\add_ln151_reg_1238[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[7]_i_6 
       (.I0(mul_16s_8ns_24_1_1_U158_n_25),
        .I1(mul_16s_8ns_24_1_1_U157_n_25),
        .O(\add_ln151_reg_1238[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[7]_i_7 
       (.I0(mul_16s_8ns_24_1_1_U158_n_26),
        .I1(mul_16s_8ns_24_1_1_U157_n_26),
        .O(\add_ln151_reg_1238[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[7]_i_8 
       (.I0(mul_16s_8ns_24_1_1_U158_n_27),
        .I1(mul_16s_8ns_24_1_1_U157_n_27),
        .O(\add_ln151_reg_1238[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln151_reg_1238[7]_i_9 
       (.I0(mul_16s_8ns_24_1_1_U158_n_28),
        .I1(mul_16s_8ns_24_1_1_U157_n_28),
        .O(\add_ln151_reg_1238[7]_i_9_n_5 ));
  FDRE \add_ln151_reg_1238_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[0]),
        .Q(add_ln151_reg_1238[0]),
        .R(1'b0));
  FDRE \add_ln151_reg_1238_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[10]),
        .Q(add_ln151_reg_1238[10]),
        .R(1'b0));
  FDRE \add_ln151_reg_1238_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[11]),
        .Q(add_ln151_reg_1238[11]),
        .R(1'b0));
  FDRE \add_ln151_reg_1238_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[12]),
        .Q(add_ln151_reg_1238[12]),
        .R(1'b0));
  FDRE \add_ln151_reg_1238_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[13]),
        .Q(add_ln151_reg_1238[13]),
        .R(1'b0));
  FDRE \add_ln151_reg_1238_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[14]),
        .Q(add_ln151_reg_1238[14]),
        .R(1'b0));
  FDRE \add_ln151_reg_1238_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[15]),
        .Q(add_ln151_reg_1238[15]),
        .R(1'b0));
  CARRY8 \add_ln151_reg_1238_reg[15]_i_1 
       (.CI(\add_ln151_reg_1238_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln151_reg_1238_reg[15]_i_1_n_5 ,\add_ln151_reg_1238_reg[15]_i_1_n_6 ,\add_ln151_reg_1238_reg[15]_i_1_n_7 ,\add_ln151_reg_1238_reg[15]_i_1_n_8 ,\add_ln151_reg_1238_reg[15]_i_1_n_9 ,\add_ln151_reg_1238_reg[15]_i_1_n_10 ,\add_ln151_reg_1238_reg[15]_i_1_n_11 ,\add_ln151_reg_1238_reg[15]_i_1_n_12 }),
        .DI({mul_16s_8ns_24_1_1_U158_n_13,mul_16s_8ns_24_1_1_U158_n_14,mul_16s_8ns_24_1_1_U158_n_15,mul_16s_8ns_24_1_1_U158_n_16,mul_16s_8ns_24_1_1_U158_n_17,mul_16s_8ns_24_1_1_U158_n_18,mul_16s_8ns_24_1_1_U158_n_19,mul_16s_8ns_24_1_1_U158_n_20}),
        .O(add_ln151_fu_732_p2[15:8]),
        .S({\add_ln151_reg_1238[15]_i_2_n_5 ,\add_ln151_reg_1238[15]_i_3_n_5 ,\add_ln151_reg_1238[15]_i_4_n_5 ,\add_ln151_reg_1238[15]_i_5_n_5 ,\add_ln151_reg_1238[15]_i_6_n_5 ,\add_ln151_reg_1238[15]_i_7_n_5 ,\add_ln151_reg_1238[15]_i_8_n_5 ,\add_ln151_reg_1238[15]_i_9_n_5 }));
  FDRE \add_ln151_reg_1238_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[16]),
        .Q(add_ln151_reg_1238[16]),
        .R(1'b0));
  FDRE \add_ln151_reg_1238_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[17]),
        .Q(add_ln151_reg_1238[17]),
        .R(1'b0));
  FDRE \add_ln151_reg_1238_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[18]),
        .Q(add_ln151_reg_1238[18]),
        .R(1'b0));
  FDRE \add_ln151_reg_1238_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[19]),
        .Q(add_ln151_reg_1238[19]),
        .R(1'b0));
  FDRE \add_ln151_reg_1238_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[1]),
        .Q(add_ln151_reg_1238[1]),
        .R(1'b0));
  FDRE \add_ln151_reg_1238_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[20]),
        .Q(add_ln151_reg_1238[20]),
        .R(1'b0));
  FDRE \add_ln151_reg_1238_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[21]),
        .Q(add_ln151_reg_1238[21]),
        .R(1'b0));
  FDRE \add_ln151_reg_1238_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[22]),
        .Q(add_ln151_reg_1238[22]),
        .R(1'b0));
  FDRE \add_ln151_reg_1238_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[23]),
        .Q(add_ln151_reg_1238[23]),
        .R(1'b0));
  CARRY8 \add_ln151_reg_1238_reg[23]_i_1 
       (.CI(\add_ln151_reg_1238_reg[15]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln151_reg_1238_reg[23]_i_1_n_5 ,\add_ln151_reg_1238_reg[23]_i_1_n_6 ,\add_ln151_reg_1238_reg[23]_i_1_n_7 ,\add_ln151_reg_1238_reg[23]_i_1_n_8 ,\add_ln151_reg_1238_reg[23]_i_1_n_9 ,\add_ln151_reg_1238_reg[23]_i_1_n_10 ,\add_ln151_reg_1238_reg[23]_i_1_n_11 ,\add_ln151_reg_1238_reg[23]_i_1_n_12 }),
        .DI({\add_ln151_reg_1238[23]_i_2_n_5 ,mul_16s_8ns_24_1_1_U158_n_6,mul_16s_8ns_24_1_1_U158_n_7,mul_16s_8ns_24_1_1_U158_n_8,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_10,mul_16s_8ns_24_1_1_U158_n_11,mul_16s_8ns_24_1_1_U158_n_12}),
        .O(add_ln151_fu_732_p2[23:16]),
        .S({mul_16s_8ns_24_1_1_U158_n_29,\add_ln151_reg_1238[23]_i_4_n_5 ,\add_ln151_reg_1238[23]_i_5_n_5 ,\add_ln151_reg_1238[23]_i_6_n_5 ,\add_ln151_reg_1238[23]_i_7_n_5 ,\add_ln151_reg_1238[23]_i_8_n_5 ,\add_ln151_reg_1238[23]_i_9_n_5 ,\add_ln151_reg_1238[23]_i_10_n_5 }));
  FDRE \add_ln151_reg_1238_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[24]),
        .Q(add_ln151_reg_1238[24]),
        .R(1'b0));
  CARRY8 \add_ln151_reg_1238_reg[24]_i_1 
       (.CI(\add_ln151_reg_1238_reg[23]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO(\NLW_add_ln151_reg_1238_reg[24]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln151_reg_1238_reg[24]_i_1_O_UNCONNECTED [7:1],add_ln151_fu_732_p2[24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln151_reg_1238_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[2]),
        .Q(add_ln151_reg_1238[2]),
        .R(1'b0));
  FDRE \add_ln151_reg_1238_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[3]),
        .Q(add_ln151_reg_1238[3]),
        .R(1'b0));
  FDRE \add_ln151_reg_1238_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[4]),
        .Q(add_ln151_reg_1238[4]),
        .R(1'b0));
  FDRE \add_ln151_reg_1238_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[5]),
        .Q(add_ln151_reg_1238[5]),
        .R(1'b0));
  FDRE \add_ln151_reg_1238_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[6]),
        .Q(add_ln151_reg_1238[6]),
        .R(1'b0));
  FDRE \add_ln151_reg_1238_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[7]),
        .Q(add_ln151_reg_1238[7]),
        .R(1'b0));
  CARRY8 \add_ln151_reg_1238_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln151_reg_1238_reg[7]_i_1_n_5 ,\add_ln151_reg_1238_reg[7]_i_1_n_6 ,\add_ln151_reg_1238_reg[7]_i_1_n_7 ,\add_ln151_reg_1238_reg[7]_i_1_n_8 ,\add_ln151_reg_1238_reg[7]_i_1_n_9 ,\add_ln151_reg_1238_reg[7]_i_1_n_10 ,\add_ln151_reg_1238_reg[7]_i_1_n_11 ,\add_ln151_reg_1238_reg[7]_i_1_n_12 }),
        .DI({mul_16s_8ns_24_1_1_U158_n_21,mul_16s_8ns_24_1_1_U158_n_22,mul_16s_8ns_24_1_1_U158_n_23,mul_16s_8ns_24_1_1_U158_n_24,mul_16s_8ns_24_1_1_U158_n_25,mul_16s_8ns_24_1_1_U158_n_26,mul_16s_8ns_24_1_1_U158_n_27,mul_16s_8ns_24_1_1_U158_n_28}),
        .O(add_ln151_fu_732_p2[7:0]),
        .S({\add_ln151_reg_1238[7]_i_2_n_5 ,\add_ln151_reg_1238[7]_i_3_n_5 ,\add_ln151_reg_1238[7]_i_4_n_5 ,\add_ln151_reg_1238[7]_i_5_n_5 ,\add_ln151_reg_1238[7]_i_6_n_5 ,\add_ln151_reg_1238[7]_i_7_n_5 ,\add_ln151_reg_1238[7]_i_8_n_5 ,\add_ln151_reg_1238[7]_i_9_n_5 }));
  FDRE \add_ln151_reg_1238_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[8]),
        .Q(add_ln151_reg_1238[8]),
        .R(1'b0));
  FDRE \add_ln151_reg_1238_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln151_fu_732_p2[9]),
        .Q(add_ln151_reg_1238[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter3_reg_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_5));
  FDRE ap_loop_exit_ready_pp0_iter4_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_5),
        .Q(ap_loop_exit_ready_pp0_iter4_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7F0000)) 
    empty_n_i_1__42
       (.I0(empty_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(flow_control_loop_pipe_sequential_init_U_n_5),
        .I4(stream_in_hresampled_empty_n),
        .I5(push_1),
        .O(\ap_CS_fsm_reg[2] ));
  bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_53 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln104_1_fu_397_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}),
        .E(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}),
        .SS(flow_control_loop_pipe_sequential_init_U_n_55),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_53),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1),
        .ap_loop_exit_ready_pp0_iter4_reg(ap_loop_exit_ready_pp0_iter4_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp17_not_reg_629(cmp17_not_reg_629),
        .cmp20_not_reg_634(cmp20_not_reg_634),
        .\cmp20_not_reg_634_reg[0] (flow_control_loop_pipe_sequential_init_U_n_52),
        .empty_n_reg(flow_control_loop_pipe_sequential_init_U_n_5),
        .empty_n_reg_0(flow_control_loop_pipe_sequential_init_U_n_54),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg(p_0_in),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0({flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_1(grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg),
        .icmp_ln104_fu_391_p2_carry(\or_ln105_2_reg_1153[0]_i_2 [13:0]),
        .or_ln105_2_reg_1153(or_ln105_2_reg_1153),
        .\or_ln105_2_reg_1153_reg[0] (icmp_ln104_fu_391_p2),
        .\or_ln105_2_reg_1153_reg[0]_0 (\or_ln105_2_reg_1153_reg[0]_0 ),
        .\or_ln105_2_reg_1153_reg[0]_1 (\or_ln105_2_reg_1153_reg[0]_1 ),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n),
        .\x_fu_140_reg[0] (x_5_fu_439_p2[0]),
        .\x_fu_140_reg[12] ({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}),
        .\x_fu_140_reg[12]_0 ({flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51}),
        .\x_fu_140_reg[12]_1 (x_fu_140_reg),
        .\x_fu_140_reg[8] ({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47}),
        .\x_fu_140_reg[9] (\x_fu_140_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h00000000A2000000)) 
    full_n_i_3
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(stream_csc_full_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(stream_in_hresampled_empty_n),
        .I5(push_1),
        .O(mOutPtr0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln104_1_fu_397_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln104_1_fu_397_p2,icmp_ln104_1_fu_397_p2_carry_n_6,icmp_ln104_1_fu_397_p2_carry_n_7,icmp_ln104_1_fu_397_p2_carry_n_8,icmp_ln104_1_fu_397_p2_carry_n_9,icmp_ln104_1_fu_397_p2_carry_n_10,icmp_ln104_1_fu_397_p2_carry_n_11,icmp_ln104_1_fu_397_p2_carry_n_12}),
        .DI({DI,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}),
        .O(NLW_icmp_ln104_1_fu_397_p2_carry_O_UNCONNECTED[7:0]),
        .S({\or_ln105_2_reg_1153[0]_i_2_0 ,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln104_fu_391_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln104_fu_391_p2,icmp_ln104_fu_391_p2_carry_n_6,icmp_ln104_fu_391_p2_carry_n_7,icmp_ln104_fu_391_p2_carry_n_8,icmp_ln104_fu_391_p2_carry_n_9,icmp_ln104_fu_391_p2_carry_n_10,icmp_ln104_fu_391_p2_carry_n_11,icmp_ln104_fu_391_p2_carry_n_12}),
        .DI({\or_ln105_2_reg_1153[0]_i_2 [14],flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}),
        .O(NLW_icmp_ln104_fu_391_p2_carry_O_UNCONNECTED[7:0]),
        .S({S,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln153_1_fu_856_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln153_1_fu_856_p2_carry_CO_UNCONNECTED[7],icmp_ln153_1_fu_856_p2_carry_n_6,icmp_ln153_1_fu_856_p2_carry_n_7,icmp_ln153_1_fu_856_p2_carry_n_8,icmp_ln153_1_fu_856_p2_carry_n_9,icmp_ln153_1_fu_856_p2_carry_n_10,icmp_ln153_1_fu_856_p2_carry_n_11,icmp_ln153_1_fu_856_p2_carry_n_12}),
        .DI({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U159_n_79,icmp_ln153_1_fu_856_p2_carry_i_2_n_5,icmp_ln153_1_fu_856_p2_carry_i_3_n_5,icmp_ln153_1_fu_856_p2_carry_i_4_n_5,icmp_ln153_1_fu_856_p2_carry_i_5_n_5,icmp_ln153_1_fu_856_p2_carry_i_6_n_5,icmp_ln153_1_fu_856_p2_carry_i_7_n_5}),
        .O(NLW_icmp_ln153_1_fu_856_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U159_n_114,icmp_ln153_1_fu_856_p2_carry_i_9_n_5,icmp_ln153_1_fu_856_p2_carry_i_10_n_5,icmp_ln153_1_fu_856_p2_carry_i_11_n_5,icmp_ln153_1_fu_856_p2_carry_i_12_n_5,icmp_ln153_1_fu_856_p2_carry_i_13_n_5,icmp_ln153_1_fu_856_p2_carry_i_14_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln153_1_fu_856_p2_carry_i_10
       (.I0(Rres_fu_780_p4[8]),
        .I1(Rres_fu_780_p4[9]),
        .O(icmp_ln153_1_fu_856_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln153_1_fu_856_p2_carry_i_11
       (.I0(Rres_fu_780_p4[6]),
        .I1(icmp_ln153_1_fu_856_p2_carry_0[3]),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[3]),
        .I3(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I4(Rres_fu_780_p4[7]),
        .I5(p_0_in0_in[7]),
        .O(icmp_ln153_1_fu_856_p2_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln153_1_fu_856_p2_carry_i_12
       (.I0(Rres_fu_780_p4[4]),
        .I1(icmp_ln153_1_fu_856_p2_carry_0[2]),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[2]),
        .I3(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I4(Rres_fu_780_p4[5]),
        .I5(p_0_in0_in[5]),
        .O(icmp_ln153_1_fu_856_p2_carry_i_12_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln153_1_fu_856_p2_carry_i_13
       (.I0(Rres_fu_780_p4[2]),
        .I1(icmp_ln153_1_fu_856_p2_carry_0[1]),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[1]),
        .I3(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I4(Rres_fu_780_p4[3]),
        .I5(p_0_in0_in[3]),
        .O(icmp_ln153_1_fu_856_p2_carry_i_13_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln153_1_fu_856_p2_carry_i_14
       (.I0(Rres_fu_780_p4[0]),
        .I1(icmp_ln153_1_fu_856_p2_carry_0[0]),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[0]),
        .I3(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I4(Rres_fu_780_p4[1]),
        .I5(p_0_in0_in[1]),
        .O(icmp_ln153_1_fu_856_p2_carry_i_14_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln153_1_fu_856_p2_carry_i_2
       (.I0(Rres_fu_780_p4[10]),
        .I1(Rres_fu_780_p4[11]),
        .O(icmp_ln153_1_fu_856_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln153_1_fu_856_p2_carry_i_3
       (.I0(Rres_fu_780_p4[8]),
        .I1(Rres_fu_780_p4[9]),
        .O(icmp_ln153_1_fu_856_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln153_1_fu_856_p2_carry_i_4
       (.I0(Rres_fu_780_p4[6]),
        .I1(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[3]),
        .I3(icmp_ln153_1_fu_856_p2_carry_0[3]),
        .I4(p_0_in0_in[7]),
        .I5(Rres_fu_780_p4[7]),
        .O(icmp_ln153_1_fu_856_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln153_1_fu_856_p2_carry_i_5
       (.I0(Rres_fu_780_p4[4]),
        .I1(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[2]),
        .I3(icmp_ln153_1_fu_856_p2_carry_0[2]),
        .I4(p_0_in0_in[5]),
        .I5(Rres_fu_780_p4[5]),
        .O(icmp_ln153_1_fu_856_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln153_1_fu_856_p2_carry_i_6
       (.I0(Rres_fu_780_p4[2]),
        .I1(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[1]),
        .I3(icmp_ln153_1_fu_856_p2_carry_0[1]),
        .I4(p_0_in0_in[3]),
        .I5(Rres_fu_780_p4[3]),
        .O(icmp_ln153_1_fu_856_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln153_1_fu_856_p2_carry_i_7
       (.I0(Rres_fu_780_p4[0]),
        .I1(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[0]),
        .I3(icmp_ln153_1_fu_856_p2_carry_0[0]),
        .I4(p_0_in0_in[1]),
        .I5(Rres_fu_780_p4[1]),
        .O(icmp_ln153_1_fu_856_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln153_1_fu_856_p2_carry_i_9
       (.I0(Rres_fu_780_p4[10]),
        .I1(Rres_fu_780_p4[11]),
        .O(icmp_ln153_1_fu_856_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln153_fu_850_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln153_fu_850_p2_carry_CO_UNCONNECTED[7],p_1_in,icmp_ln153_fu_850_p2_carry_n_7,icmp_ln153_fu_850_p2_carry_n_8,icmp_ln153_fu_850_p2_carry_n_9,icmp_ln153_fu_850_p2_carry_n_10,icmp_ln153_fu_850_p2_carry_n_11,icmp_ln153_fu_850_p2_carry_n_12}),
        .DI({1'b0,Rres_fu_780_p4[13],1'b0,1'b0,icmp_ln153_fu_850_p2_carry_i_2_n_5,icmp_ln153_fu_850_p2_carry_i_3_n_5,icmp_ln153_fu_850_p2_carry_i_4_n_5,icmp_ln153_fu_850_p2_carry_i_5_n_5}),
        .O(NLW_icmp_ln153_fu_850_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U159_n_113,icmp_ln153_fu_850_p2_carry_i_7_n_5,icmp_ln153_fu_850_p2_carry_i_8_n_5,icmp_ln153_fu_850_p2_carry_i_9_n_5,icmp_ln153_fu_850_p2_carry_i_10_n_5,icmp_ln153_fu_850_p2_carry_i_11_n_5,icmp_ln153_fu_850_p2_carry_i_12_n_5}));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln153_fu_850_p2_carry_i_10
       (.I0(icmp_ln153_fu_850_p2_carry_0[2]),
        .I1(icmp_ln153_fu_850_p2_carry_1[2]),
        .I2(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I3(Rres_fu_780_p4[4]),
        .I4(p_0_in1_in[5]),
        .I5(Rres_fu_780_p4[5]),
        .O(icmp_ln153_fu_850_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln153_fu_850_p2_carry_i_11
       (.I0(icmp_ln153_fu_850_p2_carry_0[1]),
        .I1(icmp_ln153_fu_850_p2_carry_1[1]),
        .I2(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I3(Rres_fu_780_p4[2]),
        .I4(p_0_in1_in[3]),
        .I5(Rres_fu_780_p4[3]),
        .O(icmp_ln153_fu_850_p2_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln153_fu_850_p2_carry_i_12
       (.I0(icmp_ln153_fu_850_p2_carry_0[0]),
        .I1(icmp_ln153_fu_850_p2_carry_1[0]),
        .I2(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I3(Rres_fu_780_p4[0]),
        .I4(p_0_in1_in[1]),
        .I5(Rres_fu_780_p4[1]),
        .O(icmp_ln153_fu_850_p2_carry_i_12_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln153_fu_850_p2_carry_i_2
       (.I0(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln153_fu_850_p2_carry_1[3]),
        .I2(icmp_ln153_fu_850_p2_carry_0[3]),
        .I3(Rres_fu_780_p4[6]),
        .I4(Rres_fu_780_p4[7]),
        .I5(p_0_in1_in[7]),
        .O(icmp_ln153_fu_850_p2_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln153_fu_850_p2_carry_i_3
       (.I0(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln153_fu_850_p2_carry_1[2]),
        .I2(icmp_ln153_fu_850_p2_carry_0[2]),
        .I3(Rres_fu_780_p4[4]),
        .I4(Rres_fu_780_p4[5]),
        .I5(p_0_in1_in[5]),
        .O(icmp_ln153_fu_850_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln153_fu_850_p2_carry_i_4
       (.I0(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln153_fu_850_p2_carry_1[1]),
        .I2(icmp_ln153_fu_850_p2_carry_0[1]),
        .I3(Rres_fu_780_p4[2]),
        .I4(Rres_fu_780_p4[3]),
        .I5(p_0_in1_in[3]),
        .O(icmp_ln153_fu_850_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln153_fu_850_p2_carry_i_5
       (.I0(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln153_fu_850_p2_carry_1[0]),
        .I2(icmp_ln153_fu_850_p2_carry_0[0]),
        .I3(Rres_fu_780_p4[0]),
        .I4(Rres_fu_780_p4[1]),
        .I5(p_0_in1_in[1]),
        .O(icmp_ln153_fu_850_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln153_fu_850_p2_carry_i_7
       (.I0(Rres_fu_780_p4[10]),
        .I1(Rres_fu_780_p4[11]),
        .O(icmp_ln153_fu_850_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln153_fu_850_p2_carry_i_8
       (.I0(Rres_fu_780_p4[8]),
        .I1(Rres_fu_780_p4[9]),
        .O(icmp_ln153_fu_850_p2_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln153_fu_850_p2_carry_i_9
       (.I0(icmp_ln153_fu_850_p2_carry_0[3]),
        .I1(icmp_ln153_fu_850_p2_carry_1[3]),
        .I2(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I3(Rres_fu_780_p4[6]),
        .I4(p_0_in1_in[7]),
        .I5(Rres_fu_780_p4[7]),
        .O(icmp_ln153_fu_850_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln154_1_fu_894_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln154_1_fu_894_p2_carry_CO_UNCONNECTED[7],icmp_ln154_1_fu_894_p2_carry_n_6,icmp_ln154_1_fu_894_p2_carry_n_7,icmp_ln154_1_fu_894_p2_carry_n_8,icmp_ln154_1_fu_894_p2_carry_n_9,icmp_ln154_1_fu_894_p2_carry_n_10,icmp_ln154_1_fu_894_p2_carry_n_11,icmp_ln154_1_fu_894_p2_carry_n_12}),
        .DI({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U160_n_79,icmp_ln154_1_fu_894_p2_carry_i_2_n_5,icmp_ln154_1_fu_894_p2_carry_i_3_n_5,icmp_ln154_1_fu_894_p2_carry_i_4_n_5,icmp_ln154_1_fu_894_p2_carry_i_5_n_5,icmp_ln154_1_fu_894_p2_carry_i_6_n_5,icmp_ln154_1_fu_894_p2_carry_i_7_n_5}),
        .O(NLW_icmp_ln154_1_fu_894_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U160_n_114,icmp_ln154_1_fu_894_p2_carry_i_9_n_5,icmp_ln154_1_fu_894_p2_carry_i_10_n_5,icmp_ln154_1_fu_894_p2_carry_i_11_n_5,icmp_ln154_1_fu_894_p2_carry_i_12_n_5,icmp_ln154_1_fu_894_p2_carry_i_13_n_5,icmp_ln154_1_fu_894_p2_carry_i_14_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln154_1_fu_894_p2_carry_i_10
       (.I0(Gres_fu_810_p4[8]),
        .I1(Gres_fu_810_p4[9]),
        .O(icmp_ln154_1_fu_894_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln154_1_fu_894_p2_carry_i_11
       (.I0(Gres_fu_810_p4[6]),
        .I1(icmp_ln153_1_fu_856_p2_carry_0[3]),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[3]),
        .I3(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I4(Gres_fu_810_p4[7]),
        .I5(p_0_in0_in[7]),
        .O(icmp_ln154_1_fu_894_p2_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln154_1_fu_894_p2_carry_i_12
       (.I0(Gres_fu_810_p4[4]),
        .I1(icmp_ln153_1_fu_856_p2_carry_0[2]),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[2]),
        .I3(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I4(Gres_fu_810_p4[5]),
        .I5(p_0_in0_in[5]),
        .O(icmp_ln154_1_fu_894_p2_carry_i_12_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln154_1_fu_894_p2_carry_i_13
       (.I0(Gres_fu_810_p4[2]),
        .I1(icmp_ln153_1_fu_856_p2_carry_0[1]),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[1]),
        .I3(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I4(Gres_fu_810_p4[3]),
        .I5(p_0_in0_in[3]),
        .O(icmp_ln154_1_fu_894_p2_carry_i_13_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln154_1_fu_894_p2_carry_i_14
       (.I0(Gres_fu_810_p4[0]),
        .I1(icmp_ln153_1_fu_856_p2_carry_0[0]),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[0]),
        .I3(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I4(Gres_fu_810_p4[1]),
        .I5(p_0_in0_in[1]),
        .O(icmp_ln154_1_fu_894_p2_carry_i_14_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln154_1_fu_894_p2_carry_i_2
       (.I0(Gres_fu_810_p4[10]),
        .I1(Gres_fu_810_p4[11]),
        .O(icmp_ln154_1_fu_894_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln154_1_fu_894_p2_carry_i_3
       (.I0(Gres_fu_810_p4[8]),
        .I1(Gres_fu_810_p4[9]),
        .O(icmp_ln154_1_fu_894_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln154_1_fu_894_p2_carry_i_4
       (.I0(Gres_fu_810_p4[6]),
        .I1(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[3]),
        .I3(icmp_ln153_1_fu_856_p2_carry_0[3]),
        .I4(p_0_in0_in[7]),
        .I5(Gres_fu_810_p4[7]),
        .O(icmp_ln154_1_fu_894_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln154_1_fu_894_p2_carry_i_5
       (.I0(Gres_fu_810_p4[4]),
        .I1(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[2]),
        .I3(icmp_ln153_1_fu_856_p2_carry_0[2]),
        .I4(p_0_in0_in[5]),
        .I5(Gres_fu_810_p4[5]),
        .O(icmp_ln154_1_fu_894_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln154_1_fu_894_p2_carry_i_6
       (.I0(Gres_fu_810_p4[2]),
        .I1(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[1]),
        .I3(icmp_ln153_1_fu_856_p2_carry_0[1]),
        .I4(p_0_in0_in[3]),
        .I5(Gres_fu_810_p4[3]),
        .O(icmp_ln154_1_fu_894_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln154_1_fu_894_p2_carry_i_7
       (.I0(Gres_fu_810_p4[0]),
        .I1(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[0]),
        .I3(icmp_ln153_1_fu_856_p2_carry_0[0]),
        .I4(p_0_in0_in[1]),
        .I5(Gres_fu_810_p4[1]),
        .O(icmp_ln154_1_fu_894_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln154_1_fu_894_p2_carry_i_9
       (.I0(Gres_fu_810_p4[10]),
        .I1(Gres_fu_810_p4[11]),
        .O(icmp_ln154_1_fu_894_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln154_fu_888_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln154_fu_888_p2_carry_CO_UNCONNECTED[7],icmp_ln154_fu_888_p2_carry_n_6,icmp_ln154_fu_888_p2_carry_n_7,icmp_ln154_fu_888_p2_carry_n_8,icmp_ln154_fu_888_p2_carry_n_9,icmp_ln154_fu_888_p2_carry_n_10,icmp_ln154_fu_888_p2_carry_n_11,icmp_ln154_fu_888_p2_carry_n_12}),
        .DI({1'b0,Gres_fu_810_p4[13],1'b0,1'b0,icmp_ln154_fu_888_p2_carry_i_2_n_5,icmp_ln154_fu_888_p2_carry_i_3_n_5,icmp_ln154_fu_888_p2_carry_i_4_n_5,icmp_ln154_fu_888_p2_carry_i_5_n_5}),
        .O(NLW_icmp_ln154_fu_888_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U160_n_113,icmp_ln154_fu_888_p2_carry_i_7_n_5,icmp_ln154_fu_888_p2_carry_i_8_n_5,icmp_ln154_fu_888_p2_carry_i_9_n_5,icmp_ln154_fu_888_p2_carry_i_10_n_5,icmp_ln154_fu_888_p2_carry_i_11_n_5,icmp_ln154_fu_888_p2_carry_i_12_n_5}));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln154_fu_888_p2_carry_i_10
       (.I0(icmp_ln153_fu_850_p2_carry_0[2]),
        .I1(icmp_ln153_fu_850_p2_carry_1[2]),
        .I2(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I3(Gres_fu_810_p4[4]),
        .I4(p_0_in1_in[5]),
        .I5(Gres_fu_810_p4[5]),
        .O(icmp_ln154_fu_888_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln154_fu_888_p2_carry_i_11
       (.I0(icmp_ln153_fu_850_p2_carry_0[1]),
        .I1(icmp_ln153_fu_850_p2_carry_1[1]),
        .I2(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I3(Gres_fu_810_p4[2]),
        .I4(p_0_in1_in[3]),
        .I5(Gres_fu_810_p4[3]),
        .O(icmp_ln154_fu_888_p2_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln154_fu_888_p2_carry_i_12
       (.I0(icmp_ln153_fu_850_p2_carry_0[0]),
        .I1(icmp_ln153_fu_850_p2_carry_1[0]),
        .I2(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I3(Gres_fu_810_p4[0]),
        .I4(p_0_in1_in[1]),
        .I5(Gres_fu_810_p4[1]),
        .O(icmp_ln154_fu_888_p2_carry_i_12_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln154_fu_888_p2_carry_i_2
       (.I0(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln153_fu_850_p2_carry_1[3]),
        .I2(icmp_ln153_fu_850_p2_carry_0[3]),
        .I3(Gres_fu_810_p4[6]),
        .I4(Gres_fu_810_p4[7]),
        .I5(p_0_in1_in[7]),
        .O(icmp_ln154_fu_888_p2_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln154_fu_888_p2_carry_i_3
       (.I0(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln153_fu_850_p2_carry_1[2]),
        .I2(icmp_ln153_fu_850_p2_carry_0[2]),
        .I3(Gres_fu_810_p4[4]),
        .I4(Gres_fu_810_p4[5]),
        .I5(p_0_in1_in[5]),
        .O(icmp_ln154_fu_888_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln154_fu_888_p2_carry_i_4
       (.I0(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln153_fu_850_p2_carry_1[1]),
        .I2(icmp_ln153_fu_850_p2_carry_0[1]),
        .I3(Gres_fu_810_p4[2]),
        .I4(Gres_fu_810_p4[3]),
        .I5(p_0_in1_in[3]),
        .O(icmp_ln154_fu_888_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln154_fu_888_p2_carry_i_5
       (.I0(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln153_fu_850_p2_carry_1[0]),
        .I2(icmp_ln153_fu_850_p2_carry_0[0]),
        .I3(Gres_fu_810_p4[0]),
        .I4(Gres_fu_810_p4[1]),
        .I5(p_0_in1_in[1]),
        .O(icmp_ln154_fu_888_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln154_fu_888_p2_carry_i_7
       (.I0(Gres_fu_810_p4[10]),
        .I1(Gres_fu_810_p4[11]),
        .O(icmp_ln154_fu_888_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln154_fu_888_p2_carry_i_8
       (.I0(Gres_fu_810_p4[8]),
        .I1(Gres_fu_810_p4[9]),
        .O(icmp_ln154_fu_888_p2_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln154_fu_888_p2_carry_i_9
       (.I0(icmp_ln153_fu_850_p2_carry_0[3]),
        .I1(icmp_ln153_fu_850_p2_carry_1[3]),
        .I2(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I3(Gres_fu_810_p4[6]),
        .I4(p_0_in1_in[7]),
        .I5(Gres_fu_810_p4[7]),
        .O(icmp_ln154_fu_888_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln155_1_fu_916_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln155_1_fu_916_p2_carry_CO_UNCONNECTED[7],icmp_ln155_1_fu_916_p2_carry_n_6,icmp_ln155_1_fu_916_p2_carry_n_7,icmp_ln155_1_fu_916_p2_carry_n_8,icmp_ln155_1_fu_916_p2_carry_n_9,icmp_ln155_1_fu_916_p2_carry_n_10,icmp_ln155_1_fu_916_p2_carry_n_11,icmp_ln155_1_fu_916_p2_carry_n_12}),
        .DI({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U161_n_80,icmp_ln155_1_fu_916_p2_carry_i_2_n_5,icmp_ln155_1_fu_916_p2_carry_i_3_n_5,icmp_ln155_1_fu_916_p2_carry_i_4_n_5,icmp_ln155_1_fu_916_p2_carry_i_5_n_5,icmp_ln155_1_fu_916_p2_carry_i_6_n_5,icmp_ln155_1_fu_916_p2_carry_i_7_n_5}),
        .O(NLW_icmp_ln155_1_fu_916_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U161_n_115,icmp_ln155_1_fu_916_p2_carry_i_9_n_5,icmp_ln155_1_fu_916_p2_carry_i_10_n_5,icmp_ln155_1_fu_916_p2_carry_i_11_n_5,icmp_ln155_1_fu_916_p2_carry_i_12_n_5,icmp_ln155_1_fu_916_p2_carry_i_13_n_5,icmp_ln155_1_fu_916_p2_carry_i_14_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln155_1_fu_916_p2_carry_i_10
       (.I0(Bres_fu_840_p4[8]),
        .I1(Bres_fu_840_p4[9]),
        .O(icmp_ln155_1_fu_916_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln155_1_fu_916_p2_carry_i_11
       (.I0(Bres_fu_840_p4[6]),
        .I1(icmp_ln153_1_fu_856_p2_carry_0[3]),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[3]),
        .I3(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I4(Bres_fu_840_p4[7]),
        .I5(p_0_in0_in[7]),
        .O(icmp_ln155_1_fu_916_p2_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln155_1_fu_916_p2_carry_i_12
       (.I0(Bres_fu_840_p4[4]),
        .I1(icmp_ln153_1_fu_856_p2_carry_0[2]),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[2]),
        .I3(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I4(Bres_fu_840_p4[5]),
        .I5(p_0_in0_in[5]),
        .O(icmp_ln155_1_fu_916_p2_carry_i_12_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln155_1_fu_916_p2_carry_i_13
       (.I0(Bres_fu_840_p4[2]),
        .I1(icmp_ln153_1_fu_856_p2_carry_0[1]),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[1]),
        .I3(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I4(Bres_fu_840_p4[3]),
        .I5(p_0_in0_in[3]),
        .O(icmp_ln155_1_fu_916_p2_carry_i_13_n_5));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    icmp_ln155_1_fu_916_p2_carry_i_14
       (.I0(Bres_fu_840_p4[0]),
        .I1(icmp_ln153_1_fu_856_p2_carry_0[0]),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[0]),
        .I3(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I4(Bres_fu_840_p4[1]),
        .I5(p_0_in0_in[1]),
        .O(icmp_ln155_1_fu_916_p2_carry_i_14_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln155_1_fu_916_p2_carry_i_2
       (.I0(Bres_fu_840_p4[10]),
        .I1(Bres_fu_840_p4[11]),
        .O(icmp_ln155_1_fu_916_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln155_1_fu_916_p2_carry_i_3
       (.I0(Bres_fu_840_p4[8]),
        .I1(Bres_fu_840_p4[9]),
        .O(icmp_ln155_1_fu_916_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln155_1_fu_916_p2_carry_i_4
       (.I0(Bres_fu_840_p4[6]),
        .I1(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[3]),
        .I3(icmp_ln153_1_fu_856_p2_carry_0[3]),
        .I4(p_0_in0_in[7]),
        .I5(Bres_fu_840_p4[7]),
        .O(icmp_ln155_1_fu_916_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln155_1_fu_916_p2_carry_i_5
       (.I0(Bres_fu_840_p4[4]),
        .I1(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[2]),
        .I3(icmp_ln153_1_fu_856_p2_carry_0[2]),
        .I4(p_0_in0_in[5]),
        .I5(Bres_fu_840_p4[5]),
        .O(icmp_ln155_1_fu_916_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln155_1_fu_916_p2_carry_i_6
       (.I0(Bres_fu_840_p4[2]),
        .I1(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[1]),
        .I3(icmp_ln153_1_fu_856_p2_carry_0[1]),
        .I4(p_0_in0_in[3]),
        .I5(Bres_fu_840_p4[3]),
        .O(icmp_ln155_1_fu_916_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    icmp_ln155_1_fu_916_p2_carry_i_7
       (.I0(Bres_fu_840_p4[0]),
        .I1(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I2(icmp_ln153_1_fu_856_p2_carry_1[0]),
        .I3(icmp_ln153_1_fu_856_p2_carry_0[0]),
        .I4(p_0_in0_in[1]),
        .I5(Bres_fu_840_p4[1]),
        .O(icmp_ln155_1_fu_916_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln155_1_fu_916_p2_carry_i_9
       (.I0(Bres_fu_840_p4[10]),
        .I1(Bres_fu_840_p4[11]),
        .O(icmp_ln155_1_fu_916_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln155_fu_910_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln155_fu_910_p2_carry_CO_UNCONNECTED[7],icmp_ln155_fu_910_p2_carry_n_6,icmp_ln155_fu_910_p2_carry_n_7,icmp_ln155_fu_910_p2_carry_n_8,icmp_ln155_fu_910_p2_carry_n_9,icmp_ln155_fu_910_p2_carry_n_10,icmp_ln155_fu_910_p2_carry_n_11,icmp_ln155_fu_910_p2_carry_n_12}),
        .DI({1'b0,Bres_fu_840_p4[13],1'b0,1'b0,icmp_ln155_fu_910_p2_carry_i_2_n_5,icmp_ln155_fu_910_p2_carry_i_3_n_5,icmp_ln155_fu_910_p2_carry_i_4_n_5,icmp_ln155_fu_910_p2_carry_i_5_n_5}),
        .O(NLW_icmp_ln155_fu_910_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U161_n_114,icmp_ln155_fu_910_p2_carry_i_7_n_5,icmp_ln155_fu_910_p2_carry_i_8_n_5,icmp_ln155_fu_910_p2_carry_i_9_n_5,icmp_ln155_fu_910_p2_carry_i_10_n_5,icmp_ln155_fu_910_p2_carry_i_11_n_5,icmp_ln155_fu_910_p2_carry_i_12_n_5}));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln155_fu_910_p2_carry_i_10
       (.I0(icmp_ln153_fu_850_p2_carry_0[2]),
        .I1(icmp_ln153_fu_850_p2_carry_1[2]),
        .I2(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I3(Bres_fu_840_p4[4]),
        .I4(p_0_in1_in[5]),
        .I5(Bres_fu_840_p4[5]),
        .O(icmp_ln155_fu_910_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln155_fu_910_p2_carry_i_11
       (.I0(icmp_ln153_fu_850_p2_carry_0[1]),
        .I1(icmp_ln153_fu_850_p2_carry_1[1]),
        .I2(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I3(Bres_fu_840_p4[2]),
        .I4(p_0_in1_in[3]),
        .I5(Bres_fu_840_p4[3]),
        .O(icmp_ln155_fu_910_p2_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln155_fu_910_p2_carry_i_12
       (.I0(icmp_ln153_fu_850_p2_carry_0[0]),
        .I1(icmp_ln153_fu_850_p2_carry_1[0]),
        .I2(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I3(Bres_fu_840_p4[0]),
        .I4(p_0_in1_in[1]),
        .I5(Bres_fu_840_p4[1]),
        .O(icmp_ln155_fu_910_p2_carry_i_12_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln155_fu_910_p2_carry_i_2
       (.I0(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln153_fu_850_p2_carry_1[3]),
        .I2(icmp_ln153_fu_850_p2_carry_0[3]),
        .I3(Bres_fu_840_p4[6]),
        .I4(Bres_fu_840_p4[7]),
        .I5(p_0_in1_in[7]),
        .O(icmp_ln155_fu_910_p2_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln155_fu_910_p2_carry_i_3
       (.I0(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln153_fu_850_p2_carry_1[2]),
        .I2(icmp_ln153_fu_850_p2_carry_0[2]),
        .I3(Bres_fu_840_p4[4]),
        .I4(Bres_fu_840_p4[5]),
        .I5(p_0_in1_in[5]),
        .O(icmp_ln155_fu_910_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln155_fu_910_p2_carry_i_4
       (.I0(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln153_fu_850_p2_carry_1[1]),
        .I2(icmp_ln153_fu_850_p2_carry_0[1]),
        .I3(Bres_fu_840_p4[2]),
        .I4(Bres_fu_840_p4[3]),
        .I5(p_0_in1_in[3]),
        .O(icmp_ln155_fu_910_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    icmp_ln155_fu_910_p2_carry_i_5
       (.I0(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I1(icmp_ln153_fu_850_p2_carry_1[0]),
        .I2(icmp_ln153_fu_850_p2_carry_0[0]),
        .I3(Bres_fu_840_p4[0]),
        .I4(Bres_fu_840_p4[1]),
        .I5(p_0_in1_in[1]),
        .O(icmp_ln155_fu_910_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln155_fu_910_p2_carry_i_7
       (.I0(Bres_fu_840_p4[10]),
        .I1(Bres_fu_840_p4[11]),
        .O(icmp_ln155_fu_910_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln155_fu_910_p2_carry_i_8
       (.I0(Bres_fu_840_p4[8]),
        .I1(Bres_fu_840_p4[9]),
        .O(icmp_ln155_fu_910_p2_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    icmp_ln155_fu_910_p2_carry_i_9
       (.I0(icmp_ln153_fu_850_p2_carry_0[3]),
        .I1(icmp_ln153_fu_850_p2_carry_1[3]),
        .I2(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .I3(Bres_fu_840_p4[6]),
        .I4(p_0_in1_in[7]),
        .I5(Bres_fu_840_p4[7]),
        .O(icmp_ln155_fu_910_p2_carry_i_9_n_5));
  LUT6 #(
    .INIT(64'h6AAA6A6AAAAAAAAA)) 
    \mOutPtr[4]_i_1__1 
       (.I0(push_1),
        .I1(stream_in_hresampled_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_csc_full_n),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(Q[2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[4]_i_1__2 
       (.I0(push),
        .I1(stream_csc_empty_n),
        .I2(v_hcresampler_core_U0_stream_csc_read),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h22A2AAAAAAAAAAAA)) 
    \mOutPtr[4]_i_3__1 
       (.I0(push_1),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(stream_csc_full_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(stream_in_hresampled_empty_n),
        .O(mOutPtr17_out));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mOutPtr[4]_i_3__2 
       (.I0(push),
        .I1(v_hcresampler_core_U0_stream_csc_read),
        .I2(stream_csc_empty_n),
        .O(mOutPtr17_out_0));
  bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1 mac_muladd_8ns_16s_22s_25_4_1_U159
       (.B(B),
        .C(C),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CO(add_ln147_2_fu_774_p2_carry__2_n_11),
        .D(select_ln153_1_fu_880_p3),
        .DI(mac_muladd_8ns_16s_22s_25_4_1_U159_n_77),
        .O(Rres_fu_780_p4[12]),
        .P({mac_muladd_8ns_16s_22s_25_4_1_U159_n_5,mac_muladd_8ns_16s_22s_25_4_1_U159_n_6,mac_muladd_8ns_16s_22s_25_4_1_U159_n_7,mac_muladd_8ns_16s_22s_25_4_1_U159_n_8,mac_muladd_8ns_16s_22s_25_4_1_U159_n_9,mac_muladd_8ns_16s_22s_25_4_1_U159_n_10,mac_muladd_8ns_16s_22s_25_4_1_U159_n_11,mac_muladd_8ns_16s_22s_25_4_1_U159_n_12,mac_muladd_8ns_16s_22s_25_4_1_U159_n_13,mac_muladd_8ns_16s_22s_25_4_1_U159_n_14,mac_muladd_8ns_16s_22s_25_4_1_U159_n_15,mac_muladd_8ns_16s_22s_25_4_1_U159_n_16,mac_muladd_8ns_16s_22s_25_4_1_U159_n_17,mac_muladd_8ns_16s_22s_25_4_1_U159_n_18,mac_muladd_8ns_16s_22s_25_4_1_U159_n_19,mac_muladd_8ns_16s_22s_25_4_1_U159_n_20,mac_muladd_8ns_16s_22s_25_4_1_U159_n_21,mac_muladd_8ns_16s_22s_25_4_1_U159_n_22,mac_muladd_8ns_16s_22s_25_4_1_U159_n_23,mac_muladd_8ns_16s_22s_25_4_1_U159_n_24,mac_muladd_8ns_16s_22s_25_4_1_U159_n_25,mac_muladd_8ns_16s_22s_25_4_1_U159_n_26,mac_muladd_8ns_16s_22s_25_4_1_U159_n_27,mac_muladd_8ns_16s_22s_25_4_1_U159_n_28}),
        .PCOUT({mac_muladd_8ns_16s_22s_25_4_1_U159_n_29,mac_muladd_8ns_16s_22s_25_4_1_U159_n_30,mac_muladd_8ns_16s_22s_25_4_1_U159_n_31,mac_muladd_8ns_16s_22s_25_4_1_U159_n_32,mac_muladd_8ns_16s_22s_25_4_1_U159_n_33,mac_muladd_8ns_16s_22s_25_4_1_U159_n_34,mac_muladd_8ns_16s_22s_25_4_1_U159_n_35,mac_muladd_8ns_16s_22s_25_4_1_U159_n_36,mac_muladd_8ns_16s_22s_25_4_1_U159_n_37,mac_muladd_8ns_16s_22s_25_4_1_U159_n_38,mac_muladd_8ns_16s_22s_25_4_1_U159_n_39,mac_muladd_8ns_16s_22s_25_4_1_U159_n_40,mac_muladd_8ns_16s_22s_25_4_1_U159_n_41,mac_muladd_8ns_16s_22s_25_4_1_U159_n_42,mac_muladd_8ns_16s_22s_25_4_1_U159_n_43,mac_muladd_8ns_16s_22s_25_4_1_U159_n_44,mac_muladd_8ns_16s_22s_25_4_1_U159_n_45,mac_muladd_8ns_16s_22s_25_4_1_U159_n_46,mac_muladd_8ns_16s_22s_25_4_1_U159_n_47,mac_muladd_8ns_16s_22s_25_4_1_U159_n_48,mac_muladd_8ns_16s_22s_25_4_1_U159_n_49,mac_muladd_8ns_16s_22s_25_4_1_U159_n_50,mac_muladd_8ns_16s_22s_25_4_1_U159_n_51,mac_muladd_8ns_16s_22s_25_4_1_U159_n_52,mac_muladd_8ns_16s_22s_25_4_1_U159_n_53,mac_muladd_8ns_16s_22s_25_4_1_U159_n_54,mac_muladd_8ns_16s_22s_25_4_1_U159_n_55,mac_muladd_8ns_16s_22s_25_4_1_U159_n_56,mac_muladd_8ns_16s_22s_25_4_1_U159_n_57,mac_muladd_8ns_16s_22s_25_4_1_U159_n_58,mac_muladd_8ns_16s_22s_25_4_1_U159_n_59,mac_muladd_8ns_16s_22s_25_4_1_U159_n_60,mac_muladd_8ns_16s_22s_25_4_1_U159_n_61,mac_muladd_8ns_16s_22s_25_4_1_U159_n_62,mac_muladd_8ns_16s_22s_25_4_1_U159_n_63,mac_muladd_8ns_16s_22s_25_4_1_U159_n_64,mac_muladd_8ns_16s_22s_25_4_1_U159_n_65,mac_muladd_8ns_16s_22s_25_4_1_U159_n_66,mac_muladd_8ns_16s_22s_25_4_1_U159_n_67,mac_muladd_8ns_16s_22s_25_4_1_U159_n_68,mac_muladd_8ns_16s_22s_25_4_1_U159_n_69,mac_muladd_8ns_16s_22s_25_4_1_U159_n_70,mac_muladd_8ns_16s_22s_25_4_1_U159_n_71,mac_muladd_8ns_16s_22s_25_4_1_U159_n_72,mac_muladd_8ns_16s_22s_25_4_1_U159_n_73,mac_muladd_8ns_16s_22s_25_4_1_U159_n_74,mac_muladd_8ns_16s_22s_25_4_1_U159_n_75,mac_muladd_8ns_16s_22s_25_4_1_U159_n_76}),
        .Q(add_ln147_reg_1208),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U159_n_88,mac_muladd_8ns_16s_22s_25_4_1_U159_n_89,mac_muladd_8ns_16s_22s_25_4_1_U159_n_90,mac_muladd_8ns_16s_22s_25_4_1_U159_n_91,mac_muladd_8ns_16s_22s_25_4_1_U159_n_92,mac_muladd_8ns_16s_22s_25_4_1_U159_n_93,mac_muladd_8ns_16s_22s_25_4_1_U159_n_94,mac_muladd_8ns_16s_22s_25_4_1_U159_n_95}),
        .add_ln147_2_fu_774_p2_carry__2(Rres_fu_780_p4[13]),
        .add_ln147_2_fu_774_p2_carry__2_0(mac_muladd_8ns_16s_22s_25_4_1_U159_n_79),
        .add_ln147_2_fu_774_p2_carry__2_1(mac_muladd_8ns_16s_22s_25_4_1_U159_n_113),
        .add_ln147_2_fu_774_p2_carry__2_2(mac_muladd_8ns_16s_22s_25_4_1_U159_n_114),
        .\add_ln147_reg_1208_reg[15] ({mac_muladd_8ns_16s_22s_25_4_1_U159_n_96,mac_muladd_8ns_16s_22s_25_4_1_U159_n_97,mac_muladd_8ns_16s_22s_25_4_1_U159_n_98,mac_muladd_8ns_16s_22s_25_4_1_U159_n_99,mac_muladd_8ns_16s_22s_25_4_1_U159_n_100,mac_muladd_8ns_16s_22s_25_4_1_U159_n_101,mac_muladd_8ns_16s_22s_25_4_1_U159_n_102,mac_muladd_8ns_16s_22s_25_4_1_U159_n_103}),
        .\add_ln147_reg_1208_reg[23] ({mac_muladd_8ns_16s_22s_25_4_1_U159_n_104,mac_muladd_8ns_16s_22s_25_4_1_U159_n_105,mac_muladd_8ns_16s_22s_25_4_1_U159_n_106,mac_muladd_8ns_16s_22s_25_4_1_U159_n_107,mac_muladd_8ns_16s_22s_25_4_1_U159_n_108,mac_muladd_8ns_16s_22s_25_4_1_U159_n_109,mac_muladd_8ns_16s_22s_25_4_1_U159_n_110,mac_muladd_8ns_16s_22s_25_4_1_U159_n_111}),
        .\add_ln147_reg_1208_reg[24] (mac_muladd_8ns_16s_22s_25_4_1_U159_n_112),
        .ap_clk(ap_clk),
        .out(out[23:16]),
        .p_0_in0_in(p_0_in0_in),
        .p_0_in1_in(p_0_in1_in),
        .\select_ln153_1_reg_1248_reg[7] (p_1_in),
        .\select_ln153_1_reg_1248_reg[7]_0 (icmp_ln153_1_fu_856_p2_carry_n_6),
        .\select_ln153_1_reg_1248_reg[7]_1 ({add_ln147_3_fu_769_p2_n_91,add_ln147_3_fu_769_p2_n_92,add_ln147_3_fu_769_p2_n_93,add_ln147_3_fu_769_p2_n_94,add_ln147_3_fu_769_p2_n_95,add_ln147_3_fu_769_p2_n_96,add_ln147_3_fu_769_p2_n_97,add_ln147_3_fu_769_p2_n_98}));
  bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_54 mac_muladd_8ns_16s_22s_25_4_1_U160
       (.CEB1(ap_block_pp0_stage0_subdone),
        .CO(add_ln149_2_fu_804_p2_carry__2_n_11),
        .D(select_ln154_1_fu_956_p3),
        .DI(mac_muladd_8ns_16s_22s_25_4_1_U160_n_77),
        .DSP_ALU_INST(DSP_ALU_INST_0),
        .DSP_ALU_INST_0(DSP_ALU_INST_1),
        .O(Gres_fu_810_p4[12]),
        .P({mac_muladd_8ns_16s_22s_25_4_1_U160_n_5,mac_muladd_8ns_16s_22s_25_4_1_U160_n_6,mac_muladd_8ns_16s_22s_25_4_1_U160_n_7,mac_muladd_8ns_16s_22s_25_4_1_U160_n_8,mac_muladd_8ns_16s_22s_25_4_1_U160_n_9,mac_muladd_8ns_16s_22s_25_4_1_U160_n_10,mac_muladd_8ns_16s_22s_25_4_1_U160_n_11,mac_muladd_8ns_16s_22s_25_4_1_U160_n_12,mac_muladd_8ns_16s_22s_25_4_1_U160_n_13,mac_muladd_8ns_16s_22s_25_4_1_U160_n_14,mac_muladd_8ns_16s_22s_25_4_1_U160_n_15,mac_muladd_8ns_16s_22s_25_4_1_U160_n_16,mac_muladd_8ns_16s_22s_25_4_1_U160_n_17,mac_muladd_8ns_16s_22s_25_4_1_U160_n_18,mac_muladd_8ns_16s_22s_25_4_1_U160_n_19,mac_muladd_8ns_16s_22s_25_4_1_U160_n_20,mac_muladd_8ns_16s_22s_25_4_1_U160_n_21,mac_muladd_8ns_16s_22s_25_4_1_U160_n_22,mac_muladd_8ns_16s_22s_25_4_1_U160_n_23,mac_muladd_8ns_16s_22s_25_4_1_U160_n_24,mac_muladd_8ns_16s_22s_25_4_1_U160_n_25,mac_muladd_8ns_16s_22s_25_4_1_U160_n_26,mac_muladd_8ns_16s_22s_25_4_1_U160_n_27,mac_muladd_8ns_16s_22s_25_4_1_U160_n_28}),
        .PCOUT({mac_muladd_8ns_16s_22s_25_4_1_U160_n_29,mac_muladd_8ns_16s_22s_25_4_1_U160_n_30,mac_muladd_8ns_16s_22s_25_4_1_U160_n_31,mac_muladd_8ns_16s_22s_25_4_1_U160_n_32,mac_muladd_8ns_16s_22s_25_4_1_U160_n_33,mac_muladd_8ns_16s_22s_25_4_1_U160_n_34,mac_muladd_8ns_16s_22s_25_4_1_U160_n_35,mac_muladd_8ns_16s_22s_25_4_1_U160_n_36,mac_muladd_8ns_16s_22s_25_4_1_U160_n_37,mac_muladd_8ns_16s_22s_25_4_1_U160_n_38,mac_muladd_8ns_16s_22s_25_4_1_U160_n_39,mac_muladd_8ns_16s_22s_25_4_1_U160_n_40,mac_muladd_8ns_16s_22s_25_4_1_U160_n_41,mac_muladd_8ns_16s_22s_25_4_1_U160_n_42,mac_muladd_8ns_16s_22s_25_4_1_U160_n_43,mac_muladd_8ns_16s_22s_25_4_1_U160_n_44,mac_muladd_8ns_16s_22s_25_4_1_U160_n_45,mac_muladd_8ns_16s_22s_25_4_1_U160_n_46,mac_muladd_8ns_16s_22s_25_4_1_U160_n_47,mac_muladd_8ns_16s_22s_25_4_1_U160_n_48,mac_muladd_8ns_16s_22s_25_4_1_U160_n_49,mac_muladd_8ns_16s_22s_25_4_1_U160_n_50,mac_muladd_8ns_16s_22s_25_4_1_U160_n_51,mac_muladd_8ns_16s_22s_25_4_1_U160_n_52,mac_muladd_8ns_16s_22s_25_4_1_U160_n_53,mac_muladd_8ns_16s_22s_25_4_1_U160_n_54,mac_muladd_8ns_16s_22s_25_4_1_U160_n_55,mac_muladd_8ns_16s_22s_25_4_1_U160_n_56,mac_muladd_8ns_16s_22s_25_4_1_U160_n_57,mac_muladd_8ns_16s_22s_25_4_1_U160_n_58,mac_muladd_8ns_16s_22s_25_4_1_U160_n_59,mac_muladd_8ns_16s_22s_25_4_1_U160_n_60,mac_muladd_8ns_16s_22s_25_4_1_U160_n_61,mac_muladd_8ns_16s_22s_25_4_1_U160_n_62,mac_muladd_8ns_16s_22s_25_4_1_U160_n_63,mac_muladd_8ns_16s_22s_25_4_1_U160_n_64,mac_muladd_8ns_16s_22s_25_4_1_U160_n_65,mac_muladd_8ns_16s_22s_25_4_1_U160_n_66,mac_muladd_8ns_16s_22s_25_4_1_U160_n_67,mac_muladd_8ns_16s_22s_25_4_1_U160_n_68,mac_muladd_8ns_16s_22s_25_4_1_U160_n_69,mac_muladd_8ns_16s_22s_25_4_1_U160_n_70,mac_muladd_8ns_16s_22s_25_4_1_U160_n_71,mac_muladd_8ns_16s_22s_25_4_1_U160_n_72,mac_muladd_8ns_16s_22s_25_4_1_U160_n_73,mac_muladd_8ns_16s_22s_25_4_1_U160_n_74,mac_muladd_8ns_16s_22s_25_4_1_U160_n_75,mac_muladd_8ns_16s_22s_25_4_1_U160_n_76}),
        .Q(add_ln149_reg_1223),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U160_n_88,mac_muladd_8ns_16s_22s_25_4_1_U160_n_89,mac_muladd_8ns_16s_22s_25_4_1_U160_n_90,mac_muladd_8ns_16s_22s_25_4_1_U160_n_91,mac_muladd_8ns_16s_22s_25_4_1_U160_n_92,mac_muladd_8ns_16s_22s_25_4_1_U160_n_93,mac_muladd_8ns_16s_22s_25_4_1_U160_n_94,mac_muladd_8ns_16s_22s_25_4_1_U160_n_95}),
        .add_ln149_2_fu_804_p2_carry__2(Gres_fu_810_p4[13]),
        .add_ln149_2_fu_804_p2_carry__2_0(mac_muladd_8ns_16s_22s_25_4_1_U160_n_79),
        .add_ln149_2_fu_804_p2_carry__2_1(mac_muladd_8ns_16s_22s_25_4_1_U160_n_113),
        .add_ln149_2_fu_804_p2_carry__2_2(mac_muladd_8ns_16s_22s_25_4_1_U160_n_114),
        .\add_ln149_reg_1223_reg[15] ({mac_muladd_8ns_16s_22s_25_4_1_U160_n_96,mac_muladd_8ns_16s_22s_25_4_1_U160_n_97,mac_muladd_8ns_16s_22s_25_4_1_U160_n_98,mac_muladd_8ns_16s_22s_25_4_1_U160_n_99,mac_muladd_8ns_16s_22s_25_4_1_U160_n_100,mac_muladd_8ns_16s_22s_25_4_1_U160_n_101,mac_muladd_8ns_16s_22s_25_4_1_U160_n_102,mac_muladd_8ns_16s_22s_25_4_1_U160_n_103}),
        .\add_ln149_reg_1223_reg[23] ({mac_muladd_8ns_16s_22s_25_4_1_U160_n_104,mac_muladd_8ns_16s_22s_25_4_1_U160_n_105,mac_muladd_8ns_16s_22s_25_4_1_U160_n_106,mac_muladd_8ns_16s_22s_25_4_1_U160_n_107,mac_muladd_8ns_16s_22s_25_4_1_U160_n_108,mac_muladd_8ns_16s_22s_25_4_1_U160_n_109,mac_muladd_8ns_16s_22s_25_4_1_U160_n_110,mac_muladd_8ns_16s_22s_25_4_1_U160_n_111}),
        .\add_ln149_reg_1223_reg[24] (mac_muladd_8ns_16s_22s_25_4_1_U160_n_112),
        .ap_clk(ap_clk),
        .out(out[23:16]),
        .p_0_in0_in(p_0_in0_in),
        .p_0_in1_in(p_0_in1_in),
        .\select_ln154_1_reg_1258_reg[7] (icmp_ln154_fu_888_p2_carry_n_6),
        .\select_ln154_1_reg_1258_reg[7]_0 (icmp_ln154_1_fu_894_p2_carry_n_6),
        .\select_ln154_1_reg_1258_reg[7]_1 ({add_ln149_3_fu_799_p2_n_91,add_ln149_3_fu_799_p2_n_92,add_ln149_3_fu_799_p2_n_93,add_ln149_3_fu_799_p2_n_94,add_ln149_3_fu_799_p2_n_95,add_ln149_3_fu_799_p2_n_96,add_ln149_3_fu_799_p2_n_97,add_ln149_3_fu_799_p2_n_98}));
  bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_55 mac_muladd_8ns_16s_22s_25_4_1_U161
       (.CEB1(ap_block_pp0_stage0_subdone),
        .CO(add_ln151_2_fu_834_p2_carry__2_n_11),
        .D(select_ln155_1_fu_940_p3),
        .DI(mac_muladd_8ns_16s_22s_25_4_1_U161_n_78),
        .DSP_ALU_INST(DSP_ALU_INST_4),
        .DSP_ALU_INST_0(DSP_ALU_INST_5),
        .O(Bres_fu_840_p4[12]),
        .P({mac_muladd_8ns_16s_22s_25_4_1_U161_n_5,mac_muladd_8ns_16s_22s_25_4_1_U161_n_6,mac_muladd_8ns_16s_22s_25_4_1_U161_n_7,mac_muladd_8ns_16s_22s_25_4_1_U161_n_8,mac_muladd_8ns_16s_22s_25_4_1_U161_n_9,mac_muladd_8ns_16s_22s_25_4_1_U161_n_10,mac_muladd_8ns_16s_22s_25_4_1_U161_n_11,mac_muladd_8ns_16s_22s_25_4_1_U161_n_12,mac_muladd_8ns_16s_22s_25_4_1_U161_n_13,mac_muladd_8ns_16s_22s_25_4_1_U161_n_14,mac_muladd_8ns_16s_22s_25_4_1_U161_n_15,mac_muladd_8ns_16s_22s_25_4_1_U161_n_16,mac_muladd_8ns_16s_22s_25_4_1_U161_n_17,mac_muladd_8ns_16s_22s_25_4_1_U161_n_18,mac_muladd_8ns_16s_22s_25_4_1_U161_n_19,mac_muladd_8ns_16s_22s_25_4_1_U161_n_20,mac_muladd_8ns_16s_22s_25_4_1_U161_n_21,mac_muladd_8ns_16s_22s_25_4_1_U161_n_22,mac_muladd_8ns_16s_22s_25_4_1_U161_n_23,mac_muladd_8ns_16s_22s_25_4_1_U161_n_24,mac_muladd_8ns_16s_22s_25_4_1_U161_n_25,mac_muladd_8ns_16s_22s_25_4_1_U161_n_26,mac_muladd_8ns_16s_22s_25_4_1_U161_n_27,mac_muladd_8ns_16s_22s_25_4_1_U161_n_28}),
        .PCOUT({mac_muladd_8ns_16s_22s_25_4_1_U161_n_29,mac_muladd_8ns_16s_22s_25_4_1_U161_n_30,mac_muladd_8ns_16s_22s_25_4_1_U161_n_31,mac_muladd_8ns_16s_22s_25_4_1_U161_n_32,mac_muladd_8ns_16s_22s_25_4_1_U161_n_33,mac_muladd_8ns_16s_22s_25_4_1_U161_n_34,mac_muladd_8ns_16s_22s_25_4_1_U161_n_35,mac_muladd_8ns_16s_22s_25_4_1_U161_n_36,mac_muladd_8ns_16s_22s_25_4_1_U161_n_37,mac_muladd_8ns_16s_22s_25_4_1_U161_n_38,mac_muladd_8ns_16s_22s_25_4_1_U161_n_39,mac_muladd_8ns_16s_22s_25_4_1_U161_n_40,mac_muladd_8ns_16s_22s_25_4_1_U161_n_41,mac_muladd_8ns_16s_22s_25_4_1_U161_n_42,mac_muladd_8ns_16s_22s_25_4_1_U161_n_43,mac_muladd_8ns_16s_22s_25_4_1_U161_n_44,mac_muladd_8ns_16s_22s_25_4_1_U161_n_45,mac_muladd_8ns_16s_22s_25_4_1_U161_n_46,mac_muladd_8ns_16s_22s_25_4_1_U161_n_47,mac_muladd_8ns_16s_22s_25_4_1_U161_n_48,mac_muladd_8ns_16s_22s_25_4_1_U161_n_49,mac_muladd_8ns_16s_22s_25_4_1_U161_n_50,mac_muladd_8ns_16s_22s_25_4_1_U161_n_51,mac_muladd_8ns_16s_22s_25_4_1_U161_n_52,mac_muladd_8ns_16s_22s_25_4_1_U161_n_53,mac_muladd_8ns_16s_22s_25_4_1_U161_n_54,mac_muladd_8ns_16s_22s_25_4_1_U161_n_55,mac_muladd_8ns_16s_22s_25_4_1_U161_n_56,mac_muladd_8ns_16s_22s_25_4_1_U161_n_57,mac_muladd_8ns_16s_22s_25_4_1_U161_n_58,mac_muladd_8ns_16s_22s_25_4_1_U161_n_59,mac_muladd_8ns_16s_22s_25_4_1_U161_n_60,mac_muladd_8ns_16s_22s_25_4_1_U161_n_61,mac_muladd_8ns_16s_22s_25_4_1_U161_n_62,mac_muladd_8ns_16s_22s_25_4_1_U161_n_63,mac_muladd_8ns_16s_22s_25_4_1_U161_n_64,mac_muladd_8ns_16s_22s_25_4_1_U161_n_65,mac_muladd_8ns_16s_22s_25_4_1_U161_n_66,mac_muladd_8ns_16s_22s_25_4_1_U161_n_67,mac_muladd_8ns_16s_22s_25_4_1_U161_n_68,mac_muladd_8ns_16s_22s_25_4_1_U161_n_69,mac_muladd_8ns_16s_22s_25_4_1_U161_n_70,mac_muladd_8ns_16s_22s_25_4_1_U161_n_71,mac_muladd_8ns_16s_22s_25_4_1_U161_n_72,mac_muladd_8ns_16s_22s_25_4_1_U161_n_73,mac_muladd_8ns_16s_22s_25_4_1_U161_n_74,mac_muladd_8ns_16s_22s_25_4_1_U161_n_75,mac_muladd_8ns_16s_22s_25_4_1_U161_n_76}),
        .Q(add_ln151_reg_1238),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U161_n_89,mac_muladd_8ns_16s_22s_25_4_1_U161_n_90,mac_muladd_8ns_16s_22s_25_4_1_U161_n_91,mac_muladd_8ns_16s_22s_25_4_1_U161_n_92,mac_muladd_8ns_16s_22s_25_4_1_U161_n_93,mac_muladd_8ns_16s_22s_25_4_1_U161_n_94,mac_muladd_8ns_16s_22s_25_4_1_U161_n_95,mac_muladd_8ns_16s_22s_25_4_1_U161_n_96}),
        .add_ln151_2_fu_834_p2_carry__2(Bres_fu_840_p4[13]),
        .add_ln151_2_fu_834_p2_carry__2_0(mac_muladd_8ns_16s_22s_25_4_1_U161_n_80),
        .add_ln151_2_fu_834_p2_carry__2_1(mac_muladd_8ns_16s_22s_25_4_1_U161_n_114),
        .add_ln151_2_fu_834_p2_carry__2_2(mac_muladd_8ns_16s_22s_25_4_1_U161_n_115),
        .\add_ln151_reg_1238_reg[15] ({mac_muladd_8ns_16s_22s_25_4_1_U161_n_97,mac_muladd_8ns_16s_22s_25_4_1_U161_n_98,mac_muladd_8ns_16s_22s_25_4_1_U161_n_99,mac_muladd_8ns_16s_22s_25_4_1_U161_n_100,mac_muladd_8ns_16s_22s_25_4_1_U161_n_101,mac_muladd_8ns_16s_22s_25_4_1_U161_n_102,mac_muladd_8ns_16s_22s_25_4_1_U161_n_103,mac_muladd_8ns_16s_22s_25_4_1_U161_n_104}),
        .\add_ln151_reg_1238_reg[23] ({mac_muladd_8ns_16s_22s_25_4_1_U161_n_105,mac_muladd_8ns_16s_22s_25_4_1_U161_n_106,mac_muladd_8ns_16s_22s_25_4_1_U161_n_107,mac_muladd_8ns_16s_22s_25_4_1_U161_n_108,mac_muladd_8ns_16s_22s_25_4_1_U161_n_109,mac_muladd_8ns_16s_22s_25_4_1_U161_n_110,mac_muladd_8ns_16s_22s_25_4_1_U161_n_111,mac_muladd_8ns_16s_22s_25_4_1_U161_n_112}),
        .\add_ln151_reg_1238_reg[24] (mac_muladd_8ns_16s_22s_25_4_1_U161_n_113),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .out(out[23:16]),
        .p_0_in0_in(p_0_in0_in),
        .p_0_in1_in(p_0_in1_in),
        .\select_ln155_1_reg_1253_reg[7] (icmp_ln155_fu_910_p2_carry_n_6),
        .\select_ln155_1_reg_1253_reg[7]_0 (icmp_ln155_1_fu_916_p2_carry_n_6),
        .\select_ln155_1_reg_1253_reg[7]_1 ({add_ln151_3_fu_829_p2_n_91,add_ln151_3_fu_829_p2_n_92,add_ln151_3_fu_829_p2_n_93,add_ln151_3_fu_829_p2_n_94,add_ln151_3_fu_829_p2_n_95,add_ln151_3_fu_829_p2_n_96,add_ln151_3_fu_829_p2_n_97,add_ln151_3_fu_829_p2_n_98}),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n));
  bd_85a6_csc_0_mul_16s_8ns_24_1_1 mul_16s_8ns_24_1_1_U153
       (.CEB1(ap_block_pp0_stage0_subdone),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P({mul_16s_8ns_24_1_1_U153_n_5,mul_16s_8ns_24_1_1_U153_n_6,mul_16s_8ns_24_1_1_U153_n_7,mul_16s_8ns_24_1_1_U153_n_8,mul_16s_8ns_24_1_1_U153_n_9,mul_16s_8ns_24_1_1_U153_n_10,mul_16s_8ns_24_1_1_U153_n_11,mul_16s_8ns_24_1_1_U153_n_12,mul_16s_8ns_24_1_1_U153_n_13,mul_16s_8ns_24_1_1_U153_n_14,mul_16s_8ns_24_1_1_U153_n_15,mul_16s_8ns_24_1_1_U153_n_16,mul_16s_8ns_24_1_1_U153_n_17,mul_16s_8ns_24_1_1_U153_n_18,mul_16s_8ns_24_1_1_U153_n_19,mul_16s_8ns_24_1_1_U153_n_20,mul_16s_8ns_24_1_1_U153_n_21,mul_16s_8ns_24_1_1_U153_n_22,mul_16s_8ns_24_1_1_U153_n_23,mul_16s_8ns_24_1_1_U153_n_24,mul_16s_8ns_24_1_1_U153_n_25,mul_16s_8ns_24_1_1_U153_n_26,mul_16s_8ns_24_1_1_U153_n_27,mul_16s_8ns_24_1_1_U153_n_28}),
        .ap_clk(ap_clk),
        .out(out[7:0]));
  bd_85a6_csc_0_mul_16s_8ns_24_1_1_56 mul_16s_8ns_24_1_1_U154
       (.A(A),
        .CEB1(ap_block_pp0_stage0_subdone),
        .P({mul_16s_8ns_24_1_1_U154_n_5,mul_16s_8ns_24_1_1_U154_n_6,mul_16s_8ns_24_1_1_U154_n_7,mul_16s_8ns_24_1_1_U154_n_8,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_10,mul_16s_8ns_24_1_1_U154_n_11,mul_16s_8ns_24_1_1_U154_n_12,mul_16s_8ns_24_1_1_U154_n_13,mul_16s_8ns_24_1_1_U154_n_14,mul_16s_8ns_24_1_1_U154_n_15,mul_16s_8ns_24_1_1_U154_n_16,mul_16s_8ns_24_1_1_U154_n_17,mul_16s_8ns_24_1_1_U154_n_18,mul_16s_8ns_24_1_1_U154_n_19,mul_16s_8ns_24_1_1_U154_n_20,mul_16s_8ns_24_1_1_U154_n_21,mul_16s_8ns_24_1_1_U154_n_22,mul_16s_8ns_24_1_1_U154_n_23,mul_16s_8ns_24_1_1_U154_n_24,mul_16s_8ns_24_1_1_U154_n_25,mul_16s_8ns_24_1_1_U154_n_26,mul_16s_8ns_24_1_1_U154_n_27,mul_16s_8ns_24_1_1_U154_n_28}),
        .S(mul_16s_8ns_24_1_1_U154_n_29),
        .\add_ln147_reg_1208_reg[23] (mul_16s_8ns_24_1_1_U153_n_5),
        .ap_clk(ap_clk),
        .out(out[15:8]));
  bd_85a6_csc_0_mul_16s_8ns_24_1_1_57 mul_16s_8ns_24_1_1_U155
       (.CEB1(ap_block_pp0_stage0_subdone),
        .DSP_ALU_INST(DSP_ALU_INST_3),
        .P({mul_16s_8ns_24_1_1_U155_n_5,mul_16s_8ns_24_1_1_U155_n_6,mul_16s_8ns_24_1_1_U155_n_7,mul_16s_8ns_24_1_1_U155_n_8,mul_16s_8ns_24_1_1_U155_n_9,mul_16s_8ns_24_1_1_U155_n_10,mul_16s_8ns_24_1_1_U155_n_11,mul_16s_8ns_24_1_1_U155_n_12,mul_16s_8ns_24_1_1_U155_n_13,mul_16s_8ns_24_1_1_U155_n_14,mul_16s_8ns_24_1_1_U155_n_15,mul_16s_8ns_24_1_1_U155_n_16,mul_16s_8ns_24_1_1_U155_n_17,mul_16s_8ns_24_1_1_U155_n_18,mul_16s_8ns_24_1_1_U155_n_19,mul_16s_8ns_24_1_1_U155_n_20,mul_16s_8ns_24_1_1_U155_n_21,mul_16s_8ns_24_1_1_U155_n_22,mul_16s_8ns_24_1_1_U155_n_23,mul_16s_8ns_24_1_1_U155_n_24,mul_16s_8ns_24_1_1_U155_n_25,mul_16s_8ns_24_1_1_U155_n_26,mul_16s_8ns_24_1_1_U155_n_27,mul_16s_8ns_24_1_1_U155_n_28}),
        .ap_clk(ap_clk),
        .out(out[7:0]));
  bd_85a6_csc_0_mul_16s_8ns_24_1_1_58 mul_16s_8ns_24_1_1_U156
       (.CEB1(ap_block_pp0_stage0_subdone),
        .DSP_ALU_INST(DSP_ALU_INST_2),
        .P({mul_16s_8ns_24_1_1_U156_n_5,mul_16s_8ns_24_1_1_U156_n_6,mul_16s_8ns_24_1_1_U156_n_7,mul_16s_8ns_24_1_1_U156_n_8,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_10,mul_16s_8ns_24_1_1_U156_n_11,mul_16s_8ns_24_1_1_U156_n_12,mul_16s_8ns_24_1_1_U156_n_13,mul_16s_8ns_24_1_1_U156_n_14,mul_16s_8ns_24_1_1_U156_n_15,mul_16s_8ns_24_1_1_U156_n_16,mul_16s_8ns_24_1_1_U156_n_17,mul_16s_8ns_24_1_1_U156_n_18,mul_16s_8ns_24_1_1_U156_n_19,mul_16s_8ns_24_1_1_U156_n_20,mul_16s_8ns_24_1_1_U156_n_21,mul_16s_8ns_24_1_1_U156_n_22,mul_16s_8ns_24_1_1_U156_n_23,mul_16s_8ns_24_1_1_U156_n_24,mul_16s_8ns_24_1_1_U156_n_25,mul_16s_8ns_24_1_1_U156_n_26,mul_16s_8ns_24_1_1_U156_n_27,mul_16s_8ns_24_1_1_U156_n_28}),
        .S(mul_16s_8ns_24_1_1_U156_n_29),
        .\add_ln149_reg_1223_reg[23] (mul_16s_8ns_24_1_1_U155_n_5),
        .ap_clk(ap_clk),
        .out(out[15:8]));
  bd_85a6_csc_0_mul_16s_8ns_24_1_1_59 mul_16s_8ns_24_1_1_U157
       (.CEB1(ap_block_pp0_stage0_subdone),
        .DSP_ALU_INST(DSP_ALU_INST_7),
        .P({mul_16s_8ns_24_1_1_U157_n_5,mul_16s_8ns_24_1_1_U157_n_6,mul_16s_8ns_24_1_1_U157_n_7,mul_16s_8ns_24_1_1_U157_n_8,mul_16s_8ns_24_1_1_U157_n_9,mul_16s_8ns_24_1_1_U157_n_10,mul_16s_8ns_24_1_1_U157_n_11,mul_16s_8ns_24_1_1_U157_n_12,mul_16s_8ns_24_1_1_U157_n_13,mul_16s_8ns_24_1_1_U157_n_14,mul_16s_8ns_24_1_1_U157_n_15,mul_16s_8ns_24_1_1_U157_n_16,mul_16s_8ns_24_1_1_U157_n_17,mul_16s_8ns_24_1_1_U157_n_18,mul_16s_8ns_24_1_1_U157_n_19,mul_16s_8ns_24_1_1_U157_n_20,mul_16s_8ns_24_1_1_U157_n_21,mul_16s_8ns_24_1_1_U157_n_22,mul_16s_8ns_24_1_1_U157_n_23,mul_16s_8ns_24_1_1_U157_n_24,mul_16s_8ns_24_1_1_U157_n_25,mul_16s_8ns_24_1_1_U157_n_26,mul_16s_8ns_24_1_1_U157_n_27,mul_16s_8ns_24_1_1_U157_n_28}),
        .ap_clk(ap_clk),
        .out(out[7:0]));
  bd_85a6_csc_0_mul_16s_8ns_24_1_1_60 mul_16s_8ns_24_1_1_U158
       (.CEB1(ap_block_pp0_stage0_subdone),
        .DSP_ALU_INST(DSP_ALU_INST_6),
        .P({mul_16s_8ns_24_1_1_U158_n_5,mul_16s_8ns_24_1_1_U158_n_6,mul_16s_8ns_24_1_1_U158_n_7,mul_16s_8ns_24_1_1_U158_n_8,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_10,mul_16s_8ns_24_1_1_U158_n_11,mul_16s_8ns_24_1_1_U158_n_12,mul_16s_8ns_24_1_1_U158_n_13,mul_16s_8ns_24_1_1_U158_n_14,mul_16s_8ns_24_1_1_U158_n_15,mul_16s_8ns_24_1_1_U158_n_16,mul_16s_8ns_24_1_1_U158_n_17,mul_16s_8ns_24_1_1_U158_n_18,mul_16s_8ns_24_1_1_U158_n_19,mul_16s_8ns_24_1_1_U158_n_20,mul_16s_8ns_24_1_1_U158_n_21,mul_16s_8ns_24_1_1_U158_n_22,mul_16s_8ns_24_1_1_U158_n_23,mul_16s_8ns_24_1_1_U158_n_24,mul_16s_8ns_24_1_1_U158_n_25,mul_16s_8ns_24_1_1_U158_n_26,mul_16s_8ns_24_1_1_U158_n_27,mul_16s_8ns_24_1_1_U158_n_28}),
        .S(mul_16s_8ns_24_1_1_U158_n_29),
        .\add_ln151_reg_1238_reg[23] (mul_16s_8ns_24_1_1_U157_n_5),
        .ap_clk(ap_clk),
        .out(out[15:8]));
  FDRE \or_ln105_2_reg_1153_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln105_2_reg_1153),
        .Q(or_ln105_2_reg_1153_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_ln105_2_reg_1153_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln105_2_reg_1153_pp0_iter1_reg),
        .Q(or_ln105_2_reg_1153_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_ln105_2_reg_1153_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln105_2_reg_1153_pp0_iter2_reg),
        .Q(\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \or_ln105_2_reg_1153_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(or_ln105_2_reg_1153),
        .R(1'b0));
  FDRE \select_ln153_1_reg_1248_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln153_1_fu_880_p3[0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \select_ln153_1_reg_1248_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln153_1_fu_880_p3[1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \select_ln153_1_reg_1248_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln153_1_fu_880_p3[2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \select_ln153_1_reg_1248_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln153_1_fu_880_p3[3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \select_ln153_1_reg_1248_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln153_1_fu_880_p3[4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \select_ln153_1_reg_1248_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln153_1_fu_880_p3[5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \select_ln153_1_reg_1248_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln153_1_fu_880_p3[6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \select_ln153_1_reg_1248_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln153_1_fu_880_p3[7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \select_ln154_1_reg_1258_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln154_1_fu_956_p3[0]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \select_ln154_1_reg_1258_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln154_1_fu_956_p3[1]),
        .Q(in[9]),
        .R(1'b0));
  FDRE \select_ln154_1_reg_1258_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln154_1_fu_956_p3[2]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \select_ln154_1_reg_1258_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln154_1_fu_956_p3[3]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \select_ln154_1_reg_1258_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln154_1_fu_956_p3[4]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \select_ln154_1_reg_1258_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln154_1_fu_956_p3[5]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \select_ln154_1_reg_1258_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln154_1_fu_956_p3[6]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \select_ln154_1_reg_1258_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln154_1_fu_956_p3[7]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \select_ln155_1_reg_1253_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln155_1_fu_940_p3[0]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \select_ln155_1_reg_1253_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln155_1_fu_940_p3[1]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \select_ln155_1_reg_1253_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln155_1_fu_940_p3[2]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \select_ln155_1_reg_1253_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln155_1_fu_940_p3[3]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \select_ln155_1_reg_1253_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln155_1_fu_940_p3[4]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \select_ln155_1_reg_1253_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln155_1_fu_940_p3[5]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \select_ln155_1_reg_1253_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln155_1_fu_940_p3[6]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \select_ln155_1_reg_1253_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln155_1_fu_940_p3[7]),
        .Q(in[23]),
        .R(1'b0));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    trunc_ln147_reg_1213_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_trunc_ln147_reg_1213_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_trunc_ln147_reg_1213_reg_BCOUT_UNCONNECTED[17:0]),
        .C({mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_10,mul_16s_8ns_24_1_1_U154_n_11,mul_16s_8ns_24_1_1_U154_n_12,mul_16s_8ns_24_1_1_U154_n_13,mul_16s_8ns_24_1_1_U154_n_14,mul_16s_8ns_24_1_1_U154_n_15,mul_16s_8ns_24_1_1_U154_n_16,mul_16s_8ns_24_1_1_U154_n_17,mul_16s_8ns_24_1_1_U154_n_18,mul_16s_8ns_24_1_1_U154_n_19,mul_16s_8ns_24_1_1_U154_n_20,mul_16s_8ns_24_1_1_U154_n_21,mul_16s_8ns_24_1_1_U154_n_22,mul_16s_8ns_24_1_1_U154_n_23,mul_16s_8ns_24_1_1_U154_n_24,mul_16s_8ns_24_1_1_U154_n_25,mul_16s_8ns_24_1_1_U154_n_26,mul_16s_8ns_24_1_1_U154_n_27,mul_16s_8ns_24_1_1_U154_n_28}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_trunc_ln147_reg_1213_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_trunc_ln147_reg_1213_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_trunc_ln147_reg_1213_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_trunc_ln147_reg_1213_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_trunc_ln147_reg_1213_reg_P_UNCONNECTED[47:20],trunc_ln147_reg_1213_reg_n_91,trunc_ln147_reg_1213_reg_n_92,trunc_ln147_reg_1213_reg_n_93,trunc_ln147_reg_1213_reg_n_94,trunc_ln147_reg_1213_reg_n_95,trunc_ln147_reg_1213_reg_n_96,trunc_ln147_reg_1213_reg_n_97,trunc_ln147_reg_1213_reg_n_98,trunc_ln147_reg_1213_reg_n_99,trunc_ln147_reg_1213_reg_n_100,trunc_ln147_reg_1213_reg_n_101,trunc_ln147_reg_1213_reg_n_102,trunc_ln147_reg_1213_reg_n_103,trunc_ln147_reg_1213_reg_n_104,trunc_ln147_reg_1213_reg_n_105,trunc_ln147_reg_1213_reg_n_106,trunc_ln147_reg_1213_reg_n_107,trunc_ln147_reg_1213_reg_n_108,trunc_ln147_reg_1213_reg_n_109,trunc_ln147_reg_1213_reg_n_110}),
        .PATTERNBDETECT(NLW_trunc_ln147_reg_1213_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_trunc_ln147_reg_1213_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_trunc_ln147_reg_1213_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_trunc_ln147_reg_1213_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_trunc_ln147_reg_1213_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    trunc_ln149_reg_1228_reg
       (.A({DSP_ALU_INST_3[15],DSP_ALU_INST_3[15],DSP_ALU_INST_3[15],DSP_ALU_INST_3[15],DSP_ALU_INST_3[15],DSP_ALU_INST_3[15],DSP_ALU_INST_3[15],DSP_ALU_INST_3[15],DSP_ALU_INST_3[15],DSP_ALU_INST_3[15],DSP_ALU_INST_3[15],DSP_ALU_INST_3[15],DSP_ALU_INST_3[15],DSP_ALU_INST_3[15],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_trunc_ln149_reg_1228_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_trunc_ln149_reg_1228_reg_BCOUT_UNCONNECTED[17:0]),
        .C({mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_10,mul_16s_8ns_24_1_1_U156_n_11,mul_16s_8ns_24_1_1_U156_n_12,mul_16s_8ns_24_1_1_U156_n_13,mul_16s_8ns_24_1_1_U156_n_14,mul_16s_8ns_24_1_1_U156_n_15,mul_16s_8ns_24_1_1_U156_n_16,mul_16s_8ns_24_1_1_U156_n_17,mul_16s_8ns_24_1_1_U156_n_18,mul_16s_8ns_24_1_1_U156_n_19,mul_16s_8ns_24_1_1_U156_n_20,mul_16s_8ns_24_1_1_U156_n_21,mul_16s_8ns_24_1_1_U156_n_22,mul_16s_8ns_24_1_1_U156_n_23,mul_16s_8ns_24_1_1_U156_n_24,mul_16s_8ns_24_1_1_U156_n_25,mul_16s_8ns_24_1_1_U156_n_26,mul_16s_8ns_24_1_1_U156_n_27,mul_16s_8ns_24_1_1_U156_n_28}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_trunc_ln149_reg_1228_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_trunc_ln149_reg_1228_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_trunc_ln149_reg_1228_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_trunc_ln149_reg_1228_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_trunc_ln149_reg_1228_reg_P_UNCONNECTED[47:20],trunc_ln149_reg_1228_reg_n_91,trunc_ln149_reg_1228_reg_n_92,trunc_ln149_reg_1228_reg_n_93,trunc_ln149_reg_1228_reg_n_94,trunc_ln149_reg_1228_reg_n_95,trunc_ln149_reg_1228_reg_n_96,trunc_ln149_reg_1228_reg_n_97,trunc_ln149_reg_1228_reg_n_98,trunc_ln149_reg_1228_reg_n_99,trunc_ln149_reg_1228_reg_n_100,trunc_ln149_reg_1228_reg_n_101,trunc_ln149_reg_1228_reg_n_102,trunc_ln149_reg_1228_reg_n_103,trunc_ln149_reg_1228_reg_n_104,trunc_ln149_reg_1228_reg_n_105,trunc_ln149_reg_1228_reg_n_106,trunc_ln149_reg_1228_reg_n_107,trunc_ln149_reg_1228_reg_n_108,trunc_ln149_reg_1228_reg_n_109,trunc_ln149_reg_1228_reg_n_110}),
        .PATTERNBDETECT(NLW_trunc_ln149_reg_1228_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_trunc_ln149_reg_1228_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_trunc_ln149_reg_1228_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_trunc_ln149_reg_1228_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_trunc_ln149_reg_1228_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    trunc_ln151_reg_1243_reg
       (.A({DSP_ALU_INST_7[15],DSP_ALU_INST_7[15],DSP_ALU_INST_7[15],DSP_ALU_INST_7[15],DSP_ALU_INST_7[15],DSP_ALU_INST_7[15],DSP_ALU_INST_7[15],DSP_ALU_INST_7[15],DSP_ALU_INST_7[15],DSP_ALU_INST_7[15],DSP_ALU_INST_7[15],DSP_ALU_INST_7[15],DSP_ALU_INST_7[15],DSP_ALU_INST_7[15],DSP_ALU_INST_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_trunc_ln151_reg_1243_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_trunc_ln151_reg_1243_reg_BCOUT_UNCONNECTED[17:0]),
        .C({mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_9,mul_16s_8ns_24_1_1_U158_n_10,mul_16s_8ns_24_1_1_U158_n_11,mul_16s_8ns_24_1_1_U158_n_12,mul_16s_8ns_24_1_1_U158_n_13,mul_16s_8ns_24_1_1_U158_n_14,mul_16s_8ns_24_1_1_U158_n_15,mul_16s_8ns_24_1_1_U158_n_16,mul_16s_8ns_24_1_1_U158_n_17,mul_16s_8ns_24_1_1_U158_n_18,mul_16s_8ns_24_1_1_U158_n_19,mul_16s_8ns_24_1_1_U158_n_20,mul_16s_8ns_24_1_1_U158_n_21,mul_16s_8ns_24_1_1_U158_n_22,mul_16s_8ns_24_1_1_U158_n_23,mul_16s_8ns_24_1_1_U158_n_24,mul_16s_8ns_24_1_1_U158_n_25,mul_16s_8ns_24_1_1_U158_n_26,mul_16s_8ns_24_1_1_U158_n_27,mul_16s_8ns_24_1_1_U158_n_28}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_trunc_ln151_reg_1243_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_trunc_ln151_reg_1243_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_trunc_ln151_reg_1243_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_trunc_ln151_reg_1243_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_trunc_ln151_reg_1243_reg_P_UNCONNECTED[47:20],trunc_ln151_reg_1243_reg_n_91,trunc_ln151_reg_1243_reg_n_92,trunc_ln151_reg_1243_reg_n_93,trunc_ln151_reg_1243_reg_n_94,trunc_ln151_reg_1243_reg_n_95,trunc_ln151_reg_1243_reg_n_96,trunc_ln151_reg_1243_reg_n_97,trunc_ln151_reg_1243_reg_n_98,trunc_ln151_reg_1243_reg_n_99,trunc_ln151_reg_1243_reg_n_100,trunc_ln151_reg_1243_reg_n_101,trunc_ln151_reg_1243_reg_n_102,trunc_ln151_reg_1243_reg_n_103,trunc_ln151_reg_1243_reg_n_104,trunc_ln151_reg_1243_reg_n_105,trunc_ln151_reg_1243_reg_n_106,trunc_ln151_reg_1243_reg_n_107,trunc_ln151_reg_1243_reg_n_108,trunc_ln151_reg_1243_reg_n_109,trunc_ln151_reg_1243_reg_n_110}),
        .PATTERNBDETECT(NLW_trunc_ln151_reg_1243_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_trunc_ln151_reg_1243_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_trunc_ln151_reg_1243_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_trunc_ln151_reg_1243_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_trunc_ln151_reg_1243_reg_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 x_5_fu_439_p2_carry
       (.CI(p_0_in),
        .CI_TOP(1'b0),
        .CO({x_5_fu_439_p2_carry_n_5,x_5_fu_439_p2_carry_n_6,x_5_fu_439_p2_carry_n_7,x_5_fu_439_p2_carry_n_8,x_5_fu_439_p2_carry_n_9,x_5_fu_439_p2_carry_n_10,x_5_fu_439_p2_carry_n_11,x_5_fu_439_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(x_5_fu_439_p2[8:1]),
        .S({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 x_5_fu_439_p2_carry__0
       (.CI(x_5_fu_439_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_x_5_fu_439_p2_carry__0_CO_UNCONNECTED[7:3],x_5_fu_439_p2_carry__0_n_10,x_5_fu_439_p2_carry__0_n_11,x_5_fu_439_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_x_5_fu_439_p2_carry__0_O_UNCONNECTED[7:4],x_5_fu_439_p2[12:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51}));
  FDSE \x_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_56),
        .D(x_5_fu_439_p2[0]),
        .Q(x_fu_140_reg[0]),
        .S(flow_control_loop_pipe_sequential_init_U_n_55));
  FDRE \x_fu_140_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_56),
        .D(x_5_fu_439_p2[10]),
        .Q(x_fu_140_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_55));
  FDRE \x_fu_140_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_56),
        .D(x_5_fu_439_p2[11]),
        .Q(x_fu_140_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_55));
  FDRE \x_fu_140_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_56),
        .D(x_5_fu_439_p2[12]),
        .Q(x_fu_140_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_55));
  FDRE \x_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_56),
        .D(x_5_fu_439_p2[1]),
        .Q(x_fu_140_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_55));
  FDRE \x_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_56),
        .D(x_5_fu_439_p2[2]),
        .Q(x_fu_140_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_55));
  FDRE \x_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_56),
        .D(x_5_fu_439_p2[3]),
        .Q(x_fu_140_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_55));
  FDRE \x_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_56),
        .D(x_5_fu_439_p2[4]),
        .Q(x_fu_140_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_55));
  FDRE \x_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_56),
        .D(x_5_fu_439_p2[5]),
        .Q(x_fu_140_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_55));
  FDRE \x_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_56),
        .D(x_5_fu_439_p2[6]),
        .Q(x_fu_140_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_55));
  FDRE \x_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_56),
        .D(x_5_fu_439_p2[7]),
        .Q(x_fu_140_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_55));
  FDRE \x_fu_140_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_56),
        .D(x_5_fu_439_p2[8]),
        .Q(x_fu_140_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_55));
  FDRE \x_fu_140_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_56),
        .D(x_5_fu_439_p2[9]),
        .Q(x_fu_140_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_55));
endmodule

module bd_85a6_csc_0_v_hcresampler_core
   (v_hcresampler_core_U0_HwReg_width_c19_write,
    E,
    in,
    Q,
    mOutPtr0,
    pop,
    empty_n_reg,
    push,
    mOutPtr17_out,
    ap_clk,
    ap_rst_n_inv,
    select_ln720_fu_229_p3,
    cmp36727_i_fu_253_p2,
    HwReg_width_c20_dout,
    out,
    ap_rst_n,
    bPassThru_422_or_420_Out_loc_channel_dout,
    stream_csc_empty_n,
    stream_out_hresampled_full_n,
    v_hcresampler_core_U0_ap_start,
    HwReg_width_c19_full_n,
    HwReg_height_c25_full_n,
    HwReg_width_c20_empty_n,
    HwReg_height_c26_empty_n,
    full_n_reg,
    ap_done_reg,
    full_n_reg_0,
    bPassThru_422_or_420_Out_loc_channel_full_n,
    stream_out_hresampled_empty_n,
    v_vcresampler_core_U0_stream_out_hresampled_read,
    D,
    \loopHeight_reg_425_reg[11]_0 );
  output v_hcresampler_core_U0_HwReg_width_c19_write;
  output [0:0]E;
  output [23:0]in;
  output [0:0]Q;
  output mOutPtr0;
  output pop;
  output [0:0]empty_n_reg;
  output push;
  output mOutPtr17_out;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]select_ln720_fu_229_p3;
  input cmp36727_i_fu_253_p2;
  input [11:0]HwReg_width_c20_dout;
  input [23:0]out;
  input ap_rst_n;
  input bPassThru_422_or_420_Out_loc_channel_dout;
  input stream_csc_empty_n;
  input stream_out_hresampled_full_n;
  input v_hcresampler_core_U0_ap_start;
  input HwReg_width_c19_full_n;
  input HwReg_height_c25_full_n;
  input HwReg_width_c20_empty_n;
  input HwReg_height_c26_empty_n;
  input full_n_reg;
  input ap_done_reg;
  input full_n_reg_0;
  input bPassThru_422_or_420_Out_loc_channel_full_n;
  input stream_out_hresampled_empty_n;
  input v_vcresampler_core_U0_stream_out_hresampled_read;
  input [11:0]D;
  input [11:0]\loopHeight_reg_425_reg[11]_0 ;

  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_height_c25_full_n;
  wire HwReg_height_c26_empty_n;
  wire HwReg_width_c19_full_n;
  wire [11:0]HwReg_width_c20_dout;
  wire HwReg_width_c20_empty_n;
  wire [11:1]HwReg_width_read_reg_430;
  wire [0:0]Q;
  wire \ap_CS_fsm[0]_i_2__0_n_5 ;
  wire \ap_CS_fsm[4]_i_2__1_n_5 ;
  wire \ap_CS_fsm[4]_i_4_n_5 ;
  wire \ap_CS_fsm[4]_i_5_n_5 ;
  wire \ap_CS_fsm[4]_i_6_n_5 ;
  wire \ap_CS_fsm[4]_i_7_n_5 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bPassThru_422_or_420_Out_loc_channel_dout;
  wire bPassThru_422_or_420_Out_loc_channel_full_n;
  wire cmp36727_i_fu_253_p2;
  wire cmp36727_i_reg_450;
  wire [0:0]empty_n_reg;
  wire [7:0]filt_res1_fu_76;
  wire full_n_reg;
  wire full_n_reg_0;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_n_102;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0480782_i_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0785_i_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o;
  wire [23:0]in;
  wire [11:0]loopHeight_reg_425;
  wire [11:0]\loopHeight_reg_425_reg[11]_0 ;
  wire [12:0]loopWidth_reg_440;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire not_bPassThru_i_reg_445;
  wire [23:0]out;
  wire [7:0]p_0_0_0480783_lcssa798_i_fu_104;
  wire [7:0]p_0_0_0786_lcssa804_i_fu_108;
  wire [7:0]p_0_0_0_0_0536736_lcssa759_i_fu_80;
  wire p_0_0_0_0_0536742_lcssa768_i_fu_920;
  wire [7:0]p_0_1_0_0_0738_lcssa762_i_fu_84;
  wire [7:0]p_0_1_0_0_0744790_lcssa816_i_fu_120;
  wire [7:0]p_0_1_0_0_0748793_lcssa819_i_fu_124;
  wire [7:0]p_0_2_0_0_0740_lcssa765_i_fu_88;
  wire [7:0]p_lcssa788810_i_fu_112;
  wire p_lcssa788810_i_fu_1120;
  wire [7:0]p_lcssa789813_i_fu_116;
  wire [7:0]pixbuf_y_15_fu_132;
  wire pixbuf_y_15_fu_1320;
  wire [7:0]pixbuf_y_16_fu_136;
  wire pixbuf_y_16_fu_1360;
  wire [7:0]pixbuf_y_16_load_reg_462;
  wire [7:0]pixbuf_y_17_fu_140;
  wire [7:0]pixbuf_y_17_load_reg_467;
  wire [7:0]pixbuf_y_18_fu_144;
  wire [7:0]pixbuf_y_18_load_reg_472;
  wire [7:0]pixbuf_y_1_fu_142;
  wire [7:0]pixbuf_y_3_fu_150;
  wire [7:0]pixbuf_y_4_fu_154;
  wire [7:0]pixbuf_y_5_fu_158;
  wire [7:0]pixbuf_y_6_reg_838;
  wire [7:0]pixbuf_y_fu_128;
  wire pop;
  wire push;
  wire \select_ln685_reg_435[1]_i_1_n_5 ;
  wire \select_ln685_reg_435_reg_n_5_[1] ;
  wire [0:0]select_ln720_fu_229_p3;
  wire stream_csc_empty_n;
  wire stream_out_hresampled_empty_n;
  wire stream_out_hresampled_full_n;
  wire v_hcresampler_core_U0_HwReg_width_c19_write;
  wire v_hcresampler_core_U0_ap_start;
  wire v_vcresampler_core_U0_stream_out_hresampled_read;
  wire [11:0]y_4_fu_72;
  wire [11:0]y_5_fu_272_p2;
  wire [11:0]y_5_reg_457;
  wire \y_5_reg_457_reg[11]_i_1_n_11 ;
  wire \y_5_reg_457_reg[11]_i_1_n_12 ;
  wire \y_5_reg_457_reg[8]_i_1_n_10 ;
  wire \y_5_reg_457_reg[8]_i_1_n_11 ;
  wire \y_5_reg_457_reg[8]_i_1_n_12 ;
  wire \y_5_reg_457_reg[8]_i_1_n_5 ;
  wire \y_5_reg_457_reg[8]_i_1_n_6 ;
  wire \y_5_reg_457_reg[8]_i_1_n_7 ;
  wire \y_5_reg_457_reg[8]_i_1_n_8 ;
  wire \y_5_reg_457_reg[8]_i_1_n_9 ;
  wire [7:2]\NLW_y_5_reg_457_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_y_5_reg_457_reg[11]_i_1_O_UNCONNECTED ;

  FDRE \HwReg_width_read_reg_430_reg[10] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(HwReg_width_c20_dout[10]),
        .Q(HwReg_width_read_reg_430[10]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_430_reg[11] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(HwReg_width_c20_dout[11]),
        .Q(HwReg_width_read_reg_430[11]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_430_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(HwReg_width_c20_dout[1]),
        .Q(HwReg_width_read_reg_430[1]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_430_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(HwReg_width_c20_dout[2]),
        .Q(HwReg_width_read_reg_430[2]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_430_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(HwReg_width_c20_dout[3]),
        .Q(HwReg_width_read_reg_430[3]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_430_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(HwReg_width_c20_dout[4]),
        .Q(HwReg_width_read_reg_430[4]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_430_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(HwReg_width_c20_dout[5]),
        .Q(HwReg_width_read_reg_430[5]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_430_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(HwReg_width_c20_dout[6]),
        .Q(HwReg_width_read_reg_430[6]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_430_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(HwReg_width_c20_dout[7]),
        .Q(HwReg_width_read_reg_430[7]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_430_reg[8] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(HwReg_width_c20_dout[8]),
        .Q(HwReg_width_read_reg_430[8]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_430_reg[9] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(HwReg_width_c20_dout[9]),
        .Q(HwReg_width_read_reg_430[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\ap_CS_fsm[0]_i_2__0_n_5 ),
        .I1(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I2(Q),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(\ap_CS_fsm[4]_i_4_n_5 ),
        .I1(\ap_CS_fsm[4]_i_5_n_5 ),
        .I2(\ap_CS_fsm[4]_i_6_n_5 ),
        .I3(\ap_CS_fsm[4]_i_7_n_5 ),
        .I4(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[0]_i_2__0_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_CS_fsm_state5),
        .I1(v_hcresampler_core_U0_HwReg_width_c19_write),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(cmp36727_i_reg_450),
        .I1(\ap_CS_fsm[4]_i_2__1_n_5 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT5 #(
    .INIT(32'h0004FFFF)) 
    \ap_CS_fsm[4]_i_2__1 
       (.I0(\ap_CS_fsm[4]_i_4_n_5 ),
        .I1(\ap_CS_fsm[4]_i_5_n_5 ),
        .I2(\ap_CS_fsm[4]_i_6_n_5 ),
        .I3(\ap_CS_fsm[4]_i_7_n_5 ),
        .I4(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[4]_i_2__1_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(loopHeight_reg_425[6]),
        .I1(y_4_fu_72[6]),
        .I2(y_4_fu_72[8]),
        .I3(loopHeight_reg_425[8]),
        .I4(y_4_fu_72[7]),
        .I5(loopHeight_reg_425[7]),
        .O(\ap_CS_fsm[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[4]_i_5 
       (.I0(y_4_fu_72[11]),
        .I1(loopHeight_reg_425[11]),
        .I2(y_4_fu_72[10]),
        .I3(loopHeight_reg_425[10]),
        .I4(loopHeight_reg_425[9]),
        .I5(y_4_fu_72[9]),
        .O(\ap_CS_fsm[4]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[4]_i_6 
       (.I0(loopHeight_reg_425[0]),
        .I1(y_4_fu_72[0]),
        .I2(y_4_fu_72[2]),
        .I3(loopHeight_reg_425[2]),
        .I4(y_4_fu_72[1]),
        .I5(loopHeight_reg_425[1]),
        .O(\ap_CS_fsm[4]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[4]_i_7 
       (.I0(loopHeight_reg_425[3]),
        .I1(y_4_fu_72[3]),
        .I2(y_4_fu_72[4]),
        .I3(loopHeight_reg_425[4]),
        .I4(y_4_fu_72[5]),
        .I5(loopHeight_reg_425[5]),
        .O(\ap_CS_fsm[4]_i_7_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  FDRE \cmp36727_i_reg_450_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(cmp36727_i_fu_253_p2),
        .Q(cmp36727_i_reg_450),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA02AAAA)) 
    empty_n_i_2__33
       (.I0(pop),
        .I1(full_n_reg),
        .I2(ap_done_reg),
        .I3(full_n_reg_0),
        .I4(bPassThru_422_or_420_Out_loc_channel_full_n),
        .O(mOutPtr0));
  FDRE \filt_res1_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o[0]),
        .Q(filt_res1_fu_76[0]),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o[1]),
        .Q(filt_res1_fu_76[1]),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o[2]),
        .Q(filt_res1_fu_76[2]),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o[3]),
        .Q(filt_res1_fu_76[3]),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o[4]),
        .Q(filt_res1_fu_76[4]),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o[5]),
        .Q(filt_res1_fu_76[5]),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o[6]),
        .Q(filt_res1_fu_76[6]),
        .R(1'b0));
  FDRE \filt_res1_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o[7]),
        .Q(filt_res1_fu_76[7]),
        .R(1'b0));
  bd_85a6_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186
       (.D(ap_NS_fsm[4:3]),
        .E(p_lcssa788810_i_fu_1120),
        .Q(pixbuf_y_15_fu_132),
        .add_ln846_1_fu_527_p2_carry__0_0(p_0_0_0480783_lcssa798_i_fu_104),
        .add_ln849_1_fu_579_p2_carry__0_0(p_0_0_0786_lcssa804_i_fu_108),
        .\ap_CS_fsm_reg[4] ({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm[4]_i_2__1_n_5 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(E),
        .ap_enable_reg_pp0_iter3_reg_0(pixbuf_y_15_fu_1320),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bPassThru_422_or_420_Out_loc_channel_dout(bPassThru_422_or_420_Out_loc_channel_dout),
        .cmp36727_i_reg_450(cmp36727_i_reg_450),
        .empty_n_reg(empty_n_reg),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_n_102),
        .\icmp_ln724_reg_810_pp0_iter1_reg_reg[0]_0 (pixbuf_y_16_fu_1360),
        .\icmp_ln732_reg_820_reg[0]_0 (HwReg_width_read_reg_430),
        .in(in),
        .loopWidth_reg_440(loopWidth_reg_440),
        .mOutPtr17_out(mOutPtr17_out),
        .not_bPassThru_i_reg_445(not_bPassThru_i_reg_445),
        .\odd_col_reg_814_pp0_iter1_reg_reg[0]_0 (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o),
        .out(out[7:0]),
        .\p_0_0_0480783_lcssa798_i_fu_104_reg[7] (p_lcssa788810_i_fu_112),
        .\p_0_0_0786_lcssa804_i_fu_108_reg[7] (p_lcssa789813_i_fu_116),
        .\p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7] (p_0_0_0_0_0536736_lcssa759_i_fu_80),
        .p_0_1_0_0_0738_lcssa762_i_fu_84(p_0_1_0_0_0738_lcssa762_i_fu_84),
        .\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o),
        .\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0 (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0480782_i_out_o),
        .p_0_2_0_0_0740_lcssa765_i_fu_88(p_0_2_0_0_0740_lcssa765_i_fu_88),
        .\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o),
        .\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0 (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0785_i_out_o),
        .\p_lcssa788810_i_fu_112_reg[7] (p_0_1_0_0_0744790_lcssa816_i_fu_120),
        .\p_lcssa789813_i_fu_116_reg[7] (p_0_1_0_0_0748793_lcssa819_i_fu_124),
        .\pixbuf_y_1_fu_142_reg[7]_0 (pixbuf_y_1_fu_142),
        .\pixbuf_y_2_fu_146_reg[7]_0 (pixbuf_y_fu_128),
        .\pixbuf_y_3_fu_150_reg[7]_0 (pixbuf_y_3_fu_150),
        .\pixbuf_y_3_fu_150_reg[7]_1 (pixbuf_y_16_load_reg_462),
        .\pixbuf_y_4_fu_154_reg[7]_0 (pixbuf_y_4_fu_154),
        .\pixbuf_y_4_fu_154_reg[7]_1 (pixbuf_y_17_load_reg_467),
        .\pixbuf_y_5_fu_158_reg[7]_0 (pixbuf_y_5_fu_158),
        .\pixbuf_y_5_fu_158_reg[7]_1 (pixbuf_y_18_load_reg_472),
        .\pixbuf_y_6_reg_838_reg[7]_0 (pixbuf_y_6_reg_838),
        .push(push),
        .\select_ln851_reg_854_reg[7]_0 (filt_res1_fu_76),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n),
        .\tmp_reg_834_reg[0]_0 (\select_ln685_reg_435_reg_n_5_[1] ),
        .v_vcresampler_core_U0_stream_out_hresampled_read(v_vcresampler_core_U0_stream_out_hresampled_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_n_102),
        .Q(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \loopHeight_reg_425_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_425_reg[11]_0 [0]),
        .Q(loopHeight_reg_425[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_425_reg[10] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_425_reg[11]_0 [10]),
        .Q(loopHeight_reg_425[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_425_reg[11] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_425_reg[11]_0 [11]),
        .Q(loopHeight_reg_425[11]),
        .R(1'b0));
  FDRE \loopHeight_reg_425_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_425_reg[11]_0 [1]),
        .Q(loopHeight_reg_425[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_425_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_425_reg[11]_0 [2]),
        .Q(loopHeight_reg_425[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_425_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_425_reg[11]_0 [3]),
        .Q(loopHeight_reg_425[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_425_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_425_reg[11]_0 [4]),
        .Q(loopHeight_reg_425[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_425_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_425_reg[11]_0 [5]),
        .Q(loopHeight_reg_425[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_425_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_425_reg[11]_0 [6]),
        .Q(loopHeight_reg_425[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_425_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_425_reg[11]_0 [7]),
        .Q(loopHeight_reg_425[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_425_reg[8] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_425_reg[11]_0 [8]),
        .Q(loopHeight_reg_425[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_425_reg[9] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_425_reg[11]_0 [9]),
        .Q(loopHeight_reg_425[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \loopWidth_reg_440[12]_i_1 
       (.I0(Q),
        .I1(v_hcresampler_core_U0_ap_start),
        .I2(HwReg_width_c19_full_n),
        .I3(HwReg_height_c25_full_n),
        .I4(HwReg_width_c20_empty_n),
        .I5(HwReg_height_c26_empty_n),
        .O(v_hcresampler_core_U0_HwReg_width_c19_write));
  FDRE \loopWidth_reg_440_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(HwReg_width_c20_dout[0]),
        .Q(loopWidth_reg_440[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_440_reg[10] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[9]),
        .Q(loopWidth_reg_440[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_440_reg[11] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[10]),
        .Q(loopWidth_reg_440[11]),
        .R(1'b0));
  FDRE \loopWidth_reg_440_reg[12] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[11]),
        .Q(loopWidth_reg_440[12]),
        .R(1'b0));
  FDRE \loopWidth_reg_440_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[0]),
        .Q(loopWidth_reg_440[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_440_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[1]),
        .Q(loopWidth_reg_440[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_440_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[2]),
        .Q(loopWidth_reg_440[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_440_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[3]),
        .Q(loopWidth_reg_440[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_440_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[4]),
        .Q(loopWidth_reg_440[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_440_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[5]),
        .Q(loopWidth_reg_440[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_440_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[6]),
        .Q(loopWidth_reg_440[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_440_reg[8] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[7]),
        .Q(loopWidth_reg_440[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_440_reg[9] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[8]),
        .Q(loopWidth_reg_440[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \mOutPtr[3]_i_4 
       (.I0(\ap_CS_fsm[4]_i_4_n_5 ),
        .I1(\ap_CS_fsm[4]_i_5_n_5 ),
        .I2(\ap_CS_fsm[4]_i_6_n_5 ),
        .I3(\ap_CS_fsm[4]_i_7_n_5 ),
        .I4(v_hcresampler_core_U0_ap_start),
        .I5(ap_CS_fsm_state2),
        .O(pop));
  FDRE \not_bPassThru_i_reg_445_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(select_ln720_fu_229_p3),
        .Q(not_bPassThru_i_reg_445),
        .R(1'b0));
  FDRE \p_0_0_0480783_lcssa798_i_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0480782_i_out_o[0]),
        .Q(p_0_0_0480783_lcssa798_i_fu_104[0]),
        .R(1'b0));
  FDRE \p_0_0_0480783_lcssa798_i_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0480782_i_out_o[1]),
        .Q(p_0_0_0480783_lcssa798_i_fu_104[1]),
        .R(1'b0));
  FDRE \p_0_0_0480783_lcssa798_i_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0480782_i_out_o[2]),
        .Q(p_0_0_0480783_lcssa798_i_fu_104[2]),
        .R(1'b0));
  FDRE \p_0_0_0480783_lcssa798_i_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0480782_i_out_o[3]),
        .Q(p_0_0_0480783_lcssa798_i_fu_104[3]),
        .R(1'b0));
  FDRE \p_0_0_0480783_lcssa798_i_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0480782_i_out_o[4]),
        .Q(p_0_0_0480783_lcssa798_i_fu_104[4]),
        .R(1'b0));
  FDRE \p_0_0_0480783_lcssa798_i_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0480782_i_out_o[5]),
        .Q(p_0_0_0480783_lcssa798_i_fu_104[5]),
        .R(1'b0));
  FDRE \p_0_0_0480783_lcssa798_i_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0480782_i_out_o[6]),
        .Q(p_0_0_0480783_lcssa798_i_fu_104[6]),
        .R(1'b0));
  FDRE \p_0_0_0480783_lcssa798_i_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0480782_i_out_o[7]),
        .Q(p_0_0_0480783_lcssa798_i_fu_104[7]),
        .R(1'b0));
  FDRE \p_0_0_0786_lcssa804_i_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0785_i_out_o[0]),
        .Q(p_0_0_0786_lcssa804_i_fu_108[0]),
        .R(1'b0));
  FDRE \p_0_0_0786_lcssa804_i_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0785_i_out_o[1]),
        .Q(p_0_0_0786_lcssa804_i_fu_108[1]),
        .R(1'b0));
  FDRE \p_0_0_0786_lcssa804_i_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0785_i_out_o[2]),
        .Q(p_0_0_0786_lcssa804_i_fu_108[2]),
        .R(1'b0));
  FDRE \p_0_0_0786_lcssa804_i_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0785_i_out_o[3]),
        .Q(p_0_0_0786_lcssa804_i_fu_108[3]),
        .R(1'b0));
  FDRE \p_0_0_0786_lcssa804_i_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0785_i_out_o[4]),
        .Q(p_0_0_0786_lcssa804_i_fu_108[4]),
        .R(1'b0));
  FDRE \p_0_0_0786_lcssa804_i_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0785_i_out_o[5]),
        .Q(p_0_0_0786_lcssa804_i_fu_108[5]),
        .R(1'b0));
  FDRE \p_0_0_0786_lcssa804_i_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0785_i_out_o[6]),
        .Q(p_0_0_0786_lcssa804_i_fu_108[6]),
        .R(1'b0));
  FDRE \p_0_0_0786_lcssa804_i_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0785_i_out_o[7]),
        .Q(p_0_0_0786_lcssa804_i_fu_108[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536736_lcssa759_i_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[0]),
        .Q(p_0_0_0_0_0536736_lcssa759_i_fu_80[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536736_lcssa759_i_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[1]),
        .Q(p_0_0_0_0_0536736_lcssa759_i_fu_80[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536736_lcssa759_i_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[2]),
        .Q(p_0_0_0_0_0536736_lcssa759_i_fu_80[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536736_lcssa759_i_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[3]),
        .Q(p_0_0_0_0_0536736_lcssa759_i_fu_80[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536736_lcssa759_i_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[4]),
        .Q(p_0_0_0_0_0536736_lcssa759_i_fu_80[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536736_lcssa759_i_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[5]),
        .Q(p_0_0_0_0_0536736_lcssa759_i_fu_80[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536736_lcssa759_i_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[6]),
        .Q(p_0_0_0_0_0536736_lcssa759_i_fu_80[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536736_lcssa759_i_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[7]),
        .Q(p_0_0_0_0_0536736_lcssa759_i_fu_80[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_0_0_0_0536742_lcssa768_i_fu_92[7]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(cmp36727_i_reg_450),
        .O(p_0_0_0_0_0536742_lcssa768_i_fu_920));
  FDRE \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0536742_lcssa768_i_fu_920),
        .D(pixbuf_y_1_fu_142[0]),
        .Q(pixbuf_y_fu_128[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0536742_lcssa768_i_fu_920),
        .D(pixbuf_y_1_fu_142[1]),
        .Q(pixbuf_y_fu_128[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0536742_lcssa768_i_fu_920),
        .D(pixbuf_y_1_fu_142[2]),
        .Q(pixbuf_y_fu_128[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0536742_lcssa768_i_fu_920),
        .D(pixbuf_y_1_fu_142[3]),
        .Q(pixbuf_y_fu_128[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0536742_lcssa768_i_fu_920),
        .D(pixbuf_y_1_fu_142[4]),
        .Q(pixbuf_y_fu_128[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0536742_lcssa768_i_fu_920),
        .D(pixbuf_y_1_fu_142[5]),
        .Q(pixbuf_y_fu_128[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0536742_lcssa768_i_fu_920),
        .D(pixbuf_y_1_fu_142[6]),
        .Q(pixbuf_y_fu_128[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0536742_lcssa768_i_fu_920),
        .D(pixbuf_y_1_fu_142[7]),
        .Q(pixbuf_y_fu_128[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[8]),
        .Q(p_0_1_0_0_0738_lcssa762_i_fu_84[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[9]),
        .Q(p_0_1_0_0_0738_lcssa762_i_fu_84[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[10]),
        .Q(p_0_1_0_0_0738_lcssa762_i_fu_84[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[11]),
        .Q(p_0_1_0_0_0738_lcssa762_i_fu_84[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[12]),
        .Q(p_0_1_0_0_0738_lcssa762_i_fu_84[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[13]),
        .Q(p_0_1_0_0_0738_lcssa762_i_fu_84[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[14]),
        .Q(p_0_1_0_0_0738_lcssa762_i_fu_84[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[15]),
        .Q(p_0_1_0_0_0738_lcssa762_i_fu_84[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744790_lcssa816_i_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(p_0_1_0_0_0738_lcssa762_i_fu_84[0]),
        .Q(p_0_1_0_0_0744790_lcssa816_i_fu_120[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744790_lcssa816_i_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(p_0_1_0_0_0738_lcssa762_i_fu_84[1]),
        .Q(p_0_1_0_0_0744790_lcssa816_i_fu_120[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744790_lcssa816_i_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(p_0_1_0_0_0738_lcssa762_i_fu_84[2]),
        .Q(p_0_1_0_0_0744790_lcssa816_i_fu_120[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744790_lcssa816_i_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(p_0_1_0_0_0738_lcssa762_i_fu_84[3]),
        .Q(p_0_1_0_0_0744790_lcssa816_i_fu_120[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744790_lcssa816_i_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(p_0_1_0_0_0738_lcssa762_i_fu_84[4]),
        .Q(p_0_1_0_0_0744790_lcssa816_i_fu_120[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744790_lcssa816_i_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(p_0_1_0_0_0738_lcssa762_i_fu_84[5]),
        .Q(p_0_1_0_0_0744790_lcssa816_i_fu_120[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744790_lcssa816_i_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(p_0_1_0_0_0738_lcssa762_i_fu_84[6]),
        .Q(p_0_1_0_0_0744790_lcssa816_i_fu_120[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744790_lcssa816_i_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(p_0_1_0_0_0738_lcssa762_i_fu_84[7]),
        .Q(p_0_1_0_0_0744790_lcssa816_i_fu_120[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748793_lcssa819_i_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(p_0_2_0_0_0740_lcssa765_i_fu_88[0]),
        .Q(p_0_1_0_0_0748793_lcssa819_i_fu_124[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748793_lcssa819_i_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(p_0_2_0_0_0740_lcssa765_i_fu_88[1]),
        .Q(p_0_1_0_0_0748793_lcssa819_i_fu_124[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748793_lcssa819_i_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(p_0_2_0_0_0740_lcssa765_i_fu_88[2]),
        .Q(p_0_1_0_0_0748793_lcssa819_i_fu_124[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748793_lcssa819_i_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(p_0_2_0_0_0740_lcssa765_i_fu_88[3]),
        .Q(p_0_1_0_0_0748793_lcssa819_i_fu_124[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748793_lcssa819_i_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(p_0_2_0_0_0740_lcssa765_i_fu_88[4]),
        .Q(p_0_1_0_0_0748793_lcssa819_i_fu_124[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748793_lcssa819_i_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(p_0_2_0_0_0740_lcssa765_i_fu_88[5]),
        .Q(p_0_1_0_0_0748793_lcssa819_i_fu_124[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748793_lcssa819_i_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(p_0_2_0_0_0740_lcssa765_i_fu_88[6]),
        .Q(p_0_1_0_0_0748793_lcssa819_i_fu_124[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748793_lcssa819_i_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(p_0_2_0_0_0740_lcssa765_i_fu_88[7]),
        .Q(p_0_1_0_0_0748793_lcssa819_i_fu_124[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[16]),
        .Q(p_0_2_0_0_0740_lcssa765_i_fu_88[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[17]),
        .Q(p_0_2_0_0_0740_lcssa765_i_fu_88[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[18]),
        .Q(p_0_2_0_0_0740_lcssa765_i_fu_88[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[19]),
        .Q(p_0_2_0_0_0740_lcssa765_i_fu_88[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[20]),
        .Q(p_0_2_0_0_0740_lcssa765_i_fu_88[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[21]),
        .Q(p_0_2_0_0_0740_lcssa765_i_fu_88[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[22]),
        .Q(p_0_2_0_0_0740_lcssa765_i_fu_88[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[23]),
        .Q(p_0_2_0_0_0740_lcssa765_i_fu_88[7]),
        .R(1'b0));
  FDRE \p_lcssa788810_i_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o[0]),
        .Q(p_lcssa788810_i_fu_112[0]),
        .R(1'b0));
  FDRE \p_lcssa788810_i_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o[1]),
        .Q(p_lcssa788810_i_fu_112[1]),
        .R(1'b0));
  FDRE \p_lcssa788810_i_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o[2]),
        .Q(p_lcssa788810_i_fu_112[2]),
        .R(1'b0));
  FDRE \p_lcssa788810_i_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o[3]),
        .Q(p_lcssa788810_i_fu_112[3]),
        .R(1'b0));
  FDRE \p_lcssa788810_i_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o[4]),
        .Q(p_lcssa788810_i_fu_112[4]),
        .R(1'b0));
  FDRE \p_lcssa788810_i_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o[5]),
        .Q(p_lcssa788810_i_fu_112[5]),
        .R(1'b0));
  FDRE \p_lcssa788810_i_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o[6]),
        .Q(p_lcssa788810_i_fu_112[6]),
        .R(1'b0));
  FDRE \p_lcssa788810_i_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o[7]),
        .Q(p_lcssa788810_i_fu_112[7]),
        .R(1'b0));
  FDRE \p_lcssa789813_i_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o[0]),
        .Q(p_lcssa789813_i_fu_116[0]),
        .R(1'b0));
  FDRE \p_lcssa789813_i_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o[1]),
        .Q(p_lcssa789813_i_fu_116[1]),
        .R(1'b0));
  FDRE \p_lcssa789813_i_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o[2]),
        .Q(p_lcssa789813_i_fu_116[2]),
        .R(1'b0));
  FDRE \p_lcssa789813_i_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o[3]),
        .Q(p_lcssa789813_i_fu_116[3]),
        .R(1'b0));
  FDRE \p_lcssa789813_i_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o[4]),
        .Q(p_lcssa789813_i_fu_116[4]),
        .R(1'b0));
  FDRE \p_lcssa789813_i_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o[5]),
        .Q(p_lcssa789813_i_fu_116[5]),
        .R(1'b0));
  FDRE \p_lcssa789813_i_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o[6]),
        .Q(p_lcssa789813_i_fu_116[6]),
        .R(1'b0));
  FDRE \p_lcssa789813_i_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa788810_i_fu_1120),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o[7]),
        .Q(p_lcssa789813_i_fu_116[7]),
        .R(1'b0));
  FDRE \pixbuf_y_15_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_15_fu_1320),
        .D(pixbuf_y_6_reg_838[0]),
        .Q(pixbuf_y_15_fu_132[0]),
        .R(1'b0));
  FDRE \pixbuf_y_15_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_15_fu_1320),
        .D(pixbuf_y_6_reg_838[1]),
        .Q(pixbuf_y_15_fu_132[1]),
        .R(1'b0));
  FDRE \pixbuf_y_15_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_15_fu_1320),
        .D(pixbuf_y_6_reg_838[2]),
        .Q(pixbuf_y_15_fu_132[2]),
        .R(1'b0));
  FDRE \pixbuf_y_15_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_15_fu_1320),
        .D(pixbuf_y_6_reg_838[3]),
        .Q(pixbuf_y_15_fu_132[3]),
        .R(1'b0));
  FDRE \pixbuf_y_15_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_15_fu_1320),
        .D(pixbuf_y_6_reg_838[4]),
        .Q(pixbuf_y_15_fu_132[4]),
        .R(1'b0));
  FDRE \pixbuf_y_15_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_15_fu_1320),
        .D(pixbuf_y_6_reg_838[5]),
        .Q(pixbuf_y_15_fu_132[5]),
        .R(1'b0));
  FDRE \pixbuf_y_15_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_15_fu_1320),
        .D(pixbuf_y_6_reg_838[6]),
        .Q(pixbuf_y_15_fu_132[6]),
        .R(1'b0));
  FDRE \pixbuf_y_15_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_15_fu_1320),
        .D(pixbuf_y_6_reg_838[7]),
        .Q(pixbuf_y_15_fu_132[7]),
        .R(1'b0));
  FDRE \pixbuf_y_16_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_3_fu_150[0]),
        .Q(pixbuf_y_16_fu_136[0]),
        .R(1'b0));
  FDRE \pixbuf_y_16_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_3_fu_150[1]),
        .Q(pixbuf_y_16_fu_136[1]),
        .R(1'b0));
  FDRE \pixbuf_y_16_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_3_fu_150[2]),
        .Q(pixbuf_y_16_fu_136[2]),
        .R(1'b0));
  FDRE \pixbuf_y_16_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_3_fu_150[3]),
        .Q(pixbuf_y_16_fu_136[3]),
        .R(1'b0));
  FDRE \pixbuf_y_16_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_3_fu_150[4]),
        .Q(pixbuf_y_16_fu_136[4]),
        .R(1'b0));
  FDRE \pixbuf_y_16_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_3_fu_150[5]),
        .Q(pixbuf_y_16_fu_136[5]),
        .R(1'b0));
  FDRE \pixbuf_y_16_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_3_fu_150[6]),
        .Q(pixbuf_y_16_fu_136[6]),
        .R(1'b0));
  FDRE \pixbuf_y_16_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_3_fu_150[7]),
        .Q(pixbuf_y_16_fu_136[7]),
        .R(1'b0));
  FDRE \pixbuf_y_16_load_reg_462_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_16_fu_136[0]),
        .Q(pixbuf_y_16_load_reg_462[0]),
        .R(1'b0));
  FDRE \pixbuf_y_16_load_reg_462_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_16_fu_136[1]),
        .Q(pixbuf_y_16_load_reg_462[1]),
        .R(1'b0));
  FDRE \pixbuf_y_16_load_reg_462_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_16_fu_136[2]),
        .Q(pixbuf_y_16_load_reg_462[2]),
        .R(1'b0));
  FDRE \pixbuf_y_16_load_reg_462_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_16_fu_136[3]),
        .Q(pixbuf_y_16_load_reg_462[3]),
        .R(1'b0));
  FDRE \pixbuf_y_16_load_reg_462_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_16_fu_136[4]),
        .Q(pixbuf_y_16_load_reg_462[4]),
        .R(1'b0));
  FDRE \pixbuf_y_16_load_reg_462_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_16_fu_136[5]),
        .Q(pixbuf_y_16_load_reg_462[5]),
        .R(1'b0));
  FDRE \pixbuf_y_16_load_reg_462_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_16_fu_136[6]),
        .Q(pixbuf_y_16_load_reg_462[6]),
        .R(1'b0));
  FDRE \pixbuf_y_16_load_reg_462_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_16_fu_136[7]),
        .Q(pixbuf_y_16_load_reg_462[7]),
        .R(1'b0));
  FDRE \pixbuf_y_17_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_4_fu_154[0]),
        .Q(pixbuf_y_17_fu_140[0]),
        .R(1'b0));
  FDRE \pixbuf_y_17_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_4_fu_154[1]),
        .Q(pixbuf_y_17_fu_140[1]),
        .R(1'b0));
  FDRE \pixbuf_y_17_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_4_fu_154[2]),
        .Q(pixbuf_y_17_fu_140[2]),
        .R(1'b0));
  FDRE \pixbuf_y_17_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_4_fu_154[3]),
        .Q(pixbuf_y_17_fu_140[3]),
        .R(1'b0));
  FDRE \pixbuf_y_17_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_4_fu_154[4]),
        .Q(pixbuf_y_17_fu_140[4]),
        .R(1'b0));
  FDRE \pixbuf_y_17_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_4_fu_154[5]),
        .Q(pixbuf_y_17_fu_140[5]),
        .R(1'b0));
  FDRE \pixbuf_y_17_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_4_fu_154[6]),
        .Q(pixbuf_y_17_fu_140[6]),
        .R(1'b0));
  FDRE \pixbuf_y_17_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_4_fu_154[7]),
        .Q(pixbuf_y_17_fu_140[7]),
        .R(1'b0));
  FDRE \pixbuf_y_17_load_reg_467_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_17_fu_140[0]),
        .Q(pixbuf_y_17_load_reg_467[0]),
        .R(1'b0));
  FDRE \pixbuf_y_17_load_reg_467_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_17_fu_140[1]),
        .Q(pixbuf_y_17_load_reg_467[1]),
        .R(1'b0));
  FDRE \pixbuf_y_17_load_reg_467_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_17_fu_140[2]),
        .Q(pixbuf_y_17_load_reg_467[2]),
        .R(1'b0));
  FDRE \pixbuf_y_17_load_reg_467_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_17_fu_140[3]),
        .Q(pixbuf_y_17_load_reg_467[3]),
        .R(1'b0));
  FDRE \pixbuf_y_17_load_reg_467_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_17_fu_140[4]),
        .Q(pixbuf_y_17_load_reg_467[4]),
        .R(1'b0));
  FDRE \pixbuf_y_17_load_reg_467_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_17_fu_140[5]),
        .Q(pixbuf_y_17_load_reg_467[5]),
        .R(1'b0));
  FDRE \pixbuf_y_17_load_reg_467_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_17_fu_140[6]),
        .Q(pixbuf_y_17_load_reg_467[6]),
        .R(1'b0));
  FDRE \pixbuf_y_17_load_reg_467_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_17_fu_140[7]),
        .Q(pixbuf_y_17_load_reg_467[7]),
        .R(1'b0));
  FDRE \pixbuf_y_18_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_5_fu_158[0]),
        .Q(pixbuf_y_18_fu_144[0]),
        .R(1'b0));
  FDRE \pixbuf_y_18_fu_144_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_5_fu_158[1]),
        .Q(pixbuf_y_18_fu_144[1]),
        .R(1'b0));
  FDRE \pixbuf_y_18_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_5_fu_158[2]),
        .Q(pixbuf_y_18_fu_144[2]),
        .R(1'b0));
  FDRE \pixbuf_y_18_fu_144_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_5_fu_158[3]),
        .Q(pixbuf_y_18_fu_144[3]),
        .R(1'b0));
  FDRE \pixbuf_y_18_fu_144_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_5_fu_158[4]),
        .Q(pixbuf_y_18_fu_144[4]),
        .R(1'b0));
  FDRE \pixbuf_y_18_fu_144_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_5_fu_158[5]),
        .Q(pixbuf_y_18_fu_144[5]),
        .R(1'b0));
  FDRE \pixbuf_y_18_fu_144_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_5_fu_158[6]),
        .Q(pixbuf_y_18_fu_144[6]),
        .R(1'b0));
  FDRE \pixbuf_y_18_fu_144_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1360),
        .D(pixbuf_y_5_fu_158[7]),
        .Q(pixbuf_y_18_fu_144[7]),
        .R(1'b0));
  FDRE \pixbuf_y_18_load_reg_472_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_18_fu_144[0]),
        .Q(pixbuf_y_18_load_reg_472[0]),
        .R(1'b0));
  FDRE \pixbuf_y_18_load_reg_472_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_18_fu_144[1]),
        .Q(pixbuf_y_18_load_reg_472[1]),
        .R(1'b0));
  FDRE \pixbuf_y_18_load_reg_472_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_18_fu_144[2]),
        .Q(pixbuf_y_18_load_reg_472[2]),
        .R(1'b0));
  FDRE \pixbuf_y_18_load_reg_472_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_18_fu_144[3]),
        .Q(pixbuf_y_18_load_reg_472[3]),
        .R(1'b0));
  FDRE \pixbuf_y_18_load_reg_472_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_18_fu_144[4]),
        .Q(pixbuf_y_18_load_reg_472[4]),
        .R(1'b0));
  FDRE \pixbuf_y_18_load_reg_472_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_18_fu_144[5]),
        .Q(pixbuf_y_18_load_reg_472[5]),
        .R(1'b0));
  FDRE \pixbuf_y_18_load_reg_472_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_18_fu_144[6]),
        .Q(pixbuf_y_18_load_reg_472[6]),
        .R(1'b0));
  FDRE \pixbuf_y_18_load_reg_472_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_18_fu_144[7]),
        .Q(pixbuf_y_18_load_reg_472[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h3A)) 
    \select_ln685_reg_435[1]_i_1 
       (.I0(\select_ln685_reg_435_reg_n_5_[1] ),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(v_hcresampler_core_U0_HwReg_width_c19_write),
        .O(\select_ln685_reg_435[1]_i_1_n_5 ));
  FDRE \select_ln685_reg_435_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln685_reg_435[1]_i_1_n_5 ),
        .Q(\select_ln685_reg_435_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \y_4_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_5_reg_457[0]),
        .Q(y_4_fu_72[0]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  FDRE \y_4_fu_72_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_5_reg_457[10]),
        .Q(y_4_fu_72[10]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  FDRE \y_4_fu_72_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_5_reg_457[11]),
        .Q(y_4_fu_72[11]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  FDRE \y_4_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_5_reg_457[1]),
        .Q(y_4_fu_72[1]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  FDRE \y_4_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_5_reg_457[2]),
        .Q(y_4_fu_72[2]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  FDRE \y_4_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_5_reg_457[3]),
        .Q(y_4_fu_72[3]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  FDRE \y_4_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_5_reg_457[4]),
        .Q(y_4_fu_72[4]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  FDRE \y_4_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_5_reg_457[5]),
        .Q(y_4_fu_72[5]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  FDRE \y_4_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_5_reg_457[6]),
        .Q(y_4_fu_72[6]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  FDRE \y_4_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_5_reg_457[7]),
        .Q(y_4_fu_72[7]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  FDRE \y_4_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_5_reg_457[8]),
        .Q(y_4_fu_72[8]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  FDRE \y_4_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_5_reg_457[9]),
        .Q(y_4_fu_72[9]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  LUT1 #(
    .INIT(2'h1)) 
    \y_5_reg_457[0]_i_1 
       (.I0(y_4_fu_72[0]),
        .O(y_5_fu_272_p2[0]));
  FDRE \y_5_reg_457_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_5_fu_272_p2[0]),
        .Q(y_5_reg_457[0]),
        .R(1'b0));
  FDRE \y_5_reg_457_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_5_fu_272_p2[10]),
        .Q(y_5_reg_457[10]),
        .R(1'b0));
  FDRE \y_5_reg_457_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_5_fu_272_p2[11]),
        .Q(y_5_reg_457[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_5_reg_457_reg[11]_i_1 
       (.CI(\y_5_reg_457_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_y_5_reg_457_reg[11]_i_1_CO_UNCONNECTED [7:2],\y_5_reg_457_reg[11]_i_1_n_11 ,\y_5_reg_457_reg[11]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_5_reg_457_reg[11]_i_1_O_UNCONNECTED [7:3],y_5_fu_272_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,y_4_fu_72[11:9]}));
  FDRE \y_5_reg_457_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_5_fu_272_p2[1]),
        .Q(y_5_reg_457[1]),
        .R(1'b0));
  FDRE \y_5_reg_457_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_5_fu_272_p2[2]),
        .Q(y_5_reg_457[2]),
        .R(1'b0));
  FDRE \y_5_reg_457_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_5_fu_272_p2[3]),
        .Q(y_5_reg_457[3]),
        .R(1'b0));
  FDRE \y_5_reg_457_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_5_fu_272_p2[4]),
        .Q(y_5_reg_457[4]),
        .R(1'b0));
  FDRE \y_5_reg_457_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_5_fu_272_p2[5]),
        .Q(y_5_reg_457[5]),
        .R(1'b0));
  FDRE \y_5_reg_457_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_5_fu_272_p2[6]),
        .Q(y_5_reg_457[6]),
        .R(1'b0));
  FDRE \y_5_reg_457_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_5_fu_272_p2[7]),
        .Q(y_5_reg_457[7]),
        .R(1'b0));
  FDRE \y_5_reg_457_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_5_fu_272_p2[8]),
        .Q(y_5_reg_457[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_5_reg_457_reg[8]_i_1 
       (.CI(y_4_fu_72[0]),
        .CI_TOP(1'b0),
        .CO({\y_5_reg_457_reg[8]_i_1_n_5 ,\y_5_reg_457_reg[8]_i_1_n_6 ,\y_5_reg_457_reg[8]_i_1_n_7 ,\y_5_reg_457_reg[8]_i_1_n_8 ,\y_5_reg_457_reg[8]_i_1_n_9 ,\y_5_reg_457_reg[8]_i_1_n_10 ,\y_5_reg_457_reg[8]_i_1_n_11 ,\y_5_reg_457_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(y_5_fu_272_p2[8:1]),
        .S(y_4_fu_72[8:1]));
  FDRE \y_5_reg_457_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_5_fu_272_p2[9]),
        .Q(y_5_reg_457[9]),
        .R(1'b0));
endmodule

module bd_85a6_csc_0_v_hcresampler_core_2
   (v_hcresampler_core_2_U0_stream_in_vresampled_read,
    Q,
    \loopHeight_reg_406_reg[11]_0 ,
    v_hcresampler_core_2_U0_ap_idle,
    in,
    push,
    pop__0,
    v_hcresampler_core_2_U0_HwReg_height_read,
    \select_ln685_reg_416_reg[2]_0 ,
    ap_clk,
    ap_rst_n_inv,
    cmp36727_i_fu_239_p2,
    stream_in_vresampled_empty_n,
    stream_in_hresampled_full_n,
    ap_rst_n,
    out,
    v_hcresampler_core_2_U0_ap_start,
    bPassThru_422_or_420_In_loc_channel_dout,
    D,
    \HwReg_width_read_reg_411_reg[11]_0 ,
    \loopHeight_reg_406_reg[11]_1 );
  output v_hcresampler_core_2_U0_stream_in_vresampled_read;
  output [1:0]Q;
  output \loopHeight_reg_406_reg[11]_0 ;
  output v_hcresampler_core_2_U0_ap_idle;
  output [23:0]in;
  output push;
  output pop__0;
  input v_hcresampler_core_2_U0_HwReg_height_read;
  input \select_ln685_reg_416_reg[2]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input cmp36727_i_fu_239_p2;
  input stream_in_vresampled_empty_n;
  input stream_in_hresampled_full_n;
  input ap_rst_n;
  input [23:0]out;
  input v_hcresampler_core_2_U0_ap_start;
  input bPassThru_422_or_420_In_loc_channel_dout;
  input [12:0]D;
  input [11:0]\HwReg_width_read_reg_411_reg[11]_0 ;
  input [11:0]\loopHeight_reg_406_reg[11]_1 ;

  wire [12:0]D;
  wire [11:0]HwReg_width_read_reg_411;
  wire [11:0]\HwReg_width_read_reg_411_reg[11]_0 ;
  wire [1:0]Q;
  wire \ap_CS_fsm[0]_i_3_n_5 ;
  wire \ap_CS_fsm[0]_i_4_n_5 ;
  wire \ap_CS_fsm[0]_i_5_n_5 ;
  wire \ap_CS_fsm[0]_i_6_n_5 ;
  wire \ap_CS_fsm[0]_i_7_n_5 ;
  wire \ap_CS_fsm[4]_i_2_n_5 ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bPassThru_422_or_420_In_loc_channel_dout;
  wire cmp36727_i_fu_239_p2;
  wire cmp36727_i_reg_426;
  wire grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg;
  wire grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_n_162;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o;
  wire [23:0]in;
  wire [11:0]loopHeight_reg_406;
  wire \loopHeight_reg_406_reg[11]_0 ;
  wire [11:0]\loopHeight_reg_406_reg[11]_1 ;
  wire [12:0]loopWidth_reg_421;
  wire [23:0]out;
  wire [7:0]p_0_0_0480783_lcssa798_i_fu_98;
  wire [7:0]p_0_0_0786_lcssa804_i_fu_102;
  wire p_0_0_0786_lcssa804_i_fu_1020;
  wire [7:0]p_0_0_0_0_0536736_lcssa759_i_fu_74;
  wire p_0_0_0_0_0536742_lcssa768_i_fu_860;
  wire [7:0]p_0_1_0_0_0738_lcssa762_i_fu_78;
  wire [7:0]p_0_1_0_0_0744790_lcssa816_i_fu_114;
  wire [7:0]p_0_1_0_0_0744_lcssa771_i_fu_90;
  wire [7:0]p_0_1_0_0_0748793_lcssa819_i_fu_118;
  wire [7:0]p_0_1_0_0_0748_lcssa774_i_fu_94;
  wire [7:0]p_0_2_0_0_0740_lcssa765_i_fu_82;
  wire [7:0]p_lcssa788810_i_fu_106;
  wire [7:0]p_lcssa789813_i_fu_110;
  wire [7:0]pixbuf_y_1_fu_126;
  wire [7:0]pixbuf_y_2_fu_130;
  wire pixbuf_y_2_fu_1300;
  wire [7:0]pixbuf_y_2_load_reg_438;
  wire [7:0]pixbuf_y_3_fu_134;
  wire [7:0]pixbuf_y_3_load_reg_443;
  wire [7:0]pixbuf_y_4_fu_138;
  wire [7:0]pixbuf_y_4_load_reg_448;
  wire [7:0]pixbuf_y_5_fu_122;
  wire [7:0]pixbuf_y_7_fu_130;
  wire [7:0]pixbuf_y_8_fu_134;
  wire [7:0]pixbuf_y_9_fu_138;
  wire [7:0]pixbuf_y_fu_122;
  wire pop__0;
  wire push;
  wire [2:2]select_ln685_reg_416;
  wire \select_ln685_reg_416_reg[2]_0 ;
  wire stream_in_hresampled_full_n;
  wire stream_in_vresampled_empty_n;
  wire v_hcresampler_core_2_U0_HwReg_height_read;
  wire v_hcresampler_core_2_U0_ap_idle;
  wire v_hcresampler_core_2_U0_ap_start;
  wire v_hcresampler_core_2_U0_stream_in_vresampled_read;
  wire [11:0]y_2_fu_70;
  wire [11:0]y_3_fu_258_p2;
  wire [11:0]y_3_reg_433;
  wire \y_3_reg_433_reg[11]_i_1_n_11 ;
  wire \y_3_reg_433_reg[11]_i_1_n_12 ;
  wire \y_3_reg_433_reg[8]_i_1_n_10 ;
  wire \y_3_reg_433_reg[8]_i_1_n_11 ;
  wire \y_3_reg_433_reg[8]_i_1_n_12 ;
  wire \y_3_reg_433_reg[8]_i_1_n_5 ;
  wire \y_3_reg_433_reg[8]_i_1_n_6 ;
  wire \y_3_reg_433_reg[8]_i_1_n_7 ;
  wire \y_3_reg_433_reg[8]_i_1_n_8 ;
  wire \y_3_reg_433_reg[8]_i_1_n_9 ;
  wire [7:2]\NLW_y_3_reg_433_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_y_3_reg_433_reg[11]_i_1_O_UNCONNECTED ;

  FDRE \HwReg_width_read_reg_411_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_411_reg[11]_0 [0]),
        .Q(HwReg_width_read_reg_411[0]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_411_reg[10] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_411_reg[11]_0 [10]),
        .Q(HwReg_width_read_reg_411[10]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_411_reg[11] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_411_reg[11]_0 [11]),
        .Q(HwReg_width_read_reg_411[11]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_411_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_411_reg[11]_0 [1]),
        .Q(HwReg_width_read_reg_411[1]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_411_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_411_reg[11]_0 [2]),
        .Q(HwReg_width_read_reg_411[2]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_411_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_411_reg[11]_0 [3]),
        .Q(HwReg_width_read_reg_411[3]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_411_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_411_reg[11]_0 [4]),
        .Q(HwReg_width_read_reg_411[4]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_411_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_411_reg[11]_0 [5]),
        .Q(HwReg_width_read_reg_411[5]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_411_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_411_reg[11]_0 [6]),
        .Q(HwReg_width_read_reg_411[6]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_411_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_411_reg[11]_0 [7]),
        .Q(HwReg_width_read_reg_411[7]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_411_reg[8] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_411_reg[11]_0 [8]),
        .Q(HwReg_width_read_reg_411[8]),
        .R(1'b0));
  FDRE \HwReg_width_read_reg_411_reg[9] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\HwReg_width_read_reg_411_reg[11]_0 [9]),
        .Q(HwReg_width_read_reg_411[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(Q[1]),
        .I1(\loopHeight_reg_406_reg[11]_0 ),
        .I2(v_hcresampler_core_2_U0_HwReg_height_read),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\ap_CS_fsm[0]_i_3_n_5 ),
        .I1(loopHeight_reg_406[11]),
        .I2(y_2_fu_70[11]),
        .I3(loopHeight_reg_406[8]),
        .I4(y_2_fu_70[8]),
        .I5(\ap_CS_fsm[0]_i_4_n_5 ),
        .O(\loopHeight_reg_406_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(y_2_fu_70[10]),
        .I1(loopHeight_reg_406[10]),
        .I2(y_2_fu_70[9]),
        .I3(loopHeight_reg_406[9]),
        .I4(\ap_CS_fsm[0]_i_5_n_5 ),
        .O(\ap_CS_fsm[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(y_2_fu_70[2]),
        .I1(loopHeight_reg_406[2]),
        .I2(y_2_fu_70[5]),
        .I3(loopHeight_reg_406[5]),
        .I4(\ap_CS_fsm[0]_i_6_n_5 ),
        .I5(\ap_CS_fsm[0]_i_7_n_5 ),
        .O(\ap_CS_fsm[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[0]_i_5 
       (.I0(loopHeight_reg_406[6]),
        .I1(y_2_fu_70[6]),
        .I2(loopHeight_reg_406[7]),
        .I3(y_2_fu_70[7]),
        .O(\ap_CS_fsm[0]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[0]_i_6 
       (.I0(loopHeight_reg_406[1]),
        .I1(y_2_fu_70[1]),
        .I2(loopHeight_reg_406[0]),
        .I3(y_2_fu_70[0]),
        .O(\ap_CS_fsm[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[0]_i_7 
       (.I0(loopHeight_reg_406[4]),
        .I1(y_2_fu_70[4]),
        .I2(loopHeight_reg_406[3]),
        .I3(y_2_fu_70[3]),
        .O(\ap_CS_fsm[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state5),
        .I1(v_hcresampler_core_2_U0_HwReg_height_read),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(cmp36727_i_reg_426),
        .I1(\ap_CS_fsm[4]_i_2_n_5 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(Q[1]),
        .I1(\loopHeight_reg_406_reg[11]_0 ),
        .O(\ap_CS_fsm[4]_i_2_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  FDRE \cmp36727_i_reg_426_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(cmp36727_i_fu_239_p2),
        .Q(cmp36727_i_reg_426),
        .R(1'b0));
  bd_85a6_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2 grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180
       (.D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o),
        .E(p_0_0_0786_lcssa804_i_fu_1020),
        .Q(pixbuf_y_7_fu_130),
        .\ap_CS_fsm_reg[2] (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_n_162),
        .\ap_CS_fsm_reg[4] ({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm[4]_i_2_n_5 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o),
        .ap_enable_reg_pp0_iter1_reg_1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o),
        .ap_enable_reg_pp0_iter1_reg_2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bPassThru_422_or_420_In_loc_channel_dout(bPassThru_422_or_420_In_loc_channel_dout),
        .cmp36727_i_reg_426(cmp36727_i_reg_426),
        .\cmp36727_i_reg_426_reg[0] (ap_NS_fsm[4:3]),
        .empty_n_reg(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .\icmp_ln724_reg_767_pp0_iter1_reg_reg[0]_0 (pixbuf_y_2_fu_1300),
        .\icmp_ln724_reg_767_reg[0]_0 (loopWidth_reg_421),
        .\icmp_ln732_reg_789_reg[0]_0 (HwReg_width_read_reg_411),
        .in(in),
        .out(out),
        .\p_0_0_0480783_lcssa798_i_fu_98_reg[7] (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o),
        .\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 (p_0_0_0480783_lcssa798_i_fu_98),
        .\p_0_0_0786_lcssa804_i_fu_102_reg[7] (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o),
        .\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 (p_0_0_0786_lcssa804_i_fu_102),
        .\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7] (p_0_0_0_0_0536736_lcssa759_i_fu_74),
        .\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7] (p_0_1_0_0_0738_lcssa762_i_fu_78),
        .\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] (p_0_1_0_0_0744_lcssa771_i_fu_90),
        .\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 (p_0_1_0_0_0744790_lcssa816_i_fu_114),
        .\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7] (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o),
        .\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0 (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o),
        .\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7] (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o),
        .\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 (p_0_1_0_0_0748_lcssa774_i_fu_94),
        .\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 (p_0_1_0_0_0748793_lcssa819_i_fu_118),
        .\p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7] (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o),
        .\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7] (p_0_2_0_0_0740_lcssa765_i_fu_82),
        .\p_lcssa788810_i_fu_106_reg[7] (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o),
        .\p_lcssa788810_i_fu_106_reg[7]_0 (p_lcssa788810_i_fu_106),
        .\p_lcssa789813_i_fu_110_reg[7] (p_lcssa789813_i_fu_110),
        .\pixbuf_y_10_fu_126_reg[7]_0 (pixbuf_y_fu_122),
        .\pixbuf_y_1_fu_126_reg[7] (pixbuf_y_1_fu_126),
        .\pixbuf_y_5_fu_122_reg[7]_0 (pixbuf_y_5_fu_122),
        .\pixbuf_y_7_fu_130_reg[7]_0 (pixbuf_y_2_load_reg_438),
        .\pixbuf_y_8_fu_134_reg[7]_0 (pixbuf_y_8_fu_134),
        .\pixbuf_y_8_fu_134_reg[7]_1 (pixbuf_y_3_load_reg_443),
        .\pixbuf_y_9_fu_138_reg[7]_0 (pixbuf_y_9_fu_138),
        .\pixbuf_y_9_fu_138_reg[7]_1 (pixbuf_y_4_load_reg_448),
        .push(push),
        .select_ln685_reg_416(select_ln685_reg_416),
        .stream_in_hresampled_full_n(stream_in_hresampled_full_n),
        .stream_in_vresampled_empty_n(stream_in_vresampled_empty_n),
        .\trunc_ln730_reg_771_reg[0]_0 (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_n_162),
        .Q(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_16
       (.I0(Q[0]),
        .I1(v_hcresampler_core_2_U0_ap_start),
        .O(v_hcresampler_core_2_U0_ap_idle));
  FDRE \loopHeight_reg_406_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_406_reg[11]_1 [0]),
        .Q(loopHeight_reg_406[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_406_reg[10] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_406_reg[11]_1 [10]),
        .Q(loopHeight_reg_406[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_406_reg[11] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_406_reg[11]_1 [11]),
        .Q(loopHeight_reg_406[11]),
        .R(1'b0));
  FDRE \loopHeight_reg_406_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_406_reg[11]_1 [1]),
        .Q(loopHeight_reg_406[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_406_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_406_reg[11]_1 [2]),
        .Q(loopHeight_reg_406[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_406_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_406_reg[11]_1 [3]),
        .Q(loopHeight_reg_406[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_406_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_406_reg[11]_1 [4]),
        .Q(loopHeight_reg_406[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_406_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_406_reg[11]_1 [5]),
        .Q(loopHeight_reg_406[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_406_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_406_reg[11]_1 [6]),
        .Q(loopHeight_reg_406[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_406_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_406_reg[11]_1 [7]),
        .Q(loopHeight_reg_406[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_406_reg[8] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_406_reg[11]_1 [8]),
        .Q(loopHeight_reg_406[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_406_reg[9] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_406_reg[11]_1 [9]),
        .Q(loopHeight_reg_406[9]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[0]),
        .Q(loopWidth_reg_421[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[10] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[10]),
        .Q(loopWidth_reg_421[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[11] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[11]),
        .Q(loopWidth_reg_421[11]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[12] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[12]),
        .Q(loopWidth_reg_421[12]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[1]),
        .Q(loopWidth_reg_421[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[2]),
        .Q(loopWidth_reg_421[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[3]),
        .Q(loopWidth_reg_421[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[4]),
        .Q(loopWidth_reg_421[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[5]),
        .Q(loopWidth_reg_421[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[6]),
        .Q(loopWidth_reg_421[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[7]),
        .Q(loopWidth_reg_421[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[8] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[8]),
        .Q(loopWidth_reg_421[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_421_reg[9] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[9]),
        .Q(loopWidth_reg_421[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \mOutPtr[2]_i_3__0 
       (.I0(v_hcresampler_core_2_U0_ap_start),
        .I1(\loopHeight_reg_406_reg[11]_0 ),
        .I2(Q[1]),
        .O(pop__0));
  FDRE \p_0_0_0480783_lcssa798_i_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o[0]),
        .Q(p_0_0_0480783_lcssa798_i_fu_98[0]),
        .R(1'b0));
  FDRE \p_0_0_0480783_lcssa798_i_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o[1]),
        .Q(p_0_0_0480783_lcssa798_i_fu_98[1]),
        .R(1'b0));
  FDRE \p_0_0_0480783_lcssa798_i_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o[2]),
        .Q(p_0_0_0480783_lcssa798_i_fu_98[2]),
        .R(1'b0));
  FDRE \p_0_0_0480783_lcssa798_i_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o[3]),
        .Q(p_0_0_0480783_lcssa798_i_fu_98[3]),
        .R(1'b0));
  FDRE \p_0_0_0480783_lcssa798_i_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o[4]),
        .Q(p_0_0_0480783_lcssa798_i_fu_98[4]),
        .R(1'b0));
  FDRE \p_0_0_0480783_lcssa798_i_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o[5]),
        .Q(p_0_0_0480783_lcssa798_i_fu_98[5]),
        .R(1'b0));
  FDRE \p_0_0_0480783_lcssa798_i_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o[6]),
        .Q(p_0_0_0480783_lcssa798_i_fu_98[6]),
        .R(1'b0));
  FDRE \p_0_0_0480783_lcssa798_i_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o[7]),
        .Q(p_0_0_0480783_lcssa798_i_fu_98[7]),
        .R(1'b0));
  FDRE \p_0_0_0786_lcssa804_i_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o[0]),
        .Q(p_0_0_0786_lcssa804_i_fu_102[0]),
        .R(1'b0));
  FDRE \p_0_0_0786_lcssa804_i_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o[1]),
        .Q(p_0_0_0786_lcssa804_i_fu_102[1]),
        .R(1'b0));
  FDRE \p_0_0_0786_lcssa804_i_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o[2]),
        .Q(p_0_0_0786_lcssa804_i_fu_102[2]),
        .R(1'b0));
  FDRE \p_0_0_0786_lcssa804_i_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o[3]),
        .Q(p_0_0_0786_lcssa804_i_fu_102[3]),
        .R(1'b0));
  FDRE \p_0_0_0786_lcssa804_i_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o[4]),
        .Q(p_0_0_0786_lcssa804_i_fu_102[4]),
        .R(1'b0));
  FDRE \p_0_0_0786_lcssa804_i_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o[5]),
        .Q(p_0_0_0786_lcssa804_i_fu_102[5]),
        .R(1'b0));
  FDRE \p_0_0_0786_lcssa804_i_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o[6]),
        .Q(p_0_0_0786_lcssa804_i_fu_102[6]),
        .R(1'b0));
  FDRE \p_0_0_0786_lcssa804_i_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o[7]),
        .Q(p_0_0_0786_lcssa804_i_fu_102[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o[0]),
        .Q(p_0_0_0_0_0536736_lcssa759_i_fu_74[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o[1]),
        .Q(p_0_0_0_0_0536736_lcssa759_i_fu_74[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o[2]),
        .Q(p_0_0_0_0_0536736_lcssa759_i_fu_74[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o[3]),
        .Q(p_0_0_0_0_0536736_lcssa759_i_fu_74[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o[4]),
        .Q(p_0_0_0_0_0536736_lcssa759_i_fu_74[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o[5]),
        .Q(p_0_0_0_0_0536736_lcssa759_i_fu_74[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o[6]),
        .Q(p_0_0_0_0_0536736_lcssa759_i_fu_74[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o[7]),
        .Q(p_0_0_0_0_0536736_lcssa759_i_fu_74[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_0_0_0_0536742_lcssa768_i_fu_86[7]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(cmp36727_i_reg_426),
        .O(p_0_0_0_0_0536742_lcssa768_i_fu_860));
  FDRE \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0536742_lcssa768_i_fu_860),
        .D(pixbuf_y_5_fu_122[0]),
        .Q(pixbuf_y_fu_122[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0536742_lcssa768_i_fu_860),
        .D(pixbuf_y_5_fu_122[1]),
        .Q(pixbuf_y_fu_122[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0536742_lcssa768_i_fu_860),
        .D(pixbuf_y_5_fu_122[2]),
        .Q(pixbuf_y_fu_122[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0536742_lcssa768_i_fu_860),
        .D(pixbuf_y_5_fu_122[3]),
        .Q(pixbuf_y_fu_122[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0536742_lcssa768_i_fu_860),
        .D(pixbuf_y_5_fu_122[4]),
        .Q(pixbuf_y_fu_122[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0536742_lcssa768_i_fu_860),
        .D(pixbuf_y_5_fu_122[5]),
        .Q(pixbuf_y_fu_122[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0536742_lcssa768_i_fu_860),
        .D(pixbuf_y_5_fu_122[6]),
        .Q(pixbuf_y_fu_122[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0536742_lcssa768_i_fu_860),
        .D(pixbuf_y_5_fu_122[7]),
        .Q(pixbuf_y_fu_122[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o[0]),
        .Q(p_0_1_0_0_0738_lcssa762_i_fu_78[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o[1]),
        .Q(p_0_1_0_0_0738_lcssa762_i_fu_78[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o[2]),
        .Q(p_0_1_0_0_0738_lcssa762_i_fu_78[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o[3]),
        .Q(p_0_1_0_0_0738_lcssa762_i_fu_78[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o[4]),
        .Q(p_0_1_0_0_0738_lcssa762_i_fu_78[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o[5]),
        .Q(p_0_1_0_0_0738_lcssa762_i_fu_78[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o[6]),
        .Q(p_0_1_0_0_0738_lcssa762_i_fu_78[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o[7]),
        .Q(p_0_1_0_0_0738_lcssa762_i_fu_78[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o[0]),
        .Q(p_0_1_0_0_0744790_lcssa816_i_fu_114[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o[1]),
        .Q(p_0_1_0_0_0744790_lcssa816_i_fu_114[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o[2]),
        .Q(p_0_1_0_0_0744790_lcssa816_i_fu_114[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o[3]),
        .Q(p_0_1_0_0_0744790_lcssa816_i_fu_114[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o[4]),
        .Q(p_0_1_0_0_0744790_lcssa816_i_fu_114[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o[5]),
        .Q(p_0_1_0_0_0744790_lcssa816_i_fu_114[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o[6]),
        .Q(p_0_1_0_0_0744790_lcssa816_i_fu_114[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o[7]),
        .Q(p_0_1_0_0_0744790_lcssa816_i_fu_114[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o[0]),
        .Q(p_0_1_0_0_0744_lcssa771_i_fu_90[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o[1]),
        .Q(p_0_1_0_0_0744_lcssa771_i_fu_90[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o[2]),
        .Q(p_0_1_0_0_0744_lcssa771_i_fu_90[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o[3]),
        .Q(p_0_1_0_0_0744_lcssa771_i_fu_90[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o[4]),
        .Q(p_0_1_0_0_0744_lcssa771_i_fu_90[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o[5]),
        .Q(p_0_1_0_0_0744_lcssa771_i_fu_90[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o[6]),
        .Q(p_0_1_0_0_0744_lcssa771_i_fu_90[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o[7]),
        .Q(p_0_1_0_0_0744_lcssa771_i_fu_90[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o[0]),
        .Q(p_0_1_0_0_0748793_lcssa819_i_fu_118[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o[1]),
        .Q(p_0_1_0_0_0748793_lcssa819_i_fu_118[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o[2]),
        .Q(p_0_1_0_0_0748793_lcssa819_i_fu_118[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o[3]),
        .Q(p_0_1_0_0_0748793_lcssa819_i_fu_118[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o[4]),
        .Q(p_0_1_0_0_0748793_lcssa819_i_fu_118[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o[5]),
        .Q(p_0_1_0_0_0748793_lcssa819_i_fu_118[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o[6]),
        .Q(p_0_1_0_0_0748793_lcssa819_i_fu_118[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o[7]),
        .Q(p_0_1_0_0_0748793_lcssa819_i_fu_118[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748_lcssa774_i_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o[0]),
        .Q(p_0_1_0_0_0748_lcssa774_i_fu_94[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748_lcssa774_i_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o[1]),
        .Q(p_0_1_0_0_0748_lcssa774_i_fu_94[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748_lcssa774_i_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o[2]),
        .Q(p_0_1_0_0_0748_lcssa774_i_fu_94[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748_lcssa774_i_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o[3]),
        .Q(p_0_1_0_0_0748_lcssa774_i_fu_94[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748_lcssa774_i_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o[4]),
        .Q(p_0_1_0_0_0748_lcssa774_i_fu_94[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748_lcssa774_i_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o[5]),
        .Q(p_0_1_0_0_0748_lcssa774_i_fu_94[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748_lcssa774_i_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o[6]),
        .Q(p_0_1_0_0_0748_lcssa774_i_fu_94[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o[7]),
        .Q(p_0_1_0_0_0748_lcssa774_i_fu_94[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o[0]),
        .Q(p_0_2_0_0_0740_lcssa765_i_fu_82[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o[1]),
        .Q(p_0_2_0_0_0740_lcssa765_i_fu_82[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o[2]),
        .Q(p_0_2_0_0_0740_lcssa765_i_fu_82[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o[3]),
        .Q(p_0_2_0_0_0740_lcssa765_i_fu_82[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o[4]),
        .Q(p_0_2_0_0_0740_lcssa765_i_fu_82[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o[5]),
        .Q(p_0_2_0_0_0740_lcssa765_i_fu_82[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o[6]),
        .Q(p_0_2_0_0_0740_lcssa765_i_fu_82[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o[7]),
        .Q(p_0_2_0_0_0740_lcssa765_i_fu_82[7]),
        .R(1'b0));
  FDRE \p_lcssa788810_i_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o[0]),
        .Q(p_lcssa788810_i_fu_106[0]),
        .R(1'b0));
  FDRE \p_lcssa788810_i_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o[1]),
        .Q(p_lcssa788810_i_fu_106[1]),
        .R(1'b0));
  FDRE \p_lcssa788810_i_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o[2]),
        .Q(p_lcssa788810_i_fu_106[2]),
        .R(1'b0));
  FDRE \p_lcssa788810_i_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o[3]),
        .Q(p_lcssa788810_i_fu_106[3]),
        .R(1'b0));
  FDRE \p_lcssa788810_i_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o[4]),
        .Q(p_lcssa788810_i_fu_106[4]),
        .R(1'b0));
  FDRE \p_lcssa788810_i_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o[5]),
        .Q(p_lcssa788810_i_fu_106[5]),
        .R(1'b0));
  FDRE \p_lcssa788810_i_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o[6]),
        .Q(p_lcssa788810_i_fu_106[6]),
        .R(1'b0));
  FDRE \p_lcssa788810_i_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o[7]),
        .Q(p_lcssa788810_i_fu_106[7]),
        .R(1'b0));
  FDRE \p_lcssa789813_i_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o[0]),
        .Q(p_lcssa789813_i_fu_110[0]),
        .R(1'b0));
  FDRE \p_lcssa789813_i_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o[1]),
        .Q(p_lcssa789813_i_fu_110[1]),
        .R(1'b0));
  FDRE \p_lcssa789813_i_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o[2]),
        .Q(p_lcssa789813_i_fu_110[2]),
        .R(1'b0));
  FDRE \p_lcssa789813_i_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o[3]),
        .Q(p_lcssa789813_i_fu_110[3]),
        .R(1'b0));
  FDRE \p_lcssa789813_i_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o[4]),
        .Q(p_lcssa789813_i_fu_110[4]),
        .R(1'b0));
  FDRE \p_lcssa789813_i_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o[5]),
        .Q(p_lcssa789813_i_fu_110[5]),
        .R(1'b0));
  FDRE \p_lcssa789813_i_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o[6]),
        .Q(p_lcssa789813_i_fu_110[6]),
        .R(1'b0));
  FDRE \p_lcssa789813_i_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o[7]),
        .Q(p_lcssa789813_i_fu_110[7]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o[0]),
        .Q(pixbuf_y_1_fu_126[0]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o[1]),
        .Q(pixbuf_y_1_fu_126[1]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o[2]),
        .Q(pixbuf_y_1_fu_126[2]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o[3]),
        .Q(pixbuf_y_1_fu_126[3]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o[4]),
        .Q(pixbuf_y_1_fu_126[4]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o[5]),
        .Q(pixbuf_y_1_fu_126[5]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o[6]),
        .Q(pixbuf_y_1_fu_126[6]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0786_lcssa804_i_fu_1020),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o[7]),
        .Q(pixbuf_y_1_fu_126[7]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_7_fu_130[0]),
        .Q(pixbuf_y_2_fu_130[0]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_7_fu_130[1]),
        .Q(pixbuf_y_2_fu_130[1]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_7_fu_130[2]),
        .Q(pixbuf_y_2_fu_130[2]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_7_fu_130[3]),
        .Q(pixbuf_y_2_fu_130[3]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_7_fu_130[4]),
        .Q(pixbuf_y_2_fu_130[4]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_7_fu_130[5]),
        .Q(pixbuf_y_2_fu_130[5]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_7_fu_130[6]),
        .Q(pixbuf_y_2_fu_130[6]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_7_fu_130[7]),
        .Q(pixbuf_y_2_fu_130[7]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_438_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_2_fu_130[0]),
        .Q(pixbuf_y_2_load_reg_438[0]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_438_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_2_fu_130[1]),
        .Q(pixbuf_y_2_load_reg_438[1]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_438_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_2_fu_130[2]),
        .Q(pixbuf_y_2_load_reg_438[2]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_438_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_2_fu_130[3]),
        .Q(pixbuf_y_2_load_reg_438[3]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_438_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_2_fu_130[4]),
        .Q(pixbuf_y_2_load_reg_438[4]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_438_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_2_fu_130[5]),
        .Q(pixbuf_y_2_load_reg_438[5]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_438_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_2_fu_130[6]),
        .Q(pixbuf_y_2_load_reg_438[6]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_438_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_2_fu_130[7]),
        .Q(pixbuf_y_2_load_reg_438[7]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_8_fu_134[0]),
        .Q(pixbuf_y_3_fu_134[0]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_8_fu_134[1]),
        .Q(pixbuf_y_3_fu_134[1]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_8_fu_134[2]),
        .Q(pixbuf_y_3_fu_134[2]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_8_fu_134[3]),
        .Q(pixbuf_y_3_fu_134[3]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_8_fu_134[4]),
        .Q(pixbuf_y_3_fu_134[4]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_8_fu_134[5]),
        .Q(pixbuf_y_3_fu_134[5]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_8_fu_134[6]),
        .Q(pixbuf_y_3_fu_134[6]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_8_fu_134[7]),
        .Q(pixbuf_y_3_fu_134[7]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_443_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_3_fu_134[0]),
        .Q(pixbuf_y_3_load_reg_443[0]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_443_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_3_fu_134[1]),
        .Q(pixbuf_y_3_load_reg_443[1]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_443_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_3_fu_134[2]),
        .Q(pixbuf_y_3_load_reg_443[2]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_443_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_3_fu_134[3]),
        .Q(pixbuf_y_3_load_reg_443[3]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_443_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_3_fu_134[4]),
        .Q(pixbuf_y_3_load_reg_443[4]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_443_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_3_fu_134[5]),
        .Q(pixbuf_y_3_load_reg_443[5]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_443_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_3_fu_134[6]),
        .Q(pixbuf_y_3_load_reg_443[6]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_443_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_3_fu_134[7]),
        .Q(pixbuf_y_3_load_reg_443[7]),
        .R(1'b0));
  FDRE \pixbuf_y_4_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_9_fu_138[0]),
        .Q(pixbuf_y_4_fu_138[0]),
        .R(1'b0));
  FDRE \pixbuf_y_4_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_9_fu_138[1]),
        .Q(pixbuf_y_4_fu_138[1]),
        .R(1'b0));
  FDRE \pixbuf_y_4_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_9_fu_138[2]),
        .Q(pixbuf_y_4_fu_138[2]),
        .R(1'b0));
  FDRE \pixbuf_y_4_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_9_fu_138[3]),
        .Q(pixbuf_y_4_fu_138[3]),
        .R(1'b0));
  FDRE \pixbuf_y_4_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_9_fu_138[4]),
        .Q(pixbuf_y_4_fu_138[4]),
        .R(1'b0));
  FDRE \pixbuf_y_4_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_9_fu_138[5]),
        .Q(pixbuf_y_4_fu_138[5]),
        .R(1'b0));
  FDRE \pixbuf_y_4_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_9_fu_138[6]),
        .Q(pixbuf_y_4_fu_138[6]),
        .R(1'b0));
  FDRE \pixbuf_y_4_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_1300),
        .D(pixbuf_y_9_fu_138[7]),
        .Q(pixbuf_y_4_fu_138[7]),
        .R(1'b0));
  FDRE \pixbuf_y_4_load_reg_448_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_4_fu_138[0]),
        .Q(pixbuf_y_4_load_reg_448[0]),
        .R(1'b0));
  FDRE \pixbuf_y_4_load_reg_448_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_4_fu_138[1]),
        .Q(pixbuf_y_4_load_reg_448[1]),
        .R(1'b0));
  FDRE \pixbuf_y_4_load_reg_448_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_4_fu_138[2]),
        .Q(pixbuf_y_4_load_reg_448[2]),
        .R(1'b0));
  FDRE \pixbuf_y_4_load_reg_448_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_4_fu_138[3]),
        .Q(pixbuf_y_4_load_reg_448[3]),
        .R(1'b0));
  FDRE \pixbuf_y_4_load_reg_448_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_4_fu_138[4]),
        .Q(pixbuf_y_4_load_reg_448[4]),
        .R(1'b0));
  FDRE \pixbuf_y_4_load_reg_448_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_4_fu_138[5]),
        .Q(pixbuf_y_4_load_reg_448[5]),
        .R(1'b0));
  FDRE \pixbuf_y_4_load_reg_448_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_4_fu_138[6]),
        .Q(pixbuf_y_4_load_reg_448[6]),
        .R(1'b0));
  FDRE \pixbuf_y_4_load_reg_448_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(pixbuf_y_4_fu_138[7]),
        .Q(pixbuf_y_4_load_reg_448[7]),
        .R(1'b0));
  FDRE \select_ln685_reg_416_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\select_ln685_reg_416_reg[2]_0 ),
        .Q(select_ln685_reg_416),
        .R(1'b0));
  FDRE \y_2_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_reg_433[0]),
        .Q(y_2_fu_70[0]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  FDRE \y_2_fu_70_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_reg_433[10]),
        .Q(y_2_fu_70[10]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  FDRE \y_2_fu_70_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_reg_433[11]),
        .Q(y_2_fu_70[11]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  FDRE \y_2_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_reg_433[1]),
        .Q(y_2_fu_70[1]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  FDRE \y_2_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_reg_433[2]),
        .Q(y_2_fu_70[2]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  FDRE \y_2_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_reg_433[3]),
        .Q(y_2_fu_70[3]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  FDRE \y_2_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_reg_433[4]),
        .Q(y_2_fu_70[4]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  FDRE \y_2_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_reg_433[5]),
        .Q(y_2_fu_70[5]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  FDRE \y_2_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_reg_433[6]),
        .Q(y_2_fu_70[6]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  FDRE \y_2_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_reg_433[7]),
        .Q(y_2_fu_70[7]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  FDRE \y_2_fu_70_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_reg_433[8]),
        .Q(y_2_fu_70[8]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  FDRE \y_2_fu_70_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_reg_433[9]),
        .Q(y_2_fu_70[9]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_3_reg_433[0]_i_1 
       (.I0(y_2_fu_70[0]),
        .O(y_3_fu_258_p2[0]));
  FDRE \y_3_reg_433_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_258_p2[0]),
        .Q(y_3_reg_433[0]),
        .R(1'b0));
  FDRE \y_3_reg_433_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_258_p2[10]),
        .Q(y_3_reg_433[10]),
        .R(1'b0));
  FDRE \y_3_reg_433_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_258_p2[11]),
        .Q(y_3_reg_433[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_3_reg_433_reg[11]_i_1 
       (.CI(\y_3_reg_433_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_y_3_reg_433_reg[11]_i_1_CO_UNCONNECTED [7:2],\y_3_reg_433_reg[11]_i_1_n_11 ,\y_3_reg_433_reg[11]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_3_reg_433_reg[11]_i_1_O_UNCONNECTED [7:3],y_3_fu_258_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,y_2_fu_70[11:9]}));
  FDRE \y_3_reg_433_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_258_p2[1]),
        .Q(y_3_reg_433[1]),
        .R(1'b0));
  FDRE \y_3_reg_433_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_258_p2[2]),
        .Q(y_3_reg_433[2]),
        .R(1'b0));
  FDRE \y_3_reg_433_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_258_p2[3]),
        .Q(y_3_reg_433[3]),
        .R(1'b0));
  FDRE \y_3_reg_433_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_258_p2[4]),
        .Q(y_3_reg_433[4]),
        .R(1'b0));
  FDRE \y_3_reg_433_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_258_p2[5]),
        .Q(y_3_reg_433[5]),
        .R(1'b0));
  FDRE \y_3_reg_433_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_258_p2[6]),
        .Q(y_3_reg_433[6]),
        .R(1'b0));
  FDRE \y_3_reg_433_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_258_p2[7]),
        .Q(y_3_reg_433[7]),
        .R(1'b0));
  FDRE \y_3_reg_433_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_258_p2[8]),
        .Q(y_3_reg_433[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_3_reg_433_reg[8]_i_1 
       (.CI(y_2_fu_70[0]),
        .CI_TOP(1'b0),
        .CO({\y_3_reg_433_reg[8]_i_1_n_5 ,\y_3_reg_433_reg[8]_i_1_n_6 ,\y_3_reg_433_reg[8]_i_1_n_7 ,\y_3_reg_433_reg[8]_i_1_n_8 ,\y_3_reg_433_reg[8]_i_1_n_9 ,\y_3_reg_433_reg[8]_i_1_n_10 ,\y_3_reg_433_reg[8]_i_1_n_11 ,\y_3_reg_433_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(y_3_fu_258_p2[8:1]),
        .S(y_2_fu_70[8:1]));
  FDRE \y_3_reg_433_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_3_fu_258_p2[9]),
        .Q(y_3_reg_433[9]),
        .R(1'b0));
endmodule

module bd_85a6_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2
   (D,
    Q,
    \p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7] ,
    \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7] ,
    E,
    \cmp36727_i_reg_426_reg[0] ,
    \icmp_ln724_reg_767_pp0_iter1_reg_reg[0]_0 ,
    empty_n_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_enable_reg_pp0_iter1_reg_2,
    \trunc_ln730_reg_771_reg[0]_0 ,
    \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0 ,
    \pixbuf_y_8_fu_134_reg[7]_0 ,
    \pixbuf_y_9_fu_138_reg[7]_0 ,
    \pixbuf_y_5_fu_122_reg[7]_0 ,
    in,
    \p_lcssa788810_i_fu_106_reg[7] ,
    \p_0_0_0480783_lcssa798_i_fu_98_reg[7] ,
    \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7] ,
    \p_0_0_0786_lcssa804_i_fu_102_reg[7] ,
    \ap_CS_fsm_reg[2] ,
    push,
    ap_clk,
    ap_rst_n_inv,
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
    \pixbuf_y_1_fu_126_reg[7] ,
    \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 ,
    \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 ,
    \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] ,
    \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 ,
    stream_in_vresampled_empty_n,
    stream_in_hresampled_full_n,
    \ap_CS_fsm_reg[4] ,
    ap_rst_n,
    \ap_CS_fsm_reg[4]_0 ,
    cmp36727_i_reg_426,
    out,
    \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7] ,
    \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7] ,
    \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7] ,
    \pixbuf_y_7_fu_130_reg[7]_0 ,
    \pixbuf_y_8_fu_134_reg[7]_1 ,
    \pixbuf_y_9_fu_138_reg[7]_1 ,
    \pixbuf_y_10_fu_126_reg[7]_0 ,
    \icmp_ln724_reg_767_reg[0]_0 ,
    \icmp_ln732_reg_789_reg[0]_0 ,
    select_ln685_reg_416,
    bPassThru_422_or_420_In_loc_channel_dout,
    \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 ,
    \p_lcssa789813_i_fu_110_reg[7] ,
    \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 ,
    \p_lcssa788810_i_fu_106_reg[7]_0 );
  output [7:0]D;
  output [7:0]Q;
  output [7:0]\p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7] ;
  output [7:0]\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7] ;
  output [0:0]E;
  output [1:0]\cmp36727_i_reg_426_reg[0] ;
  output [0:0]\icmp_ln724_reg_767_pp0_iter1_reg_reg[0]_0 ;
  output [0:0]empty_n_reg;
  output [7:0]ap_enable_reg_pp0_iter1_reg_0;
  output [7:0]ap_enable_reg_pp0_iter1_reg_1;
  output [7:0]ap_enable_reg_pp0_iter1_reg_2;
  output [7:0]\trunc_ln730_reg_771_reg[0]_0 ;
  output [7:0]\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0 ;
  output [7:0]\pixbuf_y_8_fu_134_reg[7]_0 ;
  output [7:0]\pixbuf_y_9_fu_138_reg[7]_0 ;
  output [7:0]\pixbuf_y_5_fu_122_reg[7]_0 ;
  output [23:0]in;
  output [7:0]\p_lcssa788810_i_fu_106_reg[7] ;
  output [7:0]\p_0_0_0480783_lcssa798_i_fu_98_reg[7] ;
  output [7:0]\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7] ;
  output [7:0]\p_0_0_0786_lcssa804_i_fu_102_reg[7] ;
  output \ap_CS_fsm_reg[2] ;
  output push;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg;
  input [7:0]\pixbuf_y_1_fu_126_reg[7] ;
  input [7:0]\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 ;
  input [7:0]\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 ;
  input [7:0]\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] ;
  input [7:0]\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 ;
  input stream_in_vresampled_empty_n;
  input stream_in_hresampled_full_n;
  input [1:0]\ap_CS_fsm_reg[4] ;
  input ap_rst_n;
  input \ap_CS_fsm_reg[4]_0 ;
  input cmp36727_i_reg_426;
  input [23:0]out;
  input [7:0]\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7] ;
  input [7:0]\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7] ;
  input [7:0]\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7] ;
  input [7:0]\pixbuf_y_7_fu_130_reg[7]_0 ;
  input [7:0]\pixbuf_y_8_fu_134_reg[7]_1 ;
  input [7:0]\pixbuf_y_9_fu_138_reg[7]_1 ;
  input [7:0]\pixbuf_y_10_fu_126_reg[7]_0 ;
  input [12:0]\icmp_ln724_reg_767_reg[0]_0 ;
  input [11:0]\icmp_ln732_reg_789_reg[0]_0 ;
  input [0:0]select_ln685_reg_416;
  input bPassThru_422_or_420_In_loc_channel_dout;
  input [7:0]\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 ;
  input [7:0]\p_lcssa789813_i_fu_110_reg[7] ;
  input [7:0]\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 ;
  input [7:0]\p_lcssa788810_i_fu_106_reg[7]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire \SRL_SIG_reg[15][10]_srl16_i_2__0_n_5 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_3__0_n_5 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][11]_srl16_i_2__0_n_5 ;
  wire \SRL_SIG_reg[15][11]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][11]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][11]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][12]_srl16_i_2__0_n_5 ;
  wire \SRL_SIG_reg[15][12]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][12]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][12]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][13]_srl16_i_2__0_n_5 ;
  wire \SRL_SIG_reg[15][13]_srl16_i_3__0_n_5 ;
  wire \SRL_SIG_reg[15][13]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][13]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][13]_srl16_i_6_n_5 ;
  wire \SRL_SIG_reg[15][13]_srl16_i_7_n_5 ;
  wire \SRL_SIG_reg[15][14]_srl16_i_2__0_n_5 ;
  wire \SRL_SIG_reg[15][14]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][14]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][14]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][14]_srl16_i_6_n_5 ;
  wire \SRL_SIG_reg[15][15]_srl16_i_2__0_n_5 ;
  wire \SRL_SIG_reg[15][15]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][15]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][15]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][15]_srl16_i_6_n_5 ;
  wire \SRL_SIG_reg[15][16]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][16]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][16]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][16]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][17]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][17]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][17]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][18]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][18]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][18]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][18]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][19]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][19]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][19]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][19]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][20]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][20]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][20]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][20]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][21]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][21]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][21]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][21]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][21]_srl16_i_6_n_5 ;
  wire \SRL_SIG_reg[15][21]_srl16_i_7_n_5 ;
  wire \SRL_SIG_reg[15][22]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][22]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][22]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][22]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][22]_srl16_i_6_n_5 ;
  wire \SRL_SIG_reg[15][23]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][23]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][23]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][23]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][23]_srl16_i_6_n_5 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_3__0_n_5 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][9]_srl16_i_2__0_n_5 ;
  wire \SRL_SIG_reg[15][9]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][9]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][9]_srl16_i_5_n_5 ;
  wire [12:0]add_ln724_fu_263_p2;
  wire \ap_CS_fsm_reg[2] ;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire [7:0]ap_enable_reg_pp0_iter1_reg_0;
  wire [7:0]ap_enable_reg_pp0_iter1_reg_1;
  wire [7:0]ap_enable_reg_pp0_iter1_reg_2;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_x_3;
  wire bPassThru_422_or_420_In_loc_channel_dout;
  wire cmp150_i_reg_7930;
  wire cmp150_i_reg_793_pp0_iter1_reg;
  wire \cmp150_i_reg_793_reg_n_5_[0] ;
  wire cmp36727_i_reg_426;
  wire [1:0]\cmp36727_i_reg_426_reg[0] ;
  wire [0:0]empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready;
  wire grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg;
  wire icmp_ln724_fu_257_p2;
  wire [0:0]\icmp_ln724_reg_767_pp0_iter1_reg_reg[0]_0 ;
  wire \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ;
  wire [12:0]\icmp_ln724_reg_767_reg[0]_0 ;
  wire \icmp_ln724_reg_767_reg_n_5_[0] ;
  wire icmp_ln732_fu_287_p2;
  wire icmp_ln732_fu_287_p2_carry_n_10;
  wire icmp_ln732_fu_287_p2_carry_n_11;
  wire icmp_ln732_fu_287_p2_carry_n_12;
  wire icmp_ln732_fu_287_p2_carry_n_7;
  wire icmp_ln732_fu_287_p2_carry_n_8;
  wire icmp_ln732_fu_287_p2_carry_n_9;
  wire icmp_ln732_reg_789;
  wire \icmp_ln732_reg_789[0]_i_2_n_5 ;
  wire [11:0]\icmp_ln732_reg_789_reg[0]_0 ;
  wire [23:0]in;
  wire odd_col_reg_783;
  wire odd_col_reg_783_pp0_iter1_reg;
  wire [23:0]out;
  wire [7:0]\p_0_0_0480783_lcssa798_i_fu_98_reg[7] ;
  wire [7:0]\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 ;
  wire [7:0]\p_0_0_0786_lcssa804_i_fu_102_reg[7] ;
  wire [7:0]\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7] ;
  wire [7:0]\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7] ;
  wire [7:0]\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] ;
  wire [7:0]\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7] ;
  wire [7:0]\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7] ;
  wire [7:0]\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 ;
  wire [7:0]\p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7] ;
  wire [7:0]\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7] ;
  wire [7:0]\p_lcssa788810_i_fu_106_reg[7] ;
  wire [7:0]\p_lcssa788810_i_fu_106_reg[7]_0 ;
  wire [7:0]\p_lcssa789813_i_fu_110_reg[7] ;
  wire [7:0]pixbuf_y_10_fu_126;
  wire pixbuf_y_10_fu_126_0;
  wire [7:0]\pixbuf_y_10_fu_126_reg[7]_0 ;
  wire [7:0]\pixbuf_y_1_fu_126_reg[7] ;
  wire pixbuf_y_5_fu_122;
  wire [7:0]\pixbuf_y_5_fu_122_reg[7]_0 ;
  wire [7:0]\pixbuf_y_7_fu_130_reg[7]_0 ;
  wire [7:0]\pixbuf_y_8_fu_134_reg[7]_0 ;
  wire [7:0]\pixbuf_y_8_fu_134_reg[7]_1 ;
  wire [7:0]\pixbuf_y_9_fu_138_reg[7]_0 ;
  wire [7:0]\pixbuf_y_9_fu_138_reg[7]_1 ;
  wire push;
  wire [0:0]select_ln685_reg_416;
  wire stream_in_hresampled_full_n;
  wire stream_in_vresampled_empty_n;
  wire tmp_reg_803;
  wire tmp_reg_803_pp0_iter1_reg;
  wire trunc_ln730_reg_771;
  wire trunc_ln730_reg_771_pp0_iter1_reg;
  wire [7:0]\trunc_ln730_reg_771_reg[0]_0 ;
  wire x_fu_118;
  wire \x_fu_118_reg_n_5_[0] ;
  wire \x_fu_118_reg_n_5_[10] ;
  wire \x_fu_118_reg_n_5_[11] ;
  wire \x_fu_118_reg_n_5_[12] ;
  wire \x_fu_118_reg_n_5_[1] ;
  wire \x_fu_118_reg_n_5_[2] ;
  wire \x_fu_118_reg_n_5_[3] ;
  wire \x_fu_118_reg_n_5_[4] ;
  wire \x_fu_118_reg_n_5_[5] ;
  wire \x_fu_118_reg_n_5_[6] ;
  wire \x_fu_118_reg_n_5_[7] ;
  wire \x_fu_118_reg_n_5_[8] ;
  wire \x_fu_118_reg_n_5_[9] ;
  wire [7:7]NLW_icmp_ln732_fu_287_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln732_fu_287_p2_carry_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2000200000002000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__1 
       (.I0(\ap_CS_fsm_reg[4] [1]),
        .I1(tmp_reg_803_pp0_iter1_reg),
        .I2(\icmp_ln732_reg_789[0]_i_2_n_5 ),
        .I3(stream_in_hresampled_full_n),
        .I4(flow_control_loop_pipe_sequential_init_U_n_28),
        .I5(stream_in_vresampled_empty_n),
        .O(push));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__1 
       (.I0(\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7] [0]),
        .I1(bPassThru_422_or_420_In_loc_channel_dout),
        .I2(tmp_reg_803_pp0_iter1_reg),
        .I3(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(\pixbuf_y_1_fu_126_reg[7] [0]),
        .O(in[0]));
  LUT6 #(
    .INIT(64'hFF99FF0F0099000F)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__1 
       (.I0(\SRL_SIG_reg[15][10]_srl16_i_2__0_n_5 ),
        .I1(\SRL_SIG_reg[15][10]_srl16_i_3__0_n_5 ),
        .I2(\SRL_SIG_reg[15][10]_srl16_i_4_n_5 ),
        .I3(\SRL_SIG_reg[15][9]_srl16_i_5_n_5 ),
        .I4(odd_col_reg_783_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7] [2]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \SRL_SIG_reg[15][10]_srl16_i_2__0 
       (.I0(\SRL_SIG_reg[15][9]_srl16_i_2__0_n_5 ),
        .I1(\SRL_SIG_reg[15][10]_srl16_i_5_n_5 ),
        .I2(\SRL_SIG_reg[15][10]_srl16_i_4_n_5 ),
        .O(\SRL_SIG_reg[15][10]_srl16_i_2__0_n_5 ));
  LUT5 #(
    .INIT(32'hFFACFF53)) 
    \SRL_SIG_reg[15][10]_srl16_i_3__0 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [3]),
        .I1(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [3]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_lcssa788810_i_fu_106_reg[7]_0 [3]),
        .O(\SRL_SIG_reg[15][10]_srl16_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT5 #(
    .INIT(32'h3530353F)) 
    \SRL_SIG_reg[15][10]_srl16_i_4 
       (.I0(\p_lcssa788810_i_fu_106_reg[7]_0 [2]),
        .I1(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [2]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [2]),
        .O(\SRL_SIG_reg[15][10]_srl16_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \SRL_SIG_reg[15][10]_srl16_i_5 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [2]),
        .I1(\p_lcssa788810_i_fu_106_reg[7]_0 [2]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [2]),
        .O(\SRL_SIG_reg[15][10]_srl16_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFF99FF0F0099000F)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__1 
       (.I0(\SRL_SIG_reg[15][11]_srl16_i_2__0_n_5 ),
        .I1(\SRL_SIG_reg[15][11]_srl16_i_3_n_5 ),
        .I2(\SRL_SIG_reg[15][11]_srl16_i_4_n_5 ),
        .I3(\SRL_SIG_reg[15][9]_srl16_i_5_n_5 ),
        .I4(odd_col_reg_783_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7] [3]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \SRL_SIG_reg[15][11]_srl16_i_2__0 
       (.I0(\SRL_SIG_reg[15][10]_srl16_i_2__0_n_5 ),
        .I1(\SRL_SIG_reg[15][11]_srl16_i_5_n_5 ),
        .I2(\SRL_SIG_reg[15][11]_srl16_i_4_n_5 ),
        .O(\SRL_SIG_reg[15][11]_srl16_i_2__0_n_5 ));
  LUT5 #(
    .INIT(32'hFFACFF53)) 
    \SRL_SIG_reg[15][11]_srl16_i_3 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [4]),
        .I1(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [4]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_lcssa788810_i_fu_106_reg[7]_0 [4]),
        .O(\SRL_SIG_reg[15][11]_srl16_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT5 #(
    .INIT(32'h3530353F)) 
    \SRL_SIG_reg[15][11]_srl16_i_4 
       (.I0(\p_lcssa788810_i_fu_106_reg[7]_0 [3]),
        .I1(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [3]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [3]),
        .O(\SRL_SIG_reg[15][11]_srl16_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \SRL_SIG_reg[15][11]_srl16_i_5 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [3]),
        .I1(\p_lcssa788810_i_fu_106_reg[7]_0 [3]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [3]),
        .O(\SRL_SIG_reg[15][11]_srl16_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFF99FF0F0099000F)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__1 
       (.I0(\SRL_SIG_reg[15][12]_srl16_i_2__0_n_5 ),
        .I1(\SRL_SIG_reg[15][12]_srl16_i_3_n_5 ),
        .I2(\SRL_SIG_reg[15][12]_srl16_i_4_n_5 ),
        .I3(\SRL_SIG_reg[15][9]_srl16_i_5_n_5 ),
        .I4(odd_col_reg_783_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7] [4]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT5 #(
    .INIT(32'hFFD4D400)) 
    \SRL_SIG_reg[15][12]_srl16_i_2__0 
       (.I0(\SRL_SIG_reg[15][10]_srl16_i_2__0_n_5 ),
        .I1(\SRL_SIG_reg[15][11]_srl16_i_5_n_5 ),
        .I2(\SRL_SIG_reg[15][11]_srl16_i_4_n_5 ),
        .I3(\SRL_SIG_reg[15][12]_srl16_i_5_n_5 ),
        .I4(\SRL_SIG_reg[15][12]_srl16_i_4_n_5 ),
        .O(\SRL_SIG_reg[15][12]_srl16_i_2__0_n_5 ));
  LUT5 #(
    .INIT(32'h005300AC)) 
    \SRL_SIG_reg[15][12]_srl16_i_3 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [5]),
        .I1(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [5]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_lcssa788810_i_fu_106_reg[7]_0 [5]),
        .O(\SRL_SIG_reg[15][12]_srl16_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT5 #(
    .INIT(32'h3530353F)) 
    \SRL_SIG_reg[15][12]_srl16_i_4 
       (.I0(\p_lcssa788810_i_fu_106_reg[7]_0 [4]),
        .I1(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [4]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [4]),
        .O(\SRL_SIG_reg[15][12]_srl16_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \SRL_SIG_reg[15][12]_srl16_i_5 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [4]),
        .I1(\p_lcssa788810_i_fu_106_reg[7]_0 [4]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [4]),
        .O(\SRL_SIG_reg[15][12]_srl16_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFF99FF0F0099000F)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__1 
       (.I0(\SRL_SIG_reg[15][13]_srl16_i_2__0_n_5 ),
        .I1(\SRL_SIG_reg[15][13]_srl16_i_3__0_n_5 ),
        .I2(\SRL_SIG_reg[15][13]_srl16_i_4_n_5 ),
        .I3(\SRL_SIG_reg[15][9]_srl16_i_5_n_5 ),
        .I4(odd_col_reg_783_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7] [5]),
        .O(in[13]));
  LUT6 #(
    .INIT(64'hEEEEEEE8EEE88888)) 
    \SRL_SIG_reg[15][13]_srl16_i_2__0 
       (.I0(\SRL_SIG_reg[15][13]_srl16_i_5_n_5 ),
        .I1(\SRL_SIG_reg[15][13]_srl16_i_4_n_5 ),
        .I2(\SRL_SIG_reg[15][13]_srl16_i_6_n_5 ),
        .I3(\SRL_SIG_reg[15][13]_srl16_i_7_n_5 ),
        .I4(\SRL_SIG_reg[15][12]_srl16_i_5_n_5 ),
        .I5(\SRL_SIG_reg[15][12]_srl16_i_4_n_5 ),
        .O(\SRL_SIG_reg[15][13]_srl16_i_2__0_n_5 ));
  LUT5 #(
    .INIT(32'h005300AC)) 
    \SRL_SIG_reg[15][13]_srl16_i_3__0 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [6]),
        .I1(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [6]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_lcssa788810_i_fu_106_reg[7]_0 [6]),
        .O(\SRL_SIG_reg[15][13]_srl16_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT5 #(
    .INIT(32'h3530353F)) 
    \SRL_SIG_reg[15][13]_srl16_i_4 
       (.I0(\p_lcssa788810_i_fu_106_reg[7]_0 [5]),
        .I1(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [5]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [5]),
        .O(\SRL_SIG_reg[15][13]_srl16_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \SRL_SIG_reg[15][13]_srl16_i_5 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [5]),
        .I1(\p_lcssa788810_i_fu_106_reg[7]_0 [5]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [5]),
        .O(\SRL_SIG_reg[15][13]_srl16_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000FF000053FF53)) 
    \SRL_SIG_reg[15][13]_srl16_i_6 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [3]),
        .I1(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [3]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [3]),
        .I5(\p_lcssa788810_i_fu_106_reg[7]_0 [3]),
        .O(\SRL_SIG_reg[15][13]_srl16_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT5 #(
    .INIT(32'hE000EEE0)) 
    \SRL_SIG_reg[15][13]_srl16_i_7 
       (.I0(\SRL_SIG_reg[15][11]_srl16_i_4_n_5 ),
        .I1(\SRL_SIG_reg[15][11]_srl16_i_5_n_5 ),
        .I2(\SRL_SIG_reg[15][10]_srl16_i_4_n_5 ),
        .I3(\SRL_SIG_reg[15][10]_srl16_i_5_n_5 ),
        .I4(\SRL_SIG_reg[15][9]_srl16_i_2__0_n_5 ),
        .O(\SRL_SIG_reg[15][13]_srl16_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE8170000)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__1 
       (.I0(\SRL_SIG_reg[15][13]_srl16_i_2__0_n_5 ),
        .I1(\SRL_SIG_reg[15][14]_srl16_i_2__0_n_5 ),
        .I2(\SRL_SIG_reg[15][14]_srl16_i_3_n_5 ),
        .I3(\SRL_SIG_reg[15][14]_srl16_i_4_n_5 ),
        .I4(\SRL_SIG_reg[15][14]_srl16_i_5_n_5 ),
        .I5(\SRL_SIG_reg[15][14]_srl16_i_6_n_5 ),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT5 #(
    .INIT(32'h3530353F)) 
    \SRL_SIG_reg[15][14]_srl16_i_2__0 
       (.I0(\p_lcssa788810_i_fu_106_reg[7]_0 [6]),
        .I1(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [6]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [6]),
        .O(\SRL_SIG_reg[15][14]_srl16_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \SRL_SIG_reg[15][14]_srl16_i_3 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [6]),
        .I1(\p_lcssa788810_i_fu_106_reg[7]_0 [6]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [6]),
        .O(\SRL_SIG_reg[15][14]_srl16_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h005300AC)) 
    \SRL_SIG_reg[15][14]_srl16_i_4 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [7]),
        .I1(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [7]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_lcssa788810_i_fu_106_reg[7]_0 [7]),
        .O(\SRL_SIG_reg[15][14]_srl16_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG_reg[15][14]_srl16_i_5 
       (.I0(odd_col_reg_783_pp0_iter1_reg),
        .I1(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(tmp_reg_803_pp0_iter1_reg),
        .I3(bPassThru_422_or_420_In_loc_channel_dout),
        .O(\SRL_SIG_reg[15][14]_srl16_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h000A0000333A3333)) 
    \SRL_SIG_reg[15][14]_srl16_i_6 
       (.I0(\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7] [6]),
        .I1(odd_col_reg_783_pp0_iter1_reg),
        .I2(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(tmp_reg_803_pp0_iter1_reg),
        .I4(bPassThru_422_or_420_In_loc_channel_dout),
        .I5(\SRL_SIG_reg[15][14]_srl16_i_2__0_n_5 ),
        .O(\SRL_SIG_reg[15][14]_srl16_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11151555)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__1 
       (.I0(\SRL_SIG_reg[15][15]_srl16_i_2__0_n_5 ),
        .I1(\SRL_SIG_reg[15][15]_srl16_i_3_n_5 ),
        .I2(\SRL_SIG_reg[15][13]_srl16_i_2__0_n_5 ),
        .I3(\SRL_SIG_reg[15][14]_srl16_i_2__0_n_5 ),
        .I4(\SRL_SIG_reg[15][14]_srl16_i_3_n_5 ),
        .I5(\SRL_SIG_reg[15][15]_srl16_i_4_n_5 ),
        .O(in[15]));
  LUT6 #(
    .INIT(64'h888888F8FFFFFFFF)) 
    \SRL_SIG_reg[15][15]_srl16_i_2__0 
       (.I0(\SRL_SIG_reg[15][15]_srl16_i_5_n_5 ),
        .I1(\SRL_SIG_reg[15][15]_srl16_i_6_n_5 ),
        .I2(bPassThru_422_or_420_In_loc_channel_dout),
        .I3(tmp_reg_803_pp0_iter1_reg),
        .I4(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I5(odd_col_reg_783_pp0_iter1_reg),
        .O(\SRL_SIG_reg[15][15]_srl16_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'h0053FF5300FFFFFF)) 
    \SRL_SIG_reg[15][15]_srl16_i_3 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [7]),
        .I1(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [7]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [7]),
        .I5(\p_lcssa788810_i_fu_106_reg[7]_0 [7]),
        .O(\SRL_SIG_reg[15][15]_srl16_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h111111F111111101)) 
    \SRL_SIG_reg[15][15]_srl16_i_4 
       (.I0(odd_col_reg_783_pp0_iter1_reg),
        .I1(\SRL_SIG_reg[15][15]_srl16_i_5_n_5 ),
        .I2(bPassThru_422_or_420_In_loc_channel_dout),
        .I3(tmp_reg_803_pp0_iter1_reg),
        .I4(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I5(\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7] [7]),
        .O(\SRL_SIG_reg[15][15]_srl16_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT5 #(
    .INIT(32'h3530353F)) 
    \SRL_SIG_reg[15][15]_srl16_i_5 
       (.I0(\p_lcssa788810_i_fu_106_reg[7]_0 [7]),
        .I1(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [7]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [7]),
        .O(\SRL_SIG_reg[15][15]_srl16_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT5 #(
    .INIT(32'h3530353F)) 
    \SRL_SIG_reg[15][15]_srl16_i_6 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [7]),
        .I1(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [7]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_lcssa788810_i_fu_106_reg[7]_0 [7]),
        .O(\SRL_SIG_reg[15][15]_srl16_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__1 
       (.I0(\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7] [0]),
        .I1(bPassThru_422_or_420_In_loc_channel_dout),
        .I2(tmp_reg_803_pp0_iter1_reg),
        .I3(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(\SRL_SIG_reg[15][16]_srl16_i_2_n_5 ),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT5 #(
    .INIT(32'hC83838C8)) 
    \SRL_SIG_reg[15][16]_srl16_i_2 
       (.I0(\SRL_SIG_reg[15][16]_srl16_i_3_n_5 ),
        .I1(\SRL_SIG_reg[15][16]_srl16_i_4_n_5 ),
        .I2(odd_col_reg_783_pp0_iter1_reg),
        .I3(\SRL_SIG_reg[15][17]_srl16_i_4_n_5 ),
        .I4(\SRL_SIG_reg[15][16]_srl16_i_5_n_5 ),
        .O(\SRL_SIG_reg[15][16]_srl16_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT5 #(
    .INIT(32'hCACFCAC0)) 
    \SRL_SIG_reg[15][16]_srl16_i_3 
       (.I0(\p_lcssa789813_i_fu_110_reg[7] [0]),
        .I1(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [0]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [0]),
        .O(\SRL_SIG_reg[15][16]_srl16_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF00FFFFAC00AC)) 
    \SRL_SIG_reg[15][16]_srl16_i_4 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [0]),
        .I1(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [0]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [0]),
        .I5(\p_lcssa789813_i_fu_110_reg[7] [0]),
        .O(\SRL_SIG_reg[15][16]_srl16_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    \SRL_SIG_reg[15][16]_srl16_i_5 
       (.I0(\p_lcssa789813_i_fu_110_reg[7] [1]),
        .I1(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [1]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [1]),
        .O(\SRL_SIG_reg[15][16]_srl16_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFF99FFF0009900F0)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__1 
       (.I0(\SRL_SIG_reg[15][17]_srl16_i_2_n_5 ),
        .I1(\SRL_SIG_reg[15][17]_srl16_i_3_n_5 ),
        .I2(\SRL_SIG_reg[15][17]_srl16_i_4_n_5 ),
        .I3(\SRL_SIG_reg[15][9]_srl16_i_5_n_5 ),
        .I4(odd_col_reg_783_pp0_iter1_reg),
        .I5(\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7] [1]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG_reg[15][17]_srl16_i_2 
       (.I0(\SRL_SIG_reg[15][16]_srl16_i_4_n_5 ),
        .I1(\SRL_SIG_reg[15][16]_srl16_i_5_n_5 ),
        .I2(\SRL_SIG_reg[15][17]_srl16_i_4_n_5 ),
        .O(\SRL_SIG_reg[15][17]_srl16_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFACFF53)) 
    \SRL_SIG_reg[15][17]_srl16_i_3 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [2]),
        .I1(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [2]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_lcssa789813_i_fu_110_reg[7] [2]),
        .O(\SRL_SIG_reg[15][17]_srl16_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    \SRL_SIG_reg[15][17]_srl16_i_4 
       (.I0(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [1]),
        .I1(\p_lcssa789813_i_fu_110_reg[7] [1]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [1]),
        .O(\SRL_SIG_reg[15][17]_srl16_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFF99FF0F0099000F)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__1 
       (.I0(\SRL_SIG_reg[15][18]_srl16_i_2_n_5 ),
        .I1(\SRL_SIG_reg[15][18]_srl16_i_3_n_5 ),
        .I2(\SRL_SIG_reg[15][18]_srl16_i_4_n_5 ),
        .I3(\SRL_SIG_reg[15][9]_srl16_i_5_n_5 ),
        .I4(odd_col_reg_783_pp0_iter1_reg),
        .I5(\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7] [2]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \SRL_SIG_reg[15][18]_srl16_i_2 
       (.I0(\SRL_SIG_reg[15][17]_srl16_i_2_n_5 ),
        .I1(\SRL_SIG_reg[15][18]_srl16_i_5_n_5 ),
        .I2(\SRL_SIG_reg[15][18]_srl16_i_4_n_5 ),
        .O(\SRL_SIG_reg[15][18]_srl16_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFACFF53)) 
    \SRL_SIG_reg[15][18]_srl16_i_3 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [3]),
        .I1(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [3]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_lcssa789813_i_fu_110_reg[7] [3]),
        .O(\SRL_SIG_reg[15][18]_srl16_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT5 #(
    .INIT(32'h3530353F)) 
    \SRL_SIG_reg[15][18]_srl16_i_4 
       (.I0(\p_lcssa789813_i_fu_110_reg[7] [2]),
        .I1(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [2]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [2]),
        .O(\SRL_SIG_reg[15][18]_srl16_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \SRL_SIG_reg[15][18]_srl16_i_5 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [2]),
        .I1(\p_lcssa789813_i_fu_110_reg[7] [2]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [2]),
        .O(\SRL_SIG_reg[15][18]_srl16_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFF99FF0F0099000F)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__1 
       (.I0(\SRL_SIG_reg[15][19]_srl16_i_2_n_5 ),
        .I1(\SRL_SIG_reg[15][19]_srl16_i_3_n_5 ),
        .I2(\SRL_SIG_reg[15][19]_srl16_i_4_n_5 ),
        .I3(\SRL_SIG_reg[15][9]_srl16_i_5_n_5 ),
        .I4(odd_col_reg_783_pp0_iter1_reg),
        .I5(\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7] [3]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \SRL_SIG_reg[15][19]_srl16_i_2 
       (.I0(\SRL_SIG_reg[15][18]_srl16_i_2_n_5 ),
        .I1(\SRL_SIG_reg[15][19]_srl16_i_5_n_5 ),
        .I2(\SRL_SIG_reg[15][19]_srl16_i_4_n_5 ),
        .O(\SRL_SIG_reg[15][19]_srl16_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFACFF53)) 
    \SRL_SIG_reg[15][19]_srl16_i_3 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [4]),
        .I1(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [4]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_lcssa789813_i_fu_110_reg[7] [4]),
        .O(\SRL_SIG_reg[15][19]_srl16_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT5 #(
    .INIT(32'h3530353F)) 
    \SRL_SIG_reg[15][19]_srl16_i_4 
       (.I0(\p_lcssa789813_i_fu_110_reg[7] [3]),
        .I1(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [3]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [3]),
        .O(\SRL_SIG_reg[15][19]_srl16_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \SRL_SIG_reg[15][19]_srl16_i_5 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [3]),
        .I1(\p_lcssa789813_i_fu_110_reg[7] [3]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [3]),
        .O(\SRL_SIG_reg[15][19]_srl16_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__1 
       (.I0(\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7] [1]),
        .I1(bPassThru_422_or_420_In_loc_channel_dout),
        .I2(tmp_reg_803_pp0_iter1_reg),
        .I3(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(\pixbuf_y_1_fu_126_reg[7] [1]),
        .O(in[1]));
  LUT6 #(
    .INIT(64'hFF99FF0F0099000F)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__1 
       (.I0(\SRL_SIG_reg[15][20]_srl16_i_2_n_5 ),
        .I1(\SRL_SIG_reg[15][20]_srl16_i_3_n_5 ),
        .I2(\SRL_SIG_reg[15][20]_srl16_i_4_n_5 ),
        .I3(\SRL_SIG_reg[15][9]_srl16_i_5_n_5 ),
        .I4(odd_col_reg_783_pp0_iter1_reg),
        .I5(\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7] [4]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT5 #(
    .INIT(32'hFFD4D400)) 
    \SRL_SIG_reg[15][20]_srl16_i_2 
       (.I0(\SRL_SIG_reg[15][18]_srl16_i_2_n_5 ),
        .I1(\SRL_SIG_reg[15][19]_srl16_i_5_n_5 ),
        .I2(\SRL_SIG_reg[15][19]_srl16_i_4_n_5 ),
        .I3(\SRL_SIG_reg[15][20]_srl16_i_5_n_5 ),
        .I4(\SRL_SIG_reg[15][20]_srl16_i_4_n_5 ),
        .O(\SRL_SIG_reg[15][20]_srl16_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h005300AC)) 
    \SRL_SIG_reg[15][20]_srl16_i_3 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [5]),
        .I1(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [5]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_lcssa789813_i_fu_110_reg[7] [5]),
        .O(\SRL_SIG_reg[15][20]_srl16_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT5 #(
    .INIT(32'h3530353F)) 
    \SRL_SIG_reg[15][20]_srl16_i_4 
       (.I0(\p_lcssa789813_i_fu_110_reg[7] [4]),
        .I1(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [4]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [4]),
        .O(\SRL_SIG_reg[15][20]_srl16_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \SRL_SIG_reg[15][20]_srl16_i_5 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [4]),
        .I1(\p_lcssa789813_i_fu_110_reg[7] [4]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [4]),
        .O(\SRL_SIG_reg[15][20]_srl16_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFF99FF0F0099000F)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__1 
       (.I0(\SRL_SIG_reg[15][21]_srl16_i_2_n_5 ),
        .I1(\SRL_SIG_reg[15][21]_srl16_i_3_n_5 ),
        .I2(\SRL_SIG_reg[15][21]_srl16_i_4_n_5 ),
        .I3(\SRL_SIG_reg[15][9]_srl16_i_5_n_5 ),
        .I4(odd_col_reg_783_pp0_iter1_reg),
        .I5(\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7] [5]),
        .O(in[21]));
  LUT6 #(
    .INIT(64'hEEEEEEE8EEE88888)) 
    \SRL_SIG_reg[15][21]_srl16_i_2 
       (.I0(\SRL_SIG_reg[15][21]_srl16_i_5_n_5 ),
        .I1(\SRL_SIG_reg[15][21]_srl16_i_4_n_5 ),
        .I2(\SRL_SIG_reg[15][21]_srl16_i_6_n_5 ),
        .I3(\SRL_SIG_reg[15][21]_srl16_i_7_n_5 ),
        .I4(\SRL_SIG_reg[15][20]_srl16_i_5_n_5 ),
        .I5(\SRL_SIG_reg[15][20]_srl16_i_4_n_5 ),
        .O(\SRL_SIG_reg[15][21]_srl16_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h05030A0C)) 
    \SRL_SIG_reg[15][21]_srl16_i_3 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [6]),
        .I1(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [6]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_lcssa789813_i_fu_110_reg[7] [6]),
        .O(\SRL_SIG_reg[15][21]_srl16_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT5 #(
    .INIT(32'h3530353F)) 
    \SRL_SIG_reg[15][21]_srl16_i_4 
       (.I0(\p_lcssa789813_i_fu_110_reg[7] [5]),
        .I1(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [5]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [5]),
        .O(\SRL_SIG_reg[15][21]_srl16_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \SRL_SIG_reg[15][21]_srl16_i_5 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [5]),
        .I1(\p_lcssa789813_i_fu_110_reg[7] [5]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [5]),
        .O(\SRL_SIG_reg[15][21]_srl16_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000FF000053FF53)) 
    \SRL_SIG_reg[15][21]_srl16_i_6 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [3]),
        .I1(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [3]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [3]),
        .I5(\p_lcssa789813_i_fu_110_reg[7] [3]),
        .O(\SRL_SIG_reg[15][21]_srl16_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT5 #(
    .INIT(32'hE000EEE0)) 
    \SRL_SIG_reg[15][21]_srl16_i_7 
       (.I0(\SRL_SIG_reg[15][19]_srl16_i_4_n_5 ),
        .I1(\SRL_SIG_reg[15][19]_srl16_i_5_n_5 ),
        .I2(\SRL_SIG_reg[15][18]_srl16_i_4_n_5 ),
        .I3(\SRL_SIG_reg[15][18]_srl16_i_5_n_5 ),
        .I4(\SRL_SIG_reg[15][17]_srl16_i_2_n_5 ),
        .O(\SRL_SIG_reg[15][21]_srl16_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0DF20000)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__1 
       (.I0(\SRL_SIG_reg[15][22]_srl16_i_2_n_5 ),
        .I1(\SRL_SIG_reg[15][21]_srl16_i_2_n_5 ),
        .I2(\SRL_SIG_reg[15][22]_srl16_i_3_n_5 ),
        .I3(\SRL_SIG_reg[15][22]_srl16_i_4_n_5 ),
        .I4(\SRL_SIG_reg[15][14]_srl16_i_5_n_5 ),
        .I5(\SRL_SIG_reg[15][22]_srl16_i_5_n_5 ),
        .O(in[22]));
  LUT6 #(
    .INIT(64'hFFFF0000FEF2FEF2)) 
    \SRL_SIG_reg[15][22]_srl16_i_2 
       (.I0(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [6]),
        .I1(trunc_ln730_reg_771_pp0_iter1_reg),
        .I2(\p_lcssa789813_i_fu_110_reg[7] [6]),
        .I3(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [6]),
        .I4(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [6]),
        .I5(cmp150_i_reg_793_pp0_iter1_reg),
        .O(\SRL_SIG_reg[15][22]_srl16_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFAFCF0F00A0C0000)) 
    \SRL_SIG_reg[15][22]_srl16_i_3 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [6]),
        .I1(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [6]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_lcssa789813_i_fu_110_reg[7] [6]),
        .I5(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [6]),
        .O(\SRL_SIG_reg[15][22]_srl16_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h005300AC)) 
    \SRL_SIG_reg[15][22]_srl16_i_4 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [7]),
        .I1(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [7]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_lcssa789813_i_fu_110_reg[7] [7]),
        .O(\SRL_SIG_reg[15][22]_srl16_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h000A0000333A3333)) 
    \SRL_SIG_reg[15][22]_srl16_i_5 
       (.I0(\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7] [6]),
        .I1(odd_col_reg_783_pp0_iter1_reg),
        .I2(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(tmp_reg_803_pp0_iter1_reg),
        .I4(bPassThru_422_or_420_In_loc_channel_dout),
        .I5(\SRL_SIG_reg[15][22]_srl16_i_6_n_5 ),
        .O(\SRL_SIG_reg[15][22]_srl16_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT5 #(
    .INIT(32'h5530553F)) 
    \SRL_SIG_reg[15][22]_srl16_i_6 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [6]),
        .I1(\p_lcssa789813_i_fu_110_reg[7] [6]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [6]),
        .O(\SRL_SIG_reg[15][22]_srl16_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551151)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__1 
       (.I0(\SRL_SIG_reg[15][23]_srl16_i_2_n_5 ),
        .I1(\SRL_SIG_reg[15][23]_srl16_i_3_n_5 ),
        .I2(\SRL_SIG_reg[15][22]_srl16_i_2_n_5 ),
        .I3(\SRL_SIG_reg[15][21]_srl16_i_2_n_5 ),
        .I4(\SRL_SIG_reg[15][22]_srl16_i_3_n_5 ),
        .I5(\SRL_SIG_reg[15][23]_srl16_i_4_n_5 ),
        .O(in[23]));
  LUT6 #(
    .INIT(64'h888888F8FFFFFFFF)) 
    \SRL_SIG_reg[15][23]_srl16_i_2 
       (.I0(\SRL_SIG_reg[15][23]_srl16_i_5_n_5 ),
        .I1(\SRL_SIG_reg[15][23]_srl16_i_6_n_5 ),
        .I2(bPassThru_422_or_420_In_loc_channel_dout),
        .I3(tmp_reg_803_pp0_iter1_reg),
        .I4(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I5(odd_col_reg_783_pp0_iter1_reg),
        .O(\SRL_SIG_reg[15][23]_srl16_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0053FF5300FFFFFF)) 
    \SRL_SIG_reg[15][23]_srl16_i_3 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [7]),
        .I1(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [7]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [7]),
        .I5(\p_lcssa789813_i_fu_110_reg[7] [7]),
        .O(\SRL_SIG_reg[15][23]_srl16_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h111111F111111101)) 
    \SRL_SIG_reg[15][23]_srl16_i_4 
       (.I0(odd_col_reg_783_pp0_iter1_reg),
        .I1(\SRL_SIG_reg[15][23]_srl16_i_5_n_5 ),
        .I2(bPassThru_422_or_420_In_loc_channel_dout),
        .I3(tmp_reg_803_pp0_iter1_reg),
        .I4(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I5(\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7] [7]),
        .O(\SRL_SIG_reg[15][23]_srl16_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT5 #(
    .INIT(32'h3530353F)) 
    \SRL_SIG_reg[15][23]_srl16_i_5 
       (.I0(\p_lcssa789813_i_fu_110_reg[7] [7]),
        .I1(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [7]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [7]),
        .O(\SRL_SIG_reg[15][23]_srl16_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \SRL_SIG_reg[15][23]_srl16_i_6 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [7]),
        .I1(\p_lcssa789813_i_fu_110_reg[7] [7]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [7]),
        .O(\SRL_SIG_reg[15][23]_srl16_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__1 
       (.I0(\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7] [2]),
        .I1(bPassThru_422_or_420_In_loc_channel_dout),
        .I2(tmp_reg_803_pp0_iter1_reg),
        .I3(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(\pixbuf_y_1_fu_126_reg[7] [2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__1 
       (.I0(\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7] [3]),
        .I1(bPassThru_422_or_420_In_loc_channel_dout),
        .I2(tmp_reg_803_pp0_iter1_reg),
        .I3(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(\pixbuf_y_1_fu_126_reg[7] [3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__1 
       (.I0(\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7] [4]),
        .I1(bPassThru_422_or_420_In_loc_channel_dout),
        .I2(tmp_reg_803_pp0_iter1_reg),
        .I3(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(\pixbuf_y_1_fu_126_reg[7] [4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__1 
       (.I0(\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7] [5]),
        .I1(bPassThru_422_or_420_In_loc_channel_dout),
        .I2(tmp_reg_803_pp0_iter1_reg),
        .I3(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(\pixbuf_y_1_fu_126_reg[7] [5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__1 
       (.I0(\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7] [6]),
        .I1(bPassThru_422_or_420_In_loc_channel_dout),
        .I2(tmp_reg_803_pp0_iter1_reg),
        .I3(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(\pixbuf_y_1_fu_126_reg[7] [6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__1 
       (.I0(\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7] [7]),
        .I1(bPassThru_422_or_420_In_loc_channel_dout),
        .I2(tmp_reg_803_pp0_iter1_reg),
        .I3(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(\pixbuf_y_1_fu_126_reg[7] [7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__1 
       (.I0(\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7] [0]),
        .I1(bPassThru_422_or_420_In_loc_channel_dout),
        .I2(tmp_reg_803_pp0_iter1_reg),
        .I3(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT5 #(
    .INIT(32'h6F609090)) 
    \SRL_SIG_reg[15][8]_srl16_i_2__0 
       (.I0(\SRL_SIG_reg[15][9]_srl16_i_4_n_5 ),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_3__0_n_5 ),
        .I2(odd_col_reg_783_pp0_iter1_reg),
        .I3(\SRL_SIG_reg[15][8]_srl16_i_4_n_5 ),
        .I4(\SRL_SIG_reg[15][8]_srl16_i_5_n_5 ),
        .O(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \SRL_SIG_reg[15][8]_srl16_i_3__0 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [1]),
        .I1(\p_lcssa788810_i_fu_106_reg[7]_0 [1]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [1]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT5 #(
    .INIT(32'hCACFCAC0)) 
    \SRL_SIG_reg[15][8]_srl16_i_4 
       (.I0(\p_lcssa788810_i_fu_106_reg[7]_0 [0]),
        .I1(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [0]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [0]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF00FFFFAC00AC)) 
    \SRL_SIG_reg[15][8]_srl16_i_5 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [0]),
        .I1(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [0]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [0]),
        .I5(\p_lcssa788810_i_fu_106_reg[7]_0 [0]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFF99FFF0009900F0)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__1 
       (.I0(\SRL_SIG_reg[15][9]_srl16_i_2__0_n_5 ),
        .I1(\SRL_SIG_reg[15][9]_srl16_i_3_n_5 ),
        .I2(\SRL_SIG_reg[15][9]_srl16_i_4_n_5 ),
        .I3(\SRL_SIG_reg[15][9]_srl16_i_5_n_5 ),
        .I4(odd_col_reg_783_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7] [1]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \SRL_SIG_reg[15][9]_srl16_i_2__0 
       (.I0(\SRL_SIG_reg[15][8]_srl16_i_5_n_5 ),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_3__0_n_5 ),
        .I2(\SRL_SIG_reg[15][9]_srl16_i_4_n_5 ),
        .O(\SRL_SIG_reg[15][9]_srl16_i_2__0_n_5 ));
  LUT5 #(
    .INIT(32'hFFACFF53)) 
    \SRL_SIG_reg[15][9]_srl16_i_3 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [2]),
        .I1(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [2]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_lcssa788810_i_fu_106_reg[7]_0 [2]),
        .O(\SRL_SIG_reg[15][9]_srl16_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    \SRL_SIG_reg[15][9]_srl16_i_4 
       (.I0(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [1]),
        .I1(\p_lcssa788810_i_fu_106_reg[7]_0 [1]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [1]),
        .O(\SRL_SIG_reg[15][9]_srl16_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG_reg[15][9]_srl16_i_5 
       (.I0(bPassThru_422_or_420_In_loc_channel_dout),
        .I1(tmp_reg_803_pp0_iter1_reg),
        .I2(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\SRL_SIG_reg[15][9]_srl16_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAA8AAA8A0000AA8A)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(tmp_reg_803_pp0_iter1_reg),
        .I2(\icmp_ln732_reg_789[0]_i_2_n_5 ),
        .I3(stream_in_hresampled_full_n),
        .I4(flow_control_loop_pipe_sequential_init_U_n_28),
        .I5(stream_in_vresampled_empty_n),
        .O(ap_done_reg1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  FDRE \cmp150_i_reg_793_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\cmp150_i_reg_793_reg_n_5_[0] ),
        .Q(cmp150_i_reg_793_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp150_i_reg_793_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\cmp150_i_reg_793_reg_n_5_[0] ),
        .R(1'b0));
  bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_52 flow_control_loop_pipe_sequential_init_U
       (.D(add_ln724_fu_263_p2),
        .DI({flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82}),
        .E(pixbuf_y_5_fu_122),
        .Q(pixbuf_y_10_fu_126),
        .S({flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_25),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4]_0 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_28),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_x_3(ap_sig_allocacmp_x_3),
        .cmp150_i_reg_7930(cmp150_i_reg_7930),
        .\cmp150_i_reg_793_reg[0] (flow_control_loop_pipe_sequential_init_U_n_26),
        .\cmp150_i_reg_793_reg[0]_0 (\cmp150_i_reg_793_reg_n_5_[0] ),
        .cmp36727_i_reg_426(cmp36727_i_reg_426),
        .\cmp36727_i_reg_426_reg[0] (\cmp36727_i_reg_426_reg[0] ),
        .grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready),
        .grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg),
        .grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg(x_fu_118),
        .grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg_0(pixbuf_y_10_fu_126_0),
        .icmp_ln724_fu_257_p2(icmp_ln724_fu_257_p2),
        .\icmp_ln724_reg_767_reg[0] (\icmp_ln724_reg_767_reg[0]_0 ),
        .\icmp_ln724_reg_767_reg[0]_0 ({\x_fu_118_reg_n_5_[12] ,\x_fu_118_reg_n_5_[11] ,\x_fu_118_reg_n_5_[10] ,\x_fu_118_reg_n_5_[9] ,\x_fu_118_reg_n_5_[8] ,\x_fu_118_reg_n_5_[7] ,\x_fu_118_reg_n_5_[6] ,\x_fu_118_reg_n_5_[5] ,\x_fu_118_reg_n_5_[4] ,\x_fu_118_reg_n_5_[3] ,\x_fu_118_reg_n_5_[2] ,\x_fu_118_reg_n_5_[1] ,\x_fu_118_reg_n_5_[0] }),
        .icmp_ln732_reg_789(icmp_ln732_reg_789),
        .\icmp_ln732_reg_789_reg[0] (\icmp_ln732_reg_789_reg[0]_0 ),
        .\odd_col_reg_783_reg[0] (\icmp_ln732_reg_789[0]_i_2_n_5 ),
        .out(out[7:0]),
        .\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61}),
        .\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0 ({flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69}),
        .\pixbuf_y_10_fu_126_reg[0] (\icmp_ln724_reg_767_reg_n_5_[0] ),
        .\pixbuf_y_10_fu_126_reg[7] (\pixbuf_y_10_fu_126_reg[7]_0 ),
        .\pixbuf_y_2_load_reg_438_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37}),
        .\pixbuf_y_3_load_reg_443_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45}),
        .\pixbuf_y_4_load_reg_448_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53}),
        .\pixbuf_y_7_fu_130_reg[0] (\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .\pixbuf_y_7_fu_130_reg[7] (\pixbuf_y_7_fu_130_reg[7]_0 ),
        .\pixbuf_y_7_fu_130_reg[7]_0 (\pixbuf_y_8_fu_134_reg[7]_0 ),
        .\pixbuf_y_8_fu_134_reg[7] (\pixbuf_y_8_fu_134_reg[7]_1 ),
        .\pixbuf_y_8_fu_134_reg[7]_0 (\pixbuf_y_9_fu_138_reg[7]_0 ),
        .\pixbuf_y_9_fu_138_reg[7] (\pixbuf_y_9_fu_138_reg[7]_1 ),
        .\pixbuf_y_9_fu_138_reg[7]_0 (\pixbuf_y_5_fu_122_reg[7]_0 ),
        .select_ln685_reg_416(select_ln685_reg_416),
        .\select_ln685_reg_416_reg[2] (flow_control_loop_pipe_sequential_init_U_n_83),
        .\select_ln685_reg_416_reg[2]_0 (flow_control_loop_pipe_sequential_init_U_n_84),
        .stream_in_hresampled_full_n(stream_in_hresampled_full_n),
        .stream_in_vresampled_empty_n(stream_in_vresampled_empty_n),
        .tmp_reg_803_pp0_iter1_reg(tmp_reg_803_pp0_iter1_reg));
  FDRE \icmp_ln724_reg_767_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .Q(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln724_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln724_fu_257_p2),
        .Q(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln732_fu_287_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln732_fu_287_p2_carry_CO_UNCONNECTED[7],icmp_ln732_fu_287_p2,icmp_ln732_fu_287_p2_carry_n_7,icmp_ln732_fu_287_p2_carry_n_8,icmp_ln732_fu_287_p2_carry_n_9,icmp_ln732_fu_287_p2_carry_n_10,icmp_ln732_fu_287_p2_carry_n_11,icmp_ln732_fu_287_p2_carry_n_12}),
        .DI({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82}),
        .O(NLW_icmp_ln732_fu_287_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76}));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln732_reg_789[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\icmp_ln732_reg_789[0]_i_2_n_5 ));
  FDRE \icmp_ln732_reg_789_reg[0] 
       (.C(ap_clk),
        .CE(cmp150_i_reg_7930),
        .D(icmp_ln732_fu_287_p2),
        .Q(icmp_ln732_reg_789),
        .R(1'b0));
  FDRE \odd_col_reg_783_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(odd_col_reg_783),
        .Q(odd_col_reg_783_pp0_iter1_reg),
        .R(1'b0));
  FDRE \odd_col_reg_783_reg[0] 
       (.C(ap_clk),
        .CE(cmp150_i_reg_7930),
        .D(flow_control_loop_pipe_sequential_init_U_n_84),
        .Q(odd_col_reg_783),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT5 #(
    .INIT(32'hCACFCAC0)) 
    \p_0_0_0480783_lcssa798_i_fu_98[0]_i_1 
       (.I0(\p_lcssa788810_i_fu_106_reg[7]_0 [0]),
        .I1(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [0]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [0]),
        .O(\p_0_0_0480783_lcssa798_i_fu_98_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \p_0_0_0480783_lcssa798_i_fu_98[1]_i_1 
       (.I0(\p_lcssa788810_i_fu_106_reg[7]_0 [1]),
        .I1(trunc_ln730_reg_771_pp0_iter1_reg),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [1]),
        .I4(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [1]),
        .O(\p_0_0_0480783_lcssa798_i_fu_98_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT5 #(
    .INIT(32'hF3D1E2C0)) 
    \p_0_0_0480783_lcssa798_i_fu_98[2]_i_1 
       (.I0(trunc_ln730_reg_771_pp0_iter1_reg),
        .I1(cmp150_i_reg_793_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [2]),
        .I3(\p_lcssa788810_i_fu_106_reg[7]_0 [2]),
        .I4(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [2]),
        .O(\p_0_0_0480783_lcssa798_i_fu_98_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \p_0_0_0480783_lcssa798_i_fu_98[3]_i_1 
       (.I0(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [3]),
        .I1(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [3]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_lcssa788810_i_fu_106_reg[7]_0 [3]),
        .O(\p_0_0_0480783_lcssa798_i_fu_98_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \p_0_0_0480783_lcssa798_i_fu_98[4]_i_1 
       (.I0(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [4]),
        .I1(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [4]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_lcssa788810_i_fu_106_reg[7]_0 [4]),
        .O(\p_0_0_0480783_lcssa798_i_fu_98_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \p_0_0_0480783_lcssa798_i_fu_98[5]_i_1 
       (.I0(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [5]),
        .I1(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [5]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_lcssa788810_i_fu_106_reg[7]_0 [5]),
        .O(\p_0_0_0480783_lcssa798_i_fu_98_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \p_0_0_0480783_lcssa798_i_fu_98[6]_i_1 
       (.I0(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [6]),
        .I1(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [6]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_lcssa788810_i_fu_106_reg[7]_0 [6]),
        .O(\p_0_0_0480783_lcssa798_i_fu_98_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \p_0_0_0480783_lcssa798_i_fu_98[7]_i_1 
       (.I0(\p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0 [7]),
        .I1(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [7]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_lcssa788810_i_fu_106_reg[7]_0 [7]),
        .O(\p_0_0_0480783_lcssa798_i_fu_98_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT5 #(
    .INIT(32'hCACFCAC0)) 
    \p_0_0_0786_lcssa804_i_fu_102[0]_i_1 
       (.I0(\p_lcssa789813_i_fu_110_reg[7] [0]),
        .I1(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [0]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [0]),
        .O(\p_0_0_0786_lcssa804_i_fu_102_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \p_0_0_0786_lcssa804_i_fu_102[1]_i_1 
       (.I0(\p_lcssa789813_i_fu_110_reg[7] [1]),
        .I1(trunc_ln730_reg_771_pp0_iter1_reg),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [1]),
        .I4(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [1]),
        .O(\p_0_0_0786_lcssa804_i_fu_102_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT5 #(
    .INIT(32'hF3D1E2C0)) 
    \p_0_0_0786_lcssa804_i_fu_102[2]_i_1 
       (.I0(trunc_ln730_reg_771_pp0_iter1_reg),
        .I1(cmp150_i_reg_793_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [2]),
        .I3(\p_lcssa789813_i_fu_110_reg[7] [2]),
        .I4(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [2]),
        .O(\p_0_0_0786_lcssa804_i_fu_102_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \p_0_0_0786_lcssa804_i_fu_102[3]_i_1 
       (.I0(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [3]),
        .I1(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [3]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_lcssa789813_i_fu_110_reg[7] [3]),
        .O(\p_0_0_0786_lcssa804_i_fu_102_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \p_0_0_0786_lcssa804_i_fu_102[4]_i_1 
       (.I0(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [4]),
        .I1(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [4]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_lcssa789813_i_fu_110_reg[7] [4]),
        .O(\p_0_0_0786_lcssa804_i_fu_102_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \p_0_0_0786_lcssa804_i_fu_102[5]_i_1 
       (.I0(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [5]),
        .I1(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [5]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_lcssa789813_i_fu_110_reg[7] [5]),
        .O(\p_0_0_0786_lcssa804_i_fu_102_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \p_0_0_0786_lcssa804_i_fu_102[6]_i_1 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [6]),
        .I1(\p_lcssa789813_i_fu_110_reg[7] [6]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [6]),
        .O(\p_0_0_0786_lcssa804_i_fu_102_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \p_0_0_0786_lcssa804_i_fu_102[7]_i_1 
       (.I0(\p_0_0_0786_lcssa804_i_fu_102_reg[7]_0 [7]),
        .I1(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [7]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_lcssa789813_i_fu_110_reg[7] [7]),
        .O(\p_0_0_0786_lcssa804_i_fu_102_reg[7] [7]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_0_0_0_0536736_lcssa759_i_fu_74[0]_i_1 
       (.I0(out[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7] [0]),
        .O(ap_enable_reg_pp0_iter1_reg_2[0]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_0_0_0_0536736_lcssa759_i_fu_74[1]_i_1 
       (.I0(out[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7] [1]),
        .O(ap_enable_reg_pp0_iter1_reg_2[1]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_0_0_0_0536736_lcssa759_i_fu_74[2]_i_1 
       (.I0(out[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7] [2]),
        .O(ap_enable_reg_pp0_iter1_reg_2[2]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_0_0_0_0536736_lcssa759_i_fu_74[3]_i_1 
       (.I0(out[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7] [3]),
        .O(ap_enable_reg_pp0_iter1_reg_2[3]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_0_0_0_0536736_lcssa759_i_fu_74[4]_i_1 
       (.I0(out[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7] [4]),
        .O(ap_enable_reg_pp0_iter1_reg_2[4]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_0_0_0_0536736_lcssa759_i_fu_74[5]_i_1 
       (.I0(out[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7] [5]),
        .O(ap_enable_reg_pp0_iter1_reg_2[5]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_0_0_0_0536736_lcssa759_i_fu_74[6]_i_1 
       (.I0(out[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7] [6]),
        .O(ap_enable_reg_pp0_iter1_reg_2[6]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_0_0_0_0536736_lcssa759_i_fu_74[7]_i_1 
       (.I0(out[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7] [7]),
        .O(ap_enable_reg_pp0_iter1_reg_2[7]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_1_0_0_0738_lcssa762_i_fu_78[0]_i_1 
       (.I0(out[8]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7] [0]),
        .O(ap_enable_reg_pp0_iter1_reg_1[0]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_1_0_0_0738_lcssa762_i_fu_78[1]_i_1 
       (.I0(out[9]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7] [1]),
        .O(ap_enable_reg_pp0_iter1_reg_1[1]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_1_0_0_0738_lcssa762_i_fu_78[2]_i_1 
       (.I0(out[10]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7] [2]),
        .O(ap_enable_reg_pp0_iter1_reg_1[2]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_1_0_0_0738_lcssa762_i_fu_78[3]_i_1 
       (.I0(out[11]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7] [3]),
        .O(ap_enable_reg_pp0_iter1_reg_1[3]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_1_0_0_0738_lcssa762_i_fu_78[4]_i_1 
       (.I0(out[12]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7] [4]),
        .O(ap_enable_reg_pp0_iter1_reg_1[4]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_1_0_0_0738_lcssa762_i_fu_78[5]_i_1 
       (.I0(out[13]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7] [5]),
        .O(ap_enable_reg_pp0_iter1_reg_1[5]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_1_0_0_0738_lcssa762_i_fu_78[6]_i_1 
       (.I0(out[14]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7] [6]),
        .O(ap_enable_reg_pp0_iter1_reg_1[6]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_1_0_0_0738_lcssa762_i_fu_78[7]_i_1 
       (.I0(out[15]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7] [7]),
        .O(ap_enable_reg_pp0_iter1_reg_1[7]));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    \p_0_1_0_0_0744790_lcssa816_i_fu_114[0]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [0]),
        .I1(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(cmp150_i_reg_793_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [0]),
        .O(\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7] [0]));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    \p_0_1_0_0_0744790_lcssa816_i_fu_114[1]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [1]),
        .I1(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(cmp150_i_reg_793_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [1]),
        .O(\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7] [1]));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    \p_0_1_0_0_0744790_lcssa816_i_fu_114[2]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [2]),
        .I1(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(cmp150_i_reg_793_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [2]),
        .O(\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7] [2]));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    \p_0_1_0_0_0744790_lcssa816_i_fu_114[3]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [3]),
        .I1(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(cmp150_i_reg_793_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [3]),
        .O(\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7] [3]));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    \p_0_1_0_0_0744790_lcssa816_i_fu_114[4]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [4]),
        .I1(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(cmp150_i_reg_793_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [4]),
        .O(\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7] [4]));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    \p_0_1_0_0_0744790_lcssa816_i_fu_114[5]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [5]),
        .I1(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(cmp150_i_reg_793_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [5]),
        .O(\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7] [5]));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    \p_0_1_0_0_0744790_lcssa816_i_fu_114[6]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [6]),
        .I1(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(cmp150_i_reg_793_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [6]),
        .O(\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7] [6]));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    \p_0_1_0_0_0744790_lcssa816_i_fu_114[7]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [7]),
        .I1(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(cmp150_i_reg_793_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [7]),
        .O(\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7] [7]));
  LUT6 #(
    .INIT(64'hABAAAAAAA8AAAAAA)) 
    \p_0_1_0_0_0744_lcssa771_i_fu_90[0]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [0]),
        .I1(trunc_ln730_reg_771),
        .I2(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I3(icmp_ln732_reg_789),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(out[8]),
        .O(\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hABAAAAAAA8AAAAAA)) 
    \p_0_1_0_0_0744_lcssa771_i_fu_90[1]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [1]),
        .I1(trunc_ln730_reg_771),
        .I2(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I3(icmp_ln732_reg_789),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(out[9]),
        .O(\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hABAAAAAAA8AAAAAA)) 
    \p_0_1_0_0_0744_lcssa771_i_fu_90[2]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [2]),
        .I1(trunc_ln730_reg_771),
        .I2(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I3(icmp_ln732_reg_789),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(out[10]),
        .O(\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hABAAAAAAA8AAAAAA)) 
    \p_0_1_0_0_0744_lcssa771_i_fu_90[3]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [3]),
        .I1(trunc_ln730_reg_771),
        .I2(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I3(icmp_ln732_reg_789),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(out[11]),
        .O(\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hABAAAAAAA8AAAAAA)) 
    \p_0_1_0_0_0744_lcssa771_i_fu_90[4]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [4]),
        .I1(trunc_ln730_reg_771),
        .I2(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I3(icmp_ln732_reg_789),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(out[12]),
        .O(\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hABAAAAAAA8AAAAAA)) 
    \p_0_1_0_0_0744_lcssa771_i_fu_90[5]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [5]),
        .I1(trunc_ln730_reg_771),
        .I2(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I3(icmp_ln732_reg_789),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(out[13]),
        .O(\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hABAAAAAAA8AAAAAA)) 
    \p_0_1_0_0_0744_lcssa771_i_fu_90[6]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [6]),
        .I1(trunc_ln730_reg_771),
        .I2(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I3(icmp_ln732_reg_789),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(out[14]),
        .O(\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h8888808800000000)) 
    \p_0_1_0_0_0744_lcssa771_i_fu_90[7]_i_1 
       (.I0(stream_in_vresampled_empty_n),
        .I1(flow_control_loop_pipe_sequential_init_U_n_28),
        .I2(stream_in_hresampled_full_n),
        .I3(\icmp_ln732_reg_789[0]_i_2_n_5 ),
        .I4(tmp_reg_803_pp0_iter1_reg),
        .I5(\ap_CS_fsm_reg[4] [1]),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'hABAAAAAAA8AAAAAA)) 
    \p_0_1_0_0_0744_lcssa771_i_fu_90[7]_i_2 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [7]),
        .I1(trunc_ln730_reg_771),
        .I2(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I3(icmp_ln732_reg_789),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(out[15]),
        .O(\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    \p_0_1_0_0_0748793_lcssa819_i_fu_118[0]_i_1 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [0]),
        .I1(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(cmp150_i_reg_793_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [0]),
        .O(\p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7] [0]));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    \p_0_1_0_0_0748793_lcssa819_i_fu_118[1]_i_1 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [1]),
        .I1(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(cmp150_i_reg_793_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [1]),
        .O(\p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7] [1]));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    \p_0_1_0_0_0748793_lcssa819_i_fu_118[2]_i_1 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [2]),
        .I1(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(cmp150_i_reg_793_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [2]),
        .O(\p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7] [2]));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    \p_0_1_0_0_0748793_lcssa819_i_fu_118[3]_i_1 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [3]),
        .I1(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(cmp150_i_reg_793_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [3]),
        .O(\p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7] [3]));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    \p_0_1_0_0_0748793_lcssa819_i_fu_118[4]_i_1 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [4]),
        .I1(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(cmp150_i_reg_793_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [4]),
        .O(\p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7] [4]));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    \p_0_1_0_0_0748793_lcssa819_i_fu_118[5]_i_1 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [5]),
        .I1(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(cmp150_i_reg_793_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [5]),
        .O(\p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7] [5]));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    \p_0_1_0_0_0748793_lcssa819_i_fu_118[6]_i_1 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [6]),
        .I1(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(cmp150_i_reg_793_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [6]),
        .O(\p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7] [6]));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    \p_0_1_0_0_0748793_lcssa819_i_fu_118[7]_i_1 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [7]),
        .I1(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(cmp150_i_reg_793_pp0_iter1_reg),
        .I5(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [7]),
        .O(\p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \p_0_1_0_0_0748_lcssa774_i_fu_94[0]_i_1 
       (.I0(out[8]),
        .I1(trunc_ln730_reg_771),
        .I2(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I3(icmp_ln732_reg_789),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [0]),
        .O(\trunc_ln730_reg_771_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \p_0_1_0_0_0748_lcssa774_i_fu_94[1]_i_1 
       (.I0(out[9]),
        .I1(trunc_ln730_reg_771),
        .I2(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I3(icmp_ln732_reg_789),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [1]),
        .O(\trunc_ln730_reg_771_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \p_0_1_0_0_0748_lcssa774_i_fu_94[2]_i_1 
       (.I0(out[10]),
        .I1(trunc_ln730_reg_771),
        .I2(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I3(icmp_ln732_reg_789),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [2]),
        .O(\trunc_ln730_reg_771_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \p_0_1_0_0_0748_lcssa774_i_fu_94[3]_i_1 
       (.I0(out[11]),
        .I1(trunc_ln730_reg_771),
        .I2(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I3(icmp_ln732_reg_789),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [3]),
        .O(\trunc_ln730_reg_771_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \p_0_1_0_0_0748_lcssa774_i_fu_94[4]_i_1 
       (.I0(out[12]),
        .I1(trunc_ln730_reg_771),
        .I2(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I3(icmp_ln732_reg_789),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [4]),
        .O(\trunc_ln730_reg_771_reg[0]_0 [4]));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \p_0_1_0_0_0748_lcssa774_i_fu_94[5]_i_1 
       (.I0(out[13]),
        .I1(trunc_ln730_reg_771),
        .I2(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I3(icmp_ln732_reg_789),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [5]),
        .O(\trunc_ln730_reg_771_reg[0]_0 [5]));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \p_0_1_0_0_0748_lcssa774_i_fu_94[6]_i_1 
       (.I0(out[14]),
        .I1(trunc_ln730_reg_771),
        .I2(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I3(icmp_ln732_reg_789),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [6]),
        .O(\trunc_ln730_reg_771_reg[0]_0 [6]));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \p_0_1_0_0_0748_lcssa774_i_fu_94[7]_i_1 
       (.I0(out[15]),
        .I1(trunc_ln730_reg_771),
        .I2(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I3(icmp_ln732_reg_789),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [7]),
        .O(\trunc_ln730_reg_771_reg[0]_0 [7]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_2_0_0_0740_lcssa765_i_fu_82[0]_i_1 
       (.I0(out[16]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7] [0]),
        .O(ap_enable_reg_pp0_iter1_reg_0[0]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_2_0_0_0740_lcssa765_i_fu_82[1]_i_1 
       (.I0(out[17]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7] [1]),
        .O(ap_enable_reg_pp0_iter1_reg_0[1]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_2_0_0_0740_lcssa765_i_fu_82[2]_i_1 
       (.I0(out[18]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7] [2]),
        .O(ap_enable_reg_pp0_iter1_reg_0[2]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_2_0_0_0740_lcssa765_i_fu_82[3]_i_1 
       (.I0(out[19]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7] [3]),
        .O(ap_enable_reg_pp0_iter1_reg_0[3]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_2_0_0_0740_lcssa765_i_fu_82[4]_i_1 
       (.I0(out[20]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7] [4]),
        .O(ap_enable_reg_pp0_iter1_reg_0[4]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_2_0_0_0740_lcssa765_i_fu_82[5]_i_1 
       (.I0(out[21]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7] [5]),
        .O(ap_enable_reg_pp0_iter1_reg_0[5]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_2_0_0_0740_lcssa765_i_fu_82[6]_i_1 
       (.I0(out[22]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7] [6]),
        .O(ap_enable_reg_pp0_iter1_reg_0[6]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \p_0_2_0_0_0740_lcssa765_i_fu_82[7]_i_1 
       (.I0(out[23]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln732_reg_789),
        .I3(\icmp_ln724_reg_767_reg_n_5_[0] ),
        .I4(\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7] [7]),
        .O(ap_enable_reg_pp0_iter1_reg_0[7]));
  LUT5 #(
    .INIT(32'hCACFCAC0)) 
    \p_lcssa788810_i_fu_106[0]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [0]),
        .I1(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [0]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_lcssa788810_i_fu_106_reg[7]_0 [0]),
        .O(\p_lcssa788810_i_fu_106_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \p_lcssa788810_i_fu_106[1]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [1]),
        .I1(trunc_ln730_reg_771_pp0_iter1_reg),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [1]),
        .I4(\p_lcssa788810_i_fu_106_reg[7]_0 [1]),
        .O(\p_lcssa788810_i_fu_106_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT5 #(
    .INIT(32'hBB8BB888)) 
    \p_lcssa788810_i_fu_106[2]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [2]),
        .I1(cmp150_i_reg_793_pp0_iter1_reg),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [2]),
        .I4(\p_lcssa788810_i_fu_106_reg[7]_0 [2]),
        .O(\p_lcssa788810_i_fu_106_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT5 #(
    .INIT(32'hBB8BB888)) 
    \p_lcssa788810_i_fu_106[3]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [3]),
        .I1(cmp150_i_reg_793_pp0_iter1_reg),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [3]),
        .I4(\p_lcssa788810_i_fu_106_reg[7]_0 [3]),
        .O(\p_lcssa788810_i_fu_106_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT5 #(
    .INIT(32'hBB8BB888)) 
    \p_lcssa788810_i_fu_106[4]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [4]),
        .I1(cmp150_i_reg_793_pp0_iter1_reg),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [4]),
        .I4(\p_lcssa788810_i_fu_106_reg[7]_0 [4]),
        .O(\p_lcssa788810_i_fu_106_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \p_lcssa788810_i_fu_106[5]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [5]),
        .I1(trunc_ln730_reg_771_pp0_iter1_reg),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [5]),
        .I4(\p_lcssa788810_i_fu_106_reg[7]_0 [5]),
        .O(\p_lcssa788810_i_fu_106_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \p_lcssa788810_i_fu_106[6]_i_1 
       (.I0(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [6]),
        .I1(trunc_ln730_reg_771_pp0_iter1_reg),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [6]),
        .I4(\p_lcssa788810_i_fu_106_reg[7]_0 [6]),
        .O(\p_lcssa788810_i_fu_106_reg[7] [6]));
  LUT6 #(
    .INIT(64'hBB00B00000000000)) 
    \p_lcssa788810_i_fu_106[7]_i_1 
       (.I0(stream_in_vresampled_empty_n),
        .I1(flow_control_loop_pipe_sequential_init_U_n_28),
        .I2(stream_in_hresampled_full_n),
        .I3(\icmp_ln732_reg_789[0]_i_2_n_5 ),
        .I4(tmp_reg_803_pp0_iter1_reg),
        .I5(\ap_CS_fsm_reg[4] [1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \p_lcssa788810_i_fu_106[7]_i_2 
       (.I0(\p_lcssa788810_i_fu_106_reg[7]_0 [7]),
        .I1(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7] [7]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0 [7]),
        .O(\p_lcssa788810_i_fu_106_reg[7] [7]));
  LUT5 #(
    .INIT(32'hCACFCAC0)) 
    \p_lcssa789813_i_fu_110[0]_i_1 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [0]),
        .I1(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [0]),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(trunc_ln730_reg_771_pp0_iter1_reg),
        .I4(\p_lcssa789813_i_fu_110_reg[7] [0]),
        .O(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \p_lcssa789813_i_fu_110[1]_i_1 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [1]),
        .I1(trunc_ln730_reg_771_pp0_iter1_reg),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [1]),
        .I4(\p_lcssa789813_i_fu_110_reg[7] [1]),
        .O(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT5 #(
    .INIT(32'hBB8BB888)) 
    \p_lcssa789813_i_fu_110[2]_i_1 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [2]),
        .I1(cmp150_i_reg_793_pp0_iter1_reg),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [2]),
        .I4(\p_lcssa789813_i_fu_110_reg[7] [2]),
        .O(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT5 #(
    .INIT(32'hBB8BB888)) 
    \p_lcssa789813_i_fu_110[3]_i_1 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [3]),
        .I1(cmp150_i_reg_793_pp0_iter1_reg),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [3]),
        .I4(\p_lcssa789813_i_fu_110_reg[7] [3]),
        .O(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT5 #(
    .INIT(32'hBB8BB888)) 
    \p_lcssa789813_i_fu_110[4]_i_1 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [4]),
        .I1(cmp150_i_reg_793_pp0_iter1_reg),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [4]),
        .I4(\p_lcssa789813_i_fu_110_reg[7] [4]),
        .O(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \p_lcssa789813_i_fu_110[5]_i_1 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [5]),
        .I1(trunc_ln730_reg_771_pp0_iter1_reg),
        .I2(cmp150_i_reg_793_pp0_iter1_reg),
        .I3(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [5]),
        .I4(\p_lcssa789813_i_fu_110_reg[7] [5]),
        .O(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7] [5]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \p_lcssa789813_i_fu_110[6]_i_1 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [6]),
        .I1(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [6]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_lcssa789813_i_fu_110_reg[7] [6]),
        .O(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT5 #(
    .INIT(32'hFFAC00AC)) 
    \p_lcssa789813_i_fu_110[7]_i_1 
       (.I0(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1 [7]),
        .I1(\p_lcssa789813_i_fu_110_reg[7] [7]),
        .I2(trunc_ln730_reg_771_pp0_iter1_reg),
        .I3(cmp150_i_reg_793_pp0_iter1_reg),
        .I4(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0 [7]),
        .O(\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7] [7]));
  FDRE \pixbuf_y_10_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_fu_126_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(pixbuf_y_10_fu_126[0]),
        .R(1'b0));
  FDRE \pixbuf_y_10_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_fu_126_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(pixbuf_y_10_fu_126[1]),
        .R(1'b0));
  FDRE \pixbuf_y_10_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_fu_126_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(pixbuf_y_10_fu_126[2]),
        .R(1'b0));
  FDRE \pixbuf_y_10_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_fu_126_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(pixbuf_y_10_fu_126[3]),
        .R(1'b0));
  FDRE \pixbuf_y_10_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_fu_126_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(pixbuf_y_10_fu_126[4]),
        .R(1'b0));
  FDRE \pixbuf_y_10_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_fu_126_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(pixbuf_y_10_fu_126[5]),
        .R(1'b0));
  FDRE \pixbuf_y_10_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_fu_126_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(pixbuf_y_10_fu_126[6]),
        .R(1'b0));
  FDRE \pixbuf_y_10_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_10_fu_126_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(pixbuf_y_10_fu_126[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \pixbuf_y_1_fu_126[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(\pixbuf_y_1_fu_126_reg[7] [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \pixbuf_y_1_fu_126[1]_i_1 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(\pixbuf_y_1_fu_126_reg[7] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \pixbuf_y_1_fu_126[2]_i_1 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(\pixbuf_y_1_fu_126_reg[7] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \pixbuf_y_1_fu_126[3]_i_1 
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(\pixbuf_y_1_fu_126_reg[7] [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \pixbuf_y_1_fu_126[4]_i_1 
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(\pixbuf_y_1_fu_126_reg[7] [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \pixbuf_y_1_fu_126[5]_i_1 
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(\pixbuf_y_1_fu_126_reg[7] [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \pixbuf_y_1_fu_126[6]_i_1 
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(\pixbuf_y_1_fu_126_reg[7] [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \pixbuf_y_1_fu_126[7]_i_1 
       (.I0(Q[7]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(\pixbuf_y_1_fu_126_reg[7] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \pixbuf_y_4_fu_138[7]_i_1 
       (.I0(\icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\ap_CS_fsm_reg[4] [1]),
        .O(\icmp_ln724_reg_767_pp0_iter1_reg_reg[0]_0 ));
  FDRE \pixbuf_y_5_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(\pixbuf_y_5_fu_122_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_5_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(\pixbuf_y_5_fu_122_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_5_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(\pixbuf_y_5_fu_122_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_5_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(\pixbuf_y_5_fu_122_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_5_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(\pixbuf_y_5_fu_122_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_5_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(\pixbuf_y_5_fu_122_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_5_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(\pixbuf_y_5_fu_122_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_5_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(\pixbuf_y_5_fu_122_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \pixbuf_y_7_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \pixbuf_y_7_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \pixbuf_y_7_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \pixbuf_y_7_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \pixbuf_y_7_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \pixbuf_y_7_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \pixbuf_y_7_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \pixbuf_y_7_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \pixbuf_y_8_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(\pixbuf_y_8_fu_134_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_8_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(\pixbuf_y_8_fu_134_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_8_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(\pixbuf_y_8_fu_134_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_8_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(\pixbuf_y_8_fu_134_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_8_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(\pixbuf_y_8_fu_134_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_8_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(\pixbuf_y_8_fu_134_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_8_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(\pixbuf_y_8_fu_134_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_8_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(\pixbuf_y_8_fu_134_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \pixbuf_y_9_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(\pixbuf_y_9_fu_138_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_9_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(\pixbuf_y_9_fu_138_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_9_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(\pixbuf_y_9_fu_138_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_9_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(\pixbuf_y_9_fu_138_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_9_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(\pixbuf_y_9_fu_138_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_9_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(\pixbuf_y_9_fu_138_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_9_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(\pixbuf_y_9_fu_138_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_9_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_5_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(\pixbuf_y_9_fu_138_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \tmp_reg_803_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_803),
        .Q(tmp_reg_803_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_reg_803_reg[0] 
       (.C(ap_clk),
        .CE(cmp150_i_reg_7930),
        .D(flow_control_loop_pipe_sequential_init_U_n_83),
        .Q(tmp_reg_803),
        .R(1'b0));
  FDRE \trunc_ln730_reg_771_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln730_reg_771),
        .Q(trunc_ln730_reg_771_pp0_iter1_reg),
        .R(1'b0));
  FDRE \trunc_ln730_reg_771_reg[0] 
       (.C(ap_clk),
        .CE(cmp150_i_reg_7930),
        .D(ap_sig_allocacmp_x_3),
        .Q(trunc_ln730_reg_771),
        .R(1'b0));
  FDRE \x_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln724_fu_263_p2[0]),
        .Q(\x_fu_118_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \x_fu_118_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln724_fu_263_p2[10]),
        .Q(\x_fu_118_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \x_fu_118_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln724_fu_263_p2[11]),
        .Q(\x_fu_118_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \x_fu_118_reg[12] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln724_fu_263_p2[12]),
        .Q(\x_fu_118_reg_n_5_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \x_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln724_fu_263_p2[1]),
        .Q(\x_fu_118_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \x_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln724_fu_263_p2[2]),
        .Q(\x_fu_118_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \x_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln724_fu_263_p2[3]),
        .Q(\x_fu_118_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \x_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln724_fu_263_p2[4]),
        .Q(\x_fu_118_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \x_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln724_fu_263_p2[5]),
        .Q(\x_fu_118_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \x_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln724_fu_263_p2[6]),
        .Q(\x_fu_118_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \x_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln724_fu_263_p2[7]),
        .Q(\x_fu_118_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \x_fu_118_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln724_fu_263_p2[8]),
        .Q(\x_fu_118_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \x_fu_118_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln724_fu_263_p2[9]),
        .Q(\x_fu_118_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
endmodule

module bd_85a6_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2
   (in,
    E,
    ap_enable_reg_pp0_iter3_reg_0,
    \icmp_ln724_reg_810_pp0_iter1_reg_reg[0]_0 ,
    ap_enable_reg_pp0_iter1_reg_0,
    D,
    \pixbuf_y_4_fu_154_reg[7]_0 ,
    \pixbuf_y_5_fu_158_reg[7]_0 ,
    \pixbuf_y_1_fu_142_reg[7]_0 ,
    \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7] ,
    \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0 ,
    \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7] ,
    \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0 ,
    \odd_col_reg_814_pp0_iter1_reg_reg[0]_0 ,
    empty_n_reg,
    push,
    mOutPtr17_out,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg,
    \pixbuf_y_3_fu_150_reg[7]_0 ,
    \pixbuf_y_6_reg_838_reg[7]_0 ,
    ap_clk,
    ap_rst_n_inv,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
    not_bPassThru_i_reg_445,
    ap_rst_n,
    Q,
    \p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7] ,
    bPassThru_422_or_420_Out_loc_channel_dout,
    p_0_1_0_0_0738_lcssa762_i_fu_84,
    p_0_2_0_0_0740_lcssa765_i_fu_88,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    cmp36727_i_reg_450,
    stream_csc_empty_n,
    stream_out_hresampled_full_n,
    \pixbuf_y_3_fu_150_reg[7]_1 ,
    \pixbuf_y_4_fu_154_reg[7]_1 ,
    \pixbuf_y_5_fu_158_reg[7]_1 ,
    \pixbuf_y_2_fu_146_reg[7]_0 ,
    out,
    loopWidth_reg_440,
    \icmp_ln732_reg_820_reg[0]_0 ,
    \tmp_reg_834_reg[0]_0 ,
    add_ln846_1_fu_527_p2_carry__0_0,
    \p_0_0_0480783_lcssa798_i_fu_104_reg[7] ,
    add_ln849_1_fu_579_p2_carry__0_0,
    \p_lcssa789813_i_fu_116_reg[7] ,
    \p_lcssa788810_i_fu_112_reg[7] ,
    \p_0_0_0786_lcssa804_i_fu_108_reg[7] ,
    \select_ln851_reg_854_reg[7]_0 ,
    stream_out_hresampled_empty_n,
    v_vcresampler_core_U0_stream_out_hresampled_read);
  output [23:0]in;
  output [0:0]E;
  output [0:0]ap_enable_reg_pp0_iter3_reg_0;
  output [0:0]\icmp_ln724_reg_810_pp0_iter1_reg_reg[0]_0 ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [1:0]D;
  output [7:0]\pixbuf_y_4_fu_154_reg[7]_0 ;
  output [7:0]\pixbuf_y_5_fu_158_reg[7]_0 ;
  output [7:0]\pixbuf_y_1_fu_142_reg[7]_0 ;
  output [7:0]\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7] ;
  output [7:0]\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0 ;
  output [7:0]\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7] ;
  output [7:0]\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0 ;
  output [7:0]\odd_col_reg_814_pp0_iter1_reg_reg[0]_0 ;
  output [0:0]empty_n_reg;
  output push;
  output mOutPtr17_out;
  output grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg;
  output [7:0]\pixbuf_y_3_fu_150_reg[7]_0 ;
  output [7:0]\pixbuf_y_6_reg_838_reg[7]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg;
  input not_bPassThru_i_reg_445;
  input ap_rst_n;
  input [7:0]Q;
  input [7:0]\p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7] ;
  input bPassThru_422_or_420_Out_loc_channel_dout;
  input [7:0]p_0_1_0_0_0738_lcssa762_i_fu_84;
  input [7:0]p_0_2_0_0_0740_lcssa765_i_fu_88;
  input [1:0]\ap_CS_fsm_reg[4] ;
  input \ap_CS_fsm_reg[4]_0 ;
  input cmp36727_i_reg_450;
  input stream_csc_empty_n;
  input stream_out_hresampled_full_n;
  input [7:0]\pixbuf_y_3_fu_150_reg[7]_1 ;
  input [7:0]\pixbuf_y_4_fu_154_reg[7]_1 ;
  input [7:0]\pixbuf_y_5_fu_158_reg[7]_1 ;
  input [7:0]\pixbuf_y_2_fu_146_reg[7]_0 ;
  input [7:0]out;
  input [12:0]loopWidth_reg_440;
  input [10:0]\icmp_ln732_reg_820_reg[0]_0 ;
  input \tmp_reg_834_reg[0]_0 ;
  input [7:0]add_ln846_1_fu_527_p2_carry__0_0;
  input [7:0]\p_0_0_0480783_lcssa798_i_fu_104_reg[7] ;
  input [7:0]add_ln849_1_fu_579_p2_carry__0_0;
  input [7:0]\p_lcssa789813_i_fu_116_reg[7] ;
  input [7:0]\p_lcssa788810_i_fu_112_reg[7] ;
  input [7:0]\p_0_0_0786_lcssa804_i_fu_108_reg[7] ;
  input [7:0]\select_ln851_reg_854_reg[7]_0 ;
  input stream_out_hresampled_empty_n;
  input v_vcresampler_core_U0_stream_out_hresampled_read;

  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_8__0_n_5 ;
  wire \SRL_SIG_reg[15][0]_srl16_i_9__0_n_5 ;
  wire [12:0]add_ln724_fu_297_p2;
  wire [9:2]add_ln846_1_fu_527_p2;
  wire [7:0]add_ln846_1_fu_527_p2_carry__0_0;
  wire add_ln846_1_fu_527_p2_carry__0_i_2_n_5;
  wire add_ln846_1_fu_527_p2_carry_i_10_n_5;
  wire add_ln846_1_fu_527_p2_carry_i_11_n_5;
  wire add_ln846_1_fu_527_p2_carry_i_12_n_5;
  wire add_ln846_1_fu_527_p2_carry_i_13_n_5;
  wire add_ln846_1_fu_527_p2_carry_i_14_n_5;
  wire add_ln846_1_fu_527_p2_carry_i_15_n_5;
  wire add_ln846_1_fu_527_p2_carry_i_16_n_5;
  wire add_ln846_1_fu_527_p2_carry_i_1_n_5;
  wire add_ln846_1_fu_527_p2_carry_i_2_n_5;
  wire add_ln846_1_fu_527_p2_carry_i_3_n_5;
  wire add_ln846_1_fu_527_p2_carry_i_4_n_5;
  wire add_ln846_1_fu_527_p2_carry_i_5_n_5;
  wire add_ln846_1_fu_527_p2_carry_i_6_n_5;
  wire add_ln846_1_fu_527_p2_carry_i_9_n_5;
  wire add_ln846_1_fu_527_p2_carry_n_10;
  wire add_ln846_1_fu_527_p2_carry_n_11;
  wire add_ln846_1_fu_527_p2_carry_n_12;
  wire add_ln846_1_fu_527_p2_carry_n_5;
  wire add_ln846_1_fu_527_p2_carry_n_6;
  wire add_ln846_1_fu_527_p2_carry_n_7;
  wire add_ln846_1_fu_527_p2_carry_n_8;
  wire add_ln846_1_fu_527_p2_carry_n_9;
  wire [9:2]add_ln849_1_fu_579_p2;
  wire [7:0]add_ln849_1_fu_579_p2_carry__0_0;
  wire add_ln849_1_fu_579_p2_carry__0_i_2_n_5;
  wire add_ln849_1_fu_579_p2_carry_i_10_n_5;
  wire add_ln849_1_fu_579_p2_carry_i_11_n_5;
  wire add_ln849_1_fu_579_p2_carry_i_12_n_5;
  wire add_ln849_1_fu_579_p2_carry_i_13_n_5;
  wire add_ln849_1_fu_579_p2_carry_i_14_n_5;
  wire add_ln849_1_fu_579_p2_carry_i_15_n_5;
  wire add_ln849_1_fu_579_p2_carry_i_16_n_5;
  wire add_ln849_1_fu_579_p2_carry_i_1_n_5;
  wire add_ln849_1_fu_579_p2_carry_i_2_n_5;
  wire add_ln849_1_fu_579_p2_carry_i_3_n_5;
  wire add_ln849_1_fu_579_p2_carry_i_4_n_5;
  wire add_ln849_1_fu_579_p2_carry_i_5_n_5;
  wire add_ln849_1_fu_579_p2_carry_i_6_n_5;
  wire add_ln849_1_fu_579_p2_carry_i_9_n_5;
  wire add_ln849_1_fu_579_p2_carry_n_10;
  wire add_ln849_1_fu_579_p2_carry_n_11;
  wire add_ln849_1_fu_579_p2_carry_n_12;
  wire add_ln849_1_fu_579_p2_carry_n_5;
  wire add_ln849_1_fu_579_p2_carry_n_6;
  wire add_ln849_1_fu_579_p2_carry_n_7;
  wire add_ln849_1_fu_579_p2_carry_n_8;
  wire add_ln849_1_fu_579_p2_carry_n_9;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_5;
  wire [0:0]ap_enable_reg_pp0_iter3_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_x_2;
  wire bPassThru_422_or_420_Out_loc_channel_dout;
  wire cmp148_i_reg_8240;
  wire cmp148_i_reg_824_pp0_iter1_reg;
  wire \cmp148_i_reg_824_reg_n_5_[0] ;
  wire cmp36727_i_reg_450;
  wire [0:0]empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg;
  wire icmp_ln724_fu_291_p2;
  wire [0:0]\icmp_ln724_reg_810_pp0_iter1_reg_reg[0]_0 ;
  wire \icmp_ln724_reg_810_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln724_reg_810_reg_n_5_[0] ;
  wire icmp_ln732_fu_317_p2;
  wire icmp_ln732_fu_317_p2_carry_n_10;
  wire icmp_ln732_fu_317_p2_carry_n_11;
  wire icmp_ln732_fu_317_p2_carry_n_12;
  wire icmp_ln732_fu_317_p2_carry_n_7;
  wire icmp_ln732_fu_317_p2_carry_n_8;
  wire icmp_ln732_fu_317_p2_carry_n_9;
  wire icmp_ln732_reg_820;
  wire [10:0]\icmp_ln732_reg_820_reg[0]_0 ;
  wire [23:0]in;
  wire [12:0]loopWidth_reg_440;
  wire mOutPtr17_out;
  wire not_bPassThru_i_reg_445;
  wire odd_col_reg_814;
  wire odd_col_reg_814_pp0_iter1_reg;
  wire [7:0]\odd_col_reg_814_pp0_iter1_reg_reg[0]_0 ;
  wire [7:0]out;
  wire [7:0]\p_0_0_0480783_lcssa798_i_fu_104_reg[7] ;
  wire [7:0]\p_0_0_0786_lcssa804_i_fu_108_reg[7] ;
  wire [7:0]\p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7] ;
  wire [7:0]p_0_1_0_0_0738_lcssa762_i_fu_84;
  wire [7:0]\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7] ;
  wire [7:0]\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0 ;
  wire [7:0]p_0_2_0_0_0740_lcssa765_i_fu_88;
  wire [7:0]\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7] ;
  wire [7:0]\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0 ;
  wire p_0_in;
  wire p_cast17_i_cast_reg_805;
  wire [7:0]\p_lcssa788810_i_fu_112_reg[7] ;
  wire [7:0]\p_lcssa789813_i_fu_116_reg[7] ;
  wire pixbuf_y_1_fu_142;
  wire [7:0]\pixbuf_y_1_fu_142_reg[7]_0 ;
  wire [7:0]pixbuf_y_2_fu_146;
  wire pixbuf_y_2_fu_146_0;
  wire [7:0]\pixbuf_y_2_fu_146_reg[7]_0 ;
  wire [7:0]\pixbuf_y_3_fu_150_reg[7]_0 ;
  wire [7:0]\pixbuf_y_3_fu_150_reg[7]_1 ;
  wire [7:0]\pixbuf_y_4_fu_154_reg[7]_0 ;
  wire [7:0]\pixbuf_y_4_fu_154_reg[7]_1 ;
  wire [7:0]\pixbuf_y_5_fu_158_reg[7]_0 ;
  wire [7:0]\pixbuf_y_5_fu_158_reg[7]_1 ;
  wire pixbuf_y_6_reg_8380;
  wire [7:0]\pixbuf_y_6_reg_838_reg[7]_0 ;
  wire [7:0]pixbuf_y_8_reg_849;
  wire push;
  wire [7:0]select_ln814_3_fu_470_p3;
  wire [7:7]select_ln814_5_fu_484_p3;
  wire [7:0]select_ln851_fu_610_p3;
  wire [7:0]select_ln851_reg_854;
  wire \select_ln851_reg_854[7]_i_1_n_5 ;
  wire [7:0]\select_ln851_reg_854_reg[7]_0 ;
  wire stream_csc_empty_n;
  wire stream_out_hresampled_empty_n;
  wire stream_out_hresampled_full_n;
  wire tmp_reg_834;
  wire tmp_reg_834_pp0_iter1_reg;
  wire tmp_reg_834_pp0_iter2_reg;
  wire \tmp_reg_834_reg[0]_0 ;
  wire v_vcresampler_core_U0_stream_out_hresampled_read;
  wire \x_fu_138_reg_n_5_[0] ;
  wire \x_fu_138_reg_n_5_[10] ;
  wire \x_fu_138_reg_n_5_[11] ;
  wire \x_fu_138_reg_n_5_[12] ;
  wire \x_fu_138_reg_n_5_[1] ;
  wire \x_fu_138_reg_n_5_[2] ;
  wire \x_fu_138_reg_n_5_[3] ;
  wire \x_fu_138_reg_n_5_[4] ;
  wire \x_fu_138_reg_n_5_[5] ;
  wire \x_fu_138_reg_n_5_[6] ;
  wire \x_fu_138_reg_n_5_[7] ;
  wire \x_fu_138_reg_n_5_[8] ;
  wire \x_fu_138_reg_n_5_[9] ;
  wire [1:0]zext_ln846_fu_507_p1;
  wire [0:0]zext_ln849_fu_559_p1;
  wire [1:0]NLW_add_ln846_1_fu_527_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_add_ln846_1_fu_527_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln846_1_fu_527_p2_carry__0_O_UNCONNECTED;
  wire [1:0]NLW_add_ln849_1_fu_579_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_add_ln849_1_fu_579_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln849_1_fu_579_p2_carry__0_O_UNCONNECTED;
  wire [7:7]NLW_icmp_ln732_fu_317_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln732_fu_317_p2_carry_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h22200000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__3 
       (.I0(stream_out_hresampled_full_n),
        .I1(flow_control_loop_pipe_sequential_init_U_n_14),
        .I2(stream_csc_empty_n),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_8__0_n_5 ),
        .I4(\ap_CS_fsm_reg[4] [1]),
        .O(push));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__2 
       (.I0(pixbuf_y_8_reg_849[0]),
        .I1(p_cast17_i_cast_reg_805),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_9__0_n_5 ),
        .I4(\p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7] [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \SRL_SIG_reg[15][0]_srl16_i_8__0 
       (.I0(icmp_ln732_reg_820),
        .I1(\icmp_ln724_reg_810_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\SRL_SIG_reg[15][0]_srl16_i_8__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG_reg[15][0]_srl16_i_9__0 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(tmp_reg_834_pp0_iter2_reg),
        .I2(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(\SRL_SIG_reg[15][0]_srl16_i_9__0_n_5 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__2 
       (.I0(select_ln851_reg_854[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tmp_reg_834_pp0_iter2_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .I4(p_0_1_0_0_0738_lcssa762_i_fu_84[2]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__2 
       (.I0(select_ln851_reg_854[3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tmp_reg_834_pp0_iter2_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .I4(p_0_1_0_0_0738_lcssa762_i_fu_84[3]),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__2 
       (.I0(select_ln851_reg_854[4]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tmp_reg_834_pp0_iter2_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .I4(p_0_1_0_0_0738_lcssa762_i_fu_84[4]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__2 
       (.I0(select_ln851_reg_854[5]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tmp_reg_834_pp0_iter2_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .I4(p_0_1_0_0_0738_lcssa762_i_fu_84[5]),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__2 
       (.I0(select_ln851_reg_854[6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tmp_reg_834_pp0_iter2_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .I4(p_0_1_0_0_0738_lcssa762_i_fu_84[6]),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__2 
       (.I0(select_ln851_reg_854[7]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tmp_reg_834_pp0_iter2_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .I4(p_0_1_0_0_0738_lcssa762_i_fu_84[7]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__2 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[0]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(tmp_reg_834_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__2 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[1]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(tmp_reg_834_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__2 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[2]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(tmp_reg_834_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__2 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[3]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(tmp_reg_834_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__2 
       (.I0(pixbuf_y_8_reg_849[1]),
        .I1(p_cast17_i_cast_reg_805),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_9__0_n_5 ),
        .I4(\p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7] [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__2 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[4]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(tmp_reg_834_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__2 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[5]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(tmp_reg_834_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__2 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[6]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(tmp_reg_834_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__2 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[7]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(tmp_reg_834_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__2 
       (.I0(pixbuf_y_8_reg_849[2]),
        .I1(p_cast17_i_cast_reg_805),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_9__0_n_5 ),
        .I4(\p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7] [2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__2 
       (.I0(pixbuf_y_8_reg_849[3]),
        .I1(p_cast17_i_cast_reg_805),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_9__0_n_5 ),
        .I4(\p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7] [3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__2 
       (.I0(pixbuf_y_8_reg_849[4]),
        .I1(p_cast17_i_cast_reg_805),
        .I2(Q[4]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_9__0_n_5 ),
        .I4(\p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7] [4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__2 
       (.I0(pixbuf_y_8_reg_849[5]),
        .I1(p_cast17_i_cast_reg_805),
        .I2(Q[5]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_9__0_n_5 ),
        .I4(\p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7] [5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__2 
       (.I0(pixbuf_y_8_reg_849[6]),
        .I1(p_cast17_i_cast_reg_805),
        .I2(Q[6]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_9__0_n_5 ),
        .I4(\p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7] [6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__2 
       (.I0(pixbuf_y_8_reg_849[7]),
        .I1(p_cast17_i_cast_reg_805),
        .I2(Q[7]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_9__0_n_5 ),
        .I4(\p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7] [7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__2 
       (.I0(select_ln851_reg_854[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tmp_reg_834_pp0_iter2_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .I4(p_0_1_0_0_0738_lcssa762_i_fu_84[0]),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__2 
       (.I0(select_ln851_reg_854[1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tmp_reg_834_pp0_iter2_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .I4(p_0_1_0_0_0738_lcssa762_i_fu_84[1]),
        .O(in[9]));
  CARRY8 add_ln846_1_fu_527_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln846_1_fu_527_p2_carry_n_5,add_ln846_1_fu_527_p2_carry_n_6,add_ln846_1_fu_527_p2_carry_n_7,add_ln846_1_fu_527_p2_carry_n_8,add_ln846_1_fu_527_p2_carry_n_9,add_ln846_1_fu_527_p2_carry_n_10,add_ln846_1_fu_527_p2_carry_n_11,add_ln846_1_fu_527_p2_carry_n_12}),
        .DI({add_ln846_1_fu_527_p2_carry_i_1_n_5,add_ln846_1_fu_527_p2_carry_i_2_n_5,add_ln846_1_fu_527_p2_carry_i_3_n_5,add_ln846_1_fu_527_p2_carry_i_4_n_5,add_ln846_1_fu_527_p2_carry_i_5_n_5,add_ln846_1_fu_527_p2_carry_i_6_n_5,zext_ln846_fu_507_p1}),
        .O({add_ln846_1_fu_527_p2[7:2],NLW_add_ln846_1_fu_527_p2_carry_O_UNCONNECTED[1:0]}),
        .S({add_ln846_1_fu_527_p2_carry_i_9_n_5,add_ln846_1_fu_527_p2_carry_i_10_n_5,add_ln846_1_fu_527_p2_carry_i_11_n_5,add_ln846_1_fu_527_p2_carry_i_12_n_5,add_ln846_1_fu_527_p2_carry_i_13_n_5,add_ln846_1_fu_527_p2_carry_i_14_n_5,add_ln846_1_fu_527_p2_carry_i_15_n_5,add_ln846_1_fu_527_p2_carry_i_16_n_5}));
  CARRY8 add_ln846_1_fu_527_p2_carry__0
       (.CI(add_ln846_1_fu_527_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln846_1_fu_527_p2_carry__0_CO_UNCONNECTED[7:2],add_ln846_1_fu_527_p2[9],NLW_add_ln846_1_fu_527_p2_carry__0_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln814_5_fu_484_p3}),
        .O({NLW_add_ln846_1_fu_527_p2_carry__0_O_UNCONNECTED[7:1],add_ln846_1_fu_527_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln846_1_fu_527_p2_carry__0_i_2_n_5}));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln846_1_fu_527_p2_carry__0_i_1
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[7]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [7]),
        .O(select_ln814_5_fu_484_p3));
  LUT5 #(
    .INIT(32'h01155440)) 
    add_ln846_1_fu_527_p2_carry__0_i_2
       (.I0(cmp148_i_reg_824_pp0_iter1_reg),
        .I1(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [6]),
        .I2(add_ln846_1_fu_527_p2_carry__0_0[7]),
        .I3(\p_lcssa788810_i_fu_112_reg[7] [7]),
        .I4(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [7]),
        .O(add_ln846_1_fu_527_p2_carry__0_i_2_n_5));
  LUT5 #(
    .INIT(32'hBBB8B888)) 
    add_ln846_1_fu_527_p2_carry_i_1
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[6]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa788810_i_fu_112_reg[7] [6]),
        .I3(add_ln846_1_fu_527_p2_carry__0_0[6]),
        .I4(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [5]),
        .O(add_ln846_1_fu_527_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln846_1_fu_527_p2_carry_i_10
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[5]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [5]),
        .I3(add_ln846_1_fu_527_p2_carry_i_2_n_5),
        .I4(add_ln846_1_fu_527_p2_carry__0_0[6]),
        .I5(\p_lcssa788810_i_fu_112_reg[7] [6]),
        .O(add_ln846_1_fu_527_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln846_1_fu_527_p2_carry_i_11
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[4]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [4]),
        .I3(add_ln846_1_fu_527_p2_carry_i_3_n_5),
        .I4(add_ln846_1_fu_527_p2_carry__0_0[5]),
        .I5(\p_lcssa788810_i_fu_112_reg[7] [5]),
        .O(add_ln846_1_fu_527_p2_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln846_1_fu_527_p2_carry_i_12
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[3]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [3]),
        .I3(add_ln846_1_fu_527_p2_carry_i_4_n_5),
        .I4(add_ln846_1_fu_527_p2_carry__0_0[4]),
        .I5(\p_lcssa788810_i_fu_112_reg[7] [4]),
        .O(add_ln846_1_fu_527_p2_carry_i_12_n_5));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln846_1_fu_527_p2_carry_i_13
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[2]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [2]),
        .I3(add_ln846_1_fu_527_p2_carry_i_5_n_5),
        .I4(add_ln846_1_fu_527_p2_carry__0_0[3]),
        .I5(\p_lcssa788810_i_fu_112_reg[7] [3]),
        .O(add_ln846_1_fu_527_p2_carry_i_13_n_5));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln846_1_fu_527_p2_carry_i_14
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[1]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [1]),
        .I3(add_ln846_1_fu_527_p2_carry_i_6_n_5),
        .I4(add_ln846_1_fu_527_p2_carry__0_0[2]),
        .I5(\p_lcssa788810_i_fu_112_reg[7] [2]),
        .O(add_ln846_1_fu_527_p2_carry_i_14_n_5));
  LUT5 #(
    .INIT(32'h0F0F6699)) 
    add_ln846_1_fu_527_p2_carry_i_15
       (.I0(add_ln846_1_fu_527_p2_carry__0_0[1]),
        .I1(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [0]),
        .I2(p_0_1_0_0_0738_lcssa762_i_fu_84[0]),
        .I3(\p_lcssa788810_i_fu_112_reg[7] [1]),
        .I4(cmp148_i_reg_824_pp0_iter1_reg),
        .O(add_ln846_1_fu_527_p2_carry_i_15_n_5));
  LUT3 #(
    .INIT(8'h06)) 
    add_ln846_1_fu_527_p2_carry_i_16
       (.I0(\p_lcssa788810_i_fu_112_reg[7] [0]),
        .I1(add_ln846_1_fu_527_p2_carry__0_0[0]),
        .I2(cmp148_i_reg_824_pp0_iter1_reg),
        .O(add_ln846_1_fu_527_p2_carry_i_16_n_5));
  LUT5 #(
    .INIT(32'hBBB8B888)) 
    add_ln846_1_fu_527_p2_carry_i_2
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[5]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa788810_i_fu_112_reg[7] [5]),
        .I3(add_ln846_1_fu_527_p2_carry__0_0[5]),
        .I4(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [4]),
        .O(add_ln846_1_fu_527_p2_carry_i_2_n_5));
  LUT5 #(
    .INIT(32'hBBB8B888)) 
    add_ln846_1_fu_527_p2_carry_i_3
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[4]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa788810_i_fu_112_reg[7] [4]),
        .I3(add_ln846_1_fu_527_p2_carry__0_0[4]),
        .I4(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [3]),
        .O(add_ln846_1_fu_527_p2_carry_i_3_n_5));
  LUT5 #(
    .INIT(32'hBBB8B888)) 
    add_ln846_1_fu_527_p2_carry_i_4
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[3]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa788810_i_fu_112_reg[7] [3]),
        .I3(add_ln846_1_fu_527_p2_carry__0_0[3]),
        .I4(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [2]),
        .O(add_ln846_1_fu_527_p2_carry_i_4_n_5));
  LUT5 #(
    .INIT(32'hBBB8B888)) 
    add_ln846_1_fu_527_p2_carry_i_5
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[2]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa788810_i_fu_112_reg[7] [2]),
        .I3(add_ln846_1_fu_527_p2_carry__0_0[2]),
        .I4(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [1]),
        .O(add_ln846_1_fu_527_p2_carry_i_5_n_5));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    add_ln846_1_fu_527_p2_carry_i_6
       (.I0(add_ln846_1_fu_527_p2_carry__0_0[1]),
        .I1(p_0_1_0_0_0738_lcssa762_i_fu_84[1]),
        .I2(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [0]),
        .I3(cmp148_i_reg_824_pp0_iter1_reg),
        .I4(p_0_1_0_0_0738_lcssa762_i_fu_84[0]),
        .O(add_ln846_1_fu_527_p2_carry_i_6_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln846_1_fu_527_p2_carry_i_7
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[1]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa788810_i_fu_112_reg[7] [1]),
        .O(zext_ln846_fu_507_p1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln846_1_fu_527_p2_carry_i_8
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[0]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa788810_i_fu_112_reg[7] [0]),
        .O(zext_ln846_fu_507_p1[0]));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln846_1_fu_527_p2_carry_i_9
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[6]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [6]),
        .I3(add_ln846_1_fu_527_p2_carry_i_1_n_5),
        .I4(add_ln846_1_fu_527_p2_carry__0_0[7]),
        .I5(\p_lcssa788810_i_fu_112_reg[7] [7]),
        .O(add_ln846_1_fu_527_p2_carry_i_9_n_5));
  CARRY8 add_ln849_1_fu_579_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln849_1_fu_579_p2_carry_n_5,add_ln849_1_fu_579_p2_carry_n_6,add_ln849_1_fu_579_p2_carry_n_7,add_ln849_1_fu_579_p2_carry_n_8,add_ln849_1_fu_579_p2_carry_n_9,add_ln849_1_fu_579_p2_carry_n_10,add_ln849_1_fu_579_p2_carry_n_11,add_ln849_1_fu_579_p2_carry_n_12}),
        .DI({add_ln849_1_fu_579_p2_carry_i_1_n_5,add_ln849_1_fu_579_p2_carry_i_2_n_5,add_ln849_1_fu_579_p2_carry_i_3_n_5,add_ln849_1_fu_579_p2_carry_i_4_n_5,add_ln849_1_fu_579_p2_carry_i_5_n_5,add_ln849_1_fu_579_p2_carry_i_6_n_5,select_ln814_3_fu_470_p3[0],zext_ln849_fu_559_p1}),
        .O({add_ln849_1_fu_579_p2[7:2],NLW_add_ln849_1_fu_579_p2_carry_O_UNCONNECTED[1:0]}),
        .S({add_ln849_1_fu_579_p2_carry_i_9_n_5,add_ln849_1_fu_579_p2_carry_i_10_n_5,add_ln849_1_fu_579_p2_carry_i_11_n_5,add_ln849_1_fu_579_p2_carry_i_12_n_5,add_ln849_1_fu_579_p2_carry_i_13_n_5,add_ln849_1_fu_579_p2_carry_i_14_n_5,add_ln849_1_fu_579_p2_carry_i_15_n_5,add_ln849_1_fu_579_p2_carry_i_16_n_5}));
  CARRY8 add_ln849_1_fu_579_p2_carry__0
       (.CI(add_ln849_1_fu_579_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln849_1_fu_579_p2_carry__0_CO_UNCONNECTED[7:2],add_ln849_1_fu_579_p2[9],NLW_add_ln849_1_fu_579_p2_carry__0_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln814_3_fu_470_p3[7]}),
        .O({NLW_add_ln849_1_fu_579_p2_carry__0_O_UNCONNECTED[7:1],add_ln849_1_fu_579_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln849_1_fu_579_p2_carry__0_i_2_n_5}));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln849_1_fu_579_p2_carry__0_i_1
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[7]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [7]),
        .O(select_ln814_3_fu_470_p3[7]));
  LUT5 #(
    .INIT(32'h01155440)) 
    add_ln849_1_fu_579_p2_carry__0_i_2
       (.I0(cmp148_i_reg_824_pp0_iter1_reg),
        .I1(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [6]),
        .I2(\p_lcssa789813_i_fu_116_reg[7] [7]),
        .I3(add_ln849_1_fu_579_p2_carry__0_0[7]),
        .I4(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [7]),
        .O(add_ln849_1_fu_579_p2_carry__0_i_2_n_5));
  LUT5 #(
    .INIT(32'hFEEA5440)) 
    add_ln849_1_fu_579_p2_carry_i_1
       (.I0(cmp148_i_reg_824_pp0_iter1_reg),
        .I1(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [5]),
        .I2(add_ln849_1_fu_579_p2_carry__0_0[6]),
        .I3(\p_lcssa789813_i_fu_116_reg[7] [6]),
        .I4(p_0_2_0_0_0740_lcssa765_i_fu_88[6]),
        .O(add_ln849_1_fu_579_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln849_1_fu_579_p2_carry_i_10
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[5]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [5]),
        .I3(add_ln849_1_fu_579_p2_carry_i_2_n_5),
        .I4(add_ln849_1_fu_579_p2_carry__0_0[6]),
        .I5(\p_lcssa789813_i_fu_116_reg[7] [6]),
        .O(add_ln849_1_fu_579_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln849_1_fu_579_p2_carry_i_11
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[4]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [4]),
        .I3(add_ln849_1_fu_579_p2_carry_i_3_n_5),
        .I4(add_ln849_1_fu_579_p2_carry__0_0[5]),
        .I5(\p_lcssa789813_i_fu_116_reg[7] [5]),
        .O(add_ln849_1_fu_579_p2_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln849_1_fu_579_p2_carry_i_12
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[3]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [3]),
        .I3(add_ln849_1_fu_579_p2_carry_i_4_n_5),
        .I4(add_ln849_1_fu_579_p2_carry__0_0[4]),
        .I5(\p_lcssa789813_i_fu_116_reg[7] [4]),
        .O(add_ln849_1_fu_579_p2_carry_i_12_n_5));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln849_1_fu_579_p2_carry_i_13
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[2]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [2]),
        .I3(add_ln849_1_fu_579_p2_carry_i_5_n_5),
        .I4(add_ln849_1_fu_579_p2_carry__0_0[3]),
        .I5(\p_lcssa789813_i_fu_116_reg[7] [3]),
        .O(add_ln849_1_fu_579_p2_carry_i_13_n_5));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln849_1_fu_579_p2_carry_i_14
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[1]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [1]),
        .I3(add_ln849_1_fu_579_p2_carry_i_6_n_5),
        .I4(add_ln849_1_fu_579_p2_carry__0_0[2]),
        .I5(\p_lcssa789813_i_fu_116_reg[7] [2]),
        .O(add_ln849_1_fu_579_p2_carry_i_14_n_5));
  LUT5 #(
    .INIT(32'h0069FF69)) 
    add_ln849_1_fu_579_p2_carry_i_15
       (.I0(add_ln849_1_fu_579_p2_carry__0_0[1]),
        .I1(\p_lcssa789813_i_fu_116_reg[7] [1]),
        .I2(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [0]),
        .I3(cmp148_i_reg_824_pp0_iter1_reg),
        .I4(p_0_2_0_0_0740_lcssa765_i_fu_88[0]),
        .O(add_ln849_1_fu_579_p2_carry_i_15_n_5));
  LUT3 #(
    .INIT(8'h06)) 
    add_ln849_1_fu_579_p2_carry_i_16
       (.I0(\p_lcssa789813_i_fu_116_reg[7] [0]),
        .I1(add_ln849_1_fu_579_p2_carry__0_0[0]),
        .I2(cmp148_i_reg_824_pp0_iter1_reg),
        .O(add_ln849_1_fu_579_p2_carry_i_16_n_5));
  LUT5 #(
    .INIT(32'hFEEA5440)) 
    add_ln849_1_fu_579_p2_carry_i_2
       (.I0(cmp148_i_reg_824_pp0_iter1_reg),
        .I1(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [4]),
        .I2(add_ln849_1_fu_579_p2_carry__0_0[5]),
        .I3(\p_lcssa789813_i_fu_116_reg[7] [5]),
        .I4(p_0_2_0_0_0740_lcssa765_i_fu_88[5]),
        .O(add_ln849_1_fu_579_p2_carry_i_2_n_5));
  LUT5 #(
    .INIT(32'hFEEA5440)) 
    add_ln849_1_fu_579_p2_carry_i_3
       (.I0(cmp148_i_reg_824_pp0_iter1_reg),
        .I1(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [3]),
        .I2(add_ln849_1_fu_579_p2_carry__0_0[4]),
        .I3(\p_lcssa789813_i_fu_116_reg[7] [4]),
        .I4(p_0_2_0_0_0740_lcssa765_i_fu_88[4]),
        .O(add_ln849_1_fu_579_p2_carry_i_3_n_5));
  LUT5 #(
    .INIT(32'hFEEA5440)) 
    add_ln849_1_fu_579_p2_carry_i_4
       (.I0(cmp148_i_reg_824_pp0_iter1_reg),
        .I1(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [2]),
        .I2(add_ln849_1_fu_579_p2_carry__0_0[3]),
        .I3(\p_lcssa789813_i_fu_116_reg[7] [3]),
        .I4(p_0_2_0_0_0740_lcssa765_i_fu_88[3]),
        .O(add_ln849_1_fu_579_p2_carry_i_4_n_5));
  LUT5 #(
    .INIT(32'hFEEA5440)) 
    add_ln849_1_fu_579_p2_carry_i_5
       (.I0(cmp148_i_reg_824_pp0_iter1_reg),
        .I1(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [1]),
        .I2(add_ln849_1_fu_579_p2_carry__0_0[2]),
        .I3(\p_lcssa789813_i_fu_116_reg[7] [2]),
        .I4(p_0_2_0_0_0740_lcssa765_i_fu_88[2]),
        .O(add_ln849_1_fu_579_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'hFE0E)) 
    add_ln849_1_fu_579_p2_carry_i_6
       (.I0(add_ln849_1_fu_579_p2_carry__0_0[1]),
        .I1(\p_lcssa789813_i_fu_116_reg[7] [1]),
        .I2(cmp148_i_reg_824_pp0_iter1_reg),
        .I3(p_0_2_0_0_0740_lcssa765_i_fu_88[1]),
        .O(add_ln849_1_fu_579_p2_carry_i_6_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln849_1_fu_579_p2_carry_i_7
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[0]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [0]),
        .O(select_ln814_3_fu_470_p3[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln849_1_fu_579_p2_carry_i_8
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[0]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa789813_i_fu_116_reg[7] [0]),
        .O(zext_ln849_fu_559_p1));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln849_1_fu_579_p2_carry_i_9
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[6]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [6]),
        .I3(add_ln849_1_fu_579_p2_carry_i_1_n_5),
        .I4(add_ln849_1_fu_579_p2_carry__0_0[7]),
        .I5(\p_lcssa789813_i_fu_116_reg[7] [7]),
        .O(add_ln849_1_fu_579_p2_carry_i_9_n_5));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_3__0 
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(ap_done_reg1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(\icmp_ln724_reg_810_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(flow_control_loop_pipe_sequential_init_U_n_7),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter3),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  FDRE \cmp148_i_reg_824_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\cmp148_i_reg_824_reg_n_5_[0] ),
        .Q(cmp148_i_reg_824_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp148_i_reg_824_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(\cmp148_i_reg_824_reg_n_5_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \filt_res1_fu_76[0]_i_1 
       (.I0(add_ln849_1_fu_579_p2[2]),
        .I1(odd_col_reg_814_pp0_iter1_reg),
        .I2(\select_ln851_reg_854_reg[7]_0 [0]),
        .O(\odd_col_reg_814_pp0_iter1_reg_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \filt_res1_fu_76[1]_i_1 
       (.I0(add_ln849_1_fu_579_p2[3]),
        .I1(odd_col_reg_814_pp0_iter1_reg),
        .I2(\select_ln851_reg_854_reg[7]_0 [1]),
        .O(\odd_col_reg_814_pp0_iter1_reg_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \filt_res1_fu_76[2]_i_1 
       (.I0(add_ln849_1_fu_579_p2[4]),
        .I1(odd_col_reg_814_pp0_iter1_reg),
        .I2(\select_ln851_reg_854_reg[7]_0 [2]),
        .O(\odd_col_reg_814_pp0_iter1_reg_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \filt_res1_fu_76[3]_i_1 
       (.I0(add_ln849_1_fu_579_p2[5]),
        .I1(odd_col_reg_814_pp0_iter1_reg),
        .I2(\select_ln851_reg_854_reg[7]_0 [3]),
        .O(\odd_col_reg_814_pp0_iter1_reg_reg[0]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \filt_res1_fu_76[4]_i_1 
       (.I0(add_ln849_1_fu_579_p2[6]),
        .I1(odd_col_reg_814_pp0_iter1_reg),
        .I2(\select_ln851_reg_854_reg[7]_0 [4]),
        .O(\odd_col_reg_814_pp0_iter1_reg_reg[0]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \filt_res1_fu_76[5]_i_1 
       (.I0(add_ln849_1_fu_579_p2[7]),
        .I1(odd_col_reg_814_pp0_iter1_reg),
        .I2(\select_ln851_reg_854_reg[7]_0 [5]),
        .O(\odd_col_reg_814_pp0_iter1_reg_reg[0]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \filt_res1_fu_76[6]_i_1 
       (.I0(add_ln849_1_fu_579_p2[8]),
        .I1(odd_col_reg_814_pp0_iter1_reg),
        .I2(\select_ln851_reg_854_reg[7]_0 [6]),
        .O(\odd_col_reg_814_pp0_iter1_reg_reg[0]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \filt_res1_fu_76[7]_i_1 
       (.I0(add_ln849_1_fu_579_p2[9]),
        .I1(odd_col_reg_814_pp0_iter1_reg),
        .I2(\select_ln851_reg_854_reg[7]_0 [7]),
        .O(\odd_col_reg_814_pp0_iter1_reg_reg[0]_0 [7]));
  bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_51 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68}),
        .E(pixbuf_y_2_fu_146_0),
        .Q(pixbuf_y_2_fu_146),
        .S({flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_84),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4]_0 ),
        .ap_clk(ap_clk),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_x_2(ap_sig_allocacmp_x_2),
        .bPassThru_422_or_420_Out_loc_channel_dout(bPassThru_422_or_420_Out_loc_channel_dout),
        .cmp148_i_reg_8240(cmp148_i_reg_8240),
        .\cmp148_i_reg_824_reg[0] (flow_control_loop_pipe_sequential_init_U_n_10),
        .\cmp148_i_reg_824_reg[0]_0 (\cmp148_i_reg_824_reg_n_5_[0] ),
        .cmp36727_i_reg_450(cmp36727_i_reg_450),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg(pixbuf_y_1_fu_142),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_83),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg),
        .icmp_ln724_fu_291_p2(icmp_ln724_fu_291_p2),
        .\icmp_ln724_reg_810_pp0_iter1_reg_reg[0] (flow_control_loop_pipe_sequential_init_U_n_14),
        .\icmp_ln724_reg_810_reg[0] ({\x_fu_138_reg_n_5_[12] ,\x_fu_138_reg_n_5_[11] ,\x_fu_138_reg_n_5_[10] ,\x_fu_138_reg_n_5_[9] ,\x_fu_138_reg_n_5_[8] ,\x_fu_138_reg_n_5_[7] ,\x_fu_138_reg_n_5_[6] ,\x_fu_138_reg_n_5_[5] ,\x_fu_138_reg_n_5_[4] ,\x_fu_138_reg_n_5_[3] ,\x_fu_138_reg_n_5_[2] ,\x_fu_138_reg_n_5_[1] ,\x_fu_138_reg_n_5_[0] }),
        .icmp_ln732_reg_820(icmp_ln732_reg_820),
        .\icmp_ln732_reg_820_reg[0] (flow_control_loop_pipe_sequential_init_U_n_7),
        .\icmp_ln732_reg_820_reg[0]_0 (\icmp_ln732_reg_820_reg[0]_0 ),
        .loopWidth_reg_440(loopWidth_reg_440),
        .out(out),
        .\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46}),
        .\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0 ({flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54}),
        .p_0_in(p_0_in),
        .\pixbuf_y_16_load_reg_462_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22}),
        .\pixbuf_y_17_load_reg_467_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}),
        .\pixbuf_y_18_load_reg_472_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}),
        .\pixbuf_y_2_fu_146_reg[0] (\icmp_ln724_reg_810_reg_n_5_[0] ),
        .\pixbuf_y_2_fu_146_reg[7] (\pixbuf_y_2_fu_146_reg[7]_0 ),
        .\pixbuf_y_3_fu_150_reg[0] (\icmp_ln724_reg_810_pp0_iter1_reg_reg_n_5_[0] ),
        .\pixbuf_y_3_fu_150_reg[7] (\pixbuf_y_3_fu_150_reg[7]_1 ),
        .\pixbuf_y_3_fu_150_reg[7]_0 (\pixbuf_y_4_fu_154_reg[7]_0 ),
        .\pixbuf_y_4_fu_154_reg[7] (\pixbuf_y_4_fu_154_reg[7]_1 ),
        .\pixbuf_y_4_fu_154_reg[7]_0 (\pixbuf_y_5_fu_158_reg[7]_0 ),
        .\pixbuf_y_5_fu_158_reg[7] (\pixbuf_y_5_fu_158_reg[7]_1 ),
        .\pixbuf_y_5_fu_158_reg[7]_0 (\pixbuf_y_1_fu_142_reg[7]_0 ),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n),
        .tmp_reg_834_pp0_iter1_reg(tmp_reg_834_pp0_iter1_reg),
        .tmp_reg_834_pp0_iter2_reg(tmp_reg_834_pp0_iter2_reg),
        .\tmp_reg_834_reg[0] (\tmp_reg_834_reg[0]_0 ),
        .\x_fu_138_reg[12] (add_ln724_fu_297_p2));
  FDRE \icmp_ln724_reg_810_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln724_reg_810_reg_n_5_[0] ),
        .Q(\icmp_ln724_reg_810_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln724_reg_810_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln724_fu_291_p2),
        .Q(\icmp_ln724_reg_810_reg_n_5_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln732_fu_317_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln732_fu_317_p2_carry_CO_UNCONNECTED[7],icmp_ln732_fu_317_p2,icmp_ln732_fu_317_p2_carry_n_7,icmp_ln732_fu_317_p2_carry_n_8,icmp_ln732_fu_317_p2_carry_n_9,icmp_ln732_fu_317_p2_carry_n_10,icmp_ln732_fu_317_p2_carry_n_11,icmp_ln732_fu_317_p2_carry_n_12}),
        .DI({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68}),
        .O(NLW_icmp_ln732_fu_317_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61}));
  FDRE \icmp_ln732_reg_820_reg[0] 
       (.C(ap_clk),
        .CE(cmp148_i_reg_8240),
        .D(icmp_ln732_fu_317_p2),
        .Q(icmp_ln732_reg_820),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[4]_i_1__3 
       (.I0(push),
        .I1(stream_out_hresampled_empty_n),
        .I2(v_vcresampler_core_U0_stream_out_hresampled_read),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mOutPtr[4]_i_3__3 
       (.I0(push),
        .I1(v_vcresampler_core_U0_stream_out_hresampled_read),
        .I2(stream_out_hresampled_empty_n),
        .O(mOutPtr17_out));
  FDRE \odd_col_reg_814_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(odd_col_reg_814),
        .Q(odd_col_reg_814_pp0_iter1_reg),
        .R(1'b0));
  FDRE \odd_col_reg_814_reg[0] 
       (.C(ap_clk),
        .CE(cmp148_i_reg_8240),
        .D(ap_sig_allocacmp_x_2),
        .Q(odd_col_reg_814),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0480783_lcssa798_i_fu_104[0]_i_1 
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[0]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [0]),
        .O(\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0480783_lcssa798_i_fu_104[1]_i_1 
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[1]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [1]),
        .O(\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0480783_lcssa798_i_fu_104[2]_i_1 
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[2]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [2]),
        .O(\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0480783_lcssa798_i_fu_104[3]_i_1 
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[3]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [3]),
        .O(\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0480783_lcssa798_i_fu_104[4]_i_1 
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[4]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [4]),
        .O(\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0480783_lcssa798_i_fu_104[5]_i_1 
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[5]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [5]),
        .O(\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0480783_lcssa798_i_fu_104[6]_i_1 
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[6]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [6]),
        .O(\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0480783_lcssa798_i_fu_104[7]_i_1 
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[7]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0480783_lcssa798_i_fu_104_reg[7] [7]),
        .O(\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0786_lcssa804_i_fu_108[0]_i_1 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[0]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [0]),
        .O(\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0786_lcssa804_i_fu_108[1]_i_1 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[1]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [1]),
        .O(\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0786_lcssa804_i_fu_108[2]_i_1 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[2]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [2]),
        .O(\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0786_lcssa804_i_fu_108[3]_i_1 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[3]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [3]),
        .O(\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0786_lcssa804_i_fu_108[4]_i_1 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[4]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [4]),
        .O(\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0786_lcssa804_i_fu_108[5]_i_1 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[5]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [5]),
        .O(\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0786_lcssa804_i_fu_108[6]_i_1 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[6]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [6]),
        .O(\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0786_lcssa804_i_fu_108[7]_i_1 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[7]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_0_0_0786_lcssa804_i_fu_108_reg[7] [7]),
        .O(\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \p_0_0_0_0_0536736_lcssa759_i_fu_80[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln724_reg_810_reg_n_5_[0] ),
        .I2(icmp_ln732_reg_820),
        .I3(\ap_CS_fsm_reg[4] [1]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \p_0_1_0_0_0744790_lcssa816_i_fu_120[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\icmp_ln724_reg_810_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg[4] [1]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(E));
  FDRE \p_cast17_i_cast_reg_805_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(not_bPassThru_i_reg_445),
        .Q(p_cast17_i_cast_reg_805),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa788810_i_fu_112[0]_i_1 
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[0]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa788810_i_fu_112_reg[7] [0]),
        .O(\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa788810_i_fu_112[1]_i_1 
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[1]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa788810_i_fu_112_reg[7] [1]),
        .O(\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa788810_i_fu_112[2]_i_1 
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[2]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa788810_i_fu_112_reg[7] [2]),
        .O(\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa788810_i_fu_112[3]_i_1 
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[3]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa788810_i_fu_112_reg[7] [3]),
        .O(\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa788810_i_fu_112[4]_i_1 
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[4]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa788810_i_fu_112_reg[7] [4]),
        .O(\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa788810_i_fu_112[5]_i_1 
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[5]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa788810_i_fu_112_reg[7] [5]),
        .O(\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa788810_i_fu_112[6]_i_1 
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[6]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa788810_i_fu_112_reg[7] [6]),
        .O(\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa788810_i_fu_112[7]_i_1 
       (.I0(p_0_1_0_0_0738_lcssa762_i_fu_84[7]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa788810_i_fu_112_reg[7] [7]),
        .O(\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa789813_i_fu_116[0]_i_1 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[0]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa789813_i_fu_116_reg[7] [0]),
        .O(\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa789813_i_fu_116[1]_i_1 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[1]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa789813_i_fu_116_reg[7] [1]),
        .O(\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa789813_i_fu_116[2]_i_1 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[2]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa789813_i_fu_116_reg[7] [2]),
        .O(\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa789813_i_fu_116[3]_i_1 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[3]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa789813_i_fu_116_reg[7] [3]),
        .O(\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa789813_i_fu_116[4]_i_1 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[4]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa789813_i_fu_116_reg[7] [4]),
        .O(\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa789813_i_fu_116[5]_i_1 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[5]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa789813_i_fu_116_reg[7] [5]),
        .O(\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa789813_i_fu_116[6]_i_1 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[6]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa789813_i_fu_116_reg[7] [6]),
        .O(\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa789813_i_fu_116[7]_i_1 
       (.I0(p_0_2_0_0_0740_lcssa765_i_fu_88[7]),
        .I1(cmp148_i_reg_824_pp0_iter1_reg),
        .I2(\p_lcssa789813_i_fu_116_reg[7] [7]),
        .O(\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pixbuf_y_15_fu_132[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\ap_CS_fsm_reg[4] [1]),
        .I2(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pixbuf_y_18_fu_144[7]_i_1 
       (.I0(\icmp_ln724_reg_810_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg[4] [1]),
        .I2(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(\icmp_ln724_reg_810_pp0_iter1_reg_reg[0]_0 ));
  FDRE \pixbuf_y_1_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(\pixbuf_y_1_fu_142_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(\pixbuf_y_1_fu_142_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(\pixbuf_y_1_fu_142_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(\pixbuf_y_1_fu_142_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(\pixbuf_y_1_fu_142_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(\pixbuf_y_1_fu_142_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(\pixbuf_y_1_fu_142_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(\pixbuf_y_1_fu_142_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(pixbuf_y_2_fu_146[0]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(pixbuf_y_2_fu_146[1]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(pixbuf_y_2_fu_146[2]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(pixbuf_y_2_fu_146[3]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(pixbuf_y_2_fu_146[4]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(pixbuf_y_2_fu_146[5]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(pixbuf_y_2_fu_146[6]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_2_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(pixbuf_y_2_fu_146[7]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\pixbuf_y_3_fu_150_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\pixbuf_y_3_fu_150_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_150_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\pixbuf_y_3_fu_150_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_150_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\pixbuf_y_3_fu_150_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_150_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\pixbuf_y_3_fu_150_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_150_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\pixbuf_y_3_fu_150_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_150_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\pixbuf_y_3_fu_150_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_150_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\pixbuf_y_3_fu_150_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \pixbuf_y_4_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(\pixbuf_y_4_fu_154_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_4_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(\pixbuf_y_4_fu_154_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_4_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(\pixbuf_y_4_fu_154_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_4_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(\pixbuf_y_4_fu_154_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_4_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\pixbuf_y_4_fu_154_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_4_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\pixbuf_y_4_fu_154_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_4_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\pixbuf_y_4_fu_154_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_4_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\pixbuf_y_4_fu_154_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \pixbuf_y_5_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(\pixbuf_y_5_fu_158_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_5_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(\pixbuf_y_5_fu_158_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_5_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(\pixbuf_y_5_fu_158_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_5_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(\pixbuf_y_5_fu_158_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_5_fu_158_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(\pixbuf_y_5_fu_158_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_5_fu_158_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(\pixbuf_y_5_fu_158_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_5_fu_158_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(\pixbuf_y_5_fu_158_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_5_fu_158_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(\pixbuf_y_5_fu_158_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \pixbuf_y_6_reg_838_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_reg_8380),
        .D(\pixbuf_y_3_fu_150_reg[7]_0 [0]),
        .Q(\pixbuf_y_6_reg_838_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_6_reg_838_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_reg_8380),
        .D(\pixbuf_y_3_fu_150_reg[7]_0 [1]),
        .Q(\pixbuf_y_6_reg_838_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_6_reg_838_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_reg_8380),
        .D(\pixbuf_y_3_fu_150_reg[7]_0 [2]),
        .Q(\pixbuf_y_6_reg_838_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_6_reg_838_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_reg_8380),
        .D(\pixbuf_y_3_fu_150_reg[7]_0 [3]),
        .Q(\pixbuf_y_6_reg_838_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_6_reg_838_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_reg_8380),
        .D(\pixbuf_y_3_fu_150_reg[7]_0 [4]),
        .Q(\pixbuf_y_6_reg_838_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_6_reg_838_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_reg_8380),
        .D(\pixbuf_y_3_fu_150_reg[7]_0 [5]),
        .Q(\pixbuf_y_6_reg_838_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_6_reg_838_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_reg_8380),
        .D(\pixbuf_y_3_fu_150_reg[7]_0 [6]),
        .Q(\pixbuf_y_6_reg_838_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_6_reg_838_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_reg_8380),
        .D(\pixbuf_y_3_fu_150_reg[7]_0 [7]),
        .Q(\pixbuf_y_6_reg_838_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \pixbuf_y_8_reg_849[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(pixbuf_y_6_reg_8380));
  FDRE \pixbuf_y_8_reg_849_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_reg_8380),
        .D(\pixbuf_y_5_fu_158_reg[7]_0 [0]),
        .Q(pixbuf_y_8_reg_849[0]),
        .R(1'b0));
  FDRE \pixbuf_y_8_reg_849_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_reg_8380),
        .D(\pixbuf_y_5_fu_158_reg[7]_0 [1]),
        .Q(pixbuf_y_8_reg_849[1]),
        .R(1'b0));
  FDRE \pixbuf_y_8_reg_849_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_reg_8380),
        .D(\pixbuf_y_5_fu_158_reg[7]_0 [2]),
        .Q(pixbuf_y_8_reg_849[2]),
        .R(1'b0));
  FDRE \pixbuf_y_8_reg_849_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_reg_8380),
        .D(\pixbuf_y_5_fu_158_reg[7]_0 [3]),
        .Q(pixbuf_y_8_reg_849[3]),
        .R(1'b0));
  FDRE \pixbuf_y_8_reg_849_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_reg_8380),
        .D(\pixbuf_y_5_fu_158_reg[7]_0 [4]),
        .Q(pixbuf_y_8_reg_849[4]),
        .R(1'b0));
  FDRE \pixbuf_y_8_reg_849_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_reg_8380),
        .D(\pixbuf_y_5_fu_158_reg[7]_0 [5]),
        .Q(pixbuf_y_8_reg_849[5]),
        .R(1'b0));
  FDRE \pixbuf_y_8_reg_849_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_reg_8380),
        .D(\pixbuf_y_5_fu_158_reg[7]_0 [6]),
        .Q(pixbuf_y_8_reg_849[6]),
        .R(1'b0));
  FDRE \pixbuf_y_8_reg_849_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_6_reg_8380),
        .D(\pixbuf_y_5_fu_158_reg[7]_0 [7]),
        .Q(pixbuf_y_8_reg_849[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln851_reg_854[0]_i_1 
       (.I0(\select_ln851_reg_854_reg[7]_0 [0]),
        .I1(odd_col_reg_814_pp0_iter1_reg),
        .I2(add_ln846_1_fu_527_p2[2]),
        .O(select_ln851_fu_610_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln851_reg_854[1]_i_1 
       (.I0(\select_ln851_reg_854_reg[7]_0 [1]),
        .I1(odd_col_reg_814_pp0_iter1_reg),
        .I2(add_ln846_1_fu_527_p2[3]),
        .O(select_ln851_fu_610_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln851_reg_854[2]_i_1 
       (.I0(\select_ln851_reg_854_reg[7]_0 [2]),
        .I1(odd_col_reg_814_pp0_iter1_reg),
        .I2(add_ln846_1_fu_527_p2[4]),
        .O(select_ln851_fu_610_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln851_reg_854[3]_i_1 
       (.I0(\select_ln851_reg_854_reg[7]_0 [3]),
        .I1(odd_col_reg_814_pp0_iter1_reg),
        .I2(add_ln846_1_fu_527_p2[5]),
        .O(select_ln851_fu_610_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln851_reg_854[4]_i_1 
       (.I0(\select_ln851_reg_854_reg[7]_0 [4]),
        .I1(odd_col_reg_814_pp0_iter1_reg),
        .I2(add_ln846_1_fu_527_p2[6]),
        .O(select_ln851_fu_610_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln851_reg_854[5]_i_1 
       (.I0(\select_ln851_reg_854_reg[7]_0 [5]),
        .I1(odd_col_reg_814_pp0_iter1_reg),
        .I2(add_ln846_1_fu_527_p2[7]),
        .O(select_ln851_fu_610_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln851_reg_854[6]_i_1 
       (.I0(\select_ln851_reg_854_reg[7]_0 [6]),
        .I1(odd_col_reg_814_pp0_iter1_reg),
        .I2(add_ln846_1_fu_527_p2[8]),
        .O(select_ln851_fu_610_p3[6]));
  LUT2 #(
    .INIT(4'h1)) 
    \select_ln851_reg_854[7]_i_1 
       (.I0(\icmp_ln724_reg_810_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(\select_ln851_reg_854[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln851_reg_854[7]_i_2 
       (.I0(\select_ln851_reg_854_reg[7]_0 [7]),
        .I1(odd_col_reg_814_pp0_iter1_reg),
        .I2(add_ln846_1_fu_527_p2[9]),
        .O(select_ln851_fu_610_p3[7]));
  FDRE \select_ln851_reg_854_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln851_reg_854[7]_i_1_n_5 ),
        .D(select_ln851_fu_610_p3[0]),
        .Q(select_ln851_reg_854[0]),
        .R(1'b0));
  FDRE \select_ln851_reg_854_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln851_reg_854[7]_i_1_n_5 ),
        .D(select_ln851_fu_610_p3[1]),
        .Q(select_ln851_reg_854[1]),
        .R(1'b0));
  FDRE \select_ln851_reg_854_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln851_reg_854[7]_i_1_n_5 ),
        .D(select_ln851_fu_610_p3[2]),
        .Q(select_ln851_reg_854[2]),
        .R(1'b0));
  FDRE \select_ln851_reg_854_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln851_reg_854[7]_i_1_n_5 ),
        .D(select_ln851_fu_610_p3[3]),
        .Q(select_ln851_reg_854[3]),
        .R(1'b0));
  FDRE \select_ln851_reg_854_reg[4] 
       (.C(ap_clk),
        .CE(\select_ln851_reg_854[7]_i_1_n_5 ),
        .D(select_ln851_fu_610_p3[4]),
        .Q(select_ln851_reg_854[4]),
        .R(1'b0));
  FDRE \select_ln851_reg_854_reg[5] 
       (.C(ap_clk),
        .CE(\select_ln851_reg_854[7]_i_1_n_5 ),
        .D(select_ln851_fu_610_p3[5]),
        .Q(select_ln851_reg_854[5]),
        .R(1'b0));
  FDRE \select_ln851_reg_854_reg[6] 
       (.C(ap_clk),
        .CE(\select_ln851_reg_854[7]_i_1_n_5 ),
        .D(select_ln851_fu_610_p3[6]),
        .Q(select_ln851_reg_854[6]),
        .R(1'b0));
  FDRE \select_ln851_reg_854_reg[7] 
       (.C(ap_clk),
        .CE(\select_ln851_reg_854[7]_i_1_n_5 ),
        .D(select_ln851_fu_610_p3[7]),
        .Q(select_ln851_reg_854[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_834_pp0_iter1_reg[0]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \tmp_reg_834_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_834),
        .Q(tmp_reg_834_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_reg_834_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_834_pp0_iter1_reg),
        .Q(tmp_reg_834_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_reg_834_reg[0] 
       (.C(ap_clk),
        .CE(cmp148_i_reg_8240),
        .D(p_0_in),
        .Q(tmp_reg_834),
        .R(1'b0));
  FDRE \x_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_83),
        .D(add_ln724_fu_297_p2[0]),
        .Q(\x_fu_138_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE \x_fu_138_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_83),
        .D(add_ln724_fu_297_p2[10]),
        .Q(\x_fu_138_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE \x_fu_138_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_83),
        .D(add_ln724_fu_297_p2[11]),
        .Q(\x_fu_138_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE \x_fu_138_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_83),
        .D(add_ln724_fu_297_p2[12]),
        .Q(\x_fu_138_reg_n_5_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE \x_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_83),
        .D(add_ln724_fu_297_p2[1]),
        .Q(\x_fu_138_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE \x_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_83),
        .D(add_ln724_fu_297_p2[2]),
        .Q(\x_fu_138_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE \x_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_83),
        .D(add_ln724_fu_297_p2[3]),
        .Q(\x_fu_138_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE \x_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_83),
        .D(add_ln724_fu_297_p2[4]),
        .Q(\x_fu_138_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE \x_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_83),
        .D(add_ln724_fu_297_p2[5]),
        .Q(\x_fu_138_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE \x_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_83),
        .D(add_ln724_fu_297_p2[6]),
        .Q(\x_fu_138_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE \x_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_83),
        .D(add_ln724_fu_297_p2[7]),
        .Q(\x_fu_138_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE \x_fu_138_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_83),
        .D(add_ln724_fu_297_p2[8]),
        .Q(\x_fu_138_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE \x_fu_138_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_83),
        .D(add_ln724_fu_297_p2[9]),
        .Q(\x_fu_138_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
endmodule

module bd_85a6_csc_0_v_vcresampler_core
   (v_vcresampler_core_U0_stream_out_hresampled_read,
    Q,
    icmp_ln953_fu_188_p2,
    in,
    mOutPtr0,
    mOutPtr17_out,
    empty_n_reg,
    push,
    ap_clk,
    ap_rst_n_inv,
    v_vcresampler_core_U0_HwReg_width_read,
    yOffset_fu_160_p2,
    out,
    ap_rst_n,
    stream_out_hresampled_empty_n,
    stream_out_vresampled_full_n,
    if_dout,
    v_vcresampler_core_U0_ap_start,
    Block_entry3_proc_U0_ap_done,
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
    bPassThru_420_Out_loc_channel_full_n,
    ap_sync_channel_write_bPassThru_420_Out_loc_channel0,
    empty_n_reg_0,
    D,
    \zext_ln951_reg_289_reg[11]_0 ,
    \add_ln953_reg_294_reg[12]_0 );
  output v_vcresampler_core_U0_stream_out_hresampled_read;
  output [1:0]Q;
  output icmp_ln953_fu_188_p2;
  output [23:0]in;
  output mOutPtr0;
  output mOutPtr17_out;
  output empty_n_reg;
  output push;
  input ap_clk;
  input ap_rst_n_inv;
  input v_vcresampler_core_U0_HwReg_width_read;
  input yOffset_fu_160_p2;
  input [23:0]out;
  input ap_rst_n;
  input stream_out_hresampled_empty_n;
  input stream_out_vresampled_full_n;
  input [0:0]if_dout;
  input v_vcresampler_core_U0_ap_start;
  input Block_entry3_proc_U0_ap_done;
  input ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel;
  input bPassThru_420_Out_loc_channel_full_n;
  input ap_sync_channel_write_bPassThru_420_Out_loc_channel0;
  input empty_n_reg_0;
  input [11:0]D;
  input [11:0]\zext_ln951_reg_289_reg[11]_0 ;
  input [12:0]\add_ln953_reg_294_reg[12]_0 ;

  wire Block_entry3_proc_U0_ap_done;
  wire [11:0]D;
  wire [1:0]Q;
  wire [12:1]add_ln953_2_fu_193_p2;
  wire [12:0]add_ln953_reg_294;
  wire [12:0]\add_ln953_reg_294_reg[12]_0 ;
  wire \ap_CS_fsm[0]_i_1__2_n_5 ;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_bPassThru_420_Out_loc_channel0;
  wire ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel;
  wire bPassThru_420_Out_loc_channel_full_n;
  wire cmp105_i_fu_215_p2;
  wire cmp105_i_reg_312;
  wire \cmp105_i_reg_312[0]_i_2_n_5 ;
  wire \cmp105_i_reg_312[0]_i_3_n_5 ;
  wire cmp33_i_fu_209_p2;
  wire cmp33_i_reg_307;
  wire \cmp33_i_reg_307[0]_i_10_n_5 ;
  wire \cmp33_i_reg_307[0]_i_11_n_5 ;
  wire \cmp33_i_reg_307[0]_i_12_n_5 ;
  wire \cmp33_i_reg_307[0]_i_13_n_5 ;
  wire \cmp33_i_reg_307[0]_i_14_n_5 ;
  wire \cmp33_i_reg_307[0]_i_15_n_5 ;
  wire \cmp33_i_reg_307[0]_i_16_n_5 ;
  wire \cmp33_i_reg_307[0]_i_17_n_5 ;
  wire \cmp33_i_reg_307[0]_i_18_n_5 ;
  wire \cmp33_i_reg_307[0]_i_19_n_5 ;
  wire \cmp33_i_reg_307[0]_i_20_n_5 ;
  wire \cmp33_i_reg_307[0]_i_21_n_5 ;
  wire \cmp33_i_reg_307[0]_i_22_n_5 ;
  wire \cmp33_i_reg_307[0]_i_4_n_5 ;
  wire \cmp33_i_reg_307[0]_i_5_n_5 ;
  wire \cmp33_i_reg_307[0]_i_6_n_5 ;
  wire \cmp33_i_reg_307[0]_i_7_n_5 ;
  wire \cmp33_i_reg_307[0]_i_8_n_5 ;
  wire \cmp33_i_reg_307[0]_i_9_n_5 ;
  wire \cmp33_i_reg_307_reg[0]_i_2_n_10 ;
  wire \cmp33_i_reg_307_reg[0]_i_2_n_11 ;
  wire \cmp33_i_reg_307_reg[0]_i_2_n_12 ;
  wire \cmp33_i_reg_307_reg[0]_i_2_n_7 ;
  wire \cmp33_i_reg_307_reg[0]_i_2_n_8 ;
  wire \cmp33_i_reg_307_reg[0]_i_2_n_9 ;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_reg_302;
  wire \empty_reg_302[0]_i_2_n_5 ;
  wire \empty_reg_302[0]_i_3_n_5 ;
  wire \empty_reg_302[0]_i_4_n_5 ;
  wire \empty_reg_302[0]_i_5_n_5 ;
  wire \empty_reg_302[0]_i_6_n_5 ;
  wire \empty_reg_302[0]_i_7_n_5 ;
  wire \empty_reg_302[0]_i_8_n_5 ;
  wire \empty_reg_302[0]_i_9_n_5 ;
  wire \empty_reg_302_reg[0]_i_1_n_10 ;
  wire \empty_reg_302_reg[0]_i_1_n_11 ;
  wire \empty_reg_302_reg[0]_i_1_n_12 ;
  wire \empty_reg_302_reg[0]_i_1_n_20 ;
  wire \empty_reg_302_reg[0]_i_1_n_5 ;
  wire \empty_reg_302_reg[0]_i_1_n_6 ;
  wire \empty_reg_302_reg[0]_i_1_n_7 ;
  wire \empty_reg_302_reg[0]_i_1_n_8 ;
  wire \empty_reg_302_reg[0]_i_1_n_9 ;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0;
  wire [11:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_address0;
  wire [11:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_address1;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1;
  wire [7:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_d0;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_we0;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_n_10;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_n_11;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_n_29;
  wire icmp_ln953_fu_188_p2;
  wire [0:0]if_dout;
  wire [23:0]in;
  wire [7:0]linebuf_c_2_q1;
  wire linebuf_c_U_n_10;
  wire linebuf_c_U_n_11;
  wire linebuf_c_U_n_12;
  wire linebuf_c_U_n_21;
  wire linebuf_c_U_n_22;
  wire linebuf_c_U_n_23;
  wire linebuf_c_U_n_24;
  wire linebuf_c_U_n_25;
  wire linebuf_c_U_n_26;
  wire linebuf_c_U_n_27;
  wire linebuf_c_U_n_28;
  wire linebuf_c_U_n_29;
  wire linebuf_c_U_n_6;
  wire linebuf_c_U_n_7;
  wire linebuf_c_U_n_8;
  wire linebuf_c_U_n_9;
  wire [7:7]linebuf_c_q1;
  wire [11:0]loopWidth_reg_279;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire \mOutPtr[1]_i_3_n_5 ;
  wire \mOutPtr[1]_i_4_n_5 ;
  wire [23:0]out;
  wire [7:0]p_0_0_0_0_0423600_lcssa623_i_fu_68;
  wire [7:0]p_0_1_0_0_0602_lcssa626_i_fu_72;
  wire [7:0]p_0_2_0_0_0604_lcssa629_i_fu_76;
  wire push;
  wire rev_fu_230_p2;
  wire rev_reg_317;
  wire \rev_reg_317[0]_i_3_n_5 ;
  wire \rev_reg_317[0]_i_4_n_5 ;
  wire \rev_reg_317[0]_i_5_n_5 ;
  wire \rev_reg_317[0]_i_6_n_5 ;
  wire \rev_reg_317[0]_i_7_n_5 ;
  wire \rev_reg_317_reg[0]_i_2_n_10 ;
  wire \rev_reg_317_reg[0]_i_2_n_11 ;
  wire \rev_reg_317_reg[0]_i_2_n_12 ;
  wire \rev_reg_317_reg[0]_i_2_n_16 ;
  wire \rev_reg_317_reg[0]_i_2_n_9 ;
  wire stream_out_hresampled_empty_n;
  wire stream_out_vresampled_full_n;
  wire v_vcresampler_core_U0_HwReg_width_read;
  wire v_vcresampler_core_U0_ap_start;
  wire v_vcresampler_core_U0_stream_out_hresampled_read;
  wire yOffset_fu_160_p2;
  wire \y_fu_88[0]_i_1_n_5 ;
  wire [12:0]y_fu_88_reg;
  wire \y_fu_88_reg[12]_i_1_n_10 ;
  wire \y_fu_88_reg[12]_i_1_n_11 ;
  wire \y_fu_88_reg[12]_i_1_n_12 ;
  wire \y_fu_88_reg[8]_i_1_n_10 ;
  wire \y_fu_88_reg[8]_i_1_n_11 ;
  wire \y_fu_88_reg[8]_i_1_n_12 ;
  wire \y_fu_88_reg[8]_i_1_n_5 ;
  wire \y_fu_88_reg[8]_i_1_n_6 ;
  wire \y_fu_88_reg[8]_i_1_n_7 ;
  wire \y_fu_88_reg[8]_i_1_n_8 ;
  wire \y_fu_88_reg[8]_i_1_n_9 ;
  wire zext_ln907_reg_284_reg;
  wire [11:0]zext_ln951_reg_289;
  wire [11:0]\zext_ln951_reg_289_reg[11]_0 ;
  wire [7:7]\NLW_cmp33_i_reg_307_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_cmp33_i_reg_307_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_empty_reg_302_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_rev_reg_317_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_rev_reg_317_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:3]\NLW_y_fu_88_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_y_fu_88_reg[12]_i_1_O_UNCONNECTED ;

  FDRE \add_ln953_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln953_reg_294_reg[12]_0 [0]),
        .Q(add_ln953_reg_294[0]),
        .R(1'b0));
  FDRE \add_ln953_reg_294_reg[10] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln953_reg_294_reg[12]_0 [10]),
        .Q(add_ln953_reg_294[10]),
        .R(1'b0));
  FDRE \add_ln953_reg_294_reg[11] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln953_reg_294_reg[12]_0 [11]),
        .Q(add_ln953_reg_294[11]),
        .R(1'b0));
  FDRE \add_ln953_reg_294_reg[12] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln953_reg_294_reg[12]_0 [12]),
        .Q(add_ln953_reg_294[12]),
        .R(1'b0));
  FDRE \add_ln953_reg_294_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln953_reg_294_reg[12]_0 [1]),
        .Q(add_ln953_reg_294[1]),
        .R(1'b0));
  FDRE \add_ln953_reg_294_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln953_reg_294_reg[12]_0 [2]),
        .Q(add_ln953_reg_294[2]),
        .R(1'b0));
  FDRE \add_ln953_reg_294_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln953_reg_294_reg[12]_0 [3]),
        .Q(add_ln953_reg_294[3]),
        .R(1'b0));
  FDRE \add_ln953_reg_294_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln953_reg_294_reg[12]_0 [4]),
        .Q(add_ln953_reg_294[4]),
        .R(1'b0));
  FDRE \add_ln953_reg_294_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln953_reg_294_reg[12]_0 [5]),
        .Q(add_ln953_reg_294[5]),
        .R(1'b0));
  FDRE \add_ln953_reg_294_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln953_reg_294_reg[12]_0 [6]),
        .Q(add_ln953_reg_294[6]),
        .R(1'b0));
  FDRE \add_ln953_reg_294_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln953_reg_294_reg[12]_0 [7]),
        .Q(add_ln953_reg_294[7]),
        .R(1'b0));
  FDRE \add_ln953_reg_294_reg[8] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln953_reg_294_reg[12]_0 [8]),
        .Q(add_ln953_reg_294[8]),
        .R(1'b0));
  FDRE \add_ln953_reg_294_reg[9] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln953_reg_294_reg[12]_0 [9]),
        .Q(add_ln953_reg_294[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF2A2)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Q[0]),
        .I1(v_vcresampler_core_U0_HwReg_width_read),
        .I2(Q[1]),
        .I3(icmp_ln953_fu_188_p2),
        .O(\ap_CS_fsm[0]_i_1__2_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__2_n_5 ),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_n_11),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_n_10),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp105_i_reg_312[0]_i_1 
       (.I0(\cmp105_i_reg_312[0]_i_2_n_5 ),
        .I1(y_fu_88_reg[10]),
        .I2(y_fu_88_reg[11]),
        .I3(y_fu_88_reg[2]),
        .I4(y_fu_88_reg[12]),
        .I5(\cmp105_i_reg_312[0]_i_3_n_5 ),
        .O(cmp105_i_fu_215_p2));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp105_i_reg_312[0]_i_2 
       (.I0(y_fu_88_reg[0]),
        .I1(y_fu_88_reg[3]),
        .I2(y_fu_88_reg[6]),
        .I3(y_fu_88_reg[1]),
        .O(\cmp105_i_reg_312[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp105_i_reg_312[0]_i_3 
       (.I0(y_fu_88_reg[9]),
        .I1(y_fu_88_reg[4]),
        .I2(y_fu_88_reg[5]),
        .I3(y_fu_88_reg[8]),
        .I4(y_fu_88_reg[7]),
        .O(\cmp105_i_reg_312[0]_i_3_n_5 ));
  FDRE \cmp105_i_reg_312_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0),
        .D(cmp105_i_fu_215_p2),
        .Q(cmp105_i_reg_312),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp33_i_reg_307[0]_i_1 
       (.I0(Q[1]),
        .I1(icmp_ln953_fu_188_p2),
        .O(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \cmp33_i_reg_307[0]_i_10 
       (.I0(y_fu_88_reg[12]),
        .O(\cmp33_i_reg_307[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_307[0]_i_11 
       (.I0(y_fu_88_reg[11]),
        .I1(zext_ln951_reg_289[11]),
        .I2(y_fu_88_reg[10]),
        .I3(zext_ln951_reg_289[10]),
        .O(\cmp33_i_reg_307[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_307[0]_i_12 
       (.I0(y_fu_88_reg[9]),
        .I1(zext_ln951_reg_289[9]),
        .I2(y_fu_88_reg[8]),
        .I3(zext_ln951_reg_289[8]),
        .O(\cmp33_i_reg_307[0]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_307[0]_i_13 
       (.I0(y_fu_88_reg[7]),
        .I1(zext_ln951_reg_289[7]),
        .I2(y_fu_88_reg[6]),
        .I3(zext_ln951_reg_289[6]),
        .O(\cmp33_i_reg_307[0]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_307[0]_i_14 
       (.I0(y_fu_88_reg[5]),
        .I1(zext_ln951_reg_289[5]),
        .I2(y_fu_88_reg[4]),
        .I3(zext_ln951_reg_289[4]),
        .O(\cmp33_i_reg_307[0]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_307[0]_i_15 
       (.I0(y_fu_88_reg[3]),
        .I1(zext_ln951_reg_289[3]),
        .I2(y_fu_88_reg[2]),
        .I3(zext_ln951_reg_289[2]),
        .O(\cmp33_i_reg_307[0]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_307[0]_i_16 
       (.I0(y_fu_88_reg[1]),
        .I1(zext_ln951_reg_289[1]),
        .I2(y_fu_88_reg[0]),
        .I3(zext_ln951_reg_289[0]),
        .O(\cmp33_i_reg_307[0]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \cmp33_i_reg_307[0]_i_17 
       (.I0(\cmp33_i_reg_307[0]_i_19_n_5 ),
        .I1(y_fu_88_reg[7]),
        .I2(add_ln953_reg_294[7]),
        .I3(y_fu_88_reg[6]),
        .I4(add_ln953_reg_294[6]),
        .I5(\cmp33_i_reg_307[0]_i_20_n_5 ),
        .O(\cmp33_i_reg_307[0]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \cmp33_i_reg_307[0]_i_18 
       (.I0(\cmp33_i_reg_307[0]_i_21_n_5 ),
        .I1(y_fu_88_reg[1]),
        .I2(add_ln953_reg_294[1]),
        .I3(y_fu_88_reg[0]),
        .I4(add_ln953_reg_294[0]),
        .I5(\cmp33_i_reg_307[0]_i_22_n_5 ),
        .O(\cmp33_i_reg_307[0]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \cmp33_i_reg_307[0]_i_19 
       (.I0(y_fu_88_reg[10]),
        .I1(add_ln953_reg_294[10]),
        .I2(y_fu_88_reg[9]),
        .I3(add_ln953_reg_294[9]),
        .O(\cmp33_i_reg_307[0]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \cmp33_i_reg_307[0]_i_20 
       (.I0(y_fu_88_reg[11]),
        .I1(add_ln953_reg_294[11]),
        .I2(y_fu_88_reg[8]),
        .I3(add_ln953_reg_294[8]),
        .O(\cmp33_i_reg_307[0]_i_20_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \cmp33_i_reg_307[0]_i_21 
       (.I0(y_fu_88_reg[4]),
        .I1(add_ln953_reg_294[4]),
        .I2(y_fu_88_reg[3]),
        .I3(add_ln953_reg_294[3]),
        .O(\cmp33_i_reg_307[0]_i_21_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \cmp33_i_reg_307[0]_i_22 
       (.I0(y_fu_88_reg[5]),
        .I1(add_ln953_reg_294[5]),
        .I2(y_fu_88_reg[2]),
        .I3(add_ln953_reg_294[2]),
        .O(\cmp33_i_reg_307[0]_i_22_n_5 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \cmp33_i_reg_307[0]_i_3 
       (.I0(\cmp33_i_reg_307[0]_i_17_n_5 ),
        .I1(add_ln953_reg_294[12]),
        .I2(y_fu_88_reg[12]),
        .I3(\cmp33_i_reg_307[0]_i_18_n_5 ),
        .O(icmp_ln953_fu_188_p2));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp33_i_reg_307[0]_i_4 
       (.I0(zext_ln951_reg_289[10]),
        .I1(y_fu_88_reg[10]),
        .I2(y_fu_88_reg[11]),
        .I3(zext_ln951_reg_289[11]),
        .O(\cmp33_i_reg_307[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp33_i_reg_307[0]_i_5 
       (.I0(zext_ln951_reg_289[8]),
        .I1(y_fu_88_reg[8]),
        .I2(y_fu_88_reg[9]),
        .I3(zext_ln951_reg_289[9]),
        .O(\cmp33_i_reg_307[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp33_i_reg_307[0]_i_6 
       (.I0(zext_ln951_reg_289[6]),
        .I1(y_fu_88_reg[6]),
        .I2(y_fu_88_reg[7]),
        .I3(zext_ln951_reg_289[7]),
        .O(\cmp33_i_reg_307[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp33_i_reg_307[0]_i_7 
       (.I0(zext_ln951_reg_289[4]),
        .I1(y_fu_88_reg[4]),
        .I2(y_fu_88_reg[5]),
        .I3(zext_ln951_reg_289[5]),
        .O(\cmp33_i_reg_307[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp33_i_reg_307[0]_i_8 
       (.I0(zext_ln951_reg_289[2]),
        .I1(y_fu_88_reg[2]),
        .I2(y_fu_88_reg[3]),
        .I3(zext_ln951_reg_289[3]),
        .O(\cmp33_i_reg_307[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp33_i_reg_307[0]_i_9 
       (.I0(zext_ln951_reg_289[0]),
        .I1(y_fu_88_reg[0]),
        .I2(y_fu_88_reg[1]),
        .I3(zext_ln951_reg_289[1]),
        .O(\cmp33_i_reg_307[0]_i_9_n_5 ));
  FDRE \cmp33_i_reg_307_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0),
        .D(cmp33_i_fu_209_p2),
        .Q(cmp33_i_reg_307),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \cmp33_i_reg_307_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_cmp33_i_reg_307_reg[0]_i_2_CO_UNCONNECTED [7],cmp33_i_fu_209_p2,\cmp33_i_reg_307_reg[0]_i_2_n_7 ,\cmp33_i_reg_307_reg[0]_i_2_n_8 ,\cmp33_i_reg_307_reg[0]_i_2_n_9 ,\cmp33_i_reg_307_reg[0]_i_2_n_10 ,\cmp33_i_reg_307_reg[0]_i_2_n_11 ,\cmp33_i_reg_307_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,\cmp33_i_reg_307[0]_i_4_n_5 ,\cmp33_i_reg_307[0]_i_5_n_5 ,\cmp33_i_reg_307[0]_i_6_n_5 ,\cmp33_i_reg_307[0]_i_7_n_5 ,\cmp33_i_reg_307[0]_i_8_n_5 ,\cmp33_i_reg_307[0]_i_9_n_5 }),
        .O(\NLW_cmp33_i_reg_307_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,\cmp33_i_reg_307[0]_i_10_n_5 ,\cmp33_i_reg_307[0]_i_11_n_5 ,\cmp33_i_reg_307[0]_i_12_n_5 ,\cmp33_i_reg_307[0]_i_13_n_5 ,\cmp33_i_reg_307[0]_i_14_n_5 ,\cmp33_i_reg_307[0]_i_15_n_5 ,\cmp33_i_reg_307[0]_i_16_n_5 }));
  LUT4 #(
    .INIT(16'hF7F0)) 
    empty_n_i_1__32
       (.I0(mOutPtr0),
        .I1(empty_n_reg_0),
        .I2(mOutPtr17_out),
        .I3(v_vcresampler_core_U0_ap_start),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    empty_n_i_2__32
       (.I0(icmp_ln953_fu_188_p2),
        .I1(Q[1]),
        .I2(v_vcresampler_core_U0_ap_start),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel),
        .I5(bPassThru_420_Out_loc_channel_full_n),
        .O(mOutPtr0));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_302[0]_i_2 
       (.I0(y_fu_88_reg[7]),
        .O(\empty_reg_302[0]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_302[0]_i_3 
       (.I0(y_fu_88_reg[6]),
        .O(\empty_reg_302[0]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_302[0]_i_4 
       (.I0(y_fu_88_reg[5]),
        .O(\empty_reg_302[0]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_302[0]_i_5 
       (.I0(y_fu_88_reg[4]),
        .O(\empty_reg_302[0]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_302[0]_i_6 
       (.I0(y_fu_88_reg[3]),
        .O(\empty_reg_302[0]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_302[0]_i_7 
       (.I0(y_fu_88_reg[2]),
        .O(\empty_reg_302[0]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_302[0]_i_8 
       (.I0(y_fu_88_reg[1]),
        .O(\empty_reg_302[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_302[0]_i_9 
       (.I0(y_fu_88_reg[0]),
        .I1(zext_ln907_reg_284_reg),
        .O(\empty_reg_302[0]_i_9_n_5 ));
  FDRE \empty_reg_302_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0),
        .D(\empty_reg_302_reg[0]_i_1_n_20 ),
        .Q(empty_reg_302),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \empty_reg_302_reg[0]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\empty_reg_302_reg[0]_i_1_n_5 ,\empty_reg_302_reg[0]_i_1_n_6 ,\empty_reg_302_reg[0]_i_1_n_7 ,\empty_reg_302_reg[0]_i_1_n_8 ,\empty_reg_302_reg[0]_i_1_n_9 ,\empty_reg_302_reg[0]_i_1_n_10 ,\empty_reg_302_reg[0]_i_1_n_11 ,\empty_reg_302_reg[0]_i_1_n_12 }),
        .DI(y_fu_88_reg[7:0]),
        .O({\NLW_empty_reg_302_reg[0]_i_1_O_UNCONNECTED [7:1],\empty_reg_302_reg[0]_i_1_n_20 }),
        .S({\empty_reg_302[0]_i_2_n_5 ,\empty_reg_302[0]_i_3_n_5 ,\empty_reg_302[0]_i_4_n_5 ,\empty_reg_302[0]_i_5_n_5 ,\empty_reg_302[0]_i_6_n_5 ,\empty_reg_302[0]_i_7_n_5 ,\empty_reg_302[0]_i_8_n_5 ,\empty_reg_302[0]_i_9_n_5 }));
  bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138
       (.D({grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_n_10,grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_n_11}),
        .DI({linebuf_c_U_n_6,linebuf_c_U_n_7,linebuf_c_U_n_8,linebuf_c_U_n_9,linebuf_c_U_n_10,linebuf_c_U_n_11,linebuf_c_U_n_12,linebuf_c_2_q1[0]}),
        .DINADIN(p_0_1_0_0_0602_lcssa626_i_fu_72),
        .DOUTBDOUT(linebuf_c_q1),
        .E(v_vcresampler_core_U0_stream_out_hresampled_read),
        .Q({ap_CS_fsm_state3,Q}),
        .S({linebuf_c_U_n_21,linebuf_c_U_n_22,linebuf_c_U_n_23,linebuf_c_U_n_24,linebuf_c_U_n_25,linebuf_c_U_n_26,linebuf_c_U_n_27,linebuf_c_U_n_28}),
        .\SRL_SIG_reg[15][23]_srl16 (p_0_2_0_0_0604_lcssa629_i_fu_76),
        .WEA(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_we0),
        .\ap_CS_fsm_reg[1] (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_n_29),
        .\ap_CS_fsm_reg[2] (icmp_ln953_fu_188_p2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp33_i_reg_307(cmp33_i_reg_307),
        .empty_reg_302(empty_reg_302),
        .\empty_reg_455_reg[7]_0 (linebuf_c_U_n_29),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0),
        .if_dout(if_dout),
        .in(in[23:8]),
        .\linebuf_c_2_addr_reg_449_reg[11]_0 (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_address0),
        .\out_x_reg_429_reg[11]_0 (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_address1),
        .push(push),
        .rev_reg_317(rev_reg_317),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n),
        .stream_out_vresampled_full_n(stream_out_vresampled_full_n),
        .v_vcresampler_core_U0_HwReg_width_read(v_vcresampler_core_U0_HwReg_width_read),
        .\x_fu_96[11]_i_3 (loopWidth_reg_279));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_n_29),
        .Q(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W linebuf_c_2_U
       (.DINADIN(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_d0),
        .DOUTBDOUT(linebuf_c_2_q1),
        .WEA(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_we0),
        .ap_clk(ap_clk),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1),
        .ram_reg_bram_0_0(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_address0),
        .ram_reg_bram_0_1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_address1));
  bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W_47 linebuf_c_U
       (.DI({linebuf_c_U_n_6,linebuf_c_U_n_7,linebuf_c_U_n_8,linebuf_c_U_n_9,linebuf_c_U_n_10,linebuf_c_U_n_11,linebuf_c_U_n_12}),
        .DINADIN(p_0_1_0_0_0602_lcssa626_i_fu_72),
        .DOUTBDOUT(linebuf_c_q1),
        .S({linebuf_c_U_n_21,linebuf_c_U_n_22,linebuf_c_U_n_23,linebuf_c_U_n_24,linebuf_c_U_n_25,linebuf_c_U_n_26,linebuf_c_U_n_27,linebuf_c_U_n_28}),
        .WEA(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_we0),
        .ap_clk(ap_clk),
        .cmp105_i_reg_312(cmp105_i_reg_312),
        .\cmp105_i_reg_312_reg[0] (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_d0),
        .cmp33_i_reg_307(cmp33_i_reg_307),
        .\empty_reg_455_reg[5] (linebuf_c_2_q1),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0),
        .ram_reg_bram_0_0(linebuf_c_U_n_29),
        .ram_reg_bram_0_1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_address0),
        .ram_reg_bram_0_2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_address1));
  bd_85a6_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W linebuf_y_U
       (.DINADIN(p_0_0_0_0_0423600_lcssa623_i_fu_68),
        .WEA(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_we0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .if_dout(if_dout),
        .in(in[7:0]),
        .ram_reg_bram_0_0(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_address0),
        .rev_reg_317(rev_reg_317));
  FDRE \loopWidth_reg_279_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[0]),
        .Q(loopWidth_reg_279[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_279_reg[10] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[10]),
        .Q(loopWidth_reg_279[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_279_reg[11] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[11]),
        .Q(loopWidth_reg_279[11]),
        .R(1'b0));
  FDRE \loopWidth_reg_279_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[1]),
        .Q(loopWidth_reg_279[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_279_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[2]),
        .Q(loopWidth_reg_279[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_279_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[3]),
        .Q(loopWidth_reg_279[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_279_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[4]),
        .Q(loopWidth_reg_279[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_279_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[5]),
        .Q(loopWidth_reg_279[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_279_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[6]),
        .Q(loopWidth_reg_279[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_279_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[7]),
        .Q(loopWidth_reg_279[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_279_reg[8] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[8]),
        .Q(loopWidth_reg_279[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_279_reg[9] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[9]),
        .Q(loopWidth_reg_279[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \mOutPtr[1]_i_2 
       (.I0(ap_sync_channel_write_bPassThru_420_Out_loc_channel0),
        .I1(\cmp33_i_reg_307[0]_i_18_n_5 ),
        .I2(\mOutPtr[1]_i_3_n_5 ),
        .I3(Q[1]),
        .I4(v_vcresampler_core_U0_ap_start),
        .O(mOutPtr17_out));
  LUT5 #(
    .INIT(32'h00000009)) 
    \mOutPtr[1]_i_3 
       (.I0(y_fu_88_reg[12]),
        .I1(add_ln953_reg_294[12]),
        .I2(\cmp33_i_reg_307[0]_i_20_n_5 ),
        .I3(\mOutPtr[1]_i_4_n_5 ),
        .I4(\cmp33_i_reg_307[0]_i_19_n_5 ),
        .O(\mOutPtr[1]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \mOutPtr[1]_i_4 
       (.I0(y_fu_88_reg[7]),
        .I1(add_ln953_reg_294[7]),
        .I2(y_fu_88_reg[6]),
        .I3(add_ln953_reg_294[6]),
        .O(\mOutPtr[1]_i_4_n_5 ));
  FDRE \p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[0]),
        .Q(p_0_0_0_0_0423600_lcssa623_i_fu_68[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[1]),
        .Q(p_0_0_0_0_0423600_lcssa623_i_fu_68[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[2]),
        .Q(p_0_0_0_0_0423600_lcssa623_i_fu_68[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[3]),
        .Q(p_0_0_0_0_0423600_lcssa623_i_fu_68[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[4]),
        .Q(p_0_0_0_0_0423600_lcssa623_i_fu_68[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[5]),
        .Q(p_0_0_0_0_0423600_lcssa623_i_fu_68[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[6]),
        .Q(p_0_0_0_0_0423600_lcssa623_i_fu_68[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[7]),
        .Q(p_0_0_0_0_0423600_lcssa623_i_fu_68[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0602_lcssa626_i_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[8]),
        .Q(p_0_1_0_0_0602_lcssa626_i_fu_72[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0602_lcssa626_i_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[9]),
        .Q(p_0_1_0_0_0602_lcssa626_i_fu_72[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0602_lcssa626_i_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[10]),
        .Q(p_0_1_0_0_0602_lcssa626_i_fu_72[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0602_lcssa626_i_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[11]),
        .Q(p_0_1_0_0_0602_lcssa626_i_fu_72[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0602_lcssa626_i_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[12]),
        .Q(p_0_1_0_0_0602_lcssa626_i_fu_72[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0602_lcssa626_i_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[13]),
        .Q(p_0_1_0_0_0602_lcssa626_i_fu_72[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0602_lcssa626_i_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[14]),
        .Q(p_0_1_0_0_0602_lcssa626_i_fu_72[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0602_lcssa626_i_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[15]),
        .Q(p_0_1_0_0_0602_lcssa626_i_fu_72[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0604_lcssa629_i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[16]),
        .Q(p_0_2_0_0_0604_lcssa629_i_fu_76[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0604_lcssa629_i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[17]),
        .Q(p_0_2_0_0_0604_lcssa629_i_fu_76[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0604_lcssa629_i_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[18]),
        .Q(p_0_2_0_0_0604_lcssa629_i_fu_76[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0604_lcssa629_i_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[19]),
        .Q(p_0_2_0_0_0604_lcssa629_i_fu_76[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0604_lcssa629_i_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[20]),
        .Q(p_0_2_0_0_0604_lcssa629_i_fu_76[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0604_lcssa629_i_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[21]),
        .Q(p_0_2_0_0_0604_lcssa629_i_fu_76[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0604_lcssa629_i_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[22]),
        .Q(p_0_2_0_0_0604_lcssa629_i_fu_76[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0604_lcssa629_i_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_hresampled_read),
        .D(out[23]),
        .Q(p_0_2_0_0_0604_lcssa629_i_fu_76[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rev_reg_317[0]_i_1 
       (.I0(\rev_reg_317_reg[0]_i_2_n_16 ),
        .O(rev_fu_230_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \rev_reg_317[0]_i_3 
       (.I0(y_fu_88_reg[12]),
        .O(\rev_reg_317[0]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rev_reg_317[0]_i_4 
       (.I0(y_fu_88_reg[11]),
        .O(\rev_reg_317[0]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rev_reg_317[0]_i_5 
       (.I0(y_fu_88_reg[10]),
        .O(\rev_reg_317[0]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rev_reg_317[0]_i_6 
       (.I0(y_fu_88_reg[9]),
        .O(\rev_reg_317[0]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rev_reg_317[0]_i_7 
       (.I0(y_fu_88_reg[8]),
        .O(\rev_reg_317[0]_i_7_n_5 ));
  FDRE \rev_reg_317_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0),
        .D(rev_fu_230_p2),
        .Q(rev_reg_317),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \rev_reg_317_reg[0]_i_2 
       (.CI(\empty_reg_302_reg[0]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rev_reg_317_reg[0]_i_2_CO_UNCONNECTED [7:4],\rev_reg_317_reg[0]_i_2_n_9 ,\rev_reg_317_reg[0]_i_2_n_10 ,\rev_reg_317_reg[0]_i_2_n_11 ,\rev_reg_317_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,y_fu_88_reg[11:8]}),
        .O({\NLW_rev_reg_317_reg[0]_i_2_O_UNCONNECTED [7:5],\rev_reg_317_reg[0]_i_2_n_16 ,\NLW_rev_reg_317_reg[0]_i_2_O_UNCONNECTED [3:0]}),
        .S({1'b0,1'b0,1'b0,\rev_reg_317[0]_i_3_n_5 ,\rev_reg_317[0]_i_4_n_5 ,\rev_reg_317[0]_i_5_n_5 ,\rev_reg_317[0]_i_6_n_5 ,\rev_reg_317[0]_i_7_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_88[0]_i_1 
       (.I0(y_fu_88_reg[0]),
        .O(\y_fu_88[0]_i_1_n_5 ));
  FDRE \y_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0),
        .D(\y_fu_88[0]_i_1_n_5 ),
        .Q(y_fu_88_reg[0]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE \y_fu_88_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0),
        .D(add_ln953_2_fu_193_p2[10]),
        .Q(y_fu_88_reg[10]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE \y_fu_88_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0),
        .D(add_ln953_2_fu_193_p2[11]),
        .Q(y_fu_88_reg[11]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE \y_fu_88_reg[12] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0),
        .D(add_ln953_2_fu_193_p2[12]),
        .Q(y_fu_88_reg[12]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_fu_88_reg[12]_i_1 
       (.CI(\y_fu_88_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_y_fu_88_reg[12]_i_1_CO_UNCONNECTED [7:3],\y_fu_88_reg[12]_i_1_n_10 ,\y_fu_88_reg[12]_i_1_n_11 ,\y_fu_88_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_fu_88_reg[12]_i_1_O_UNCONNECTED [7:4],add_ln953_2_fu_193_p2[12:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,y_fu_88_reg[12:9]}));
  FDRE \y_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0),
        .D(add_ln953_2_fu_193_p2[1]),
        .Q(y_fu_88_reg[1]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE \y_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0),
        .D(add_ln953_2_fu_193_p2[2]),
        .Q(y_fu_88_reg[2]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE \y_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0),
        .D(add_ln953_2_fu_193_p2[3]),
        .Q(y_fu_88_reg[3]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE \y_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0),
        .D(add_ln953_2_fu_193_p2[4]),
        .Q(y_fu_88_reg[4]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE \y_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0),
        .D(add_ln953_2_fu_193_p2[5]),
        .Q(y_fu_88_reg[5]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE \y_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0),
        .D(add_ln953_2_fu_193_p2[6]),
        .Q(y_fu_88_reg[6]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE \y_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0),
        .D(add_ln953_2_fu_193_p2[7]),
        .Q(y_fu_88_reg[7]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE \y_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0),
        .D(add_ln953_2_fu_193_p2[8]),
        .Q(y_fu_88_reg[8]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_fu_88_reg[8]_i_1 
       (.CI(y_fu_88_reg[0]),
        .CI_TOP(1'b0),
        .CO({\y_fu_88_reg[8]_i_1_n_5 ,\y_fu_88_reg[8]_i_1_n_6 ,\y_fu_88_reg[8]_i_1_n_7 ,\y_fu_88_reg[8]_i_1_n_8 ,\y_fu_88_reg[8]_i_1_n_9 ,\y_fu_88_reg[8]_i_1_n_10 ,\y_fu_88_reg[8]_i_1_n_11 ,\y_fu_88_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln953_2_fu_193_p2[8:1]),
        .S(y_fu_88_reg[8:1]));
  FDRE \y_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0),
        .D(add_ln953_2_fu_193_p2[9]),
        .Q(y_fu_88_reg[9]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE \zext_ln907_reg_284_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(yOffset_fu_160_p2),
        .Q(zext_ln907_reg_284_reg),
        .R(1'b0));
  FDRE \zext_ln951_reg_289_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln951_reg_289_reg[11]_0 [0]),
        .Q(zext_ln951_reg_289[0]),
        .R(1'b0));
  FDRE \zext_ln951_reg_289_reg[10] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln951_reg_289_reg[11]_0 [10]),
        .Q(zext_ln951_reg_289[10]),
        .R(1'b0));
  FDRE \zext_ln951_reg_289_reg[11] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln951_reg_289_reg[11]_0 [11]),
        .Q(zext_ln951_reg_289[11]),
        .R(1'b0));
  FDRE \zext_ln951_reg_289_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln951_reg_289_reg[11]_0 [1]),
        .Q(zext_ln951_reg_289[1]),
        .R(1'b0));
  FDRE \zext_ln951_reg_289_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln951_reg_289_reg[11]_0 [2]),
        .Q(zext_ln951_reg_289[2]),
        .R(1'b0));
  FDRE \zext_ln951_reg_289_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln951_reg_289_reg[11]_0 [3]),
        .Q(zext_ln951_reg_289[3]),
        .R(1'b0));
  FDRE \zext_ln951_reg_289_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln951_reg_289_reg[11]_0 [4]),
        .Q(zext_ln951_reg_289[4]),
        .R(1'b0));
  FDRE \zext_ln951_reg_289_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln951_reg_289_reg[11]_0 [5]),
        .Q(zext_ln951_reg_289[5]),
        .R(1'b0));
  FDRE \zext_ln951_reg_289_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln951_reg_289_reg[11]_0 [6]),
        .Q(zext_ln951_reg_289[6]),
        .R(1'b0));
  FDRE \zext_ln951_reg_289_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln951_reg_289_reg[11]_0 [7]),
        .Q(zext_ln951_reg_289[7]),
        .R(1'b0));
  FDRE \zext_ln951_reg_289_reg[8] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln951_reg_289_reg[11]_0 [8]),
        .Q(zext_ln951_reg_289[8]),
        .R(1'b0));
  FDRE \zext_ln951_reg_289_reg[9] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln951_reg_289_reg[11]_0 [9]),
        .Q(zext_ln951_reg_289[9]),
        .R(1'b0));
endmodule

module bd_85a6_csc_0_v_vcresampler_core_1
   (v_vcresampler_core_1_U0_HwReg_height_c28_write,
    v_vcresampler_core_1_U0_stream_in_read,
    Q,
    icmp_ln953_fu_206_p2,
    in,
    E,
    push,
    mOutPtr17_out,
    mOutPtr0__0,
    ap_clk,
    ap_rst_n_inv,
    p_0_in,
    out,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    stream_in_empty_n,
    stream_in_vresampled_full_n,
    bPassThru_420_In_loc_channel_dout,
    HwReg_width_c22_full_n,
    HwReg_width_c23_empty_n,
    v_vcresampler_core_1_U0_ap_start,
    HwReg_height_c29_empty_n,
    HwReg_height_c28_full_n,
    stream_in_vresampled_empty_n,
    v_hcresampler_core_2_U0_stream_in_vresampled_read,
    Block_entry3_proc_U0_ap_done,
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
    bPassThru_420_In_loc_channel_full_n,
    D,
    \zext_ln951_reg_316_reg[11]_0 ,
    \add_ln953_reg_321_reg[12]_0 );
  output v_vcresampler_core_1_U0_HwReg_height_c28_write;
  output v_vcresampler_core_1_U0_stream_in_read;
  output [1:0]Q;
  output icmp_ln953_fu_206_p2;
  output [23:0]in;
  output [0:0]E;
  output push;
  output mOutPtr17_out;
  output mOutPtr0__0;
  input ap_clk;
  input ap_rst_n_inv;
  input p_0_in;
  input [23:0]out;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input stream_in_empty_n;
  input stream_in_vresampled_full_n;
  input bPassThru_420_In_loc_channel_dout;
  input HwReg_width_c22_full_n;
  input HwReg_width_c23_empty_n;
  input v_vcresampler_core_1_U0_ap_start;
  input HwReg_height_c29_empty_n;
  input HwReg_height_c28_full_n;
  input stream_in_vresampled_empty_n;
  input v_hcresampler_core_2_U0_stream_in_vresampled_read;
  input Block_entry3_proc_U0_ap_done;
  input ap_sync_reg_channel_write_bPassThru_420_In_loc_channel;
  input bPassThru_420_In_loc_channel_full_n;
  input [11:0]D;
  input [11:0]\zext_ln951_reg_316_reg[11]_0 ;
  input [12:0]\add_ln953_reg_321_reg[12]_0 ;

  wire Block_entry3_proc_U0_ap_done;
  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_height_c28_full_n;
  wire HwReg_height_c29_empty_n;
  wire HwReg_width_c22_full_n;
  wire HwReg_width_c23_empty_n;
  wire [1:0]Q;
  wire [12:1]add_ln953_1_fu_211_p2;
  wire [12:0]add_ln953_reg_321;
  wire [12:0]\add_ln953_reg_321_reg[12]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_bPassThru_420_In_loc_channel;
  wire bPassThru_420_In_loc_channel_dout;
  wire bPassThru_420_In_loc_channel_full_n;
  wire cmp105_i_fu_242_p2;
  wire cmp105_i_reg_344;
  wire \cmp105_i_reg_344[0]_i_2_n_5 ;
  wire \cmp105_i_reg_344[0]_i_3_n_5 ;
  wire cmp33_i_fu_236_p2;
  wire cmp33_i_reg_339;
  wire \cmp33_i_reg_339[0]_i_10_n_5 ;
  wire \cmp33_i_reg_339[0]_i_11_n_5 ;
  wire \cmp33_i_reg_339[0]_i_12_n_5 ;
  wire \cmp33_i_reg_339[0]_i_13_n_5 ;
  wire \cmp33_i_reg_339[0]_i_14_n_5 ;
  wire \cmp33_i_reg_339[0]_i_2_n_5 ;
  wire \cmp33_i_reg_339[0]_i_3_n_5 ;
  wire \cmp33_i_reg_339[0]_i_4_n_5 ;
  wire \cmp33_i_reg_339[0]_i_5_n_5 ;
  wire \cmp33_i_reg_339[0]_i_6_n_5 ;
  wire \cmp33_i_reg_339[0]_i_7_n_5 ;
  wire \cmp33_i_reg_339[0]_i_8_n_5 ;
  wire \cmp33_i_reg_339[0]_i_9_n_5 ;
  wire \cmp33_i_reg_339_reg[0]_i_1_n_10 ;
  wire \cmp33_i_reg_339_reg[0]_i_1_n_11 ;
  wire \cmp33_i_reg_339_reg[0]_i_1_n_12 ;
  wire \cmp33_i_reg_339_reg[0]_i_1_n_7 ;
  wire \cmp33_i_reg_339_reg[0]_i_1_n_8 ;
  wire \cmp33_i_reg_339_reg[0]_i_1_n_9 ;
  wire empty_76_reg_334;
  wire \empty_76_reg_334[0]_i_2_n_5 ;
  wire \empty_76_reg_334[0]_i_3_n_5 ;
  wire \empty_76_reg_334[0]_i_4_n_5 ;
  wire \empty_76_reg_334[0]_i_5_n_5 ;
  wire \empty_76_reg_334[0]_i_6_n_5 ;
  wire \empty_76_reg_334[0]_i_7_n_5 ;
  wire \empty_76_reg_334[0]_i_8_n_5 ;
  wire \empty_76_reg_334[0]_i_9_n_5 ;
  wire \empty_76_reg_334_reg[0]_i_1_n_10 ;
  wire \empty_76_reg_334_reg[0]_i_1_n_11 ;
  wire \empty_76_reg_334_reg[0]_i_1_n_12 ;
  wire \empty_76_reg_334_reg[0]_i_1_n_20 ;
  wire \empty_76_reg_334_reg[0]_i_1_n_5 ;
  wire \empty_76_reg_334_reg[0]_i_1_n_6 ;
  wire \empty_76_reg_334_reg[0]_i_1_n_7 ;
  wire \empty_76_reg_334_reg[0]_i_1_n_8 ;
  wire \empty_76_reg_334_reg[0]_i_1_n_9 ;
  wire empty_reg_329;
  wire \empty_reg_329[0]_i_3_n_5 ;
  wire \empty_reg_329[0]_i_4_n_5 ;
  wire \empty_reg_329[0]_i_5_n_5 ;
  wire \empty_reg_329[0]_i_6_n_5 ;
  wire \empty_reg_329[0]_i_7_n_5 ;
  wire \empty_reg_329[0]_i_8_n_5 ;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0;
  wire [11:0]grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address0;
  wire [11:0]grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address1;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce0;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1;
  wire [7:0]grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_d0;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0;
  wire [7:0]grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_d0;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_n_34;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_n_6;
  wire icmp_ln953_fu_206_p2;
  wire [23:0]in;
  wire [7:0]linebuf_c_1_q1;
  wire linebuf_c_U_n_21;
  wire linebuf_c_U_n_22;
  wire linebuf_c_U_n_23;
  wire linebuf_c_U_n_24;
  wire linebuf_c_U_n_25;
  wire linebuf_c_U_n_26;
  wire linebuf_c_U_n_27;
  wire linebuf_c_U_n_28;
  wire [7:0]linebuf_c_q1;
  wire [11:0]loopWidth_reg_306;
  wire mOutPtr0__0;
  wire mOutPtr17_out;
  wire [23:0]out;
  wire [7:0]p_0_0_0_0_0423600_lcssa623_i_fu_74;
  wire [7:0]p_0_1_0_0_0602_lcssa626_i_fu_78;
  wire [7:0]p_0_2_0_0_0604_lcssa629_i_fu_82;
  wire p_0_in;
  wire push;
  wire rev_fu_257_p2;
  wire rev_reg_349;
  wire \rev_reg_349[0]_i_2_n_5 ;
  wire \rev_reg_349[0]_i_3_n_5 ;
  wire \rev_reg_349[0]_i_4_n_5 ;
  wire \rev_reg_349[0]_i_5_n_5 ;
  wire \rev_reg_349[0]_i_6_n_5 ;
  wire \rev_reg_349_reg[0]_i_1_n_10 ;
  wire \rev_reg_349_reg[0]_i_1_n_11 ;
  wire \rev_reg_349_reg[0]_i_1_n_12 ;
  wire \rev_reg_349_reg[0]_i_1_n_9 ;
  wire [7:0]select_ln1024_fu_320_p3;
  wire \select_ln951_reg_311_reg_n_5_[1] ;
  wire stream_in_empty_n;
  wire stream_in_vresampled_empty_n;
  wire stream_in_vresampled_full_n;
  wire v_hcresampler_core_2_U0_stream_in_vresampled_read;
  wire v_vcresampler_core_1_U0_HwReg_height_c28_write;
  wire v_vcresampler_core_1_U0_ap_start;
  wire v_vcresampler_core_1_U0_stream_in_read;
  wire \y_fu_94[0]_i_1_n_5 ;
  wire [0:0]y_fu_94_reg;
  wire \y_fu_94_reg[12]_i_1_n_10 ;
  wire \y_fu_94_reg[12]_i_1_n_11 ;
  wire \y_fu_94_reg[12]_i_1_n_12 ;
  wire \y_fu_94_reg[8]_i_1_n_10 ;
  wire \y_fu_94_reg[8]_i_1_n_11 ;
  wire \y_fu_94_reg[8]_i_1_n_12 ;
  wire \y_fu_94_reg[8]_i_1_n_5 ;
  wire \y_fu_94_reg[8]_i_1_n_6 ;
  wire \y_fu_94_reg[8]_i_1_n_7 ;
  wire \y_fu_94_reg[8]_i_1_n_8 ;
  wire \y_fu_94_reg[8]_i_1_n_9 ;
  wire [12:1]y_fu_94_reg__0;
  wire [11:0]zext_ln951_reg_316;
  wire [11:0]\zext_ln951_reg_316_reg[11]_0 ;
  wire [7:7]\NLW_cmp33_i_reg_339_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_cmp33_i_reg_339_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_empty_76_reg_334_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_rev_reg_349_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_rev_reg_349_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:3]\NLW_y_fu_94_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_y_fu_94_reg[12]_i_1_O_UNCONNECTED ;

  FDRE \add_ln953_reg_321_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln953_reg_321_reg[12]_0 [0]),
        .Q(add_ln953_reg_321[0]),
        .R(1'b0));
  FDRE \add_ln953_reg_321_reg[10] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln953_reg_321_reg[12]_0 [10]),
        .Q(add_ln953_reg_321[10]),
        .R(1'b0));
  FDRE \add_ln953_reg_321_reg[11] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln953_reg_321_reg[12]_0 [11]),
        .Q(add_ln953_reg_321[11]),
        .R(1'b0));
  FDRE \add_ln953_reg_321_reg[12] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln953_reg_321_reg[12]_0 [12]),
        .Q(add_ln953_reg_321[12]),
        .R(1'b0));
  FDRE \add_ln953_reg_321_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln953_reg_321_reg[12]_0 [1]),
        .Q(add_ln953_reg_321[1]),
        .R(1'b0));
  FDRE \add_ln953_reg_321_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln953_reg_321_reg[12]_0 [2]),
        .Q(add_ln953_reg_321[2]),
        .R(1'b0));
  FDRE \add_ln953_reg_321_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln953_reg_321_reg[12]_0 [3]),
        .Q(add_ln953_reg_321[3]),
        .R(1'b0));
  FDRE \add_ln953_reg_321_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln953_reg_321_reg[12]_0 [4]),
        .Q(add_ln953_reg_321[4]),
        .R(1'b0));
  FDRE \add_ln953_reg_321_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln953_reg_321_reg[12]_0 [5]),
        .Q(add_ln953_reg_321[5]),
        .R(1'b0));
  FDRE \add_ln953_reg_321_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln953_reg_321_reg[12]_0 [6]),
        .Q(add_ln953_reg_321[6]),
        .R(1'b0));
  FDRE \add_ln953_reg_321_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln953_reg_321_reg[12]_0 [7]),
        .Q(add_ln953_reg_321[7]),
        .R(1'b0));
  FDRE \add_ln953_reg_321_reg[8] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln953_reg_321_reg[12]_0 [8]),
        .Q(add_ln953_reg_321[8]),
        .R(1'b0));
  FDRE \add_ln953_reg_321_reg[9] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln953_reg_321_reg[12]_0 [9]),
        .Q(add_ln953_reg_321[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(icmp_ln953_fu_206_p2),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(ap_NS_fsm[0]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp105_i_reg_344[0]_i_1 
       (.I0(\cmp105_i_reg_344[0]_i_2_n_5 ),
        .I1(y_fu_94_reg__0[10]),
        .I2(y_fu_94_reg__0[11]),
        .I3(y_fu_94_reg__0[2]),
        .I4(y_fu_94_reg__0[12]),
        .I5(\cmp105_i_reg_344[0]_i_3_n_5 ),
        .O(cmp105_i_fu_242_p2));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp105_i_reg_344[0]_i_2 
       (.I0(y_fu_94_reg),
        .I1(y_fu_94_reg__0[3]),
        .I2(y_fu_94_reg__0[6]),
        .I3(y_fu_94_reg__0[1]),
        .O(\cmp105_i_reg_344[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp105_i_reg_344[0]_i_3 
       (.I0(y_fu_94_reg__0[9]),
        .I1(y_fu_94_reg__0[4]),
        .I2(y_fu_94_reg__0[5]),
        .I3(y_fu_94_reg__0[8]),
        .I4(y_fu_94_reg__0[7]),
        .O(\cmp105_i_reg_344[0]_i_3_n_5 ));
  FDRE \cmp105_i_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0),
        .D(cmp105_i_fu_242_p2),
        .Q(cmp105_i_reg_344),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_339[0]_i_10 
       (.I0(zext_ln951_reg_316[9]),
        .I1(y_fu_94_reg__0[9]),
        .I2(y_fu_94_reg__0[8]),
        .I3(zext_ln951_reg_316[8]),
        .O(\cmp33_i_reg_339[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_339[0]_i_11 
       (.I0(zext_ln951_reg_316[6]),
        .I1(y_fu_94_reg__0[6]),
        .I2(y_fu_94_reg__0[7]),
        .I3(zext_ln951_reg_316[7]),
        .O(\cmp33_i_reg_339[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_339[0]_i_12 
       (.I0(zext_ln951_reg_316[4]),
        .I1(y_fu_94_reg__0[4]),
        .I2(y_fu_94_reg__0[5]),
        .I3(zext_ln951_reg_316[5]),
        .O(\cmp33_i_reg_339[0]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_339[0]_i_13 
       (.I0(zext_ln951_reg_316[3]),
        .I1(y_fu_94_reg__0[3]),
        .I2(y_fu_94_reg__0[2]),
        .I3(zext_ln951_reg_316[2]),
        .O(\cmp33_i_reg_339[0]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_339[0]_i_14 
       (.I0(zext_ln951_reg_316[0]),
        .I1(y_fu_94_reg),
        .I2(y_fu_94_reg__0[1]),
        .I3(zext_ln951_reg_316[1]),
        .O(\cmp33_i_reg_339[0]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp33_i_reg_339[0]_i_2 
       (.I0(zext_ln951_reg_316[11]),
        .I1(y_fu_94_reg__0[11]),
        .I2(zext_ln951_reg_316[10]),
        .I3(y_fu_94_reg__0[10]),
        .O(\cmp33_i_reg_339[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp33_i_reg_339[0]_i_3 
       (.I0(zext_ln951_reg_316[9]),
        .I1(y_fu_94_reg__0[9]),
        .I2(zext_ln951_reg_316[8]),
        .I3(y_fu_94_reg__0[8]),
        .O(\cmp33_i_reg_339[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp33_i_reg_339[0]_i_4 
       (.I0(zext_ln951_reg_316[7]),
        .I1(y_fu_94_reg__0[7]),
        .I2(zext_ln951_reg_316[6]),
        .I3(y_fu_94_reg__0[6]),
        .O(\cmp33_i_reg_339[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp33_i_reg_339[0]_i_5 
       (.I0(zext_ln951_reg_316[5]),
        .I1(y_fu_94_reg__0[5]),
        .I2(zext_ln951_reg_316[4]),
        .I3(y_fu_94_reg__0[4]),
        .O(\cmp33_i_reg_339[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp33_i_reg_339[0]_i_6 
       (.I0(zext_ln951_reg_316[3]),
        .I1(y_fu_94_reg__0[3]),
        .I2(zext_ln951_reg_316[2]),
        .I3(y_fu_94_reg__0[2]),
        .O(\cmp33_i_reg_339[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp33_i_reg_339[0]_i_7 
       (.I0(zext_ln951_reg_316[1]),
        .I1(y_fu_94_reg__0[1]),
        .I2(zext_ln951_reg_316[0]),
        .I3(y_fu_94_reg),
        .O(\cmp33_i_reg_339[0]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmp33_i_reg_339[0]_i_8 
       (.I0(y_fu_94_reg__0[12]),
        .O(\cmp33_i_reg_339[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_339[0]_i_9 
       (.I0(zext_ln951_reg_316[10]),
        .I1(y_fu_94_reg__0[10]),
        .I2(y_fu_94_reg__0[11]),
        .I3(zext_ln951_reg_316[11]),
        .O(\cmp33_i_reg_339[0]_i_9_n_5 ));
  FDRE \cmp33_i_reg_339_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0),
        .D(cmp33_i_fu_236_p2),
        .Q(cmp33_i_reg_339),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \cmp33_i_reg_339_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_cmp33_i_reg_339_reg[0]_i_1_CO_UNCONNECTED [7],cmp33_i_fu_236_p2,\cmp33_i_reg_339_reg[0]_i_1_n_7 ,\cmp33_i_reg_339_reg[0]_i_1_n_8 ,\cmp33_i_reg_339_reg[0]_i_1_n_9 ,\cmp33_i_reg_339_reg[0]_i_1_n_10 ,\cmp33_i_reg_339_reg[0]_i_1_n_11 ,\cmp33_i_reg_339_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,\cmp33_i_reg_339[0]_i_2_n_5 ,\cmp33_i_reg_339[0]_i_3_n_5 ,\cmp33_i_reg_339[0]_i_4_n_5 ,\cmp33_i_reg_339[0]_i_5_n_5 ,\cmp33_i_reg_339[0]_i_6_n_5 ,\cmp33_i_reg_339[0]_i_7_n_5 }),
        .O(\NLW_cmp33_i_reg_339_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,\cmp33_i_reg_339[0]_i_8_n_5 ,\cmp33_i_reg_339[0]_i_9_n_5 ,\cmp33_i_reg_339[0]_i_10_n_5 ,\cmp33_i_reg_339[0]_i_11_n_5 ,\cmp33_i_reg_339[0]_i_12_n_5 ,\cmp33_i_reg_339[0]_i_13_n_5 ,\cmp33_i_reg_339[0]_i_14_n_5 }));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_76_reg_334[0]_i_2 
       (.I0(y_fu_94_reg__0[7]),
        .O(\empty_76_reg_334[0]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_76_reg_334[0]_i_3 
       (.I0(y_fu_94_reg__0[6]),
        .O(\empty_76_reg_334[0]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_76_reg_334[0]_i_4 
       (.I0(y_fu_94_reg__0[5]),
        .O(\empty_76_reg_334[0]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_76_reg_334[0]_i_5 
       (.I0(y_fu_94_reg__0[4]),
        .O(\empty_76_reg_334[0]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_76_reg_334[0]_i_6 
       (.I0(y_fu_94_reg__0[3]),
        .O(\empty_76_reg_334[0]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_76_reg_334[0]_i_7 
       (.I0(y_fu_94_reg__0[2]),
        .O(\empty_76_reg_334[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_76_reg_334[0]_i_8 
       (.I0(y_fu_94_reg__0[1]),
        .I1(\select_ln951_reg_311_reg_n_5_[1] ),
        .O(\empty_76_reg_334[0]_i_8_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_76_reg_334[0]_i_9 
       (.I0(y_fu_94_reg),
        .O(\empty_76_reg_334[0]_i_9_n_5 ));
  FDRE \empty_76_reg_334_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0),
        .D(\empty_76_reg_334_reg[0]_i_1_n_20 ),
        .Q(empty_76_reg_334),
        .R(1'b0));
  CARRY8 \empty_76_reg_334_reg[0]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\empty_76_reg_334_reg[0]_i_1_n_5 ,\empty_76_reg_334_reg[0]_i_1_n_6 ,\empty_76_reg_334_reg[0]_i_1_n_7 ,\empty_76_reg_334_reg[0]_i_1_n_8 ,\empty_76_reg_334_reg[0]_i_1_n_9 ,\empty_76_reg_334_reg[0]_i_1_n_10 ,\empty_76_reg_334_reg[0]_i_1_n_11 ,\empty_76_reg_334_reg[0]_i_1_n_12 }),
        .DI({y_fu_94_reg__0[7:1],y_fu_94_reg}),
        .O({\NLW_empty_76_reg_334_reg[0]_i_1_O_UNCONNECTED [7:1],\empty_76_reg_334_reg[0]_i_1_n_20 }),
        .S({\empty_76_reg_334[0]_i_2_n_5 ,\empty_76_reg_334[0]_i_3_n_5 ,\empty_76_reg_334[0]_i_4_n_5 ,\empty_76_reg_334[0]_i_5_n_5 ,\empty_76_reg_334[0]_i_6_n_5 ,\empty_76_reg_334[0]_i_7_n_5 ,\empty_76_reg_334[0]_i_8_n_5 ,\empty_76_reg_334[0]_i_9_n_5 }));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_reg_329[0]_i_1 
       (.I0(Q[1]),
        .I1(icmp_ln953_fu_206_p2),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0));
  LUT4 #(
    .INIT(16'h0041)) 
    \empty_reg_329[0]_i_2 
       (.I0(\empty_reg_329[0]_i_3_n_5 ),
        .I1(add_ln953_reg_321[12]),
        .I2(y_fu_94_reg__0[12]),
        .I3(\empty_reg_329[0]_i_4_n_5 ),
        .O(icmp_ln953_fu_206_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \empty_reg_329[0]_i_3 
       (.I0(\empty_reg_329[0]_i_5_n_5 ),
        .I1(y_fu_94_reg__0[7]),
        .I2(add_ln953_reg_321[7]),
        .I3(y_fu_94_reg__0[6]),
        .I4(add_ln953_reg_321[6]),
        .I5(\empty_reg_329[0]_i_6_n_5 ),
        .O(\empty_reg_329[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \empty_reg_329[0]_i_4 
       (.I0(\empty_reg_329[0]_i_7_n_5 ),
        .I1(y_fu_94_reg__0[1]),
        .I2(add_ln953_reg_321[1]),
        .I3(y_fu_94_reg),
        .I4(add_ln953_reg_321[0]),
        .I5(\empty_reg_329[0]_i_8_n_5 ),
        .O(\empty_reg_329[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \empty_reg_329[0]_i_5 
       (.I0(y_fu_94_reg__0[10]),
        .I1(add_ln953_reg_321[10]),
        .I2(y_fu_94_reg__0[9]),
        .I3(add_ln953_reg_321[9]),
        .O(\empty_reg_329[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \empty_reg_329[0]_i_6 
       (.I0(y_fu_94_reg__0[11]),
        .I1(add_ln953_reg_321[11]),
        .I2(y_fu_94_reg__0[8]),
        .I3(add_ln953_reg_321[8]),
        .O(\empty_reg_329[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \empty_reg_329[0]_i_7 
       (.I0(y_fu_94_reg__0[4]),
        .I1(add_ln953_reg_321[4]),
        .I2(y_fu_94_reg__0[3]),
        .I3(add_ln953_reg_321[3]),
        .O(\empty_reg_329[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \empty_reg_329[0]_i_8 
       (.I0(y_fu_94_reg__0[5]),
        .I1(add_ln953_reg_321[5]),
        .I2(y_fu_94_reg__0[2]),
        .I3(add_ln953_reg_321[2]),
        .O(\empty_reg_329[0]_i_8_n_5 ));
  FDRE \empty_reg_329_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0),
        .D(y_fu_94_reg),
        .Q(empty_reg_329),
        .R(1'b0));
  bd_85a6_csc_0_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2 grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148
       (.D(ap_NS_fsm[2:1]),
        .DINADIN(p_0_1_0_0_0602_lcssa626_i_fu_78),
        .E(E),
        .Q({ap_CS_fsm_state3,Q}),
        .\SRL_SIG_reg[15][23]_srl16 (p_0_2_0_0_0604_lcssa629_i_fu_82),
        .WEA(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce0),
        .\ap_CS_fsm_reg[1] (grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_n_34),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2] (v_vcresampler_core_1_U0_stream_in_read),
        .\ap_CS_fsm_reg[2]_0 (icmp_ln953_fu_206_p2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .\ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0 ({linebuf_c_U_n_21,linebuf_c_U_n_22,linebuf_c_U_n_23,linebuf_c_U_n_24,linebuf_c_U_n_25,linebuf_c_U_n_26,linebuf_c_U_n_27,linebuf_c_U_n_28}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bPassThru_420_In_loc_channel_dout(bPassThru_420_In_loc_channel_dout),
        .cmp33_i_reg_339(cmp33_i_reg_339),
        .empty_76_reg_334(empty_76_reg_334),
        .empty_reg_329(empty_reg_329),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0),
        .\icmp_ln955_reg_459_pp0_iter1_reg_reg[0]_0 (grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_n_6),
        .in(in[23:8]),
        .\linebuf_c_1_addr_reg_480_reg[11]_0 (grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address0),
        .mOutPtr17_out(mOutPtr17_out),
        .\out_x_1_reg_454_reg[11]_0 (grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address1),
        .\out_x_fu_90[11]_i_3 (loopWidth_reg_306),
        .push(push),
        .rev_reg_349(rev_reg_349),
        .\select_ln1024_reg_491_reg[7]_0 (select_ln1024_fu_320_p3),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_vresampled_empty_n(stream_in_vresampled_empty_n),
        .stream_in_vresampled_full_n(stream_in_vresampled_full_n),
        .v_hcresampler_core_2_U0_stream_in_vresampled_read(v_hcresampler_core_2_U0_stream_in_vresampled_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_n_34),
        .Q(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W linebuf_c_1_U
       (.DINADIN(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_d0),
        .DOUTBDOUT(linebuf_c_1_q1),
        .WEA(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce0),
        .ap_clk(ap_clk),
        .empty_reg_329(empty_reg_329),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0),
        .ram_reg_bram_0_0(select_ln1024_fu_320_p3),
        .ram_reg_bram_0_1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address0),
        .ram_reg_bram_0_2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address1),
        .\select_ln1024_reg_491_reg[7] (linebuf_c_q1));
  bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_48 linebuf_c_U
       (.DINADIN(p_0_1_0_0_0602_lcssa626_i_fu_78),
        .DOUTBDOUT(linebuf_c_1_q1),
        .WEA(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce0),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_empty_reg_212_reg[7] (grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_n_6),
        .cmp105_i_reg_344(cmp105_i_reg_344),
        .cmp33_i_reg_339(cmp33_i_reg_339),
        .empty_reg_329(empty_reg_329),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0),
        .ram_reg_bram_0_0(linebuf_c_q1),
        .ram_reg_bram_0_1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_d0),
        .ram_reg_bram_0_2({linebuf_c_U_n_21,linebuf_c_U_n_22,linebuf_c_U_n_23,linebuf_c_U_n_24,linebuf_c_U_n_25,linebuf_c_U_n_26,linebuf_c_U_n_27,linebuf_c_U_n_28}),
        .ram_reg_bram_0_3(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address0),
        .ram_reg_bram_0_4(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address1));
  bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W linebuf_y_1_U
       (.DINADIN(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_d0),
        .\SRL_SIG_reg[15][7]_srl16 (p_0_0_0_0_0423600_lcssa623_i_fu_74),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .bPassThru_420_In_loc_channel_dout(bPassThru_420_In_loc_channel_dout),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0),
        .in(in[7:0]),
        .ram_reg_bram_0_0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address0),
        .rev_reg_349(rev_reg_349));
  bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_49 linebuf_y_U
       (.DINADIN(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_d0),
        .WEA(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce0),
        .ap_clk(ap_clk),
        .cmp105_i_reg_344(cmp105_i_reg_344),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0),
        .ram_reg_bram_0_0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address0),
        .ram_reg_bram_0_1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address1),
        .ram_reg_bram_0_2(p_0_0_0_0_0423600_lcssa623_i_fu_74));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \loopWidth_reg_306[11]_i_1 
       (.I0(Q[0]),
        .I1(HwReg_width_c22_full_n),
        .I2(HwReg_width_c23_empty_n),
        .I3(v_vcresampler_core_1_U0_ap_start),
        .I4(HwReg_height_c29_empty_n),
        .I5(HwReg_height_c28_full_n),
        .O(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE \loopWidth_reg_306_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[0]),
        .Q(loopWidth_reg_306[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_306_reg[10] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[10]),
        .Q(loopWidth_reg_306[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_306_reg[11] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[11]),
        .Q(loopWidth_reg_306[11]),
        .R(1'b0));
  FDRE \loopWidth_reg_306_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[1]),
        .Q(loopWidth_reg_306[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_306_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[2]),
        .Q(loopWidth_reg_306[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_306_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[3]),
        .Q(loopWidth_reg_306[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_306_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[4]),
        .Q(loopWidth_reg_306[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_306_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[5]),
        .Q(loopWidth_reg_306[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_306_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[6]),
        .Q(loopWidth_reg_306[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_306_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[7]),
        .Q(loopWidth_reg_306[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_306_reg[8] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[8]),
        .Q(loopWidth_reg_306[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_306_reg[9] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[9]),
        .Q(loopWidth_reg_306[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    \mOutPtr[2]_i_4__0 
       (.I0(icmp_ln953_fu_206_p2),
        .I1(Q[1]),
        .I2(v_vcresampler_core_1_U0_ap_start),
        .I3(Block_entry3_proc_U0_ap_done),
        .I4(ap_sync_reg_channel_write_bPassThru_420_In_loc_channel),
        .I5(bPassThru_420_In_loc_channel_full_n),
        .O(mOutPtr0__0));
  FDRE \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[0]),
        .Q(p_0_0_0_0_0423600_lcssa623_i_fu_74[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[1]),
        .Q(p_0_0_0_0_0423600_lcssa623_i_fu_74[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[2]),
        .Q(p_0_0_0_0_0423600_lcssa623_i_fu_74[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[3]),
        .Q(p_0_0_0_0_0423600_lcssa623_i_fu_74[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[4]),
        .Q(p_0_0_0_0_0423600_lcssa623_i_fu_74[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[5]),
        .Q(p_0_0_0_0_0423600_lcssa623_i_fu_74[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[6]),
        .Q(p_0_0_0_0_0423600_lcssa623_i_fu_74[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[7]),
        .Q(p_0_0_0_0_0423600_lcssa623_i_fu_74[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0602_lcssa626_i_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[8]),
        .Q(p_0_1_0_0_0602_lcssa626_i_fu_78[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0602_lcssa626_i_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[9]),
        .Q(p_0_1_0_0_0602_lcssa626_i_fu_78[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0602_lcssa626_i_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[10]),
        .Q(p_0_1_0_0_0602_lcssa626_i_fu_78[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0602_lcssa626_i_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[11]),
        .Q(p_0_1_0_0_0602_lcssa626_i_fu_78[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0602_lcssa626_i_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[12]),
        .Q(p_0_1_0_0_0602_lcssa626_i_fu_78[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0602_lcssa626_i_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[13]),
        .Q(p_0_1_0_0_0602_lcssa626_i_fu_78[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0602_lcssa626_i_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[14]),
        .Q(p_0_1_0_0_0602_lcssa626_i_fu_78[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0602_lcssa626_i_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[15]),
        .Q(p_0_1_0_0_0602_lcssa626_i_fu_78[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0604_lcssa629_i_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[16]),
        .Q(p_0_2_0_0_0604_lcssa629_i_fu_82[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0604_lcssa629_i_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[17]),
        .Q(p_0_2_0_0_0604_lcssa629_i_fu_82[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0604_lcssa629_i_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[18]),
        .Q(p_0_2_0_0_0604_lcssa629_i_fu_82[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0604_lcssa629_i_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[19]),
        .Q(p_0_2_0_0_0604_lcssa629_i_fu_82[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0604_lcssa629_i_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[20]),
        .Q(p_0_2_0_0_0604_lcssa629_i_fu_82[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0604_lcssa629_i_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[21]),
        .Q(p_0_2_0_0_0604_lcssa629_i_fu_82[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0604_lcssa629_i_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[22]),
        .Q(p_0_2_0_0_0604_lcssa629_i_fu_82[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0604_lcssa629_i_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_stream_in_read),
        .D(out[23]),
        .Q(p_0_2_0_0_0604_lcssa629_i_fu_82[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rev_reg_349[0]_i_2 
       (.I0(y_fu_94_reg__0[12]),
        .O(\rev_reg_349[0]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rev_reg_349[0]_i_3 
       (.I0(y_fu_94_reg__0[11]),
        .O(\rev_reg_349[0]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rev_reg_349[0]_i_4 
       (.I0(y_fu_94_reg__0[10]),
        .O(\rev_reg_349[0]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rev_reg_349[0]_i_5 
       (.I0(y_fu_94_reg__0[9]),
        .O(\rev_reg_349[0]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rev_reg_349[0]_i_6 
       (.I0(y_fu_94_reg__0[8]),
        .O(\rev_reg_349[0]_i_6_n_5 ));
  FDRE \rev_reg_349_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0),
        .D(rev_fu_257_p2),
        .Q(rev_reg_349),
        .R(1'b0));
  CARRY8 \rev_reg_349_reg[0]_i_1 
       (.CI(\empty_76_reg_334_reg[0]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rev_reg_349_reg[0]_i_1_CO_UNCONNECTED [7:5],rev_fu_257_p2,\rev_reg_349_reg[0]_i_1_n_9 ,\rev_reg_349_reg[0]_i_1_n_10 ,\rev_reg_349_reg[0]_i_1_n_11 ,\rev_reg_349_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,y_fu_94_reg__0[12:8]}),
        .O(\NLW_rev_reg_349_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\rev_reg_349[0]_i_2_n_5 ,\rev_reg_349[0]_i_3_n_5 ,\rev_reg_349[0]_i_4_n_5 ,\rev_reg_349[0]_i_5_n_5 ,\rev_reg_349[0]_i_6_n_5 }));
  FDRE \select_ln951_reg_311_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(p_0_in),
        .Q(\select_ln951_reg_311_reg_n_5_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_94[0]_i_1 
       (.I0(y_fu_94_reg),
        .O(\y_fu_94[0]_i_1_n_5 ));
  FDRE \y_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0),
        .D(\y_fu_94[0]_i_1_n_5 ),
        .Q(y_fu_94_reg),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE \y_fu_94_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0),
        .D(add_ln953_1_fu_211_p2[10]),
        .Q(y_fu_94_reg__0[10]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE \y_fu_94_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0),
        .D(add_ln953_1_fu_211_p2[11]),
        .Q(y_fu_94_reg__0[11]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE \y_fu_94_reg[12] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0),
        .D(add_ln953_1_fu_211_p2[12]),
        .Q(y_fu_94_reg__0[12]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_fu_94_reg[12]_i_1 
       (.CI(\y_fu_94_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_y_fu_94_reg[12]_i_1_CO_UNCONNECTED [7:3],\y_fu_94_reg[12]_i_1_n_10 ,\y_fu_94_reg[12]_i_1_n_11 ,\y_fu_94_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_fu_94_reg[12]_i_1_O_UNCONNECTED [7:4],add_ln953_1_fu_211_p2[12:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,y_fu_94_reg__0[12:9]}));
  FDRE \y_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0),
        .D(add_ln953_1_fu_211_p2[1]),
        .Q(y_fu_94_reg__0[1]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE \y_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0),
        .D(add_ln953_1_fu_211_p2[2]),
        .Q(y_fu_94_reg__0[2]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE \y_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0),
        .D(add_ln953_1_fu_211_p2[3]),
        .Q(y_fu_94_reg__0[3]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE \y_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0),
        .D(add_ln953_1_fu_211_p2[4]),
        .Q(y_fu_94_reg__0[4]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE \y_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0),
        .D(add_ln953_1_fu_211_p2[5]),
        .Q(y_fu_94_reg__0[5]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE \y_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0),
        .D(add_ln953_1_fu_211_p2[6]),
        .Q(y_fu_94_reg__0[6]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE \y_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0),
        .D(add_ln953_1_fu_211_p2[7]),
        .Q(y_fu_94_reg__0[7]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE \y_fu_94_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0),
        .D(add_ln953_1_fu_211_p2[8]),
        .Q(y_fu_94_reg__0[8]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_fu_94_reg[8]_i_1 
       (.CI(y_fu_94_reg),
        .CI_TOP(1'b0),
        .CO({\y_fu_94_reg[8]_i_1_n_5 ,\y_fu_94_reg[8]_i_1_n_6 ,\y_fu_94_reg[8]_i_1_n_7 ,\y_fu_94_reg[8]_i_1_n_8 ,\y_fu_94_reg[8]_i_1_n_9 ,\y_fu_94_reg[8]_i_1_n_10 ,\y_fu_94_reg[8]_i_1_n_11 ,\y_fu_94_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln953_1_fu_211_p2[8:1]),
        .S(y_fu_94_reg__0[8:1]));
  FDRE \y_fu_94_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0),
        .D(add_ln953_1_fu_211_p2[9]),
        .Q(y_fu_94_reg__0[9]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE \zext_ln951_reg_316_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln951_reg_316_reg[11]_0 [0]),
        .Q(zext_ln951_reg_316[0]),
        .R(1'b0));
  FDRE \zext_ln951_reg_316_reg[10] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln951_reg_316_reg[11]_0 [10]),
        .Q(zext_ln951_reg_316[10]),
        .R(1'b0));
  FDRE \zext_ln951_reg_316_reg[11] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln951_reg_316_reg[11]_0 [11]),
        .Q(zext_ln951_reg_316[11]),
        .R(1'b0));
  FDRE \zext_ln951_reg_316_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln951_reg_316_reg[11]_0 [1]),
        .Q(zext_ln951_reg_316[1]),
        .R(1'b0));
  FDRE \zext_ln951_reg_316_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln951_reg_316_reg[11]_0 [2]),
        .Q(zext_ln951_reg_316[2]),
        .R(1'b0));
  FDRE \zext_ln951_reg_316_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln951_reg_316_reg[11]_0 [3]),
        .Q(zext_ln951_reg_316[3]),
        .R(1'b0));
  FDRE \zext_ln951_reg_316_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln951_reg_316_reg[11]_0 [4]),
        .Q(zext_ln951_reg_316[4]),
        .R(1'b0));
  FDRE \zext_ln951_reg_316_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln951_reg_316_reg[11]_0 [5]),
        .Q(zext_ln951_reg_316[5]),
        .R(1'b0));
  FDRE \zext_ln951_reg_316_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln951_reg_316_reg[11]_0 [6]),
        .Q(zext_ln951_reg_316[6]),
        .R(1'b0));
  FDRE \zext_ln951_reg_316_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln951_reg_316_reg[11]_0 [7]),
        .Q(zext_ln951_reg_316[7]),
        .R(1'b0));
  FDRE \zext_ln951_reg_316_reg[8] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln951_reg_316_reg[11]_0 [8]),
        .Q(zext_ln951_reg_316[8]),
        .R(1'b0));
  FDRE \zext_ln951_reg_316_reg[9] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln951_reg_316_reg[11]_0 [9]),
        .Q(zext_ln951_reg_316[9]),
        .R(1'b0));
endmodule

module bd_85a6_csc_0_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2
   (ap_enable_reg_pp0_iter3,
    \icmp_ln955_reg_459_pp0_iter1_reg_reg[0]_0 ,
    \ap_CS_fsm_reg[2] ,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1,
    WEA,
    D,
    in,
    E,
    push,
    mOutPtr17_out,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0,
    \ap_CS_fsm_reg[1] ,
    \out_x_1_reg_454_reg[11]_0 ,
    \linebuf_c_1_addr_reg_480_reg[11]_0 ,
    ap_rst_n_inv,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
    ap_clk,
    ap_rst_n,
    Q,
    cmp33_i_reg_339,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    stream_in_empty_n,
    rev_reg_349,
    stream_in_vresampled_full_n,
    bPassThru_420_In_loc_channel_dout,
    \out_x_fu_90[11]_i_3 ,
    DINADIN,
    empty_76_reg_334,
    \SRL_SIG_reg[15][23]_srl16 ,
    stream_in_vresampled_empty_n,
    v_hcresampler_core_2_U0_stream_in_vresampled_read,
    empty_reg_329,
    \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0 ,
    \select_ln1024_reg_491_reg[7]_0 );
  output ap_enable_reg_pp0_iter3;
  output \icmp_ln955_reg_459_pp0_iter1_reg_reg[0]_0 ;
  output \ap_CS_fsm_reg[2] ;
  output grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1;
  output [0:0]WEA;
  output [1:0]D;
  output [15:0]in;
  output [0:0]E;
  output push;
  output mOutPtr17_out;
  output grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0;
  output grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0;
  output grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0;
  output \ap_CS_fsm_reg[1] ;
  output [11:0]\out_x_1_reg_454_reg[11]_0 ;
  output [11:0]\linebuf_c_1_addr_reg_480_reg[11]_0 ;
  input ap_rst_n_inv;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg;
  input ap_clk;
  input ap_rst_n;
  input [2:0]Q;
  input cmp33_i_reg_339;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[2]_0 ;
  input stream_in_empty_n;
  input rev_reg_349;
  input stream_in_vresampled_full_n;
  input bPassThru_420_In_loc_channel_dout;
  input [11:0]\out_x_fu_90[11]_i_3 ;
  input [7:0]DINADIN;
  input empty_76_reg_334;
  input [7:0]\SRL_SIG_reg[15][23]_srl16 ;
  input stream_in_vresampled_empty_n;
  input v_hcresampler_core_2_U0_stream_in_vresampled_read;
  input empty_reg_329;
  input [7:0]\ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0 ;
  input [7:0]\select_ln1024_reg_491_reg[7]_0 ;

  wire [1:0]D;
  wire [7:0]DINADIN;
  wire [0:0]E;
  wire [2:0]Q;
  wire \SRL_SIG_reg[15][10]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][11]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][12]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][13]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][13]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][14]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][15]_srl16_i_2_n_5 ;
  wire [7:0]\SRL_SIG_reg[15][23]_srl16 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][9]_srl16_i_2_n_5 ;
  wire [0:0]WEA;
  wire [11:0]add_ln955_fu_235_p2;
  wire add_ln955_fu_235_p2_carry__0_n_11;
  wire add_ln955_fu_235_p2_carry__0_n_12;
  wire add_ln955_fu_235_p2_carry_n_10;
  wire add_ln955_fu_235_p2_carry_n_11;
  wire add_ln955_fu_235_p2_carry_n_12;
  wire add_ln955_fu_235_p2_carry_n_5;
  wire add_ln955_fu_235_p2_carry_n_6;
  wire add_ln955_fu_235_p2_carry_n_7;
  wire add_ln955_fu_235_p2_carry_n_8;
  wire add_ln955_fu_235_p2_carry_n_9;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage0_01001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_5;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire [7:0]ap_phi_reg_pp0_iter3_empty_reg_212;
  wire [7:0]\ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:0]ap_sig_allocacmp_out_x_1;
  wire bPassThru_420_In_loc_channel_dout;
  wire cmp33_i_reg_339;
  wire empty_76_reg_334;
  wire empty_reg_329;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_ready;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0;
  wire icmp_ln955_fu_229_p2;
  wire \icmp_ln955_reg_459_pp0_iter1_reg_reg[0]_0 ;
  wire \icmp_ln955_reg_459_reg_n_5_[0] ;
  wire [15:0]in;
  wire linebuf_c_1_addr_reg_4800;
  wire [11:0]\linebuf_c_1_addr_reg_480_reg[11]_0 ;
  wire mOutPtr17_out;
  wire [11:0]\out_x_1_reg_454_reg[11]_0 ;
  wire out_x_fu_90;
  wire [11:0]\out_x_fu_90[11]_i_3 ;
  wire \out_x_fu_90_reg_n_5_[0] ;
  wire \out_x_fu_90_reg_n_5_[10] ;
  wire \out_x_fu_90_reg_n_5_[11] ;
  wire \out_x_fu_90_reg_n_5_[1] ;
  wire \out_x_fu_90_reg_n_5_[2] ;
  wire \out_x_fu_90_reg_n_5_[3] ;
  wire \out_x_fu_90_reg_n_5_[4] ;
  wire \out_x_fu_90_reg_n_5_[5] ;
  wire \out_x_fu_90_reg_n_5_[6] ;
  wire \out_x_fu_90_reg_n_5_[7] ;
  wire \out_x_fu_90_reg_n_5_[8] ;
  wire \out_x_fu_90_reg_n_5_[9] ;
  wire push;
  wire rev_reg_349;
  wire [7:0]select_ln1024_reg_491;
  wire select_ln1024_reg_4910;
  wire [7:0]\select_ln1024_reg_491_reg[7]_0 ;
  wire stream_in_empty_n;
  wire stream_in_vresampled_din1__0;
  wire stream_in_vresampled_empty_n;
  wire stream_in_vresampled_full_n;
  wire v_hcresampler_core_2_U0_stream_in_vresampled_read;
  wire [7:2]NLW_add_ln955_fu_235_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_add_ln955_fu_235_p2_carry__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h20000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__0 
       (.I0(stream_in_vresampled_full_n),
        .I1(ap_block_pp0_stage0_01001),
        .I2(rev_reg_349),
        .I3(Q[2]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_9),
        .O(push));
  LUT6 #(
    .INIT(64'h66F0FFF066F000F0)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__0 
       (.I0(select_ln1024_reg_491[3]),
        .I1(\SRL_SIG_reg[15][10]_srl16_i_2_n_5 ),
        .I2(DINADIN[2]),
        .I3(stream_in_vresampled_din1__0),
        .I4(empty_76_reg_334),
        .I5(select_ln1024_reg_491[2]),
        .O(in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG_reg[15][10]_srl16_i_2 
       (.I0(ap_phi_reg_pp0_iter3_empty_reg_212[3]),
        .I1(\SRL_SIG_reg[15][10]_srl16_i_3_n_5 ),
        .O(\SRL_SIG_reg[15][10]_srl16_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFEEE8EEE80000)) 
    \SRL_SIG_reg[15][10]_srl16_i_3 
       (.I0(select_ln1024_reg_491[1]),
        .I1(ap_phi_reg_pp0_iter3_empty_reg_212[1]),
        .I2(select_ln1024_reg_491[0]),
        .I3(ap_phi_reg_pp0_iter3_empty_reg_212[0]),
        .I4(ap_phi_reg_pp0_iter3_empty_reg_212[2]),
        .I5(select_ln1024_reg_491[2]),
        .O(\SRL_SIG_reg[15][10]_srl16_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h66F0FFF066F000F0)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__0 
       (.I0(select_ln1024_reg_491[4]),
        .I1(\SRL_SIG_reg[15][11]_srl16_i_2_n_5 ),
        .I2(DINADIN[3]),
        .I3(stream_in_vresampled_din1__0),
        .I4(empty_76_reg_334),
        .I5(select_ln1024_reg_491[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \SRL_SIG_reg[15][11]_srl16_i_2 
       (.I0(ap_phi_reg_pp0_iter3_empty_reg_212[4]),
        .I1(select_ln1024_reg_491[3]),
        .I2(ap_phi_reg_pp0_iter3_empty_reg_212[3]),
        .I3(\SRL_SIG_reg[15][10]_srl16_i_3_n_5 ),
        .O(\SRL_SIG_reg[15][11]_srl16_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h66F0FFF066F000F0)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__0 
       (.I0(select_ln1024_reg_491[5]),
        .I1(\SRL_SIG_reg[15][12]_srl16_i_2_n_5 ),
        .I2(DINADIN[4]),
        .I3(stream_in_vresampled_din1__0),
        .I4(empty_76_reg_334),
        .I5(select_ln1024_reg_491[4]),
        .O(in[4]));
  LUT6 #(
    .INIT(64'h5656566A566A6A6A)) 
    \SRL_SIG_reg[15][12]_srl16_i_2 
       (.I0(ap_phi_reg_pp0_iter3_empty_reg_212[5]),
        .I1(select_ln1024_reg_491[4]),
        .I2(ap_phi_reg_pp0_iter3_empty_reg_212[4]),
        .I3(\SRL_SIG_reg[15][10]_srl16_i_3_n_5 ),
        .I4(ap_phi_reg_pp0_iter3_empty_reg_212[3]),
        .I5(select_ln1024_reg_491[3]),
        .O(\SRL_SIG_reg[15][12]_srl16_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h66F0FFF066F000F0)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__0 
       (.I0(select_ln1024_reg_491[6]),
        .I1(\SRL_SIG_reg[15][13]_srl16_i_2_n_5 ),
        .I2(DINADIN[5]),
        .I3(stream_in_vresampled_din1__0),
        .I4(empty_76_reg_334),
        .I5(select_ln1024_reg_491[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \SRL_SIG_reg[15][13]_srl16_i_2 
       (.I0(ap_phi_reg_pp0_iter3_empty_reg_212[6]),
        .I1(select_ln1024_reg_491[5]),
        .I2(ap_phi_reg_pp0_iter3_empty_reg_212[5]),
        .I3(\SRL_SIG_reg[15][13]_srl16_i_3_n_5 ),
        .O(\SRL_SIG_reg[15][13]_srl16_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \SRL_SIG_reg[15][13]_srl16_i_3 
       (.I0(select_ln1024_reg_491[3]),
        .I1(ap_phi_reg_pp0_iter3_empty_reg_212[3]),
        .I2(\SRL_SIG_reg[15][10]_srl16_i_3_n_5 ),
        .I3(ap_phi_reg_pp0_iter3_empty_reg_212[4]),
        .I4(select_ln1024_reg_491[4]),
        .O(\SRL_SIG_reg[15][13]_srl16_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h66F0FFF066F000F0)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__0 
       (.I0(select_ln1024_reg_491[7]),
        .I1(\SRL_SIG_reg[15][14]_srl16_i_2_n_5 ),
        .I2(DINADIN[6]),
        .I3(stream_in_vresampled_din1__0),
        .I4(empty_76_reg_334),
        .I5(select_ln1024_reg_491[6]),
        .O(in[6]));
  LUT6 #(
    .INIT(64'h5656566A566A6A6A)) 
    \SRL_SIG_reg[15][14]_srl16_i_2 
       (.I0(ap_phi_reg_pp0_iter3_empty_reg_212[7]),
        .I1(select_ln1024_reg_491[6]),
        .I2(ap_phi_reg_pp0_iter3_empty_reg_212[6]),
        .I3(\SRL_SIG_reg[15][13]_srl16_i_3_n_5 ),
        .I4(ap_phi_reg_pp0_iter3_empty_reg_212[5]),
        .I5(select_ln1024_reg_491[5]),
        .O(\SRL_SIG_reg[15][14]_srl16_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hEEF0FFF088F000F0)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__0 
       (.I0(ap_phi_reg_pp0_iter3_empty_reg_212[7]),
        .I1(\SRL_SIG_reg[15][15]_srl16_i_2_n_5 ),
        .I2(DINADIN[7]),
        .I3(stream_in_vresampled_din1__0),
        .I4(empty_76_reg_334),
        .I5(select_ln1024_reg_491[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \SRL_SIG_reg[15][15]_srl16_i_2 
       (.I0(select_ln1024_reg_491[5]),
        .I1(ap_phi_reg_pp0_iter3_empty_reg_212[5]),
        .I2(\SRL_SIG_reg[15][13]_srl16_i_3_n_5 ),
        .I3(ap_phi_reg_pp0_iter3_empty_reg_212[6]),
        .I4(select_ln1024_reg_491[6]),
        .O(\SRL_SIG_reg[15][15]_srl16_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(rev_reg_349),
        .I3(bPassThru_420_In_loc_channel_dout),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(rev_reg_349),
        .I3(bPassThru_420_In_loc_channel_dout),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(rev_reg_349),
        .I3(bPassThru_420_In_loc_channel_dout),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(rev_reg_349),
        .I3(bPassThru_420_In_loc_channel_dout),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [4]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(rev_reg_349),
        .I3(bPassThru_420_In_loc_channel_dout),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [5]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(rev_reg_349),
        .I3(bPassThru_420_In_loc_channel_dout),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(rev_reg_349),
        .I3(bPassThru_420_In_loc_channel_dout),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [7]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(rev_reg_349),
        .I3(bPassThru_420_In_loc_channel_dout),
        .O(in[15]));
  LUT6 #(
    .INIT(64'hFACAFA0A3A0A3ACA)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__0 
       (.I0(DINADIN[0]),
        .I1(empty_76_reg_334),
        .I2(stream_in_vresampled_din1__0),
        .I3(select_ln1024_reg_491[0]),
        .I4(ap_phi_reg_pp0_iter3_empty_reg_212[0]),
        .I5(\SRL_SIG_reg[15][8]_srl16_i_3_n_5 ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \SRL_SIG_reg[15][8]_srl16_i_2 
       (.I0(bPassThru_420_In_loc_channel_dout),
        .I1(rev_reg_349),
        .I2(ap_enable_reg_pp0_iter3),
        .O(stream_in_vresampled_din1__0));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG_reg[15][8]_srl16_i_3 
       (.I0(select_ln1024_reg_491[1]),
        .I1(ap_phi_reg_pp0_iter3_empty_reg_212[1]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h66F0FFF066F000F0)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__0 
       (.I0(select_ln1024_reg_491[2]),
        .I1(\SRL_SIG_reg[15][9]_srl16_i_2_n_5 ),
        .I2(DINADIN[1]),
        .I3(stream_in_vresampled_din1__0),
        .I4(empty_76_reg_334),
        .I5(select_ln1024_reg_491[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT5 #(
    .INIT(32'h5656566A)) 
    \SRL_SIG_reg[15][9]_srl16_i_2 
       (.I0(ap_phi_reg_pp0_iter3_empty_reg_212[2]),
        .I1(select_ln1024_reg_491[1]),
        .I2(ap_phi_reg_pp0_iter3_empty_reg_212[1]),
        .I3(select_ln1024_reg_491[0]),
        .I4(ap_phi_reg_pp0_iter3_empty_reg_212[0]),
        .O(\SRL_SIG_reg[15][9]_srl16_i_2_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln955_fu_235_p2_carry
       (.CI(ap_sig_allocacmp_out_x_1[0]),
        .CI_TOP(1'b0),
        .CO({add_ln955_fu_235_p2_carry_n_5,add_ln955_fu_235_p2_carry_n_6,add_ln955_fu_235_p2_carry_n_7,add_ln955_fu_235_p2_carry_n_8,add_ln955_fu_235_p2_carry_n_9,add_ln955_fu_235_p2_carry_n_10,add_ln955_fu_235_p2_carry_n_11,add_ln955_fu_235_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln955_fu_235_p2[8:1]),
        .S({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln955_fu_235_p2_carry__0
       (.CI(add_ln955_fu_235_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln955_fu_235_p2_carry__0_CO_UNCONNECTED[7:2],add_ln955_fu_235_p2_carry__0_n_11,add_ln955_fu_235_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln955_fu_235_p2_carry__0_O_UNCONNECTED[7:3],add_ln955_fu_235_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34}));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_block_pp0_stage0_01001),
        .O(ap_block_pp0_stage0_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h880A8800)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln955_reg_459_reg_n_5_[0] ),
        .I3(ap_block_pp0_stage0_01001),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter2_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_reg_212_reg[0] 
       (.C(ap_clk),
        .CE(WEA),
        .D(\ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0 [0]),
        .Q(ap_phi_reg_pp0_iter3_empty_reg_212[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_reg_212_reg[1] 
       (.C(ap_clk),
        .CE(WEA),
        .D(\ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0 [1]),
        .Q(ap_phi_reg_pp0_iter3_empty_reg_212[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_reg_212_reg[2] 
       (.C(ap_clk),
        .CE(WEA),
        .D(\ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0 [2]),
        .Q(ap_phi_reg_pp0_iter3_empty_reg_212[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_reg_212_reg[3] 
       (.C(ap_clk),
        .CE(WEA),
        .D(\ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0 [3]),
        .Q(ap_phi_reg_pp0_iter3_empty_reg_212[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_reg_212_reg[4] 
       (.C(ap_clk),
        .CE(WEA),
        .D(\ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0 [4]),
        .Q(ap_phi_reg_pp0_iter3_empty_reg_212[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_reg_212_reg[5] 
       (.C(ap_clk),
        .CE(WEA),
        .D(\ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0 [5]),
        .Q(ap_phi_reg_pp0_iter3_empty_reg_212[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_reg_212_reg[6] 
       (.C(ap_clk),
        .CE(WEA),
        .D(\ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0 [6]),
        .Q(ap_phi_reg_pp0_iter3_empty_reg_212[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7] 
       (.C(ap_clk),
        .CE(WEA),
        .D(\ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0 [7]),
        .Q(ap_phi_reg_pp0_iter3_empty_reg_212[7]),
        .R(1'b0));
  bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_50 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(out_x_fu_90),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_36),
        .\SRL_SIG_reg[15][0]_srl16_i_1__0 (ap_enable_reg_pp0_iter3),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(flow_control_loop_pipe_sequential_init_U_n_9),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bPassThru_420_In_loc_channel_dout(bPassThru_420_In_loc_channel_dout),
        .cmp33_i_reg_339(cmp33_i_reg_339),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_ready(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_ready),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg_reg(add_ln955_fu_235_p2[0]),
        .icmp_ln955_fu_229_p2(icmp_ln955_fu_229_p2),
        .\out_x_1_reg_454_reg[11] ({\out_x_fu_90_reg_n_5_[11] ,\out_x_fu_90_reg_n_5_[10] ,\out_x_fu_90_reg_n_5_[9] ,\out_x_fu_90_reg_n_5_[8] ,\out_x_fu_90_reg_n_5_[7] ,\out_x_fu_90_reg_n_5_[6] ,\out_x_fu_90_reg_n_5_[5] ,\out_x_fu_90_reg_n_5_[4] ,\out_x_fu_90_reg_n_5_[3] ,\out_x_fu_90_reg_n_5_[2] ,\out_x_fu_90_reg_n_5_[1] ,\out_x_fu_90_reg_n_5_[0] }),
        .\out_x_fu_90[11]_i_3_0 (\out_x_fu_90[11]_i_3 ),
        .\out_x_fu_90_reg[11] (ap_sig_allocacmp_out_x_1),
        .\out_x_fu_90_reg[11]_0 ({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34}),
        .ram_reg_bram_0_i_4_0(\icmp_ln955_reg_459_reg_n_5_[0] ),
        .rev_reg_349(rev_reg_349),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_vresampled_full_n(stream_in_vresampled_full_n));
  FDRE \icmp_ln955_reg_459_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln955_reg_459_reg_n_5_[0] ),
        .Q(\icmp_ln955_reg_459_pp0_iter1_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \icmp_ln955_reg_459_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln955_fu_229_p2),
        .Q(\icmp_ln955_reg_459_reg_n_5_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \linebuf_c_1_addr_reg_480[11]_i_1 
       (.I0(\icmp_ln955_reg_459_reg_n_5_[0] ),
        .I1(ap_block_pp0_stage0_01001),
        .O(linebuf_c_1_addr_reg_4800));
  FDRE \linebuf_c_1_addr_reg_480_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_c_1_addr_reg_4800),
        .D(\out_x_1_reg_454_reg[11]_0 [0]),
        .Q(\linebuf_c_1_addr_reg_480_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_480_reg[10] 
       (.C(ap_clk),
        .CE(linebuf_c_1_addr_reg_4800),
        .D(\out_x_1_reg_454_reg[11]_0 [10]),
        .Q(\linebuf_c_1_addr_reg_480_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_480_reg[11] 
       (.C(ap_clk),
        .CE(linebuf_c_1_addr_reg_4800),
        .D(\out_x_1_reg_454_reg[11]_0 [11]),
        .Q(\linebuf_c_1_addr_reg_480_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_480_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_c_1_addr_reg_4800),
        .D(\out_x_1_reg_454_reg[11]_0 [1]),
        .Q(\linebuf_c_1_addr_reg_480_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_480_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_c_1_addr_reg_4800),
        .D(\out_x_1_reg_454_reg[11]_0 [2]),
        .Q(\linebuf_c_1_addr_reg_480_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_480_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_c_1_addr_reg_4800),
        .D(\out_x_1_reg_454_reg[11]_0 [3]),
        .Q(\linebuf_c_1_addr_reg_480_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_480_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_c_1_addr_reg_4800),
        .D(\out_x_1_reg_454_reg[11]_0 [4]),
        .Q(\linebuf_c_1_addr_reg_480_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_480_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_c_1_addr_reg_4800),
        .D(\out_x_1_reg_454_reg[11]_0 [5]),
        .Q(\linebuf_c_1_addr_reg_480_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_480_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_c_1_addr_reg_4800),
        .D(\out_x_1_reg_454_reg[11]_0 [6]),
        .Q(\linebuf_c_1_addr_reg_480_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_480_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_c_1_addr_reg_4800),
        .D(\out_x_1_reg_454_reg[11]_0 [7]),
        .Q(\linebuf_c_1_addr_reg_480_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_480_reg[8] 
       (.C(ap_clk),
        .CE(linebuf_c_1_addr_reg_4800),
        .D(\out_x_1_reg_454_reg[11]_0 [8]),
        .Q(\linebuf_c_1_addr_reg_480_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_480_reg[9] 
       (.C(ap_clk),
        .CE(linebuf_c_1_addr_reg_4800),
        .D(\out_x_1_reg_454_reg[11]_0 [9]),
        .Q(\linebuf_c_1_addr_reg_480_reg[11]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[4]_i_1__0 
       (.I0(push),
        .I1(stream_in_vresampled_empty_n),
        .I2(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mOutPtr[4]_i_3__0 
       (.I0(push),
        .I1(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .I2(stream_in_vresampled_empty_n),
        .O(mOutPtr17_out));
  FDRE \out_x_1_reg_454_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x_1[0]),
        .Q(\out_x_1_reg_454_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \out_x_1_reg_454_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x_1[10]),
        .Q(\out_x_1_reg_454_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \out_x_1_reg_454_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x_1[11]),
        .Q(\out_x_1_reg_454_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \out_x_1_reg_454_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x_1[1]),
        .Q(\out_x_1_reg_454_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \out_x_1_reg_454_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x_1[2]),
        .Q(\out_x_1_reg_454_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \out_x_1_reg_454_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x_1[3]),
        .Q(\out_x_1_reg_454_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \out_x_1_reg_454_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x_1[4]),
        .Q(\out_x_1_reg_454_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \out_x_1_reg_454_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x_1[5]),
        .Q(\out_x_1_reg_454_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \out_x_1_reg_454_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x_1[6]),
        .Q(\out_x_1_reg_454_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \out_x_1_reg_454_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x_1[7]),
        .Q(\out_x_1_reg_454_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \out_x_1_reg_454_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x_1[8]),
        .Q(\out_x_1_reg_454_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \out_x_1_reg_454_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x_1[9]),
        .Q(\out_x_1_reg_454_reg[11]_0 [9]),
        .R(1'b0));
  FDRE \out_x_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(out_x_fu_90),
        .D(add_ln955_fu_235_p2[0]),
        .Q(\out_x_fu_90_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \out_x_fu_90_reg[10] 
       (.C(ap_clk),
        .CE(out_x_fu_90),
        .D(add_ln955_fu_235_p2[10]),
        .Q(\out_x_fu_90_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \out_x_fu_90_reg[11] 
       (.C(ap_clk),
        .CE(out_x_fu_90),
        .D(add_ln955_fu_235_p2[11]),
        .Q(\out_x_fu_90_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \out_x_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(out_x_fu_90),
        .D(add_ln955_fu_235_p2[1]),
        .Q(\out_x_fu_90_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \out_x_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(out_x_fu_90),
        .D(add_ln955_fu_235_p2[2]),
        .Q(\out_x_fu_90_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \out_x_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(out_x_fu_90),
        .D(add_ln955_fu_235_p2[3]),
        .Q(\out_x_fu_90_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \out_x_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(out_x_fu_90),
        .D(add_ln955_fu_235_p2[4]),
        .Q(\out_x_fu_90_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \out_x_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(out_x_fu_90),
        .D(add_ln955_fu_235_p2[5]),
        .Q(\out_x_fu_90_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \out_x_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(out_x_fu_90),
        .D(add_ln955_fu_235_p2[6]),
        .Q(\out_x_fu_90_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \out_x_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(out_x_fu_90),
        .D(add_ln955_fu_235_p2[7]),
        .Q(\out_x_fu_90_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \out_x_fu_90_reg[8] 
       (.C(ap_clk),
        .CE(out_x_fu_90),
        .D(add_ln955_fu_235_p2[8]),
        .Q(\out_x_fu_90_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \out_x_fu_90_reg[9] 
       (.C(ap_clk),
        .CE(out_x_fu_90),
        .D(add_ln955_fu_235_p2[9]),
        .Q(\out_x_fu_90_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \p_0_2_0_0_0604_lcssa629_i_fu_82[7]_i_1 
       (.I0(Q[2]),
        .I1(cmp33_i_reg_339),
        .I2(\icmp_ln955_reg_459_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_block_pp0_stage0_01001),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_reg_bram_0_i_1__3
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_01001),
        .I2(empty_reg_329),
        .I3(cmp33_i_reg_339),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_1__4
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_01001),
        .I2(\icmp_ln955_reg_459_pp0_iter1_reg_reg[0]_0 ),
        .I3(empty_reg_329),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_bram_0_i_1__5
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_01001),
        .I2(\icmp_ln955_reg_459_pp0_iter1_reg_reg[0]_0 ),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_01001),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_3
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_01001),
        .O(WEA));
  LUT2 #(
    .INIT(4'h1)) 
    \select_ln1024_reg_491[7]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(\icmp_ln955_reg_459_pp0_iter1_reg_reg[0]_0 ),
        .O(select_ln1024_reg_4910));
  FDRE \select_ln1024_reg_491_reg[0] 
       (.C(ap_clk),
        .CE(select_ln1024_reg_4910),
        .D(\select_ln1024_reg_491_reg[7]_0 [0]),
        .Q(select_ln1024_reg_491[0]),
        .R(1'b0));
  FDRE \select_ln1024_reg_491_reg[1] 
       (.C(ap_clk),
        .CE(select_ln1024_reg_4910),
        .D(\select_ln1024_reg_491_reg[7]_0 [1]),
        .Q(select_ln1024_reg_491[1]),
        .R(1'b0));
  FDRE \select_ln1024_reg_491_reg[2] 
       (.C(ap_clk),
        .CE(select_ln1024_reg_4910),
        .D(\select_ln1024_reg_491_reg[7]_0 [2]),
        .Q(select_ln1024_reg_491[2]),
        .R(1'b0));
  FDRE \select_ln1024_reg_491_reg[3] 
       (.C(ap_clk),
        .CE(select_ln1024_reg_4910),
        .D(\select_ln1024_reg_491_reg[7]_0 [3]),
        .Q(select_ln1024_reg_491[3]),
        .R(1'b0));
  FDRE \select_ln1024_reg_491_reg[4] 
       (.C(ap_clk),
        .CE(select_ln1024_reg_4910),
        .D(\select_ln1024_reg_491_reg[7]_0 [4]),
        .Q(select_ln1024_reg_491[4]),
        .R(1'b0));
  FDRE \select_ln1024_reg_491_reg[5] 
       (.C(ap_clk),
        .CE(select_ln1024_reg_4910),
        .D(\select_ln1024_reg_491_reg[7]_0 [5]),
        .Q(select_ln1024_reg_491[5]),
        .R(1'b0));
  FDRE \select_ln1024_reg_491_reg[6] 
       (.C(ap_clk),
        .CE(select_ln1024_reg_4910),
        .D(\select_ln1024_reg_491_reg[7]_0 [6]),
        .Q(select_ln1024_reg_491[6]),
        .R(1'b0));
  FDRE \select_ln1024_reg_491_reg[7] 
       (.C(ap_clk),
        .CE(select_ln1024_reg_4910),
        .D(\select_ln1024_reg_491_reg[7]_0 [7]),
        .Q(select_ln1024_reg_491[7]),
        .R(1'b0));
endmodule

module bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W
   (in,
    ap_clk,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0,
    ram_reg_bram_0_0,
    DINADIN,
    bPassThru_420_In_loc_channel_dout,
    rev_reg_349,
    ap_enable_reg_pp0_iter3,
    \SRL_SIG_reg[15][7]_srl16 );
  output [7:0]in;
  input ap_clk;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0;
  input [11:0]ram_reg_bram_0_0;
  input [7:0]DINADIN;
  input bPassThru_420_In_loc_channel_dout;
  input rev_reg_349;
  input ap_enable_reg_pp0_iter3;
  input [7:0]\SRL_SIG_reg[15][7]_srl16 ;

  wire [7:0]DINADIN;
  wire [7:0]\SRL_SIG_reg[15][7]_srl16 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire bPassThru_420_In_loc_channel_dout;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0;
  wire [7:0]in;
  wire [7:0]linebuf_y_1_q0;
  wire [11:0]ram_reg_bram_0_0;
  wire rev_reg_349;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__0 
       (.I0(linebuf_y_1_q0[0]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(rev_reg_349),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\SRL_SIG_reg[15][7]_srl16 [0]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__0 
       (.I0(linebuf_y_1_q0[1]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(rev_reg_349),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\SRL_SIG_reg[15][7]_srl16 [1]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__0 
       (.I0(linebuf_y_1_q0[2]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(rev_reg_349),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\SRL_SIG_reg[15][7]_srl16 [2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__0 
       (.I0(linebuf_y_1_q0[3]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(rev_reg_349),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\SRL_SIG_reg[15][7]_srl16 [3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__0 
       (.I0(linebuf_y_1_q0[4]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(rev_reg_349),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\SRL_SIG_reg[15][7]_srl16 [4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__0 
       (.I0(linebuf_y_1_q0[5]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(rev_reg_349),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\SRL_SIG_reg[15][7]_srl16 [5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__0 
       (.I0(linebuf_y_1_q0[6]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(rev_reg_349),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\SRL_SIG_reg[15][7]_srl16 [6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__0 
       (.I0(linebuf_y_1_q0[7]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(rev_reg_349),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\SRL_SIG_reg[15][7]_srl16 [7]),
        .O(in[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "inst/v_vcresampler_core_1_U0/linebuf_y_1_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],linebuf_y_1_q0}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W
   (DOUTBDOUT,
    ram_reg_bram_0_0,
    ap_clk,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    DINADIN,
    WEA,
    empty_reg_329,
    \select_ln1024_reg_491_reg[7] );
  output [7:0]DOUTBDOUT;
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1;
  input [11:0]ram_reg_bram_0_1;
  input [11:0]ram_reg_bram_0_2;
  input [7:0]DINADIN;
  input [0:0]WEA;
  input empty_reg_329;
  input [7:0]\select_ln1024_reg_491_reg[7] ;

  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]WEA;
  wire ap_clk;
  wire empty_reg_329;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0;
  wire [7:0]ram_reg_bram_0_0;
  wire [11:0]ram_reg_bram_0_1;
  wire [11:0]ram_reg_bram_0_2;
  wire [7:0]\select_ln1024_reg_491_reg[7] ;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "inst/v_vcresampler_core_1_U0/linebuf_c_1_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_2,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0),
        .ENBWREN(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1024_reg_491[0]_i_1 
       (.I0(DOUTBDOUT[0]),
        .I1(empty_reg_329),
        .I2(\select_ln1024_reg_491_reg[7] [0]),
        .O(ram_reg_bram_0_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1024_reg_491[1]_i_1 
       (.I0(DOUTBDOUT[1]),
        .I1(empty_reg_329),
        .I2(\select_ln1024_reg_491_reg[7] [1]),
        .O(ram_reg_bram_0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1024_reg_491[2]_i_1 
       (.I0(DOUTBDOUT[2]),
        .I1(empty_reg_329),
        .I2(\select_ln1024_reg_491_reg[7] [2]),
        .O(ram_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1024_reg_491[3]_i_1 
       (.I0(DOUTBDOUT[3]),
        .I1(empty_reg_329),
        .I2(\select_ln1024_reg_491_reg[7] [3]),
        .O(ram_reg_bram_0_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1024_reg_491[4]_i_1 
       (.I0(DOUTBDOUT[4]),
        .I1(empty_reg_329),
        .I2(\select_ln1024_reg_491_reg[7] [4]),
        .O(ram_reg_bram_0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1024_reg_491[5]_i_1 
       (.I0(DOUTBDOUT[5]),
        .I1(empty_reg_329),
        .I2(\select_ln1024_reg_491_reg[7] [5]),
        .O(ram_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1024_reg_491[6]_i_1 
       (.I0(DOUTBDOUT[6]),
        .I1(empty_reg_329),
        .I2(\select_ln1024_reg_491_reg[7] [6]),
        .O(ram_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1024_reg_491[7]_i_2 
       (.I0(DOUTBDOUT[7]),
        .I1(empty_reg_329),
        .I2(\select_ln1024_reg_491_reg[7] [7]),
        .O(ram_reg_bram_0_0[7]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W" *) 
module bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_48
   (ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ap_clk,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    DINADIN,
    WEA,
    DOUTBDOUT,
    cmp33_i_reg_339,
    cmp105_i_reg_344,
    empty_reg_329,
    \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7] );
  output [7:0]ram_reg_bram_0_0;
  output [7:0]ram_reg_bram_0_1;
  output [7:0]ram_reg_bram_0_2;
  input ap_clk;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1;
  input [11:0]ram_reg_bram_0_3;
  input [11:0]ram_reg_bram_0_4;
  input [7:0]DINADIN;
  input [0:0]WEA;
  input [7:0]DOUTBDOUT;
  input cmp33_i_reg_339;
  input cmp105_i_reg_344;
  input empty_reg_329;
  input \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7] ;

  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]WEA;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7] ;
  wire cmp105_i_reg_344;
  wire cmp33_i_reg_339;
  wire empty_reg_329;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0;
  wire [7:0]ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire [7:0]ram_reg_bram_0_2;
  wire [11:0]ram_reg_bram_0_3;
  wire [11:0]ram_reg_bram_0_4;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00AC00AA)) 
    \ap_phi_reg_pp0_iter3_empty_reg_212[0]_i_1 
       (.I0(ram_reg_bram_0_0[0]),
        .I1(DINADIN[0]),
        .I2(empty_reg_329),
        .I3(\ap_phi_reg_pp0_iter3_empty_reg_212_reg[7] ),
        .I4(cmp33_i_reg_339),
        .O(ram_reg_bram_0_2[0]));
  LUT5 #(
    .INIT(32'h00AC00AA)) 
    \ap_phi_reg_pp0_iter3_empty_reg_212[1]_i_1 
       (.I0(ram_reg_bram_0_0[1]),
        .I1(DINADIN[1]),
        .I2(empty_reg_329),
        .I3(\ap_phi_reg_pp0_iter3_empty_reg_212_reg[7] ),
        .I4(cmp33_i_reg_339),
        .O(ram_reg_bram_0_2[1]));
  LUT5 #(
    .INIT(32'h00AC00AA)) 
    \ap_phi_reg_pp0_iter3_empty_reg_212[2]_i_1 
       (.I0(ram_reg_bram_0_0[2]),
        .I1(DINADIN[2]),
        .I2(empty_reg_329),
        .I3(\ap_phi_reg_pp0_iter3_empty_reg_212_reg[7] ),
        .I4(cmp33_i_reg_339),
        .O(ram_reg_bram_0_2[2]));
  LUT5 #(
    .INIT(32'h00AC00AA)) 
    \ap_phi_reg_pp0_iter3_empty_reg_212[3]_i_1 
       (.I0(ram_reg_bram_0_0[3]),
        .I1(DINADIN[3]),
        .I2(empty_reg_329),
        .I3(\ap_phi_reg_pp0_iter3_empty_reg_212_reg[7] ),
        .I4(cmp33_i_reg_339),
        .O(ram_reg_bram_0_2[3]));
  LUT5 #(
    .INIT(32'h00AC00AA)) 
    \ap_phi_reg_pp0_iter3_empty_reg_212[4]_i_1 
       (.I0(ram_reg_bram_0_0[4]),
        .I1(DINADIN[4]),
        .I2(empty_reg_329),
        .I3(\ap_phi_reg_pp0_iter3_empty_reg_212_reg[7] ),
        .I4(cmp33_i_reg_339),
        .O(ram_reg_bram_0_2[4]));
  LUT5 #(
    .INIT(32'h00AC00AA)) 
    \ap_phi_reg_pp0_iter3_empty_reg_212[5]_i_1 
       (.I0(ram_reg_bram_0_0[5]),
        .I1(DINADIN[5]),
        .I2(empty_reg_329),
        .I3(\ap_phi_reg_pp0_iter3_empty_reg_212_reg[7] ),
        .I4(cmp33_i_reg_339),
        .O(ram_reg_bram_0_2[5]));
  LUT5 #(
    .INIT(32'h00AC00AA)) 
    \ap_phi_reg_pp0_iter3_empty_reg_212[6]_i_1 
       (.I0(ram_reg_bram_0_0[6]),
        .I1(DINADIN[6]),
        .I2(empty_reg_329),
        .I3(\ap_phi_reg_pp0_iter3_empty_reg_212_reg[7] ),
        .I4(cmp33_i_reg_339),
        .O(ram_reg_bram_0_2[6]));
  LUT5 #(
    .INIT(32'h00AC00AA)) 
    \ap_phi_reg_pp0_iter3_empty_reg_212[7]_i_1 
       (.I0(ram_reg_bram_0_0[7]),
        .I1(DINADIN[7]),
        .I2(empty_reg_329),
        .I3(\ap_phi_reg_pp0_iter3_empty_reg_212_reg[7] ),
        .I4(cmp33_i_reg_339),
        .O(ram_reg_bram_0_2[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "inst/v_vcresampler_core_1_U0/linebuf_c_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_0_3,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_4,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:8],ram_reg_bram_0_0}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0),
        .ENBWREN(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hF0F0CCF0AAAACCAA)) 
    ram_reg_bram_0_i_2__1
       (.I0(ram_reg_bram_0_0[7]),
        .I1(DINADIN[7]),
        .I2(DOUTBDOUT[7]),
        .I3(cmp33_i_reg_339),
        .I4(cmp105_i_reg_344),
        .I5(empty_reg_329),
        .O(ram_reg_bram_0_1[7]));
  LUT6 #(
    .INIT(64'hF0F0CCF0AAAACCAA)) 
    ram_reg_bram_0_i_3__1
       (.I0(ram_reg_bram_0_0[6]),
        .I1(DINADIN[6]),
        .I2(DOUTBDOUT[6]),
        .I3(cmp33_i_reg_339),
        .I4(cmp105_i_reg_344),
        .I5(empty_reg_329),
        .O(ram_reg_bram_0_1[6]));
  LUT6 #(
    .INIT(64'hF0F0CCF0AAAACCAA)) 
    ram_reg_bram_0_i_4__1
       (.I0(ram_reg_bram_0_0[5]),
        .I1(DINADIN[5]),
        .I2(DOUTBDOUT[5]),
        .I3(cmp33_i_reg_339),
        .I4(cmp105_i_reg_344),
        .I5(empty_reg_329),
        .O(ram_reg_bram_0_1[5]));
  LUT6 #(
    .INIT(64'hF0F0CCF0AAAACCAA)) 
    ram_reg_bram_0_i_5__1
       (.I0(ram_reg_bram_0_0[4]),
        .I1(DINADIN[4]),
        .I2(DOUTBDOUT[4]),
        .I3(cmp33_i_reg_339),
        .I4(cmp105_i_reg_344),
        .I5(empty_reg_329),
        .O(ram_reg_bram_0_1[4]));
  LUT6 #(
    .INIT(64'hF0F0CCF0AAAACCAA)) 
    ram_reg_bram_0_i_6__0
       (.I0(ram_reg_bram_0_0[3]),
        .I1(DINADIN[3]),
        .I2(DOUTBDOUT[3]),
        .I3(cmp33_i_reg_339),
        .I4(cmp105_i_reg_344),
        .I5(empty_reg_329),
        .O(ram_reg_bram_0_1[3]));
  LUT6 #(
    .INIT(64'hF0F0CCF0AAAACCAA)) 
    ram_reg_bram_0_i_7__0
       (.I0(ram_reg_bram_0_0[2]),
        .I1(DINADIN[2]),
        .I2(DOUTBDOUT[2]),
        .I3(cmp33_i_reg_339),
        .I4(cmp105_i_reg_344),
        .I5(empty_reg_329),
        .O(ram_reg_bram_0_1[2]));
  LUT6 #(
    .INIT(64'hF0F0CCF0AAAACCAA)) 
    ram_reg_bram_0_i_8__0
       (.I0(ram_reg_bram_0_0[1]),
        .I1(DINADIN[1]),
        .I2(DOUTBDOUT[1]),
        .I3(cmp33_i_reg_339),
        .I4(cmp105_i_reg_344),
        .I5(empty_reg_329),
        .O(ram_reg_bram_0_1[1]));
  LUT6 #(
    .INIT(64'hF0F0CCF0AAAACCAA)) 
    ram_reg_bram_0_i_9
       (.I0(ram_reg_bram_0_0[0]),
        .I1(DINADIN[0]),
        .I2(DOUTBDOUT[0]),
        .I3(cmp33_i_reg_339),
        .I4(cmp105_i_reg_344),
        .I5(empty_reg_329),
        .O(ram_reg_bram_0_1[0]));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W" *) 
module bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_49
   (DINADIN,
    ap_clk,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    WEA,
    cmp105_i_reg_344);
  output [7:0]DINADIN;
  input ap_clk;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1;
  input [11:0]ram_reg_bram_0_0;
  input [11:0]ram_reg_bram_0_1;
  input [7:0]ram_reg_bram_0_2;
  input [0:0]WEA;
  input cmp105_i_reg_344;

  wire [7:0]DINADIN;
  wire [0:0]WEA;
  wire ap_clk;
  wire cmp105_i_reg_344;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0;
  wire [7:0]linebuf_y_q1;
  wire [11:0]ram_reg_bram_0_0;
  wire [11:0]ram_reg_bram_0_1;
  wire [7:0]ram_reg_bram_0_2;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "inst/v_vcresampler_core_1_U0/linebuf_y_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_2}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:8],linebuf_y_q1}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0),
        .ENBWREN(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_1
       (.I0(linebuf_y_q1[7]),
        .I1(cmp105_i_reg_344),
        .I2(ram_reg_bram_0_2[7]),
        .O(DINADIN[7]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_2__0
       (.I0(linebuf_y_q1[6]),
        .I1(cmp105_i_reg_344),
        .I2(ram_reg_bram_0_2[6]),
        .O(DINADIN[6]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_3__0
       (.I0(linebuf_y_q1[5]),
        .I1(cmp105_i_reg_344),
        .I2(ram_reg_bram_0_2[5]),
        .O(DINADIN[5]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_4__0
       (.I0(linebuf_y_q1[4]),
        .I1(cmp105_i_reg_344),
        .I2(ram_reg_bram_0_2[4]),
        .O(DINADIN[4]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_5__0
       (.I0(linebuf_y_q1[3]),
        .I1(cmp105_i_reg_344),
        .I2(ram_reg_bram_0_2[3]),
        .O(DINADIN[3]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6
       (.I0(linebuf_y_q1[2]),
        .I1(cmp105_i_reg_344),
        .I2(ram_reg_bram_0_2[2]),
        .O(DINADIN[2]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7
       (.I0(linebuf_y_q1[1]),
        .I1(cmp105_i_reg_344),
        .I2(ram_reg_bram_0_2[1]),
        .O(DINADIN[1]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8
       (.I0(linebuf_y_q1[0]),
        .I1(cmp105_i_reg_344),
        .I2(ram_reg_bram_0_2[0]),
        .O(DINADIN[0]));
endmodule

module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2
   (ap_enable_reg_pp0_iter3,
    E,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0,
    WEA,
    D,
    in,
    push,
    \ap_CS_fsm_reg[1] ,
    \out_x_reg_429_reg[11]_0 ,
    \linebuf_c_2_addr_reg_449_reg[11]_0 ,
    ap_clk,
    ap_rst_n_inv,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
    DI,
    S,
    DOUTBDOUT,
    \empty_reg_455_reg[7]_0 ,
    ap_rst_n,
    Q,
    cmp33_i_reg_307,
    empty_reg_302,
    v_vcresampler_core_U0_HwReg_width_read,
    \ap_CS_fsm_reg[2] ,
    stream_out_hresampled_empty_n,
    rev_reg_317,
    stream_out_vresampled_full_n,
    if_dout,
    \x_fu_96[11]_i_3 ,
    DINADIN,
    \SRL_SIG_reg[15][23]_srl16 );
  output ap_enable_reg_pp0_iter3;
  output [0:0]E;
  output grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1;
  output grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0;
  output [0:0]WEA;
  output [1:0]D;
  output [15:0]in;
  output push;
  output \ap_CS_fsm_reg[1] ;
  output [11:0]\out_x_reg_429_reg[11]_0 ;
  output [11:0]\linebuf_c_2_addr_reg_449_reg[11]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg;
  input [7:0]DI;
  input [7:0]S;
  input [0:0]DOUTBDOUT;
  input [0:0]\empty_reg_455_reg[7]_0 ;
  input ap_rst_n;
  input [2:0]Q;
  input cmp33_i_reg_307;
  input empty_reg_302;
  input v_vcresampler_core_U0_HwReg_width_read;
  input \ap_CS_fsm_reg[2] ;
  input stream_out_hresampled_empty_n;
  input rev_reg_317;
  input stream_out_vresampled_full_n;
  input [0:0]if_dout;
  input [11:0]\x_fu_96[11]_i_3 ;
  input [7:0]DINADIN;
  input [7:0]\SRL_SIG_reg[15][23]_srl16 ;

  wire [1:0]D;
  wire [7:0]DI;
  wire [7:0]DINADIN;
  wire [0:0]DOUTBDOUT;
  wire [0:0]E;
  wire [2:0]Q;
  wire [7:0]S;
  wire [7:0]\SRL_SIG_reg[15][23]_srl16 ;
  wire [0:0]WEA;
  wire add_ln1098_2_fu_341_p2_carry_n_10;
  wire add_ln1098_2_fu_341_p2_carry_n_11;
  wire add_ln1098_2_fu_341_p2_carry_n_12;
  wire add_ln1098_2_fu_341_p2_carry_n_5;
  wire add_ln1098_2_fu_341_p2_carry_n_6;
  wire add_ln1098_2_fu_341_p2_carry_n_7;
  wire add_ln1098_2_fu_341_p2_carry_n_8;
  wire add_ln1098_2_fu_341_p2_carry_n_9;
  wire [11:0]add_ln955_fu_209_p2;
  wire add_ln955_fu_209_p2_carry__0_n_11;
  wire add_ln955_fu_209_p2_carry__0_n_12;
  wire add_ln955_fu_209_p2_carry_n_10;
  wire add_ln955_fu_209_p2_carry_n_11;
  wire add_ln955_fu_209_p2_carry_n_12;
  wire add_ln955_fu_209_p2_carry_n_5;
  wire add_ln955_fu_209_p2_carry_n_6;
  wire add_ln955_fu_209_p2_carry_n_7;
  wire add_ln955_fu_209_p2_carry_n_8;
  wire add_ln955_fu_209_p2_carry_n_9;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_01001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:0]ap_sig_allocacmp_out_x;
  wire cmp33_i_reg_307;
  wire empty_reg_302;
  wire [7:0]empty_reg_455;
  wire empty_reg_455_0;
  wire [0:0]\empty_reg_455_reg[7]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_ready;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0;
  wire icmp_ln955_fu_203_p2;
  wire \icmp_ln955_reg_434_reg_n_5_[0] ;
  wire [0:0]if_dout;
  wire [15:0]in;
  wire linebuf_c_2_addr_reg_4490;
  wire [11:0]\linebuf_c_2_addr_reg_449_reg[11]_0 ;
  wire [11:0]\out_x_reg_429_reg[11]_0 ;
  wire push;
  wire rev_reg_317;
  wire stream_out_hresampled_empty_n;
  wire stream_out_vresampled_full_n;
  wire [7:0]trunc_ln_fu_347_p4;
  wire v_vcresampler_core_U0_HwReg_width_read;
  wire x_fu_96;
  wire [11:0]\x_fu_96[11]_i_3 ;
  wire \x_fu_96_reg_n_5_[0] ;
  wire \x_fu_96_reg_n_5_[10] ;
  wire \x_fu_96_reg_n_5_[11] ;
  wire \x_fu_96_reg_n_5_[1] ;
  wire \x_fu_96_reg_n_5_[2] ;
  wire \x_fu_96_reg_n_5_[3] ;
  wire \x_fu_96_reg_n_5_[4] ;
  wire \x_fu_96_reg_n_5_[5] ;
  wire \x_fu_96_reg_n_5_[6] ;
  wire \x_fu_96_reg_n_5_[7] ;
  wire \x_fu_96_reg_n_5_[8] ;
  wire \x_fu_96_reg_n_5_[9] ;
  wire [1:0]NLW_add_ln1098_2_fu_341_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_add_ln1098_2_fu_341_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln1098_2_fu_341_p2_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_add_ln955_fu_209_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_add_ln955_fu_209_p2_carry__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h20000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__4 
       (.I0(stream_out_vresampled_full_n),
        .I1(ap_block_pp0_stage0_01001),
        .I2(rev_reg_317),
        .I3(Q[2]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_9),
        .O(push));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__3 
       (.I0(empty_reg_455[2]),
        .I1(if_dout),
        .I2(rev_reg_317),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(DINADIN[2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__3 
       (.I0(empty_reg_455[3]),
        .I1(if_dout),
        .I2(rev_reg_317),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(DINADIN[3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__3 
       (.I0(empty_reg_455[4]),
        .I1(if_dout),
        .I2(rev_reg_317),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(DINADIN[4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__3 
       (.I0(empty_reg_455[5]),
        .I1(if_dout),
        .I2(rev_reg_317),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(DINADIN[5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__3 
       (.I0(empty_reg_455[6]),
        .I1(if_dout),
        .I2(rev_reg_317),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(DINADIN[6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__3 
       (.I0(empty_reg_455[7]),
        .I1(if_dout),
        .I2(rev_reg_317),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(DINADIN[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__3 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(rev_reg_317),
        .I3(if_dout),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__3 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(rev_reg_317),
        .I3(if_dout),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__3 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(rev_reg_317),
        .I3(if_dout),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__3 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(rev_reg_317),
        .I3(if_dout),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__3 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [4]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(rev_reg_317),
        .I3(if_dout),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__3 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [5]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(rev_reg_317),
        .I3(if_dout),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__3 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(rev_reg_317),
        .I3(if_dout),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__3 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [7]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(rev_reg_317),
        .I3(if_dout),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__3 
       (.I0(empty_reg_455[0]),
        .I1(if_dout),
        .I2(rev_reg_317),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(DINADIN[0]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__3 
       (.I0(empty_reg_455[1]),
        .I1(if_dout),
        .I2(rev_reg_317),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(DINADIN[1]),
        .O(in[1]));
  CARRY8 add_ln1098_2_fu_341_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1098_2_fu_341_p2_carry_n_5,add_ln1098_2_fu_341_p2_carry_n_6,add_ln1098_2_fu_341_p2_carry_n_7,add_ln1098_2_fu_341_p2_carry_n_8,add_ln1098_2_fu_341_p2_carry_n_9,add_ln1098_2_fu_341_p2_carry_n_10,add_ln1098_2_fu_341_p2_carry_n_11,add_ln1098_2_fu_341_p2_carry_n_12}),
        .DI(DI),
        .O({trunc_ln_fu_347_p4[5:0],NLW_add_ln1098_2_fu_341_p2_carry_O_UNCONNECTED[1:0]}),
        .S(S));
  CARRY8 add_ln1098_2_fu_341_p2_carry__0
       (.CI(add_ln1098_2_fu_341_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1098_2_fu_341_p2_carry__0_CO_UNCONNECTED[7:2],trunc_ln_fu_347_p4[7],NLW_add_ln1098_2_fu_341_p2_carry__0_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DOUTBDOUT}),
        .O({NLW_add_ln1098_2_fu_341_p2_carry__0_O_UNCONNECTED[7:1],trunc_ln_fu_347_p4[6]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\empty_reg_455_reg[7]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln955_fu_209_p2_carry
       (.CI(ap_sig_allocacmp_out_x[0]),
        .CI_TOP(1'b0),
        .CO({add_ln955_fu_209_p2_carry_n_5,add_ln955_fu_209_p2_carry_n_6,add_ln955_fu_209_p2_carry_n_7,add_ln955_fu_209_p2_carry_n_8,add_ln955_fu_209_p2_carry_n_9,add_ln955_fu_209_p2_carry_n_10,add_ln955_fu_209_p2_carry_n_11,add_ln955_fu_209_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln955_fu_209_p2[8:1]),
        .S({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln955_fu_209_p2_carry__0
       (.CI(add_ln955_fu_209_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln955_fu_209_p2_carry__0_CO_UNCONNECTED[7:2],add_ln955_fu_209_p2_carry__0_n_11,add_ln955_fu_209_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln955_fu_209_p2_carry__0_O_UNCONNECTED[7:3],add_ln955_fu_209_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34}));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT5 #(
    .INIT(32'h880A8800)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln955_reg_434_reg_n_5_[0] ),
        .I3(ap_block_pp0_stage0_01001),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_reg_455[7]_i_1 
       (.I0(empty_reg_302),
        .I1(ap_block_pp0_stage0_01001),
        .O(empty_reg_455_0));
  FDRE \empty_reg_455_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln_fu_347_p4[0]),
        .Q(empty_reg_455[0]),
        .R(empty_reg_455_0));
  FDRE \empty_reg_455_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln_fu_347_p4[1]),
        .Q(empty_reg_455[1]),
        .R(empty_reg_455_0));
  FDRE \empty_reg_455_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln_fu_347_p4[2]),
        .Q(empty_reg_455[2]),
        .R(empty_reg_455_0));
  FDRE \empty_reg_455_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln_fu_347_p4[3]),
        .Q(empty_reg_455[3]),
        .R(empty_reg_455_0));
  FDRE \empty_reg_455_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln_fu_347_p4[4]),
        .Q(empty_reg_455[4]),
        .R(empty_reg_455_0));
  FDRE \empty_reg_455_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln_fu_347_p4[5]),
        .Q(empty_reg_455[5]),
        .R(empty_reg_455_0));
  FDRE \empty_reg_455_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln_fu_347_p4[6]),
        .Q(empty_reg_455[6]),
        .R(empty_reg_455_0));
  FDRE \empty_reg_455_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln_fu_347_p4[7]),
        .Q(empty_reg_455[7]),
        .R(empty_reg_455_0));
  bd_85a6_csc_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(x_fu_96),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_36),
        .\SRL_SIG_reg[15][0]_srl16_i_1__4 (ap_enable_reg_pp0_iter3),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(flow_control_loop_pipe_sequential_init_U_n_9),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp33_i_reg_307(cmp33_i_reg_307),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_ready(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_ready),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg_reg(add_ln955_fu_209_p2[0]),
        .icmp_ln955_fu_203_p2(icmp_ln955_fu_203_p2),
        .if_dout(if_dout),
        .\out_x_reg_429_reg[11] ({\x_fu_96_reg_n_5_[11] ,\x_fu_96_reg_n_5_[10] ,\x_fu_96_reg_n_5_[9] ,\x_fu_96_reg_n_5_[8] ,\x_fu_96_reg_n_5_[7] ,\x_fu_96_reg_n_5_[6] ,\x_fu_96_reg_n_5_[5] ,\x_fu_96_reg_n_5_[4] ,\x_fu_96_reg_n_5_[3] ,\x_fu_96_reg_n_5_[2] ,\x_fu_96_reg_n_5_[1] ,\x_fu_96_reg_n_5_[0] }),
        .ram_reg_bram_0_i_2__3_0(\icmp_ln955_reg_434_reg_n_5_[0] ),
        .rev_reg_317(rev_reg_317),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n),
        .stream_out_vresampled_full_n(stream_out_vresampled_full_n),
        .v_vcresampler_core_U0_HwReg_width_read(v_vcresampler_core_U0_HwReg_width_read),
        .\x_fu_96[11]_i_3_0 (\x_fu_96[11]_i_3 ),
        .\x_fu_96_reg[11] (ap_sig_allocacmp_out_x),
        .\x_fu_96_reg[11]_0 ({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34}));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln955_reg_434[0]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln955_reg_434_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln955_fu_203_p2),
        .Q(\icmp_ln955_reg_434_reg_n_5_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \linebuf_c_2_addr_reg_449[11]_i_1 
       (.I0(\icmp_ln955_reg_434_reg_n_5_[0] ),
        .I1(ap_block_pp0_stage0_01001),
        .O(linebuf_c_2_addr_reg_4490));
  FDRE \linebuf_c_2_addr_reg_449_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_c_2_addr_reg_4490),
        .D(\out_x_reg_429_reg[11]_0 [0]),
        .Q(\linebuf_c_2_addr_reg_449_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \linebuf_c_2_addr_reg_449_reg[10] 
       (.C(ap_clk),
        .CE(linebuf_c_2_addr_reg_4490),
        .D(\out_x_reg_429_reg[11]_0 [10]),
        .Q(\linebuf_c_2_addr_reg_449_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \linebuf_c_2_addr_reg_449_reg[11] 
       (.C(ap_clk),
        .CE(linebuf_c_2_addr_reg_4490),
        .D(\out_x_reg_429_reg[11]_0 [11]),
        .Q(\linebuf_c_2_addr_reg_449_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \linebuf_c_2_addr_reg_449_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_c_2_addr_reg_4490),
        .D(\out_x_reg_429_reg[11]_0 [1]),
        .Q(\linebuf_c_2_addr_reg_449_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \linebuf_c_2_addr_reg_449_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_c_2_addr_reg_4490),
        .D(\out_x_reg_429_reg[11]_0 [2]),
        .Q(\linebuf_c_2_addr_reg_449_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \linebuf_c_2_addr_reg_449_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_c_2_addr_reg_4490),
        .D(\out_x_reg_429_reg[11]_0 [3]),
        .Q(\linebuf_c_2_addr_reg_449_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \linebuf_c_2_addr_reg_449_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_c_2_addr_reg_4490),
        .D(\out_x_reg_429_reg[11]_0 [4]),
        .Q(\linebuf_c_2_addr_reg_449_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \linebuf_c_2_addr_reg_449_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_c_2_addr_reg_4490),
        .D(\out_x_reg_429_reg[11]_0 [5]),
        .Q(\linebuf_c_2_addr_reg_449_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \linebuf_c_2_addr_reg_449_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_c_2_addr_reg_4490),
        .D(\out_x_reg_429_reg[11]_0 [6]),
        .Q(\linebuf_c_2_addr_reg_449_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \linebuf_c_2_addr_reg_449_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_c_2_addr_reg_4490),
        .D(\out_x_reg_429_reg[11]_0 [7]),
        .Q(\linebuf_c_2_addr_reg_449_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \linebuf_c_2_addr_reg_449_reg[8] 
       (.C(ap_clk),
        .CE(linebuf_c_2_addr_reg_4490),
        .D(\out_x_reg_429_reg[11]_0 [8]),
        .Q(\linebuf_c_2_addr_reg_449_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \linebuf_c_2_addr_reg_449_reg[9] 
       (.C(ap_clk),
        .CE(linebuf_c_2_addr_reg_4490),
        .D(\out_x_reg_429_reg[11]_0 [9]),
        .Q(\linebuf_c_2_addr_reg_449_reg[11]_0 [9]),
        .R(1'b0));
  FDRE \out_x_reg_429_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[0]),
        .Q(\out_x_reg_429_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \out_x_reg_429_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[10]),
        .Q(\out_x_reg_429_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \out_x_reg_429_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[11]),
        .Q(\out_x_reg_429_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \out_x_reg_429_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[1]),
        .Q(\out_x_reg_429_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \out_x_reg_429_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[2]),
        .Q(\out_x_reg_429_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \out_x_reg_429_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[3]),
        .Q(\out_x_reg_429_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \out_x_reg_429_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[4]),
        .Q(\out_x_reg_429_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \out_x_reg_429_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[5]),
        .Q(\out_x_reg_429_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \out_x_reg_429_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[6]),
        .Q(\out_x_reg_429_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \out_x_reg_429_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[7]),
        .Q(\out_x_reg_429_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \out_x_reg_429_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[8]),
        .Q(\out_x_reg_429_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \out_x_reg_429_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[9]),
        .Q(\out_x_reg_429_reg[11]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \p_0_2_0_0_0604_lcssa629_i_fu_76[7]_i_1 
       (.I0(Q[2]),
        .I1(cmp33_i_reg_307),
        .I2(\icmp_ln955_reg_434_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_block_pp0_stage0_01001),
        .O(E));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_bram_0_i_1__0
       (.I0(cmp33_i_reg_307),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_block_pp0_stage0_01001),
        .O(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_1__1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_01001),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2__2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_01001),
        .O(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1));
  FDRE \x_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_96),
        .D(add_ln955_fu_209_p2[0]),
        .Q(\x_fu_96_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \x_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_96),
        .D(add_ln955_fu_209_p2[10]),
        .Q(\x_fu_96_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \x_fu_96_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_96),
        .D(add_ln955_fu_209_p2[11]),
        .Q(\x_fu_96_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \x_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_96),
        .D(add_ln955_fu_209_p2[1]),
        .Q(\x_fu_96_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \x_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_96),
        .D(add_ln955_fu_209_p2[2]),
        .Q(\x_fu_96_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \x_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_96),
        .D(add_ln955_fu_209_p2[3]),
        .Q(\x_fu_96_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \x_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_96),
        .D(add_ln955_fu_209_p2[4]),
        .Q(\x_fu_96_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \x_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_96),
        .D(add_ln955_fu_209_p2[5]),
        .Q(\x_fu_96_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \x_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_96),
        .D(add_ln955_fu_209_p2[6]),
        .Q(\x_fu_96_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \x_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_96),
        .D(add_ln955_fu_209_p2[7]),
        .Q(\x_fu_96_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \x_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_96),
        .D(add_ln955_fu_209_p2[8]),
        .Q(\x_fu_96_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \x_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_96),
        .D(add_ln955_fu_209_p2[9]),
        .Q(\x_fu_96_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
endmodule

module bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W
   (DOUTBDOUT,
    ap_clk,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    DINADIN,
    WEA);
  output [7:0]DOUTBDOUT;
  input ap_clk;
  input grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1;
  input [11:0]ram_reg_bram_0_0;
  input [11:0]ram_reg_bram_0_1;
  input [7:0]DINADIN;
  input [0:0]WEA;

  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]WEA;
  wire ap_clk;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1;
  wire [11:0]ram_reg_bram_0_0;
  wire [11:0]ram_reg_bram_0_1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "inst/v_vcresampler_core_U0/linebuf_c_2_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W" *) 
module bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W_47
   (DOUTBDOUT,
    DI,
    \cmp105_i_reg_312_reg[0] ,
    S,
    ram_reg_bram_0_0,
    ap_clk,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    DINADIN,
    WEA,
    \empty_reg_455_reg[5] ,
    cmp105_i_reg_312,
    cmp33_i_reg_307);
  output [0:0]DOUTBDOUT;
  output [6:0]DI;
  output [7:0]\cmp105_i_reg_312_reg[0] ;
  output [7:0]S;
  output [0:0]ram_reg_bram_0_0;
  input ap_clk;
  input grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0;
  input grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1;
  input [11:0]ram_reg_bram_0_1;
  input [11:0]ram_reg_bram_0_2;
  input [7:0]DINADIN;
  input [0:0]WEA;
  input [7:0]\empty_reg_455_reg[5] ;
  input cmp105_i_reg_312;
  input cmp33_i_reg_307;

  wire [6:0]DI;
  wire [7:0]DINADIN;
  wire [0:0]DOUTBDOUT;
  wire [7:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire cmp105_i_reg_312;
  wire [7:0]\cmp105_i_reg_312_reg[0] ;
  wire cmp33_i_reg_307;
  wire [7:0]\empty_reg_455_reg[5] ;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0;
  wire [6:0]linebuf_c_q1;
  wire [0:0]ram_reg_bram_0_0;
  wire [11:0]ram_reg_bram_0_1;
  wire [11:0]ram_reg_bram_0_2;
  wire [7:2]zext_ln1098_2_fu_321_p1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h1711E888)) 
    add_ln1098_2_fu_341_p2_carry__0_i_1
       (.I0(linebuf_c_q1[6]),
        .I1(\empty_reg_455_reg[5] [7]),
        .I2(DINADIN[7]),
        .I3(cmp33_i_reg_307),
        .I4(DOUTBDOUT),
        .O(ram_reg_bram_0_0));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    add_ln1098_2_fu_341_p2_carry_i_1
       (.I0(linebuf_c_q1[6]),
        .I1(cmp33_i_reg_307),
        .I2(DINADIN[6]),
        .I3(\empty_reg_455_reg[5] [6]),
        .I4(linebuf_c_q1[5]),
        .O(DI[6]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    add_ln1098_2_fu_341_p2_carry_i_10
       (.I0(linebuf_c_q1[3]),
        .I1(\empty_reg_455_reg[5] [4]),
        .I2(zext_ln1098_2_fu_321_p1[4]),
        .I3(zext_ln1098_2_fu_321_p1[5]),
        .I4(\empty_reg_455_reg[5] [5]),
        .I5(linebuf_c_q1[4]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    add_ln1098_2_fu_341_p2_carry_i_11
       (.I0(linebuf_c_q1[2]),
        .I1(\empty_reg_455_reg[5] [3]),
        .I2(zext_ln1098_2_fu_321_p1[3]),
        .I3(zext_ln1098_2_fu_321_p1[4]),
        .I4(\empty_reg_455_reg[5] [4]),
        .I5(linebuf_c_q1[3]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    add_ln1098_2_fu_341_p2_carry_i_12
       (.I0(linebuf_c_q1[1]),
        .I1(\empty_reg_455_reg[5] [2]),
        .I2(zext_ln1098_2_fu_321_p1[2]),
        .I3(zext_ln1098_2_fu_321_p1[3]),
        .I4(\empty_reg_455_reg[5] [3]),
        .I5(linebuf_c_q1[2]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    add_ln1098_2_fu_341_p2_carry_i_13
       (.I0(\empty_reg_455_reg[5] [1]),
        .I1(linebuf_c_q1[0]),
        .I2(zext_ln1098_2_fu_321_p1[2]),
        .I3(linebuf_c_q1[1]),
        .I4(\empty_reg_455_reg[5] [2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h66699969)) 
    add_ln1098_2_fu_341_p2_carry_i_14
       (.I0(\empty_reg_455_reg[5] [1]),
        .I1(linebuf_c_q1[0]),
        .I2(linebuf_c_q1[1]),
        .I3(cmp33_i_reg_307),
        .I4(DINADIN[1]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    add_ln1098_2_fu_341_p2_carry_i_15
       (.I0(linebuf_c_q1[0]),
        .I1(cmp33_i_reg_307),
        .I2(DINADIN[0]),
        .I3(\empty_reg_455_reg[5] [0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln1098_2_fu_341_p2_carry_i_16
       (.I0(DINADIN[6]),
        .I1(cmp33_i_reg_307),
        .I2(linebuf_c_q1[6]),
        .O(zext_ln1098_2_fu_321_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln1098_2_fu_341_p2_carry_i_17
       (.I0(DINADIN[7]),
        .I1(cmp33_i_reg_307),
        .I2(DOUTBDOUT),
        .O(zext_ln1098_2_fu_321_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln1098_2_fu_341_p2_carry_i_18
       (.I0(DINADIN[5]),
        .I1(cmp33_i_reg_307),
        .I2(linebuf_c_q1[5]),
        .O(zext_ln1098_2_fu_321_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln1098_2_fu_341_p2_carry_i_19
       (.I0(DINADIN[4]),
        .I1(cmp33_i_reg_307),
        .I2(linebuf_c_q1[4]),
        .O(zext_ln1098_2_fu_321_p1[4]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    add_ln1098_2_fu_341_p2_carry_i_2
       (.I0(linebuf_c_q1[5]),
        .I1(cmp33_i_reg_307),
        .I2(DINADIN[5]),
        .I3(\empty_reg_455_reg[5] [5]),
        .I4(linebuf_c_q1[4]),
        .O(DI[5]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln1098_2_fu_341_p2_carry_i_20
       (.I0(DINADIN[3]),
        .I1(cmp33_i_reg_307),
        .I2(linebuf_c_q1[3]),
        .O(zext_ln1098_2_fu_321_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln1098_2_fu_341_p2_carry_i_21
       (.I0(DINADIN[2]),
        .I1(cmp33_i_reg_307),
        .I2(linebuf_c_q1[2]),
        .O(zext_ln1098_2_fu_321_p1[2]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    add_ln1098_2_fu_341_p2_carry_i_3
       (.I0(linebuf_c_q1[4]),
        .I1(cmp33_i_reg_307),
        .I2(DINADIN[4]),
        .I3(\empty_reg_455_reg[5] [4]),
        .I4(linebuf_c_q1[3]),
        .O(DI[4]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    add_ln1098_2_fu_341_p2_carry_i_4
       (.I0(linebuf_c_q1[3]),
        .I1(cmp33_i_reg_307),
        .I2(DINADIN[3]),
        .I3(\empty_reg_455_reg[5] [3]),
        .I4(linebuf_c_q1[2]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    add_ln1098_2_fu_341_p2_carry_i_5
       (.I0(linebuf_c_q1[2]),
        .I1(cmp33_i_reg_307),
        .I2(DINADIN[2]),
        .I3(\empty_reg_455_reg[5] [2]),
        .I4(linebuf_c_q1[1]),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'hE)) 
    add_ln1098_2_fu_341_p2_carry_i_6
       (.I0(linebuf_c_q1[0]),
        .I1(\empty_reg_455_reg[5] [1]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1098_2_fu_341_p2_carry_i_7
       (.I0(linebuf_c_q1[0]),
        .I1(\empty_reg_455_reg[5] [1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    add_ln1098_2_fu_341_p2_carry_i_8
       (.I0(linebuf_c_q1[5]),
        .I1(\empty_reg_455_reg[5] [6]),
        .I2(zext_ln1098_2_fu_321_p1[6]),
        .I3(zext_ln1098_2_fu_321_p1[7]),
        .I4(\empty_reg_455_reg[5] [7]),
        .I5(linebuf_c_q1[6]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    add_ln1098_2_fu_341_p2_carry_i_9
       (.I0(linebuf_c_q1[4]),
        .I1(\empty_reg_455_reg[5] [5]),
        .I2(zext_ln1098_2_fu_321_p1[5]),
        .I3(zext_ln1098_2_fu_321_p1[6]),
        .I4(\empty_reg_455_reg[5] [6]),
        .I5(linebuf_c_q1[5]),
        .O(S[6]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "inst/v_vcresampler_core_U0/linebuf_c_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_2,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:8],DOUTBDOUT,linebuf_c_q1}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0),
        .ENBWREN(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_1__2
       (.I0(cmp105_i_reg_312),
        .I1(DINADIN[7]),
        .I2(cmp33_i_reg_307),
        .I3(DOUTBDOUT),
        .O(\cmp105_i_reg_312_reg[0] [7]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_2__4
       (.I0(cmp105_i_reg_312),
        .I1(DINADIN[6]),
        .I2(cmp33_i_reg_307),
        .I3(linebuf_c_q1[6]),
        .O(\cmp105_i_reg_312_reg[0] [6]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_3__3
       (.I0(cmp105_i_reg_312),
        .I1(DINADIN[5]),
        .I2(cmp33_i_reg_307),
        .I3(linebuf_c_q1[5]),
        .O(\cmp105_i_reg_312_reg[0] [5]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_4__2
       (.I0(cmp105_i_reg_312),
        .I1(DINADIN[4]),
        .I2(cmp33_i_reg_307),
        .I3(linebuf_c_q1[4]),
        .O(\cmp105_i_reg_312_reg[0] [4]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_5__2
       (.I0(cmp105_i_reg_312),
        .I1(DINADIN[3]),
        .I2(cmp33_i_reg_307),
        .I3(linebuf_c_q1[3]),
        .O(\cmp105_i_reg_312_reg[0] [3]));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_6__1
       (.I0(cmp105_i_reg_312),
        .I1(DINADIN[2]),
        .I2(cmp33_i_reg_307),
        .I3(linebuf_c_q1[2]),
        .O(\cmp105_i_reg_312_reg[0] [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_bram_0_i_7__1
       (.I0(linebuf_c_q1[1]),
        .I1(cmp105_i_reg_312),
        .I2(cmp33_i_reg_307),
        .I3(DINADIN[1]),
        .O(\cmp105_i_reg_312_reg[0] [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_bram_0_i_8__1
       (.I0(linebuf_c_q1[0]),
        .I1(cmp105_i_reg_312),
        .I2(cmp33_i_reg_307),
        .I3(DINADIN[0]),
        .O(\cmp105_i_reg_312_reg[0] [0]));
endmodule

module bd_85a6_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W
   (in,
    ap_clk,
    WEA,
    ram_reg_bram_0_0,
    DINADIN,
    if_dout,
    rev_reg_317,
    ap_enable_reg_pp0_iter3);
  output [7:0]in;
  input ap_clk;
  input [0:0]WEA;
  input [11:0]ram_reg_bram_0_0;
  input [7:0]DINADIN;
  input [0:0]if_dout;
  input rev_reg_317;
  input ap_enable_reg_pp0_iter3;

  wire [7:0]DINADIN;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire [0:0]if_dout;
  wire [7:0]in;
  wire [7:0]linebuf_y_q0;
  wire [11:0]ram_reg_bram_0_0;
  wire rev_reg_317;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__3 
       (.I0(linebuf_y_q0[0]),
        .I1(if_dout),
        .I2(rev_reg_317),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(DINADIN[0]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__3 
       (.I0(linebuf_y_q0[1]),
        .I1(if_dout),
        .I2(rev_reg_317),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(DINADIN[1]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__3 
       (.I0(linebuf_y_q0[2]),
        .I1(if_dout),
        .I2(rev_reg_317),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(DINADIN[2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__3 
       (.I0(linebuf_y_q0[3]),
        .I1(if_dout),
        .I2(rev_reg_317),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(DINADIN[3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__3 
       (.I0(linebuf_y_q0[4]),
        .I1(if_dout),
        .I2(rev_reg_317),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(DINADIN[4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__3 
       (.I0(linebuf_y_q0[5]),
        .I1(if_dout),
        .I2(rev_reg_317),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(DINADIN[5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__3 
       (.I0(linebuf_y_q0[6]),
        .I1(if_dout),
        .I2(rev_reg_317),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(DINADIN[6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__3 
       (.I0(linebuf_y_q0[7]),
        .I1(if_dout),
        .I2(rev_reg_317),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(DINADIN[7]),
        .O(in[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "inst/v_vcresampler_core_U0/linebuf_y_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],linebuf_y_q0}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(WEA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
