Warning: Design 'dividerblock' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     S-2021.06-SP5-5
Date:        Mon Nov 20 16:03:46 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      6
    Multiply driven inputs (LINT-6)                                 2
    Unconnected ports (LINT-28)                                     4
--------------------------------------------------------------------------------

Warning: In design 'dividerblock', input port 'reset' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'dividerblock', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'CLKDivider_Div12_0', port 'VDD' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDivider_Div12_0', port 'VSS' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDivider_Div80alt_0', port 'VDD' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDivider_Div80alt_0', port 'VSS' is not connected to any nets. (LINT-28)
1
