
****** PlanAhead v14.4
  **** Build 222254 by xbuild on Tue Dec 18 05:23:01 MST 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1098 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/student/Documents/30431/MariaB/Lab6/Pico/pa.fromNetlist.tcl
# create_project -name Pico -dir "C:/Users/student/Documents/30431/MariaB/Lab6/Pico/planAhead_run_1" -part xc6slx16csg324-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/student/Documents/30431/MariaB/Lab6/Pico/top_level.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/student/Documents/30431/MariaB/Lab6/Pico} }
# set_property target_constrs_file "top_level.ucf" [current_fileset -constrset]
Adding file 'C:/Users/student/Documents/30431/MariaB/Lab6/Pico/top_level.ucf' to fileset 'constrs_1'
# add_files [list {top_level.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-2
Release 14.4 - ngc2edif P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.4 - ngc2edif P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 57792 kilobytes

Parsing EDIF File [./planAhead_run_1/Pico.data/cache/top_level_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/Pico.data/cache/top_level_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/student/Documents/30431/MariaB/Lab6/Pico/top_level.ucf]
Finished Parsing UCF File [C:/Users/student/Documents/30431/MariaB/Lab6/Pico/top_level.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 50 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

Phase 0 | Netlist Checksum: 837e8f42
link_design: Time (s): elapsed = 00:00:36 . Memory (MB): peak = 443.883 ; gain = 83.430
startgroup
set_property package_pin T11 [get_ports {LEDs[7]}]
endgroup
set_property package_pin "" [get_ports [list  {LEDs[6]}]]
set_property iostandard LVCMOS33 [get_ports [list {LEDs[7]} {LEDs[6]} {LEDs[5]} {LEDs[4]} {LEDs[3]} {LEDs[2]} {LEDs[1]} {LEDs[0]}]]
startgroup
set_property package_pin R11 [get_ports {LEDs[6]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {LEDs[5]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {LEDs[4]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {LEDs[3]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {LEDs[2]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {LEDs[1]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {LEDs[0]}]
endgroup
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk]]
startgroup
set_property package_pin T5 [get_ports {switches[7]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {switches[6]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {switches[5]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {switches[4]}]
endgroup
set_property package_pin "" [get_ports [list  {switches[2]}]]
startgroup
set_property package_pin M8 [get_ports {switches[3]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {switches[2]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {switches[1]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {switches[0]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Apr 03 09:41:37 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
