VCD info: dumpfile dump_03_01.vcd opened for output.
0 0 (0) 0 (0)
0 0 (0) 0 (0)
1 0 (0) 0 (0)
1 0 (0) 0 (0)
0 0 (0) 0 (0)
1 0 (0) 0 (0)
0 0 (0) 0 (0)
1 1 (1) 0 (0)
1 0 (0) 0 (0)
0 0 (0) 0 (0)
0 0 (0) 0 (0)
1 0 (0) 0 (0)
1 0 (0) 0 (0)
0 0 (0) 1 (1)
0 0 (0) 0 (0)
1 0 (0) 0 (0)
1 0 (0) 0 (0)
0 0 (0) 1 (1)
1 0 (0) 0 (0)
0 0 (0) 0 (0)
1 1 (1) 0 (0)
0 0 (0) 0 (0)
0 1 (1) 0 (0)
0 0 (0) 0 (0)
03_01_detect_sequence_using_fsm.sv PASS
0 0 (0) 0 (0)
0 0 (0) 0 (0)
1 0 (0) 0 (0)
1 0 (0) 0 (0)
0 0 (0) 0 (0)
1 0 (0) 0 (0)
0 0 (0) 0 (0)
1 1 (1) 0 (0)
1 0 (0) 0 (0)
0 0 (0) 0 (0)
0 0 (0) 0 (0)
1 0 (0) 0 (0)
1 0 (0) 0 (0)
0 0 (0) 1 (1)
0 0 (0) 0 (0)
1 0 (0) 0 (0)
1 0 (0) 0 (0)
0 0 (0) 1 (1)
1 0 (0) 0 (0)
0 0 (0) 0 (0)
1 1 (1) 0 (0)
0 0 (0) 0 (0)
0 1 (1) 0 (0)
0 0 (0) 0 (0)
03_02_detect_sequence_using_shift_reg.sv PASS
new_bit 0, div3 1 (expected 1), div5 1 (expected 1)
new_bit 1, div3 0 (expected 0), div5 0 (expected 0)
new_bit 1, div3 1 (expected 1), div5 0 (expected 0)
new_bit 1, div3 0 (expected 0), div5 0 (expected 0)
new_bit 1, div3 1 (expected 1), div5 1 (expected 1)
new_bit 1, div3 0 (expected 0), div5 0 (expected 0)
new_bit 1, div3 1 (expected 1), div5 0 (expected 0)
new_bit 0, div3 1 (expected 1), div5 0 (expected 0)
new_bit 1, div3 0 (expected 0), div5 0 (expected 0)
new_bit 1, div3 1 (expected 1), div5 0 (expected 0)
new_bit 0, div3 1 (expected 1), div5 0 (expected 0)
new_bit 1, div3 0 (expected 0), div5 0 (expected 0)
new_bit 1, div3 1 (expected 1), div5 0 (expected 0)
new_bit 0, div3 1 (expected 1), div5 0 (expected 0)
new_bit 1, div3 0 (expected 0), div5 0 (expected 0)
new_bit 0, div3 0 (expected 0), div5 0 (expected 0)
Number 0111111011011010 accepeted
new_bit 1, div3 0 (expected 0), div5 0 (expected 0)
new_bit 0, div3 0 (expected 0), div5 0 (expected 0)
new_bit 1, div3 0 (expected 0), div5 1 (expected 1)
new_bit 1, div3 0 (expected 0), div5 0 (expected 0)
new_bit 0, div3 0 (expected 0), div5 0 (expected 0)
new_bit 1, div3 1 (expected 1), div5 1 (expected 1)
new_bit 0, div3 1 (expected 1), div5 1 (expected 1)
new_bit 0, div3 1 (expected 1), div5 1 (expected 1)
new_bit 0, div3 1 (expected 1), div5 1 (expected 1)
new_bit 1, div3 0 (expected 0), div5 0 (expected 0)
new_bit 0, div3 0 (expected 0), div5 0 (expected 0)
new_bit 1, div3 0 (expected 0), div5 1 (expected 1)
new_bit 1, div3 0 (expected 0), div5 0 (expected 0)
new_bit 1, div3 0 (expected 0), div5 0 (expected 0)
new_bit 1, div3 0 (expected 0), div5 0 (expected 0)
new_bit 0, div3 0 (expected 0), div5 0 (expected 0)
Number 1011010001011110 accepeted
new_bit 0, div3 1 (expected 1), div5 1 (expected 1)
new_bit 0, div3 1 (expected 1), div5 1 (expected 1)
new_bit 0, div3 1 (expected 1), div5 1 (expected 1)
new_bit 1, div3 0 (expected 0), div5 0 (expected 0)
new_bit 0, div3 0 (expected 0), div5 0 (expected 0)
new_bit 1, div3 0 (expected 0), div5 1 (expected 1)
new_bit 1, div3 0 (expected 0), div5 0 (expected 0)
new_bit 1, div3 0 (expected 0), div5 0 (expected 0)
new_bit 1, div3 0 (expected 0), div5 0 (expected 0)
new_bit 1, div3 0 (expected 0), div5 1 (expected 1)
new_bit 0, div3 0 (expected 0), div5 1 (expected 1)
new_bit 0, div3 0 (expected 0), div5 1 (expected 1)
new_bit 1, div3 0 (expected 0), div5 0 (expected 0)
new_bit 1, div3 0 (expected 0), div5 0 (expected 0)
new_bit 1, div3 0 (expected 0), div5 0 (expected 0)
new_bit 0, div3 0 (expected 0), div5 0 (expected 0)
Number 0001011111001110 accepeted
03_03_serial_divisibility_using_fsm.sv PASS
