#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Jan 25 23:16:53 2018
# Process ID: 22379
# Current directory: /home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.runs/bram_test_axi_smc_0_synth_1
# Command line: vivado -log bram_test_axi_smc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram_test_axi_smc_0.tcl
# Log file: /home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.runs/bram_test_axi_smc_0_synth_1/bram_test_axi_smc_0.vds
# Journal file: /home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.runs/bram_test_axi_smc_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bram_test_axi_smc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1423.512 ; gain = 98.992 ; free physical = 84165 ; free virtual = 91409
INFO: [Synth 8-638] synthesizing module 'bram_test_axi_smc_0' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/synth/bram_test_axi_smc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_d660' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:10]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_4O3PW5' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:2135]
INFO: [Synth 8-638] synthesizing module 'bd_d660_one_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_44/synth/bd_d660_one_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_one_1' (2#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_44/synth/bd_d660_one_1.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_d660_psr_aclk_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_45/synth/bd_d660_psr_aclk_1.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (3#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_psr_aclk_1' (9#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_45/synth/bd_d660_psr_aclk_1.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_4O3PW5' (10#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:2135]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_1SI74SU' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:2197]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m00e_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_66/synth/bd_d660_m00e_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m00e_1' (19#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_66/synth/bd_d660_m00e_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_1SI74SU' (20#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:2197]
INFO: [Synth 8-638] synthesizing module 'm00_nodes_imp_1F4YVC2' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:2568]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m00arn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_61/synth/bd_d660_m00arn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (24#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (28#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m00arn_1' (34#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_61/synth/bd_d660_m00arn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m00awn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_63/synth/bd_d660_m00awn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m00awn_1' (35#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_63/synth/bd_d660_m00awn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m00bn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_65/synth/bd_d660_m00bn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (35#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (35#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m00bn_1' (36#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_65/synth/bd_d660_m00bn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m00rn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_62/synth/bd_d660_m00rn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized3' [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized3' (36#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m00rn_1' (37#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_62/synth/bd_d660_m00rn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m00wn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_64/synth/bd_d660_m00wn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized4' [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized4' (37#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m00wn_1' (38#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_64/synth/bd_d660_m00wn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_nodes_imp_1F4YVC2' (39#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:2568]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m00s2a_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_60/synth/bd_d660_m00s2a_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m00s2a_1' (41#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_60/synth/bd_d660_m00s2a_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'm01_exit_pipeline_imp_1YUD2A6' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:2864]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m01e_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_73/synth/bd_d660_m01e_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m01e_1' (42#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_73/synth/bd_d660_m01e_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm01_exit_pipeline_imp_1YUD2A6' (43#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:2864]
INFO: [Synth 8-638] synthesizing module 'm01_nodes_imp_AC5IS4' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:3235]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m01arn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_68/synth/bd_d660_m01arn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m01arn_1' (44#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_68/synth/bd_d660_m01arn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m01awn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_70/synth/bd_d660_m01awn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m01awn_1' (45#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_70/synth/bd_d660_m01awn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m01bn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_72/synth/bd_d660_m01bn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m01bn_1' (46#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_72/synth/bd_d660_m01bn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m01rn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_69/synth/bd_d660_m01rn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m01rn_1' (47#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_69/synth/bd_d660_m01rn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m01wn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_71/synth/bd_d660_m01wn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m01wn_1' (48#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_71/synth/bd_d660_m01wn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm01_nodes_imp_AC5IS4' (49#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:3235]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m01s2a_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_67/synth/bd_d660_m01s2a_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m01s2a_1' (50#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_67/synth/bd_d660_m01s2a_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'm02_exit_pipeline_imp_1IZGYVI' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:3531]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m02e_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_80/synth/bd_d660_m02e_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m02e_1' (66#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_80/synth/bd_d660_m02e_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm02_exit_pipeline_imp_1IZGYVI' (67#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:3531]
INFO: [Synth 8-638] synthesizing module 'm02_nodes_imp_OQ9WNJ' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:3832]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m02arn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_75/synth/bd_d660_m02arn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m02arn_1' (68#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_75/synth/bd_d660_m02arn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m02awn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_77/synth/bd_d660_m02awn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m02awn_1' (69#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_77/synth/bd_d660_m02awn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m02bn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_79/synth/bd_d660_m02bn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m02bn_1' (70#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_79/synth/bd_d660_m02bn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m02rn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_76/synth/bd_d660_m02rn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m02rn_1' (71#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_76/synth/bd_d660_m02rn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m02wn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_78/synth/bd_d660_m02wn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m02wn_1' (72#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_78/synth/bd_d660_m02wn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm02_nodes_imp_OQ9WNJ' (73#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:3832]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m02s2a_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_74/synth/bd_d660_m02s2a_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m02s2a_1' (74#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_74/synth/bd_d660_m02s2a_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'm03_exit_pipeline_imp_1LZSGUM' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:4128]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m03e_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_87/synth/bd_d660_m03e_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m03e_1' (75#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_87/synth/bd_d660_m03e_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm03_exit_pipeline_imp_1LZSGUM' (76#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:4128]
INFO: [Synth 8-638] synthesizing module 'm03_nodes_imp_1IFMNEH' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:4429]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m03arn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_82/synth/bd_d660_m03arn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m03arn_1' (77#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_82/synth/bd_d660_m03arn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m03awn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_84/synth/bd_d660_m03awn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m03awn_1' (78#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_84/synth/bd_d660_m03awn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m03bn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_86/synth/bd_d660_m03bn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m03bn_1' (79#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_86/synth/bd_d660_m03bn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m03rn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_83/synth/bd_d660_m03rn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m03rn_1' (80#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_83/synth/bd_d660_m03rn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m03wn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_85/synth/bd_d660_m03wn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m03wn_1' (81#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_85/synth/bd_d660_m03wn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm03_nodes_imp_1IFMNEH' (82#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:4429]
INFO: [Synth 8-638] synthesizing module 'bd_d660_m03s2a_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_81/synth/bd_d660_m03s2a_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_m03s2a_1' (83#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_81/synth/bd_d660_m03s2a_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_s00a2s_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_54/synth/bd_d660_s00a2s_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_s00a2s_1' (85#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_54/synth/bd_d660_s00a2s_1.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_TS0GZX' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:4725]
INFO: [Synth 8-638] synthesizing module 'bd_d660_s00mmu_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_51/synth/bd_d660_s00mmu_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_s00mmu_1' (90#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_51/synth/bd_d660_s00mmu_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_s00sic_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_53/synth/bd_d660_s00sic_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_s00sic_1' (96#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_53/synth/bd_d660_s00sic_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_s00tr_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_52/synth/bd_d660_s00tr_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_s00tr_1' (99#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_52/synth/bd_d660_s00tr_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_TS0GZX' (100#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:4725]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_Z7S1SN' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:5373]
INFO: [Synth 8-638] synthesizing module 'bd_d660_sarn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_55/synth/bd_d660_sarn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized5' [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized5' (100#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized6' [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized6' (100#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_sarn_1' (101#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_55/synth/bd_d660_sarn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_sawn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_57/synth/bd_d660_sawn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_sawn_1' (102#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_57/synth/bd_d660_sawn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_sbn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_59/synth/bd_d660_sbn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized7' [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized7' (103#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_sbn_1' (104#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_59/synth/bd_d660_sbn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_srn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_56/synth/bd_d660_srn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized8' [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized8' (104#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_srn_1' (105#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_56/synth/bd_d660_srn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_d660_swn_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_58/synth/bd_d660_swn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized9' [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized9' (105#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_swn_1' (106#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_58/synth/bd_d660_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_Z7S1SN' (107#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:5373]
INFO: [Synth 8-638] synthesizing module 'switchboards_imp_5UV6RN' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:5669]
INFO: [Synth 8-638] synthesizing module 'bd_d660_arsw_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_46/synth/bd_d660_arsw_1.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_arsw_1' (110#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_46/synth/bd_d660_arsw_1.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_d660_awsw_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_48/synth/bd_d660_awsw_1.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_awsw_1' (111#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_48/synth/bd_d660_awsw_1.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_d660_bsw_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_50/synth/bd_d660_bsw_1.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_bsw_1' (112#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_50/synth/bd_d660_bsw_1.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_d660_rsw_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_47/synth/bd_d660_rsw_1.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_rsw_1' (113#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_47/synth/bd_d660_rsw_1.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_d660_wsw_1' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_49/synth/bd_d660_wsw_1.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_d660_wsw_1' (114#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_49/synth/bd_d660_wsw_1.sv:57]
INFO: [Synth 8-256] done synthesizing module 'switchboards_imp_5UV6RN' (115#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:5669]
INFO: [Synth 8-256] done synthesizing module 'bd_d660' (116#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/synth/bd_d660.v:10]
INFO: [Synth 8-256] done synthesizing module 'bram_test_axi_smc_0' (117#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_smc_0/synth/bram_test_axi_smc_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1661.301 ; gain = 336.781 ; free physical = 83617 ; free virtual = 90861
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1661.301 ; gain = 336.781 ; free physical = 83620 ; free virtual = 90869
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2928.793 ; gain = 156.000 ; free physical = 83951 ; free virtual = 91203
Finished Constraint Validation : Time (s): cpu = 00:02:03 ; elapsed = 00:02:35 . Memory (MB): peak = 2928.793 ; gain = 1604.273 ; free physical = 85429 ; free virtual = 92682
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:03 ; elapsed = 00:02:35 . Memory (MB): peak = 2928.793 ; gain = 1604.273 ; free physical = 85429 ; free virtual = 92682
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:35 . Memory (MB): peak = 2928.793 ; gain = 1604.273 ; free physical = 85428 ; free virtual = 92682
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:12 ; elapsed = 00:02:45 . Memory (MB): peak = 2928.793 ; gain = 1604.273 ; free physical = 85300 ; free virtual = 92553
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:06 ; elapsed = 00:05:09 . Memory (MB): peak = 2928.793 ; gain = 1604.273 ; free physical = 83569 ; free virtual = 90826
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                            | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M x 28   | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M x 28   | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 7               | RAM32M x 2    | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 53              | RAM32M x 9    | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 73              | RAM32M x 13   | 
|\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M x 28   | 
|\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M x 28   | 
|\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 7               | RAM32M x 2    | 
|\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 53              | RAM32M x 9    | 
|\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 73              | RAM32M x 13   | 
|\m02_nodes/m02_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M x 28   | 
|\m02_nodes/m02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M x 28   | 
|\m02_nodes/m02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 7               | RAM32M x 2    | 
|\m02_nodes/m02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 53              | RAM32M x 9    | 
|\m02_nodes/m02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 73              | RAM32M x 13   | 
|\m03_nodes/m03_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M x 28   | 
|\m03_nodes/m03_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M x 28   | 
|\m03_nodes/m03_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 7               | RAM32M x 2    | 
|\m03_nodes/m03_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 53              | RAM32M x 9    | 
|\m03_nodes/m03_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 73              | RAM32M x 13   | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 21              | RAM32M x 4    | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 145             | RAM32M x 25   | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 21              | RAM32M x 4    | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 145             | RAM32M x 25   | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M x 5    | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 72              | RAM32M x 12   | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 21              | RAM32M x 4    | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 55              | RAM32M x 10   | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:16 ; elapsed = 00:05:26 . Memory (MB): peak = 2928.793 ; gain = 1604.273 ; free physical = 83458 ; free virtual = 90715
Finished Timing Optimization : Time (s): cpu = 00:03:27 ; elapsed = 00:05:38 . Memory (MB): peak = 2928.793 ; gain = 1604.273 ; free physical = 83276 ; free virtual = 90533
Finished Technology Mapping : Time (s): cpu = 00:03:36 ; elapsed = 00:06:04 . Memory (MB): peak = 2928.793 ; gain = 1604.273 ; free physical = 83430 ; free virtual = 90694
Finished IO Insertion : Time (s): cpu = 00:03:39 ; elapsed = 00:06:07 . Memory (MB): peak = 2928.793 ; gain = 1604.273 ; free physical = 83442 ; free virtual = 90706
Finished Renaming Generated Instances : Time (s): cpu = 00:03:39 ; elapsed = 00:06:07 . Memory (MB): peak = 2928.793 ; gain = 1604.273 ; free physical = 83442 ; free virtual = 90706
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:41 ; elapsed = 00:06:09 . Memory (MB): peak = 2928.793 ; gain = 1604.273 ; free physical = 83442 ; free virtual = 90706
Finished Renaming Generated Ports : Time (s): cpu = 00:03:41 ; elapsed = 00:06:10 . Memory (MB): peak = 2928.793 ; gain = 1604.273 ; free physical = 83442 ; free virtual = 90706
Finished Handling Custom Attributes : Time (s): cpu = 00:03:42 ; elapsed = 00:06:10 . Memory (MB): peak = 2928.793 ; gain = 1604.273 ; free physical = 83441 ; free virtual = 90705
Finished Renaming Generated Nets : Time (s): cpu = 00:03:42 ; elapsed = 00:06:10 . Memory (MB): peak = 2928.793 ; gain = 1604.273 ; free physical = 83441 ; free virtual = 90705

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    38|
|2     |LUT1    |   293|
|3     |LUT2    |  1037|
|4     |LUT3    |   420|
|5     |LUT4    |  1688|
|6     |LUT5    |  1057|
|7     |LUT6    |  1830|
|8     |MUXF7   |    11|
|9     |RAM32M  |   160|
|10    |SRL16   |     1|
|11    |SRL16E  |    34|
|12    |SRLC32E |   436|
|13    |FDR     |     4|
|14    |FDRE    |  5426|
|15    |FDSE    |   249|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:42 ; elapsed = 00:06:10 . Memory (MB): peak = 2928.793 ; gain = 1604.273 ; free physical = 83442 ; free virtual = 90706
synth_design: Time (s): cpu = 00:03:49 ; elapsed = 00:06:20 . Memory (MB): peak = 2958.812 ; gain = 1659.117 ; free physical = 85792 ; free virtual = 93046
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2988.828 ; gain = 30.016 ; free physical = 85788 ; free virtual = 93045
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2988.828 ; gain = 0.000 ; free physical = 85763 ; free virtual = 93039
