//------------------------------------------------------------------------------
//
//	Copyright (C) 2009 Nexell Co., All Rights Reserved
//	Nexell Co. Proprietary & Confidential
//
//	NEXELL INFORMS THAT THIS CODE AND INFORMATION IS PROVIDED "AS IS" BASE
//	AND WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING
//	BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR FITNESS
//	FOR A PARTICULAR PURPOSE.
//
//	Module	   : Secure Manager
//	File	   : securemanager.c
//	Description:
//	Author	   : Firmware Team
//	History    : 2015.06.10 hans Create
//------------------------------------------------------------------------------
#include "securemanager.h"

const U16 TZPC_R0SIZE[NX_TZPC_MODULE_NUMBER] =
{
	NX_TZPC_R0SIZE_NONE,		// size of secure mode management area of sram
	NX_TZPC_R0SIZE_32KB,		// GIC400,
	NX_TZPC_R0SIZE_4KB,
	NX_TZPC_R0SIZE_4KB,
	NX_TZPC_R0SIZE_4KB,
	NX_TZPC_R0SIZE_4KB,
	NX_TZPC_R0SIZE_4KB
};
struct NX_TZPC_PROT_BIT
{
	U8	PORT0:1;
	U8	PORT1:1;
	U8	PORT2:1;
	U8	PORT3:1;
	U8	PORT4:1;
	U8	PORT5:1;
	U8	PORT6:1;
	U8	PORT7:1;
};
const struct NX_TZPC_PROT_BIT Prot_bit[NX_TZPC_MODULE_NUMBER*NX_TZPC_PORT] =
{
	//=============TZPC0=================
	{
	NX_TZPC_SMODE_NONSECURE,		// ioperi_bus_m0
	NX_TZPC_SMODE_NONSECURE,		// ioperi_bus_m1
	NX_TZPC_SMODE_NONSECURE,		// ioperi_bus_m2
	NX_TZPC_SMODE_NONSECURE,		// top_bus m0
	NX_TZPC_SMODE_NONSECURE,		// static_bus m0		// mcus address area
	NX_TZPC_SMODE_NONSECURE,		// static_bus m1		// sram address area
	NX_TZPC_SMODE_NONSECURE,		// display_bus m0
	NX_TZPC_SMODE_NONSECURE			// bot_bus m0
	},
	{
	NX_TZPC_SMODE_NONSECURE,		// sfr_bus m0
	NX_TZPC_SMODE_NONSECURE,		// sfr_bus m1
	NX_TZPC_SMODE_NONSECURE,		// sfr_bus m2
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// drex_0_secure_boot_lock
	NX_TZPC_SMODE_SECURE			// GIC400
	},
	{
	NX_TZPC_SMODE_NONSECURE,		// sfr0_bus m0
	NX_TZPC_SMODE_NONSECURE,		// sfr0_bus m1
	NX_TZPC_SMODE_NONSECURE,		// sfr0_bus m2
	NX_TZPC_SMODE_NONSECURE,		// sfr0_bus m3
	NX_TZPC_SMODE_NONSECURE,		// sfr0_bus m4
	NX_TZPC_SMODE_NONSECURE,		// sfr0_bus m5
	NX_TZPC_SMODE_NONSECURE,		// sfr0_bus m6
	NX_TZPC_SMODE_SECURE			// NC
	},
	{
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE			// NC
	},
	//=============TZPC1=================
	{
	NX_TZPC_SMODE_NONSECURE,		// sfr1_bus m0
	NX_TZPC_SMODE_NONSECURE,		// sfr1_bus m1
	NX_TZPC_SMODE_NONSECURE,		// sfr1_bus m2
	NX_TZPC_SMODE_NONSECURE,		// sfr1_bus m3
	NX_TZPC_SMODE_NONSECURE,		// sfr1_bus m4
	NX_TZPC_SMODE_NONSECURE,		// sfr1_bus m5
	NX_TZPC_SMODE_NONSECURE,		// sfr1_bus m6
	NX_TZPC_SMODE_NONSECURE			// mali400 XPROT
	},
	{
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE			// NC
	},
	{
	NX_TZPC_SMODE_NONSECURE,		// sfr2_bus m0
	NX_TZPC_SMODE_NONSECURE,		// sfr2_bus m1
	NX_TZPC_SMODE_NONSECURE,		// sfr2_bus m2
	NX_TZPC_SMODE_NONSECURE,		// sfr2_bus m3
	NX_TZPC_SMODE_NONSECURE,		// sfr2_bus m4
	NX_TZPC_SMODE_NONSECURE,		// sfr2_bus m5
	NX_TZPC_SMODE_NONSECURE,		// display s0 XPROT
	NX_TZPC_SMODE_NONSECURE			// display s0 XPROT
	},
	{
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE			// NC
	},
	//=============TZPC2=================
	{
	NX_TZPC_SMODE_NONSECURE,		// sysctrltop	--- finally need to set secure
	NX_TZPC_SMODE_NONSECURE,		// tieoff --- finally need to set secure
	NX_TZPC_SMODE_NONSECURE,		// rstcon --- finally need to set secure
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_NONSECURE,		// pdm
	NX_TZPC_SMODE_NONSECURE,		// crypto
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_NONSECURE			// pwmtimer0
	},
	{
	NX_TZPC_SMODE_NONSECURE,		// pwmtimer1
	NX_TZPC_SMODE_NONSECURE,		// wdt	---finally need to set secure
	NX_TZPC_SMODE_NONSECURE,		// gpioA	---finally need to set secure
	NX_TZPC_SMODE_NONSECURE,		// gpioB	---finally need to set secure
	NX_TZPC_SMODE_NONSECURE,		// gpioC	---finally need to set secure
	NX_TZPC_SMODE_NONSECURE,		// gpioD	---finally need to set secure
	NX_TZPC_SMODE_NONSECURE,		// gpioE	---finally need to set secure
	NX_TZPC_SMODE_SECURE			// NC
	},
	{
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_NONSECURE,		// mcustop	// controll interface
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_NONSECURE,		// adc
	NX_TZPC_SMODE_NONSECURE,		// ppm
	NX_TZPC_SMODE_NONSECURE,		// i2s0
	NX_TZPC_SMODE_NONSECURE,		// i2s1
	NX_TZPC_SMODE_NONSECURE			// i2s2
	},
	{
	NX_TZPC_SMODE_NONSECURE,		// ac97
	NX_TZPC_SMODE_NONSECURE,		// spdiftx
	NX_TZPC_SMODE_NONSECURE,		// spdifrx
	NX_TZPC_SMODE_NONSECURE,		// ssp0
	NX_TZPC_SMODE_NONSECURE,		// ssp1
	NX_TZPC_SMODE_NONSECURE,		// mpegtsi
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_NONSECURE			// ssp2
	},
	//=============TZPC3=================
	{
	NX_TZPC_SMODE_NONSECURE,		// gmac gmac0 XPROT
	NX_TZPC_SMODE_NONSECURE,		// gmac
	NX_TZPC_SMODE_NONSECURE,		// sdmmc0
	NX_TZPC_SMODE_NONSECURE,		// vip1 VIP001 XPROT
	NX_TZPC_SMODE_NONSECURE,		// vip0 VIP000 XPROT
	NX_TZPC_SMODE_NONSECURE,		// deinterlace DEINTERLACE XPROT
	NX_TZPC_SMODE_NONSECURE,		// scaler SCALER XPROT
	NX_TZPC_SMODE_NONSECURE			// ecid		---finally need to set secure
	},
	{
	NX_TZPC_SMODE_NONSECURE,		// sdmmc1
	NX_TZPC_SMODE_NONSECURE,		// sdmmc2
	NX_TZPC_SMODE_NONSECURE,		// usbhost_phy
	NX_TZPC_SMODE_NONSECURE,		// usbhostclk
	NX_TZPC_SMODE_NONSECURE,		// usbotg_phy
	NX_TZPC_SMODE_NONSECURE,		// uart04
	NX_TZPC_SMODE_NONSECURE,		// uart04clk
	NX_TZPC_SMODE_NONSECURE			// uart05
	},
	{
	NX_TZPC_SMODE_NONSECURE,		// coda0
	NX_TZPC_SMODE_NONSECURE,		// coda1
	NX_TZPC_SMODE_NONSECURE,		// coda2
	NX_TZPC_SMODE_NONSECURE,		// coda3
	NX_TZPC_SMODE_NONSECURE,		// coda to bottom bus xiu
	NX_TZPC_SMODE_NONSECURE,		// coda to ccibus xiu
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_NONSECURE			// CODA960 XPROT
	},
	{
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE			// NC
	},
	//=============TZPC4=================
	{
	NX_TZPC_SMODE_NONSECURE,		// ioperi_bus
	NX_TZPC_SMODE_NONSECURE,		// bot_bus
	NX_TZPC_SMODE_NONSECURE,		// top_bus
	NX_TZPC_SMODE_NONSECURE,		// disp_bus
	NX_TZPC_SMODE_NONSECURE,		// sfr_bus
	NX_TZPC_SMODE_NONSECURE,		// sfr0_bus
	NX_TZPC_SMODE_NONSECURE,		// sfr1_bus
	NX_TZPC_SMODE_NONSECURE			// sfr2_bus
	},
	{
	NX_TZPC_SMODE_NONSECURE,		// static_bus
	NX_TZPC_SMODE_NONSECURE,		// vip2 VIP002 XPROT
	NX_TZPC_SMODE_NONSECURE,		// vip2clk
	NX_TZPC_SMODE_SECURE,			// tmu
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE			// NC
	},
	{
	NX_TZPC_SMODE_NONSECURE,		// uart01
	NX_TZPC_SMODE_NONSECURE,		// uart00
	NX_TZPC_SMODE_NONSECURE,		// uart02
	NX_TZPC_SMODE_NONSECURE,		// uart03
	NX_TZPC_SMODE_NONSECURE,		// i2c0
	NX_TZPC_SMODE_NONSECURE,		// i2c1
	NX_TZPC_SMODE_NONSECURE,		// i2c2
	NX_TZPC_SMODE_NONSECURE			// ssp2clk
	},
	{
	NX_TZPC_SMODE_NONSECURE,		// uart01clk
	NX_TZPC_SMODE_NONSECURE,		// uart00clk
	NX_TZPC_SMODE_NONSECURE,		// uart02clk
	NX_TZPC_SMODE_NONSECURE,		// uart03clk
	NX_TZPC_SMODE_NONSECURE,		// ssp0clk
	NX_TZPC_SMODE_NONSECURE,		// ssp1clk
	NX_TZPC_SMODE_NONSECURE,		// i2c0clk
	NX_TZPC_SMODE_NONSECURE			// i2c1clk
	},
	//=============TZPC5=================
	{
	NX_TZPC_SMODE_NONSECURE,		// i2c2clk
	NX_TZPC_SMODE_NONSECURE,		// uart05clk
	NX_TZPC_SMODE_NONSECURE,		// i2s0clk
	NX_TZPC_SMODE_NONSECURE,		// i2s1clk
	NX_TZPC_SMODE_NONSECURE,		// i2s2clk
	NX_TZPC_SMODE_NONSECURE,		// deinterclk
	NX_TZPC_SMODE_NONSECURE,		// scalerclk
	NX_TZPC_SMODE_NONSECURE			// mpegtsiclk
	},
	{
	NX_TZPC_SMODE_NONSECURE,		// spdiftxclk
	NX_TZPC_SMODE_NONSECURE,		// pwmt0clk
	NX_TZPC_SMODE_NONSECURE,		// pwmt1clk
	NX_TZPC_SMODE_NONSECURE,		// timer01
	NX_TZPC_SMODE_NONSECURE,		// timer02
	NX_TZPC_SMODE_NONSECURE,		// timer03
	NX_TZPC_SMODE_NONSECURE,		// pwm01
	NX_TZPC_SMODE_NONSECURE			// pwm02
	},
	{
	NX_TZPC_SMODE_NONSECURE,		// pwm03
	NX_TZPC_SMODE_NONSECURE,		// vip1clk
	NX_TZPC_SMODE_NONSECURE,		// vip0clk
	NX_TZPC_SMODE_NONSECURE,		// maliclk
	NX_TZPC_SMODE_NONSECURE,		// ppmclk
	NX_TZPC_SMODE_NONSECURE,		// sdmmc0clk
	NX_TZPC_SMODE_NONSECURE,		// cryptoclk
	NX_TZPC_SMODE_NONSECURE			// codaclk
	},
	{
	NX_TZPC_SMODE_NONSECURE,		// gmacclk
	NX_TZPC_SMODE_NONSECURE,		// reserved
	NX_TZPC_SMODE_NONSECURE,		// mipitop clk
	NX_TZPC_SMODE_NONSECURE,		// pdmclk
	NX_TZPC_SMODE_NONSECURE,		// sdmmc1clk
	NX_TZPC_SMODE_NONSECURE,		// sdmmc2clk
	NX_TZPC_SMODE_NONSECURE,		// can0
	NX_TZPC_SMODE_NONSECURE			// can1
	},
	//=============TZPC6=================
	{
	NX_TZPC_SMODE_SECURE,			// DREX
	NX_TZPC_SMODE_SECURE,			// DDRPHY
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE			// NC
	},
	{
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE			// NC
	},
	{
	NX_TZPC_SMODE_NONSECURE,		// HDMI_PHY
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE			// NC
	},
	{
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE,			// NC
	NX_TZPC_SMODE_SECURE			// NC
	}
};

union NX_TZPC_PROT
{
	U8	ProtGroup;
	struct NX_TZPC_PROT_BIT ProtBit;
};
//struct NX_TZPC_RegisterSet *pTZPC;

static inline void SetTZPC(void)
{
	U32 i, j;
	union NX_TZPC_PROT *pProt = (union NX_TZPC_PROT *)Prot_bit;

	for(i = 0; i < NX_TZPC_MODULE_NUMBER; i++)
	{
//		printf("i:%d, base:%X, size:%x\r\n", i, &pReg_TZPC[i]->R0SIZE, sizeof(struct NX_TZPC_RegisterSet));
		WriteIO32( &pReg_TZPC[i]->R0SIZE, TZPC_R0SIZE[i]);		// 1: 4KB, 2:8KB, ....
		for(j = 0; j < NX_TZPC_PORT; j++)
		{
			WriteIO32( &pReg_TZPC[i]->DETPROT[j].CLEAR, ~(pProt[i*NX_TZPC_PORT+j].ProtGroup));		// set all secure mode to default
			WriteIO32( &pReg_TZPC[i]->DETPROT[j].SET, pProt[i*NX_TZPC_PORT+j].ProtGroup);	// 0: secure, 1: non-secure
//			WriteIO32( &pReg_TZPC[i]->DETPROT[j].SET, 0xFFFFFFFF);	// 0: secure, 1: non-secure
		}
	}
//	pReg_Tieoff->TIEOFFREG[26] = 0xFFFFFFFF;		// tzpc decprot mode set. 0:secure, 1:non-secure
}

static inline void SetTZASC(void)
{
	U32 i, j;
	struct NX_TZC380_RegisterSet * const pTZC380 = (struct NX_TZC380_RegisterSet *)PHY_BASEADDR_DREX_TZ_MODULE;

//	printf("address width %d, num of region:%d\r\n", ((pTZC380->CONFIGURATION >>8)&0x3F)+1, (pTZC380->CONFIGURATION & 0xF));
	WriteIO32( &pTZC380->ACTION, NX_TZASC_REACTION_INTLOW_DECERR);			// int low and DECERR response so occur exception

	// region 0 is always cover all area to secure.
	j = (ReadIO32( &pTZC380->CONFIGURATION) & 0xF) + 1;
	for(i = 1; i < j; i++)
	{
		WriteIO32( &pTZC380->RS[i].REGION_SETUP_HIGH, 0);
		WriteIO32( &pTZC380->RS[i].REGION_SETUP_LOW,  0);//x40000000;
		WriteIO32( &pTZC380->RS[i].REGION_ATTRIBUTES, (
			(0x0F << 28) |			// secure r/w, non-secure r/w
			(0xFF <<  8) |			// sub region x is enabled
			(0x20 <<  1) |			// 2GB region
			(0x00 <<  0)			// enable for region 0: disable, 1:enable
			));
	}

	WriteIO32( &pTZC380->SPECULATION_CONTROL, 0);		// 0: speculation is enabled. defalut
}

static inline void SetGIC_Master(void)
{
	U32 i, nPPI;
#if 1
	WriteIO32( &pReg_GIC400->GICD.CTLR,
		0x1<<1	|	// enable group1	routed to non-secure IRQ by GICC.CTLR.FIQEn
		0x1<<0); 	// enable group0	routed to secure FIQ

//	printf("GICD.CTLR:%X\r\n", pReg_GIC400->GICD.CTLR);
	nPPI = ReadIO32( &pReg_GIC400->GICD.TYPER) & 0x1F;
//	printf("nPPI is %d\r\n", nPPI);
	for(i = 1; i <= nPPI; i++)
	{
		WriteIO32( &pReg_GIC400->GICD.IGROUPR[i], 0xFFFFFFFF);	// set int group to 1	// 0: to secure FIQ, 1: to non-secure IRQ
//		printf("GICD.IGROUPR[%d]:%X\r\n", i, ReadIO32( &pReg_GIC400->GICD.IGROUPR[i]));
	}
//	WriteIO8( &pReg_GIC400->GICD.ITARGETSR[0], 0xFF);		// sgi target to all cpu
//	WriteIO8( &pReg_GIC400->GICD.IPRIORITYR[0], 0xFF);		// sgi target to all cpu
//	WriteIO32( &pReg_GIC400->GICC.NSAPR0, 0xFFFFFFFF);		// non-secure read/write access permitted
//	WriteIO32( &pReg_GIC400->GICD.NSACR[0], 0xFFFFFFFF);		// non-secure read/write access permitted
//	WriteIO32( &pReg_GIC400->GICD.ICFGR[0], 0x0);		// 0: level, 1: edge
#endif
}

inline void SetGIC_All(void)
{
	WriteIO32( &pReg_GIC400->GICD.IGROUPR[0], 0xFFFFFFFF);	// set int group to 1	// 0: to secure FIQ, 1: to non-secure IRQ
//	WriteIO32( &pReg_GIC400->GICD.ISENABLER[0], 0xFF);		// enable SGI 0
//	WriteIO32( &pReg_GIC400->GICD.ICPENDR[0], 0xFF);		// clear pending
	WriteIO32( &pReg_GIC400->GICC.CTLR,
				0<<10	|		// EOImodeNS
				0<<9	|		// EOImodeS
				1<<8	|		// IRQBypDisGrp1
				1<<7	|		// FIQBypDisGrp1
				1<<6	|		// IRQBypDisGrp0
				1<<5	|		// FIQBypDisGrp0
				0<<4	|		// CBPR 	0: to determine any preemption, use GICC_BPR for Group0, GICC_ABPR for Group1
								//			1: GICC_BPR for both Group 0 and 1
				1<<3	|		// FIQEn	0: Group0 int to IRQ,	1: Group int to FIQ,
				1<<2	|		// AckCtl	0: If the highest priority pending int is a Group 1, read GICC_IAR or GICC_HPPIR return 1022
								//			1:	" return IAR
				1<<1	|		// Group 1 int Enable
				1<<0			// Group 0 int Enable
					);			// enable cpu interface
//	WriteIO32( &pReg_GIC400->GICC.PMR,	0x1<<7);	// all high priority
	WriteIO32( &pReg_GIC400->GICC.PMR,	0xFF);	// all high priority
//	WriteIO8( &pReg_GIC400->GICD.ITARGETSR[0], 1<<CPUID);		// sgi target to all cpu
}


void SetSecureState(void)
{
	SetTZPC();
	SetTZASC();
	SetGIC_Master();
	SetGIC_All();
}

