{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540964498606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540964498627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 13:41:38 2018 " "Processing started: Wed Oct 31 13:41:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540964498627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1540964498627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc addtion1 -c addtion1 " "Command: quartus_drc addtion1 -c addtion1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1540964498627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1540964500813 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "addtion1.sdc " "Synopsys Design Constraints File file not found: 'addtion1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1540964501085 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1540964501086 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1540964501092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1540964501093 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " div_count\[10\] " "Node  \"div_count\[10\]\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501157 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1540964501157 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " digit " "Node  \"digit\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " add:f4\|Add1~0 " "Node  \"add:f4\|Add1~0\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 272 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " add:f2\|Add1~0 " "Node  \"add:f2\|Add1~0\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 272 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " add:f3\|Add1~0 " "Node  \"add:f3\|Add1~0\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 272 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " add:f1\|Add1~0 " "Node  \"add:f1\|Add1~0\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 272 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " add:f4\|Add1~1 " "Node  \"add:f4\|Add1~1\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 272 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " div_count\[10\]~clkctrl " "Node  \"div_count\[10\]~clkctrl\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " add:f1\|Add1~1 " "Node  \"add:f1\|Add1~1\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 272 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " add:f2\|Add1~1 " "Node  \"add:f2\|Add1~1\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 272 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " add:f3\|Add1~1 " "Node  \"add:f3\|Add1~1\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 272 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " add:f4\|Add0~0 " "Node  \"add:f4\|Add0~0\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 272 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " Mux6~3 " "Node  \"Mux6~3\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " div_count\[10\] " "Node  \"div_count\[10\]\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " div_count\[0\] " "Node  \"div_count\[0\]\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " Mux6~21 " "Node  \"Mux6~21\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " Mux6~16 " "Node  \"Mux6~16\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " Mux6~17 " "Node  \"Mux6~17\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " Mux6~18 " "Node  \"Mux6~18\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " add:f2\|Add0~0 " "Node  \"add:f2\|Add0~0\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 272 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " Mux1~0 " "Node  \"Mux1~0\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " div_count\[8\]~25 " "Node  \"div_count\[8\]~25\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " div_count\[7\]~23 " "Node  \"div_count\[7\]~23\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " div_count\[9\] " "Node  \"div_count\[9\]\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " div_count\[6\]~21 " "Node  \"div_count\[6\]~21\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " Mux6~11 " "Node  \"Mux6~11\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " div_count\[5\]~19 " "Node  \"div_count\[5\]~19\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " div_count\[9\]~26 " "Node  \"div_count\[9\]~26\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " div_count\[4\]~17 " "Node  \"div_count\[4\]~17\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_NODES_INFO" " div_count\[8\] " "Node  \"div_count\[8\]\"" {  } { { "addtion1.v" "" { Text "D:/intelFPGA_lite/18.0/addition1/addtion1.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.0/addition1/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1540964501165 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1540964501165 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1540964501165 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1540964501168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 4 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540964501236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 31 13:41:41 2018 " "Processing ended: Wed Oct 31 13:41:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540964501236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540964501236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540964501236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1540964501236 ""}
