{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1508696584330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1508696584330 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dct8puntos 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"dct8puntos\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1508696584346 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508696584448 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508696584448 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1508696585235 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1508696585347 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1508696586678 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "307 307 " "No exact pin location assignment(s) for 307 pins of 307 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1508696587308 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "307 240 " "Design requires 307 user-specified I/O pins -- too many to fit in the 240 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "307 307 0 " "Current design requires 307 user-specified I/O pins -- 307 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1508696600150 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "240 212 28 " "Targeted device has 240 I/O pin locations available for user I/O -- 212 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1508696600150 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1508696600150 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1508696600153 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508696600154 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "96 " "Following 96 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y0\[0\] GND " "Pin y0\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y0[0] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y0\[1\] GND " "Pin y0\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y0[1] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y0\[2\] GND " "Pin y0\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y0[2] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y0\[3\] GND " "Pin y0\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y0[3] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y0\[4\] GND " "Pin y0\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y0[4] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y0\[5\] GND " "Pin y0\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y0[5] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y0\[6\] GND " "Pin y0\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y0[6] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y0\[7\] GND " "Pin y0\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y0[7] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y0\[8\] GND " "Pin y0\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y0[8] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y0\[9\] GND " "Pin y0\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y0[9] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y0\[10\] GND " "Pin y0\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y0[10] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y0\[11\] GND " "Pin y0\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y0[11] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y1\[0\] GND " "Pin y1\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y1[0] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y1\[1\] GND " "Pin y1\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y1[1] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y1\[2\] GND " "Pin y1\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y1[2] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y1\[3\] GND " "Pin y1\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y1[3] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y1\[4\] GND " "Pin y1\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y1[4] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y1\[5\] GND " "Pin y1\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y1[5] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y1\[6\] GND " "Pin y1\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y1[6] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y1\[7\] GND " "Pin y1\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y1[7] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y1\[8\] GND " "Pin y1\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y1[8] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y1\[9\] GND " "Pin y1\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y1[9] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y1\[10\] GND " "Pin y1\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y1[10] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y1\[11\] GND " "Pin y1\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y1[11] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y2\[0\] GND " "Pin y2\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y2[0] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y2\[1\] GND " "Pin y2\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y2[1] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y2\[2\] GND " "Pin y2\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y2[2] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y2\[3\] GND " "Pin y2\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y2[3] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y2\[4\] GND " "Pin y2\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y2[4] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y2\[5\] GND " "Pin y2\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y2[5] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y2\[6\] GND " "Pin y2\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y2[6] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y2\[7\] GND " "Pin y2\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y2[7] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y2\[8\] GND " "Pin y2\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y2[8] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y2\[9\] GND " "Pin y2\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y2[9] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y2\[10\] GND " "Pin y2\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y2[10] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y2\[11\] GND " "Pin y2\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y2[11] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y3\[0\] GND " "Pin y3\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y3[0] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y3\[1\] GND " "Pin y3\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y3[1] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y3\[2\] GND " "Pin y3\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y3[2] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y3\[3\] GND " "Pin y3\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y3[3] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y3\[4\] GND " "Pin y3\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y3[4] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y3\[5\] GND " "Pin y3\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y3[5] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y3\[6\] GND " "Pin y3\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y3[6] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y3\[7\] GND " "Pin y3\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y3[7] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y3\[8\] GND " "Pin y3\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y3[8] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y3\[9\] GND " "Pin y3\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y3[9] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y3\[10\] GND " "Pin y3\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y3[10] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y3\[11\] GND " "Pin y3\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y3[11] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y4\[0\] GND " "Pin y4\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y4[0] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y4\[1\] GND " "Pin y4\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y4[1] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y4\[2\] GND " "Pin y4\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y4[2] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y4\[3\] GND " "Pin y4\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y4[3] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y4\[4\] GND " "Pin y4\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y4[4] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y4\[5\] GND " "Pin y4\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y4[5] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y4\[6\] GND " "Pin y4\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y4[6] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y4\[7\] GND " "Pin y4\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y4[7] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y4\[8\] GND " "Pin y4\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y4[8] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y4\[9\] GND " "Pin y4\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y4[9] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y4\[10\] GND " "Pin y4\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y4[10] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y4\[11\] GND " "Pin y4\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y4[11] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y5\[0\] GND " "Pin y5\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y5[0] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y5\[1\] GND " "Pin y5\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y5[1] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y5\[2\] GND " "Pin y5\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y5[2] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y5\[3\] GND " "Pin y5\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y5[3] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y5\[4\] GND " "Pin y5\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y5[4] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y5\[5\] GND " "Pin y5\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y5[5] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y5\[6\] GND " "Pin y5\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y5[6] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y5\[7\] GND " "Pin y5\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y5[7] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y5\[8\] GND " "Pin y5\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y5[8] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y5\[9\] GND " "Pin y5\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y5[9] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y5\[10\] GND " "Pin y5\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y5[10] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y5\[11\] GND " "Pin y5\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y5[11] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y6\[0\] GND " "Pin y6\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y6[0] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y6\[1\] GND " "Pin y6\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y6[1] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y6\[2\] GND " "Pin y6\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y6[2] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y6\[3\] GND " "Pin y6\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y6[3] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y6\[4\] GND " "Pin y6\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y6[4] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y6\[5\] GND " "Pin y6\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y6[5] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y6\[6\] GND " "Pin y6\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y6[6] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y6\[7\] GND " "Pin y6\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y6[7] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y6\[8\] GND " "Pin y6\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y6[8] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y6\[9\] GND " "Pin y6\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y6[9] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y6\[10\] GND " "Pin y6\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y6[10] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y6\[11\] GND " "Pin y6\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y6[11] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y7\[0\] GND " "Pin y7\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y7[0] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y7\[1\] GND " "Pin y7\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y7[1] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y7\[2\] GND " "Pin y7\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y7[2] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y7\[3\] GND " "Pin y7\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y7[3] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y7\[4\] GND " "Pin y7\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y7[4] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y7\[5\] GND " "Pin y7\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y7[5] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y7\[6\] GND " "Pin y7\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y7[6] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y7\[7\] GND " "Pin y7\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y7[7] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y7\[8\] GND " "Pin y7\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y7[8] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y7\[9\] GND " "Pin y7\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y7[9] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y7\[10\] GND " "Pin y7\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y7[10] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "y7\[11\] GND " "Pin y7\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { y7[11] } } } { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/dct8puntos.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Tesis/codigo/dct_8puntos/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1508696600742 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1508696600742 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1508696600748 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1477 " "Peak virtual memory: 1477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508696601438 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 22 13:23:21 2017 " "Processing ended: Sun Oct 22 13:23:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508696601438 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508696601438 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508696601438 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1508696601438 ""}
