#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21de1e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x21de370 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x21ec0e0 .functor NOT 1, L_0x2218560, C4<0>, C4<0>, C4<0>;
L_0x22182c0 .functor XOR 1, L_0x2218160, L_0x2218220, C4<0>, C4<0>;
L_0x2218450 .functor XOR 1, L_0x22182c0, L_0x2218380, C4<0>, C4<0>;
v0x22134d0_0 .net *"_ivl_10", 0 0, L_0x2218380;  1 drivers
v0x22135d0_0 .net *"_ivl_12", 0 0, L_0x2218450;  1 drivers
v0x22136b0_0 .net *"_ivl_2", 0 0, L_0x2215480;  1 drivers
v0x2213770_0 .net *"_ivl_4", 0 0, L_0x2218160;  1 drivers
v0x2213850_0 .net *"_ivl_6", 0 0, L_0x2218220;  1 drivers
v0x2213980_0 .net *"_ivl_8", 0 0, L_0x22182c0;  1 drivers
v0x2213a60_0 .net "a", 0 0, v0x220f9f0_0;  1 drivers
v0x2213b00_0 .net "b", 0 0, v0x220fa90_0;  1 drivers
v0x2213ba0_0 .net "c", 0 0, v0x220fb30_0;  1 drivers
v0x2213c40_0 .var "clk", 0 0;
v0x2213ce0_0 .net "d", 0 0, v0x220fc70_0;  1 drivers
v0x2213d80_0 .net "q_dut", 0 0, L_0x2217e70;  1 drivers
v0x2213e20_0 .net "q_ref", 0 0, L_0x22144c0;  1 drivers
v0x2213ec0_0 .var/2u "stats1", 159 0;
v0x2213f60_0 .var/2u "strobe", 0 0;
v0x2214000_0 .net "tb_match", 0 0, L_0x2218560;  1 drivers
v0x22140c0_0 .net "tb_mismatch", 0 0, L_0x21ec0e0;  1 drivers
v0x2214180_0 .net "wavedrom_enable", 0 0, v0x220fd60_0;  1 drivers
v0x2214220_0 .net "wavedrom_title", 511 0, v0x220fe00_0;  1 drivers
L_0x2215480 .concat [ 1 0 0 0], L_0x22144c0;
L_0x2218160 .concat [ 1 0 0 0], L_0x22144c0;
L_0x2218220 .concat [ 1 0 0 0], L_0x2217e70;
L_0x2218380 .concat [ 1 0 0 0], L_0x22144c0;
L_0x2218560 .cmp/eeq 1, L_0x2215480, L_0x2218450;
S_0x21de500 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x21de370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x21c9ea0 .functor NOT 1, v0x220f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x21dec60 .functor XOR 1, L_0x21c9ea0, v0x220fa90_0, C4<0>, C4<0>;
L_0x21ec150 .functor XOR 1, L_0x21dec60, v0x220fb30_0, C4<0>, C4<0>;
L_0x22144c0 .functor XOR 1, L_0x21ec150, v0x220fc70_0, C4<0>, C4<0>;
v0x21ec350_0 .net *"_ivl_0", 0 0, L_0x21c9ea0;  1 drivers
v0x21ec3f0_0 .net *"_ivl_2", 0 0, L_0x21dec60;  1 drivers
v0x21c9ff0_0 .net *"_ivl_4", 0 0, L_0x21ec150;  1 drivers
v0x21ca090_0 .net "a", 0 0, v0x220f9f0_0;  alias, 1 drivers
v0x220edb0_0 .net "b", 0 0, v0x220fa90_0;  alias, 1 drivers
v0x220eec0_0 .net "c", 0 0, v0x220fb30_0;  alias, 1 drivers
v0x220ef80_0 .net "d", 0 0, v0x220fc70_0;  alias, 1 drivers
v0x220f040_0 .net "q", 0 0, L_0x22144c0;  alias, 1 drivers
S_0x220f1a0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x21de370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x220f9f0_0 .var "a", 0 0;
v0x220fa90_0 .var "b", 0 0;
v0x220fb30_0 .var "c", 0 0;
v0x220fbd0_0 .net "clk", 0 0, v0x2213c40_0;  1 drivers
v0x220fc70_0 .var "d", 0 0;
v0x220fd60_0 .var "wavedrom_enable", 0 0;
v0x220fe00_0 .var "wavedrom_title", 511 0;
E_0x21d9140/0 .event negedge, v0x220fbd0_0;
E_0x21d9140/1 .event posedge, v0x220fbd0_0;
E_0x21d9140 .event/or E_0x21d9140/0, E_0x21d9140/1;
E_0x21d9390 .event posedge, v0x220fbd0_0;
E_0x21c29f0 .event negedge, v0x220fbd0_0;
S_0x220f4f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x220f1a0;
 .timescale -12 -12;
v0x220f6f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x220f7f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x220f1a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x220ff60 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x21de370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x22145f0 .functor NOT 1, v0x220f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x2214660 .functor NOT 1, v0x220fa90_0, C4<0>, C4<0>, C4<0>;
L_0x22146f0 .functor AND 1, L_0x22145f0, L_0x2214660, C4<1>, C4<1>;
L_0x22147b0 .functor NOT 1, v0x220fb30_0, C4<0>, C4<0>, C4<0>;
L_0x2214850 .functor AND 1, L_0x22146f0, L_0x22147b0, C4<1>, C4<1>;
L_0x2214960 .functor AND 1, L_0x2214850, v0x220fc70_0, C4<1>, C4<1>;
L_0x2214a60 .functor NOT 1, v0x220f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x2214ad0 .functor NOT 1, v0x220fa90_0, C4<0>, C4<0>, C4<0>;
L_0x2214b90 .functor AND 1, L_0x2214a60, L_0x2214ad0, C4<1>, C4<1>;
L_0x2214ca0 .functor AND 1, L_0x2214b90, v0x220fb30_0, C4<1>, C4<1>;
L_0x2214dc0 .functor NOT 1, v0x220fc70_0, C4<0>, C4<0>, C4<0>;
L_0x2214e30 .functor AND 1, L_0x2214ca0, L_0x2214dc0, C4<1>, C4<1>;
L_0x2214f60 .functor OR 1, L_0x2214960, L_0x2214e30, C4<0>, C4<0>;
L_0x2215070 .functor NOT 1, v0x220f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x2214ef0 .functor AND 1, L_0x2215070, v0x220fa90_0, C4<1>, C4<1>;
L_0x22151b0 .functor NOT 1, v0x220fb30_0, C4<0>, C4<0>, C4<0>;
L_0x22152b0 .functor AND 1, L_0x2214ef0, L_0x22151b0, C4<1>, C4<1>;
L_0x22153c0 .functor AND 1, L_0x22152b0, v0x220fc70_0, C4<1>, C4<1>;
L_0x2215520 .functor OR 1, L_0x2214f60, L_0x22153c0, C4<0>, C4<0>;
L_0x2215630 .functor NOT 1, v0x220f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x2215860 .functor AND 1, L_0x2215630, v0x220fa90_0, C4<1>, C4<1>;
L_0x2215a30 .functor AND 1, L_0x2215860, v0x220fb30_0, C4<1>, C4<1>;
L_0x2215cc0 .functor NOT 1, v0x220fc70_0, C4<0>, C4<0>, C4<0>;
L_0x2215e40 .functor AND 1, L_0x2215a30, L_0x2215cc0, C4<1>, C4<1>;
L_0x2216020 .functor OR 1, L_0x2215520, L_0x2215e40, C4<0>, C4<0>;
L_0x2216130 .functor NOT 1, v0x220fa90_0, C4<0>, C4<0>, C4<0>;
L_0x2216280 .functor AND 1, v0x220f9f0_0, L_0x2216130, C4<1>, C4<1>;
L_0x2216340 .functor NOT 1, v0x220fb30_0, C4<0>, C4<0>, C4<0>;
L_0x22164a0 .functor AND 1, L_0x2216280, L_0x2216340, C4<1>, C4<1>;
L_0x22165b0 .functor AND 1, L_0x22164a0, v0x220fc70_0, C4<1>, C4<1>;
L_0x2216770 .functor OR 1, L_0x2216020, L_0x22165b0, C4<0>, C4<0>;
L_0x2216880 .functor NOT 1, v0x220fa90_0, C4<0>, C4<0>, C4<0>;
L_0x2216a00 .functor AND 1, v0x220f9f0_0, L_0x2216880, C4<1>, C4<1>;
L_0x2216ac0 .functor AND 1, L_0x2216a00, v0x220fb30_0, C4<1>, C4<1>;
L_0x2216ca0 .functor NOT 1, v0x220fc70_0, C4<0>, C4<0>, C4<0>;
L_0x2216d10 .functor AND 1, L_0x2216ac0, L_0x2216ca0, C4<1>, C4<1>;
L_0x2216f50 .functor OR 1, L_0x2216770, L_0x2216d10, C4<0>, C4<0>;
L_0x2217060 .functor AND 1, v0x220f9f0_0, v0x220fa90_0, C4<1>, C4<1>;
L_0x2217210 .functor NOT 1, v0x220fb30_0, C4<0>, C4<0>, C4<0>;
L_0x2217280 .functor AND 1, L_0x2217060, L_0x2217210, C4<1>, C4<1>;
L_0x22174e0 .functor NOT 1, v0x220fc70_0, C4<0>, C4<0>, C4<0>;
L_0x2217550 .functor AND 1, L_0x2217280, L_0x22174e0, C4<1>, C4<1>;
L_0x22177c0 .functor OR 1, L_0x2216f50, L_0x2217550, C4<0>, C4<0>;
L_0x22178d0 .functor AND 1, v0x220f9f0_0, v0x220fa90_0, C4<1>, C4<1>;
L_0x2217ab0 .functor NOT 1, v0x220fb30_0, C4<0>, C4<0>, C4<0>;
L_0x2217b20 .functor AND 1, L_0x22178d0, L_0x2217ab0, C4<1>, C4<1>;
L_0x2217db0 .functor AND 1, L_0x2217b20, v0x220fc70_0, C4<1>, C4<1>;
L_0x2217e70 .functor OR 1, L_0x22177c0, L_0x2217db0, C4<0>, C4<0>;
v0x2210250_0 .net *"_ivl_0", 0 0, L_0x22145f0;  1 drivers
v0x2210330_0 .net *"_ivl_10", 0 0, L_0x2214960;  1 drivers
v0x2210410_0 .net *"_ivl_12", 0 0, L_0x2214a60;  1 drivers
v0x2210500_0 .net *"_ivl_14", 0 0, L_0x2214ad0;  1 drivers
v0x22105e0_0 .net *"_ivl_16", 0 0, L_0x2214b90;  1 drivers
v0x2210710_0 .net *"_ivl_18", 0 0, L_0x2214ca0;  1 drivers
v0x22107f0_0 .net *"_ivl_2", 0 0, L_0x2214660;  1 drivers
v0x22108d0_0 .net *"_ivl_20", 0 0, L_0x2214dc0;  1 drivers
v0x22109b0_0 .net *"_ivl_22", 0 0, L_0x2214e30;  1 drivers
v0x2210a90_0 .net *"_ivl_24", 0 0, L_0x2214f60;  1 drivers
v0x2210b70_0 .net *"_ivl_26", 0 0, L_0x2215070;  1 drivers
v0x2210c50_0 .net *"_ivl_28", 0 0, L_0x2214ef0;  1 drivers
v0x2210d30_0 .net *"_ivl_30", 0 0, L_0x22151b0;  1 drivers
v0x2210e10_0 .net *"_ivl_32", 0 0, L_0x22152b0;  1 drivers
v0x2210ef0_0 .net *"_ivl_34", 0 0, L_0x22153c0;  1 drivers
v0x2210fd0_0 .net *"_ivl_36", 0 0, L_0x2215520;  1 drivers
v0x22110b0_0 .net *"_ivl_38", 0 0, L_0x2215630;  1 drivers
v0x2211190_0 .net *"_ivl_4", 0 0, L_0x22146f0;  1 drivers
v0x2211270_0 .net *"_ivl_40", 0 0, L_0x2215860;  1 drivers
v0x2211350_0 .net *"_ivl_42", 0 0, L_0x2215a30;  1 drivers
v0x2211430_0 .net *"_ivl_44", 0 0, L_0x2215cc0;  1 drivers
v0x2211510_0 .net *"_ivl_46", 0 0, L_0x2215e40;  1 drivers
v0x22115f0_0 .net *"_ivl_48", 0 0, L_0x2216020;  1 drivers
v0x22116d0_0 .net *"_ivl_50", 0 0, L_0x2216130;  1 drivers
v0x22117b0_0 .net *"_ivl_52", 0 0, L_0x2216280;  1 drivers
v0x2211890_0 .net *"_ivl_54", 0 0, L_0x2216340;  1 drivers
v0x2211970_0 .net *"_ivl_56", 0 0, L_0x22164a0;  1 drivers
v0x2211a50_0 .net *"_ivl_58", 0 0, L_0x22165b0;  1 drivers
v0x2211b30_0 .net *"_ivl_6", 0 0, L_0x22147b0;  1 drivers
v0x2211c10_0 .net *"_ivl_60", 0 0, L_0x2216770;  1 drivers
v0x2211cf0_0 .net *"_ivl_62", 0 0, L_0x2216880;  1 drivers
v0x2211dd0_0 .net *"_ivl_64", 0 0, L_0x2216a00;  1 drivers
v0x2211eb0_0 .net *"_ivl_66", 0 0, L_0x2216ac0;  1 drivers
v0x22121a0_0 .net *"_ivl_68", 0 0, L_0x2216ca0;  1 drivers
v0x2212280_0 .net *"_ivl_70", 0 0, L_0x2216d10;  1 drivers
v0x2212360_0 .net *"_ivl_72", 0 0, L_0x2216f50;  1 drivers
v0x2212440_0 .net *"_ivl_74", 0 0, L_0x2217060;  1 drivers
v0x2212520_0 .net *"_ivl_76", 0 0, L_0x2217210;  1 drivers
v0x2212600_0 .net *"_ivl_78", 0 0, L_0x2217280;  1 drivers
v0x22126e0_0 .net *"_ivl_8", 0 0, L_0x2214850;  1 drivers
v0x22127c0_0 .net *"_ivl_80", 0 0, L_0x22174e0;  1 drivers
v0x22128a0_0 .net *"_ivl_82", 0 0, L_0x2217550;  1 drivers
v0x2212980_0 .net *"_ivl_84", 0 0, L_0x22177c0;  1 drivers
v0x2212a60_0 .net *"_ivl_86", 0 0, L_0x22178d0;  1 drivers
v0x2212b40_0 .net *"_ivl_88", 0 0, L_0x2217ab0;  1 drivers
v0x2212c20_0 .net *"_ivl_90", 0 0, L_0x2217b20;  1 drivers
v0x2212d00_0 .net *"_ivl_92", 0 0, L_0x2217db0;  1 drivers
v0x2212de0_0 .net "a", 0 0, v0x220f9f0_0;  alias, 1 drivers
v0x2212e80_0 .net "b", 0 0, v0x220fa90_0;  alias, 1 drivers
v0x2212f70_0 .net "c", 0 0, v0x220fb30_0;  alias, 1 drivers
v0x2213060_0 .net "d", 0 0, v0x220fc70_0;  alias, 1 drivers
v0x2213150_0 .net "q", 0 0, L_0x2217e70;  alias, 1 drivers
S_0x22132b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x21de370;
 .timescale -12 -12;
E_0x21d8ee0 .event anyedge, v0x2213f60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2213f60_0;
    %nor/r;
    %assign/vec4 v0x2213f60_0, 0;
    %wait E_0x21d8ee0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x220f1a0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x220fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x220fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x220fa90_0, 0;
    %assign/vec4 v0x220f9f0_0, 0;
    %wait E_0x21c29f0;
    %wait E_0x21d9390;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x220fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x220fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x220fa90_0, 0;
    %assign/vec4 v0x220f9f0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21d9140;
    %load/vec4 v0x220f9f0_0;
    %load/vec4 v0x220fa90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x220fb30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x220fc70_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x220fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x220fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x220fa90_0, 0;
    %assign/vec4 v0x220f9f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x220f7f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21d9140;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x220fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x220fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x220fa90_0, 0;
    %assign/vec4 v0x220f9f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x21de370;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2213c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2213f60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x21de370;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2213c40_0;
    %inv;
    %store/vec4 v0x2213c40_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x21de370;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x220fbd0_0, v0x22140c0_0, v0x2213a60_0, v0x2213b00_0, v0x2213ba0_0, v0x2213ce0_0, v0x2213e20_0, v0x2213d80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x21de370;
T_7 ;
    %load/vec4 v0x2213ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2213ec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2213ec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2213ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2213ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2213ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2213ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x21de370;
T_8 ;
    %wait E_0x21d9140;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2213ec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2213ec0_0, 4, 32;
    %load/vec4 v0x2214000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2213ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2213ec0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2213ec0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2213ec0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2213e20_0;
    %load/vec4 v0x2213e20_0;
    %load/vec4 v0x2213d80_0;
    %xor;
    %load/vec4 v0x2213e20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2213ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2213ec0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2213ec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2213ec0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/circuit2/iter0/response0/top_module.sv";
