v 20130925 2
T 56800 63900 9 10 1 0 0 0 15
Poor man's method to calculate the bias resistors.

Base parameters:
- Vcc voltage value (10V)
- Transistor beta (100)
- desired gain (10)
- Load resistance (R5=47k)

The following are coarse rule of thumb to avoid complex formulas.
R3 = R5 /5 = 10k
R4 = R3/gain = 10k/10 = 1000
Ic( mA ) = [(Vcc / 2) / (R3 + R4)] * 1.000 =  [(10/2)/(10000+1000)]*1000 = .4545
R4 voltage drop VR4 = (Ic * R4) / 1000 = .495*1000/1000 = .495
R2 = beta *R4 /10 = 100*1000/10=10000
R1=((Vcc*R2)/(Vbe+VR4))-R2 = ((10*10000)/(.7+.495))-10000=73682
C 55800 62500 1 270 0 voltage-3.sym
{
T 56500 62300 5 8 0 1 270 0 1
device=VOLTAGE_SOURCE
T 56300 62100 5 10 1 1 0 0 1
refdes=V1
T 56300 61900 5 10 1 1 0 0 1
value=DC 9V
}
N 56000 61600 56000 61200 4
C 55900 60900 1 0 0 gnd-1.sym
{
T 55800 60900 5 10 1 1 0 0 1
netname=0
}
C 55800 62600 1 0 0 vcc-1.sym
{
T 55900 63000 5 10 0 1 0 0 1
netname=vcc
}
C 55200 59700 1 270 0 voltage-3.sym
{
T 55900 59500 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 55200 59700 5 10 0 0 0 0 1
value=0 SIN (0 0.01 50  0 0 0) 
T 55200 59700 5 10 0 0 0 0 1
comment=SIN (Vo Va Freq Td Df Phase)
T 54100 59200 5 10 1 1 0 0 1
refdes=VSIGNAL
}
C 55300 58500 1 0 0 gnd-1.sym
{
T 55200 58500 5 10 1 1 0 0 1
netname=0
}
N 56000 62500 56000 62600 4
C 59500 59200 1 0 0 npn-3.sym
{
T 60400 59700 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 59500 59200 5 10 0 1 0 0 1
model-name=genericNPN
T 59500 59200 5 10 0 0 0 0 1
model=npn
T 60000 59600 5 10 1 1 0 0 1
refdes=Q1
}
C 57900 61500 1 270 0 resistor-2.sym
{
T 58250 61100 5 10 0 0 270 0 1
device=RESISTOR
T 57500 61000 5 10 1 1 0 0 1
value=73682
T 58200 61000 5 10 1 1 0 0 1
refdes=R1
}
C 57900 58900 1 270 0 resistor-2.sym
{
T 58250 58500 5 10 0 0 270 0 1
device=RESISTOR
T 57500 58400 5 10 1 1 0 0 1
value=10000
T 58200 58400 5 10 1 1 0 0 1
refdes=R2
}
C 60000 61500 1 270 0 resistor-2.sym
{
T 60350 61100 5 10 0 0 270 0 1
device=RESISTOR
T 59600 61000 5 10 1 1 0 0 1
value=10k
T 60300 61000 5 10 1 1 0 0 1
refdes=R3
}
N 60100 61500 60100 61900 4
N 58000 61900 60100 61900 4
N 58000 61900 58000 61500 4
N 58000 58000 58000 57500 4
N 58000 57500 61900 57500 4
N 60100 60200 60100 60600 4
N 58000 58900 58000 60600 4
C 59100 57200 1 0 0 gnd-1.sym
{
T 59000 57200 5 10 1 1 0 0 1
netname=0
}
C 59000 61900 1 0 0 vcc-1.sym
{
T 59100 62300 5 10 0 1 0 0 1
netname=vcc
}
C 60600 60200 1 0 0 capacitor-1.sym
{
T 60800 60900 5 10 0 0 0 0 1
device=CAPACITOR
T 60800 61100 5 10 0 0 0 0 1
symversion=0.1
T 60900 60700 5 10 1 1 0 0 1
refdes=C2
T 60900 60000 5 10 1 1 0 0 1
value=1m
}
N 60600 60400 60100 60400 4
C 61800 58900 1 270 0 resistor-2.sym
{
T 62150 58500 5 10 0 0 270 0 1
device=RESISTOR
T 61400 58400 5 10 1 1 0 0 1
value=47k
T 62100 58400 5 10 1 1 0 0 1
refdes=R5
}
N 61900 58900 61900 60400 4
N 61900 58000 61900 57500 4
N 61500 60400 61900 60400 4
N 61900 60400 62400 60900 4
{
T 62200 60400 5 10 1 1 0 0 1
netname=Vout
}
C 53700 66300 1 0 0 spice-directive-1.sym
{
T 53800 66600 5 10 0 1 0 0 1
device=directive
T 53800 66700 5 10 1 1 0 0 1
refdes=A1
T 53700 64700 5 10 1 1 0 0 9
value=.options savecurrents
.control
.savecurrents all
.save all
tran 0.5ms 0.08s
set color0=rgb:f/f/f
set color1=rgb:0/0/0
plot vs vout
.endc
}
N 55500 59700 56000 60200 4
{
T 55800 59700 5 10 1 1 0 0 1
netname=Vs
}
C 56300 59500 1 0 0 capacitor-1.sym
{
T 56500 60200 5 10 0 0 0 0 1
device=CAPACITOR
T 56500 60400 5 10 0 0 0 0 1
symversion=0.1
T 56600 60000 5 10 1 1 0 0 1
refdes=C1
T 56600 59300 5 10 1 1 0 0 1
value=1m
}
N 55400 59700 56300 59700 4
N 57200 59700 58000 59700 4
N 58000 59700 59500 59700 4
C 60000 58800 1 270 0 resistor-2.sym
{
T 60350 58400 5 10 0 0 270 0 1
device=RESISTOR
T 59600 58300 5 10 1 1 0 0 1
value=1000
T 60300 58300 5 10 1 1 0 0 1
refdes=R4
}
N 60100 58800 60100 59200 4
N 60100 57900 60100 57500 4
B 53700 56800 9300 6700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 61100 51400 1 0 0 npn-3.sym
{
T 62000 51900 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 61100 51400 5 10 0 1 0 0 1
model-name=genericNPN
T 61100 51400 5 10 0 0 0 0 1
model=npn
T 61600 51800 5 10 1 1 0 0 1
refdes=Q1a
}
C 59600 53700 1 270 0 resistor-2.sym
{
T 59950 53300 5 10 0 0 270 0 1
device=RESISTOR
T 59900 53200 5 10 1 1 0 0 1
refdes=R1
}
C 59600 51100 1 270 0 resistor-2.sym
{
T 59950 50700 5 10 0 0 270 0 1
device=RESISTOR
T 59900 50600 5 10 1 1 0 0 1
refdes=R2
}
C 61600 53700 1 270 0 resistor-2.sym
{
T 61950 53300 5 10 0 0 270 0 1
device=RESISTOR
T 61900 53200 5 10 1 1 0 0 1
refdes=RC
}
N 61700 53700 61700 54100 4
N 59700 54100 61700 54100 4
N 59700 54100 59700 53700 4
N 59700 50200 59700 49700 4
N 59700 49700 61700 49700 4
N 61700 52400 61700 52800 4
N 59700 51100 59700 52800 4
C 60200 49400 1 0 0 gnd-1.sym
{
T 60100 49400 5 10 1 1 0 0 1
netname=0
}
C 60100 54100 1 0 0 vcc-1.sym
{
T 60200 54500 5 10 0 1 0 0 1
netname=vcc
}
N 59700 51900 61100 51900 4
N 59700 51900 59400 52200 4
{
T 59100 52200 5 10 1 1 0 0 1
netname=VB
}
C 61600 51000 1 270 0 resistor-2.sym
{
T 61950 50600 5 10 0 0 270 0 1
device=RESISTOR
T 61900 50500 5 10 1 1 0 0 1
refdes=RE
}
N 61700 51000 61700 51400 4
N 61700 50100 61700 49700 4
B 53700 49300 9300 6700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53800 55400 9 10 1 0 0 0 3
The reasoning is that VE≈IC*RE (since IC≈IE)
VB=VE+VBE=IC*RE+VBE
where VBE is the diode drop of the BE junction.
N 61700 51200 62100 51200 4
{
T 62100 51200 5 10 1 1 0 0 1
netname=VE
}
A 61500 51800 500 180 90 3 0 0 0 -1 -1
T 60800 51300 9 10 1 0 0 0 1
VBE
T 53800 54700 9 10 1 0 0 0 3
Now usually VB is fixed, this mean that IE and IC could be 
derived from RE indipendently of β and IB.

T 53800 54600 9 10 1 0 0 0 1
Suppose that VB is 2V, that is a pretty standard value for it.
N 61700 52600 61400 52900 4
{
T 61100 52900 5 10 1 1 0 0 1
netname=VC
}
A 61600 51900 500 292 133 3 0 0 0 -1 -1
T 62100 51800 9 10 1 0 0 0 1
VCE
T 53900 53000 9 10 1 0 0 0 7
Some of the relationships between values:
1) VC = Vcc-RC*IC = VE+VCE
2) VE = IE*RE = VB-VBE
3) VCE = VC-VE = VCC-(IC*RC+IE*RE)
4) VB = VBE + VE  = R2/(R1+R2)*Vcc  (voltage divider)
5) I2 = VB / R2
6) I1 = IB+I2 = (Vcc - VB)/R1
L 59500 50900 59500 50200 3 0 0 0 -1 -1
L 59400 50300 59500 50200 3 0 0 0 -1 -1
L 59500 50200 59600 50300 3 0 0 0 -1 -1
T 59300 50600 9 10 1 0 0 0 1
I2
L 60200 52000 60900 52000 3 0 0 0 -1 -1
L 60800 51900 60900 52000 3 0 0 0 -1 -1
L 60900 52000 60800 52100 3 0 0 0 -1 -1
T 60400 52100 9 10 1 0 0 0 1
IB
L 59500 53500 59500 52800 3 0 0 0 -1 -1
L 59400 52900 59500 52800 3 0 0 0 -1 -1
L 59500 52800 59600 52900 3 0 0 0 -1 -1
T 59300 53000 9 10 1 0 0 0 1
I1
T 64500 65700 9 10 1 0 0 0 5
https://eng.libretexts.org/Bookshelves/Electrical_Engineering/Electronics/Book%3A_Semiconductor_Devices_-_Theory_and_Application_(Fiore)/05%3A_BJT_Biasing/5.4%3A_Voltage_Divider_Bias

https://www.homemade-circuits.com/voltage-divider-bias-in-bjt-circuits-more-stability-without-beta-factor/


C 75500 58000 1 270 0 resistor-2.sym
{
T 75850 57600 5 10 0 0 270 0 1
device=RESISTOR
T 75800 57500 5 10 1 1 0 0 1
refdes=R1
}
N 75600 58400 75600 58000 4
C 75400 58400 1 0 0 vcc-1.sym
{
T 75500 58800 5 10 0 1 0 0 1
netname=vcc
}
L 75400 57800 75400 57100 3 0 0 0 -1 -1
L 75300 57200 75400 57100 3 0 0 0 -1 -1
L 75400 57100 75500 57200 3 0 0 0 -1 -1
N 75600 55400 75600 57100 4
N 75600 56200 75200 56400 4
{
T 75000 56500 5 10 1 1 0 0 1
netname=VTh
}
C 75500 55400 1 270 0 resistor-2.sym
{
T 75800 54900 5 10 1 1 0 0 1
refdes=R2
T 75850 55000 5 10 0 0 270 0 1
device=RESISTOR
}
N 75600 54500 75600 54000 4
C 75500 53700 1 0 0 gnd-1.sym
{
T 75400 53700 5 10 1 1 0 0 1
netname=0
}
L 75400 55200 75400 54500 3 0 0 0 -1 -1
L 75300 54600 75400 54500 3 0 0 0 -1 -1
L 75400 54500 75500 54600 3 0 0 0 -1 -1
T 75200 57300 9 10 1 0 0 0 1
I1
T 75200 54900 9 10 1 0 0 0 1
I2
C 80100 58400 1 270 0 resistor-2.sym
{
T 80450 58000 5 10 0 0 270 0 1
device=RESISTOR
T 80400 57900 5 10 1 1 0 0 1
refdes=RC
}
N 80200 58400 80200 58300 4
C 80000 58300 1 0 0 vcc-1.sym
{
T 80100 58700 5 10 0 1 0 0 1
netname=vcc
}
N 80200 57100 79900 57400 4
{
T 79600 57400 5 10 1 1 0 0 1
netname=VC
}
C 79600 55900 1 0 0 npn-3.sym
{
T 80500 56400 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 79600 55900 5 10 0 1 0 0 1
model-name=genericNPN
T 79600 55900 5 10 0 0 0 0 1
model=npn
T 80100 56300 5 10 1 1 0 0 1
refdes=Q1a
}
N 80200 56900 80200 57500 4
N 80200 54700 80200 55900 4
N 80200 55700 80600 55700 4
{
T 80600 55700 5 10 1 1 0 0 1
netname=VE
}
C 80100 53300 1 0 0 gnd-1.sym
{
T 80000 53300 5 10 1 1 0 0 1
netname=0
}
C 80100 54700 1 270 0 resistor-2.sym
{
T 80450 54300 5 10 0 0 270 0 1
device=RESISTOR
T 80400 54200 5 10 1 1 0 0 1
refdes=RE
}
N 80200 53800 80200 53600 4
N 77900 56400 77500 56600 4
{
T 77300 56700 5 10 1 1 0 0 1
netname=VTh
}
C 77900 56300 1 0 0 resistor-2.sym
{
T 78300 56650 5 10 0 0 0 0 1
device=RESISTOR
T 78200 56100 5 10 1 1 0 0 1
refdes=RTh
}
T 67400 55600 9 10 1 0 0 0 17
Splitting the circuit into 2 parts using the Thevenin theorem we get:
VTh = Vcc*R2/(R1+R2)
RTh = R1||R2 = R1*R2/(R1+R2)
VTh = VRTh + VBE +VRE
VTh = IB*RTh + VBE +IE*RE
we also know that
IB=IC/β
and
IE≈IC
so
VTH=(IC/β)RTH+VBE+ICRE
IC=(VTh−VBE)/(RE+RTh/β)
Now the focus of the game is to find an approximation of IC.
First thing to consider is thath R1,R2 as a voltage divider have the
job of supplying a voltage but let's suppose that the current they 
provide is much less than the signal.
The base voltage brops by 0.7V on the BE junction and what's left is on RE.
A 80100 56300 500 180 90 3 0 0 0 -1 -1
T 79400 55800 9 10 1 0 0 0 1
VBE
A 78400 56200 500 38 105 3 0 0 0 -1 -1
T 78200 56700 9 10 1 0 0 0 1
VRTh
A 80400 54200 500 125 105 3 0 0 0 -1 -1
T 79500 54200 9 10 1 0 0 0 1
VRE
L 78900 56500 79600 56500 3 0 0 0 -1 -1
L 79500 56400 79600 56500 3 0 0 0 -1 -1
L 79600 56500 79500 56600 3 0 0 0 -1 -1
T 79100 56600 9 10 1 0 0 0 1
IB
N 78800 56400 79600 56400 4
L 80300 55400 80300 54700 3 0 0 0 -1 -1
L 80200 54800 80300 54700 3 0 0 0 -1 -1
L 80300 54700 80400 54800 3 0 0 0 -1 -1
T 80400 54900 9 10 1 0 0 0 1
IE
L 80300 57600 80300 56900 3 0 0 0 -1 -1
L 80200 57000 80300 56900 3 0 0 0 -1 -1
L 80300 56900 80400 57000 3 0 0 0 -1 -1
T 80400 57100 9 10 1 0 0 0 1
IC
