****************************************
Report : clock
Design : ALU_votegui
Mode   : func
Version: U-2022.12
Date   : Mon Apr 14 06:03:27 2025
****************************************


Attributes:
    p - Propagated clock
    G - Generated  clock
    U - Unexpanded generated clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
CLOCK_MAIN     10.000   {0 5}                         {i_clock}
gen_clk_CLOCK_MAIN_MUX                      G         {u_clock_mux/C23/Z[0]}
gen_clk_DIV2_CLK_MUX                        G         {u_clock_mux/C23/Z[0]}
gen_clk_DIV4_CLK_MUX                        G         {u_clock_mux/C23/Z[0]}
gen_clk_DIV8_CLK_MUX                        G         {u_clock_mux/C23/Z[0]}
gen_clk_div2                                G         {q_div_2_reg/Q}
gen_clk_div4                                G         {q_div_4_reg/Q}
gen_clk_div8                                G         {q_div_8_reg/Q}
vir_CLOCK_MAIN 10.000   {0 5}                         {}




Generated     Master          Generated       Master          Waveform
Clock         Source          Source          Clock           Modification
--------------------------------------------------------------------------------
gen_clk_CLOCK_MAIN_MUX u_clock_mux/C23/DATA1[0] u_clock_mux/C23/Z[0] CLOCK_MAIN div(1)
gen_clk_DIV2_CLK_MUX u_clock_mux/C23/DATA2[0] u_clock_mux/C23/Z[0] gen_clk_div2 div(1)
gen_clk_DIV4_CLK_MUX u_clock_mux/C23/DATA3[0] u_clock_mux/C23/Z[0] gen_clk_div4 div(1)
gen_clk_DIV8_CLK_MUX u_clock_mux/C23/DATA4[0] u_clock_mux/C23/Z[0] gen_clk_div8 div(1)
gen_clk_div2  q_div_2_reg/clocked_on q_div_2_reg/Q CLOCK_MAIN div(2)
gen_clk_div4  q_div_4_reg/clocked_on q_div_4_reg/Q gen_clk_div2 div(2)
gen_clk_div8  q_div_8_reg/clocked_on q_div_8_reg/Q gen_clk_div4 div(2)

1
