// Seed: 1749329609
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_11, id_12, id_13;
  wire id_14, id_15;
  wire id_16;
  assign module_1.id_2 = 0;
endmodule
module module_1;
  tri1 id_1;
  tri0 id_2, id_3 = id_2 >> id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_1.id_1 = (1'b0);
endmodule
