{"position": "Senior Staff Design Engineer", "company": "Intel Corporation", "profiles": ["Summary Qualification highlights: \n \n\u2022\tChip Design Expert and Key Contributor on numerous Intel Microprocessor  \nDesigns on leading-edge process technologies (0.25\uf06dm to 22nm process nodes) \n\u2022\tManager and Technical Lead for Clock Generation, Distribution, and Methodology \n\u2022\tExperienced Technologist \u2013 Power Delivery, Packaging, Low Power, and Thermal Design \n\u2022\tManager of Electrical and Mechanical Test Hardware Modeling Group. \n\u2022\t20-years of Semiconductor Experience spanning Design, Manufacturing, and Process  \nDevelopment \n\u2022\tStrong Experience with highly complex, multi-GHz microprocessor design efforts providing both  \nTechnical and Managerial Leadership. Summary Qualification highlights: \n \n\u2022\tChip Design Expert and Key Contributor on numerous Intel Microprocessor  \nDesigns on leading-edge process technologies (0.25\uf06dm to 22nm process nodes) \n\u2022\tManager and Technical Lead for Clock Generation, Distribution, and Methodology \n\u2022\tExperienced Technologist \u2013 Power Delivery, Packaging, Low Power, and Thermal Design \n\u2022\tManager of Electrical and Mechanical Test Hardware Modeling Group. \n\u2022\t20-years of Semiconductor Experience spanning Design, Manufacturing, and Process  \nDevelopment \n\u2022\tStrong Experience with highly complex, multi-GHz microprocessor design efforts providing both  \nTechnical and Managerial Leadership. Qualification highlights: \n \n\u2022\tChip Design Expert and Key Contributor on numerous Intel Microprocessor  \nDesigns on leading-edge process technologies (0.25\uf06dm to 22nm process nodes) \n\u2022\tManager and Technical Lead for Clock Generation, Distribution, and Methodology \n\u2022\tExperienced Technologist \u2013 Power Delivery, Packaging, Low Power, and Thermal Design \n\u2022\tManager of Electrical and Mechanical Test Hardware Modeling Group. \n\u2022\t20-years of Semiconductor Experience spanning Design, Manufacturing, and Process  \nDevelopment \n\u2022\tStrong Experience with highly complex, multi-GHz microprocessor design efforts providing both  \nTechnical and Managerial Leadership. Qualification highlights: \n \n\u2022\tChip Design Expert and Key Contributor on numerous Intel Microprocessor  \nDesigns on leading-edge process technologies (0.25\uf06dm to 22nm process nodes) \n\u2022\tManager and Technical Lead for Clock Generation, Distribution, and Methodology \n\u2022\tExperienced Technologist \u2013 Power Delivery, Packaging, Low Power, and Thermal Design \n\u2022\tManager of Electrical and Mechanical Test Hardware Modeling Group. \n\u2022\t20-years of Semiconductor Experience spanning Design, Manufacturing, and Process  \nDevelopment \n\u2022\tStrong Experience with highly complex, multi-GHz microprocessor design efforts providing both  \nTechnical and Managerial Leadership. Experience Design Manager Intel Corporation November 2010  \u2013  September 2012  (1 year 11 months) Santa Clara Processor Division \n* Clock Design Manager \u2013 managed and led extended team of 10-12 team members. Led team in all aspects of clocking including clock architecture, floorplanning, clock tools and methodology development, timing, design convergence, clocking audits, and tapeout signoff. \n\u2022 Clock Technical Leader - Technical owner of all Clock design aspects of leading edge 22nm Intel server CPU. Developed global skew and jitter methodologies and budgets encompassing within domain and cross-frequency skew budgets.  \n\u2022 Collaborated with corporate clock design experts on assessing and evaluating clock design trends in areas of Clock Tools and Clock Methodology. Technical Lead Intel Corporation January 2009  \u2013  October 2010  (1 year 10 months) Microprocessor Division \n* Clock distribution architect for deep-submicron SOC graphics-subsystem.  \n* Developed a modular, low-power, multi-frequency, multi-power plane clock distribution implemented with a new clock spine design tool.  \n* Clock methodology owner responsible for clock crossings, clocking design rules, clocking interfaces, clocking coordination acrosst a multi-site design team. Senior Staff Design Engineer Intel Corporation January 2006  \u2013  December 2008  (3 years) Enterprise Microprocessor Division - 45nm CPU design \n* Clock distribution owner for first x86-based 8-core Xeon server CPU family (Xeon 7500 series) \n* Developed a novel, low-power, clock spine design to drive an ultra-low skew clock across a 24MB modular cache.  \n* Custom designed and verified a global deskew spine alignment mechanism to enable post-Si skew adjustment. \n* Provided technical mentorship and design feedback to India-based CPU design team. Senior Staff Design Engineer Intel Corporation January 2004  \u2013  December 2005  (2 years) Enterprise Microprocessor Division - 65nm design \n* Clock distribution design for first x86-based monolithic dual-core server CPU family (Xeon 7100 series). \n* Led floorplan and layout implementation of global clock network featuring dual frequency global clock scheme to optimize core and cache power consumption.  \n* Debugged and characterized clocking issues and performance through tapeout and multiple steppings. Staff Design Engineer Intel Corporation June 2000  \u2013  December 2003  (3 years 7 months) Enterprise Microprocesso Division - 130nm designs \n* Technology and special circuits design on two 130nm enterprise server CPU chip designs. \n* Packaging: silicon-package design interface, C4 bump pattern designer \n* Circuits: Owned power-up sensor, thermal sensors, and thermal diode designs \n* Thermals: Owned pre-Si power/thermal model development and post-Si thermals characterization \n* Power Delivery: Power grid modelling, decap methodology, power delivery audits. Modeling Group Manager Intel Corporation February 1999  \u2013  August 1999  (7 months) Managed team of senior engineers providing advanced electrical and mechanical modeling for test hardware development. Led pathfinding team which constructed a 5-generation Sort/Probing pathfinding roadmap. Program Leader Intel Corporation June 1998  \u2013  February 1999  (9 months) Intel Test Tooling Operation \n* Led 0.18um buckling beam sort probing development team addressing HVM lifetime improvements and second source strategy. Senior Development Engineer Intel Corporation January 1997  \u2013  May 1998  (1 year 5 months) Intel Test Tooling Operation \n* Lead development engineer on discovery and development of Cobra C4 probe wafer sort hardware technology.  \n* Cobra technology developed and deployed into 0.25um HVM production one quarter ahead of original schedule.  \n* Managed successful first article deliveries from emgerging C4 probecard supplies and performed electrical and mechanical characterization studies. Graduate Research Assistant - Center for Integrated Systems Stanford University September 1992  \u2013  December 1996  (4 years 4 months) * Developed an active substrate membrane probe card technology \n* First demonstration of the monolithic integration of BiCMOS test circuitry with a silicon-based probecard. SRC Graduate Intern - Known Good Die Group Motorola June 1993  \u2013  September 1993  (4 months) Tempe, AZ * Performed experimental evaluation of known good die burn-in technology Graduate Intern - Multi-level Interconnect Group Texas Instruments June 1992  \u2013  September 1992  (4 months) Dallas/Fort Worth Area * Evaluated pattern resist etch-back as a wafer processing global planarization technique. Design Manager Intel Corporation November 2010  \u2013  September 2012  (1 year 11 months) Santa Clara Processor Division \n* Clock Design Manager \u2013 managed and led extended team of 10-12 team members. Led team in all aspects of clocking including clock architecture, floorplanning, clock tools and methodology development, timing, design convergence, clocking audits, and tapeout signoff. \n\u2022 Clock Technical Leader - Technical owner of all Clock design aspects of leading edge 22nm Intel server CPU. Developed global skew and jitter methodologies and budgets encompassing within domain and cross-frequency skew budgets.  \n\u2022 Collaborated with corporate clock design experts on assessing and evaluating clock design trends in areas of Clock Tools and Clock Methodology. Design Manager Intel Corporation November 2010  \u2013  September 2012  (1 year 11 months) Santa Clara Processor Division \n* Clock Design Manager \u2013 managed and led extended team of 10-12 team members. Led team in all aspects of clocking including clock architecture, floorplanning, clock tools and methodology development, timing, design convergence, clocking audits, and tapeout signoff. \n\u2022 Clock Technical Leader - Technical owner of all Clock design aspects of leading edge 22nm Intel server CPU. Developed global skew and jitter methodologies and budgets encompassing within domain and cross-frequency skew budgets.  \n\u2022 Collaborated with corporate clock design experts on assessing and evaluating clock design trends in areas of Clock Tools and Clock Methodology. Technical Lead Intel Corporation January 2009  \u2013  October 2010  (1 year 10 months) Microprocessor Division \n* Clock distribution architect for deep-submicron SOC graphics-subsystem.  \n* Developed a modular, low-power, multi-frequency, multi-power plane clock distribution implemented with a new clock spine design tool.  \n* Clock methodology owner responsible for clock crossings, clocking design rules, clocking interfaces, clocking coordination acrosst a multi-site design team. Technical Lead Intel Corporation January 2009  \u2013  October 2010  (1 year 10 months) Microprocessor Division \n* Clock distribution architect for deep-submicron SOC graphics-subsystem.  \n* Developed a modular, low-power, multi-frequency, multi-power plane clock distribution implemented with a new clock spine design tool.  \n* Clock methodology owner responsible for clock crossings, clocking design rules, clocking interfaces, clocking coordination acrosst a multi-site design team. Senior Staff Design Engineer Intel Corporation January 2006  \u2013  December 2008  (3 years) Enterprise Microprocessor Division - 45nm CPU design \n* Clock distribution owner for first x86-based 8-core Xeon server CPU family (Xeon 7500 series) \n* Developed a novel, low-power, clock spine design to drive an ultra-low skew clock across a 24MB modular cache.  \n* Custom designed and verified a global deskew spine alignment mechanism to enable post-Si skew adjustment. \n* Provided technical mentorship and design feedback to India-based CPU design team. Senior Staff Design Engineer Intel Corporation January 2006  \u2013  December 2008  (3 years) Enterprise Microprocessor Division - 45nm CPU design \n* Clock distribution owner for first x86-based 8-core Xeon server CPU family (Xeon 7500 series) \n* Developed a novel, low-power, clock spine design to drive an ultra-low skew clock across a 24MB modular cache.  \n* Custom designed and verified a global deskew spine alignment mechanism to enable post-Si skew adjustment. \n* Provided technical mentorship and design feedback to India-based CPU design team. Senior Staff Design Engineer Intel Corporation January 2004  \u2013  December 2005  (2 years) Enterprise Microprocessor Division - 65nm design \n* Clock distribution design for first x86-based monolithic dual-core server CPU family (Xeon 7100 series). \n* Led floorplan and layout implementation of global clock network featuring dual frequency global clock scheme to optimize core and cache power consumption.  \n* Debugged and characterized clocking issues and performance through tapeout and multiple steppings. Senior Staff Design Engineer Intel Corporation January 2004  \u2013  December 2005  (2 years) Enterprise Microprocessor Division - 65nm design \n* Clock distribution design for first x86-based monolithic dual-core server CPU family (Xeon 7100 series). \n* Led floorplan and layout implementation of global clock network featuring dual frequency global clock scheme to optimize core and cache power consumption.  \n* Debugged and characterized clocking issues and performance through tapeout and multiple steppings. Staff Design Engineer Intel Corporation June 2000  \u2013  December 2003  (3 years 7 months) Enterprise Microprocesso Division - 130nm designs \n* Technology and special circuits design on two 130nm enterprise server CPU chip designs. \n* Packaging: silicon-package design interface, C4 bump pattern designer \n* Circuits: Owned power-up sensor, thermal sensors, and thermal diode designs \n* Thermals: Owned pre-Si power/thermal model development and post-Si thermals characterization \n* Power Delivery: Power grid modelling, decap methodology, power delivery audits. Staff Design Engineer Intel Corporation June 2000  \u2013  December 2003  (3 years 7 months) Enterprise Microprocesso Division - 130nm designs \n* Technology and special circuits design on two 130nm enterprise server CPU chip designs. \n* Packaging: silicon-package design interface, C4 bump pattern designer \n* Circuits: Owned power-up sensor, thermal sensors, and thermal diode designs \n* Thermals: Owned pre-Si power/thermal model development and post-Si thermals characterization \n* Power Delivery: Power grid modelling, decap methodology, power delivery audits. Modeling Group Manager Intel Corporation February 1999  \u2013  August 1999  (7 months) Managed team of senior engineers providing advanced electrical and mechanical modeling for test hardware development. Led pathfinding team which constructed a 5-generation Sort/Probing pathfinding roadmap. Modeling Group Manager Intel Corporation February 1999  \u2013  August 1999  (7 months) Managed team of senior engineers providing advanced electrical and mechanical modeling for test hardware development. Led pathfinding team which constructed a 5-generation Sort/Probing pathfinding roadmap. Program Leader Intel Corporation June 1998  \u2013  February 1999  (9 months) Intel Test Tooling Operation \n* Led 0.18um buckling beam sort probing development team addressing HVM lifetime improvements and second source strategy. Program Leader Intel Corporation June 1998  \u2013  February 1999  (9 months) Intel Test Tooling Operation \n* Led 0.18um buckling beam sort probing development team addressing HVM lifetime improvements and second source strategy. Senior Development Engineer Intel Corporation January 1997  \u2013  May 1998  (1 year 5 months) Intel Test Tooling Operation \n* Lead development engineer on discovery and development of Cobra C4 probe wafer sort hardware technology.  \n* Cobra technology developed and deployed into 0.25um HVM production one quarter ahead of original schedule.  \n* Managed successful first article deliveries from emgerging C4 probecard supplies and performed electrical and mechanical characterization studies. Senior Development Engineer Intel Corporation January 1997  \u2013  May 1998  (1 year 5 months) Intel Test Tooling Operation \n* Lead development engineer on discovery and development of Cobra C4 probe wafer sort hardware technology.  \n* Cobra technology developed and deployed into 0.25um HVM production one quarter ahead of original schedule.  \n* Managed successful first article deliveries from emgerging C4 probecard supplies and performed electrical and mechanical characterization studies. Graduate Research Assistant - Center for Integrated Systems Stanford University September 1992  \u2013  December 1996  (4 years 4 months) * Developed an active substrate membrane probe card technology \n* First demonstration of the monolithic integration of BiCMOS test circuitry with a silicon-based probecard. Graduate Research Assistant - Center for Integrated Systems Stanford University September 1992  \u2013  December 1996  (4 years 4 months) * Developed an active substrate membrane probe card technology \n* First demonstration of the monolithic integration of BiCMOS test circuitry with a silicon-based probecard. SRC Graduate Intern - Known Good Die Group Motorola June 1993  \u2013  September 1993  (4 months) Tempe, AZ * Performed experimental evaluation of known good die burn-in technology SRC Graduate Intern - Known Good Die Group Motorola June 1993  \u2013  September 1993  (4 months) Tempe, AZ * Performed experimental evaluation of known good die burn-in technology Graduate Intern - Multi-level Interconnect Group Texas Instruments June 1992  \u2013  September 1992  (4 months) Dallas/Fort Worth Area * Evaluated pattern resist etch-back as a wafer processing global planarization technique. Graduate Intern - Multi-level Interconnect Group Texas Instruments June 1992  \u2013  September 1992  (4 months) Dallas/Fort Worth Area * Evaluated pattern resist etch-back as a wafer processing global planarization technique. Skills SoC Microprocessors Semiconductors ASIC VLSI Static Timing Analysis Low-power Design PLL Signal Integrity Analog Circuit Design Floorplanning Debugging Hardware Architecture TCL Clock Distribution Clocking Power Delivery Formal Verification Team Management Processors Physical Design CMOS SystemVerilog RTL Design Digital Circuit Design Layout Electronics Packaging Reliability Thermal Analysis RTL Python Project Planning System Verilog IC Hardware R See 21+ \u00a0 \u00a0 See less Skills  SoC Microprocessors Semiconductors ASIC VLSI Static Timing Analysis Low-power Design PLL Signal Integrity Analog Circuit Design Floorplanning Debugging Hardware Architecture TCL Clock Distribution Clocking Power Delivery Formal Verification Team Management Processors Physical Design CMOS SystemVerilog RTL Design Digital Circuit Design Layout Electronics Packaging Reliability Thermal Analysis RTL Python Project Planning System Verilog IC Hardware R See 21+ \u00a0 \u00a0 See less SoC Microprocessors Semiconductors ASIC VLSI Static Timing Analysis Low-power Design PLL Signal Integrity Analog Circuit Design Floorplanning Debugging Hardware Architecture TCL Clock Distribution Clocking Power Delivery Formal Verification Team Management Processors Physical Design CMOS SystemVerilog RTL Design Digital Circuit Design Layout Electronics Packaging Reliability Thermal Analysis RTL Python Project Planning System Verilog IC Hardware R See 21+ \u00a0 \u00a0 See less SoC Microprocessors Semiconductors ASIC VLSI Static Timing Analysis Low-power Design PLL Signal Integrity Analog Circuit Design Floorplanning Debugging Hardware Architecture TCL Clock Distribution Clocking Power Delivery Formal Verification Team Management Processors Physical Design CMOS SystemVerilog RTL Design Digital Circuit Design Layout Electronics Packaging Reliability Thermal Analysis RTL Python Project Planning System Verilog IC Hardware R See 21+ \u00a0 \u00a0 See less Education Stanford University Ph.D.,  Electrical Engineering 1993  \u2013 1997 Stanford University M.S.,  Electrical Engineering 1991  \u2013 1993 University of California, Berkeley B.S.,  Electrical Engineering 1986  \u2013 1990 Stanford University Ph.D.,  Electrical Engineering 1993  \u2013 1997 Stanford University Ph.D.,  Electrical Engineering 1993  \u2013 1997 Stanford University Ph.D.,  Electrical Engineering 1993  \u2013 1997 Stanford University M.S.,  Electrical Engineering 1991  \u2013 1993 Stanford University M.S.,  Electrical Engineering 1991  \u2013 1993 Stanford University M.S.,  Electrical Engineering 1991  \u2013 1993 University of California, Berkeley B.S.,  Electrical Engineering 1986  \u2013 1990 University of California, Berkeley B.S.,  Electrical Engineering 1986  \u2013 1990 University of California, Berkeley B.S.,  Electrical Engineering 1986  \u2013 1990 ", "Skills SoC Mixed Signal SRAM ASIC Perl Semiconductors Analog Circuit Design IC Skills  SoC Mixed Signal SRAM ASIC Perl Semiconductors Analog Circuit Design IC SoC Mixed Signal SRAM ASIC Perl Semiconductors Analog Circuit Design IC SoC Mixed Signal SRAM ASIC Perl Semiconductors Analog Circuit Design IC ", "Summary Over 17+ years of diverse industry experience in multidisciplinary R&D, product design, technology management, strategy, innovation and new business initiatives. He is interested in the Semiconductor, ICT, Medical Device, Radio astronomy, Aerospace and Defence sectors. Has experience in owning and managing end-to-end SoC/platform development from initial discovery phase through to design implementation, integration and end-product qualifications & testing. A strategic thinker with proven leadership and problem-solving skills. Has publications in international conferences & peer reviewed journals and has US patents issued or pending. \n \nStrong background in Analog/Mixed-Signal/Radio Frequency Integrated Circuit Design, Digital Signal Processing, Data Analytics, Radiometry, Sensors, Wireless Communication Systems, High Volume Manufacturing, Medical Devices, Stochastic Modelling, Risk Analysis, Electronic Design Automation and Computer Aided Design.  \n \nMaintains a balanced career, providing his services to industry, academia and government. Has represented multinational corporations at standardization committees, regulatory meetings, work groups and academic conferences. Liaises with several research institutions and Universities in Ireland, UK, USA and India.  Summary Over 17+ years of diverse industry experience in multidisciplinary R&D, product design, technology management, strategy, innovation and new business initiatives. He is interested in the Semiconductor, ICT, Medical Device, Radio astronomy, Aerospace and Defence sectors. Has experience in owning and managing end-to-end SoC/platform development from initial discovery phase through to design implementation, integration and end-product qualifications & testing. A strategic thinker with proven leadership and problem-solving skills. Has publications in international conferences & peer reviewed journals and has US patents issued or pending. \n \nStrong background in Analog/Mixed-Signal/Radio Frequency Integrated Circuit Design, Digital Signal Processing, Data Analytics, Radiometry, Sensors, Wireless Communication Systems, High Volume Manufacturing, Medical Devices, Stochastic Modelling, Risk Analysis, Electronic Design Automation and Computer Aided Design.  \n \nMaintains a balanced career, providing his services to industry, academia and government. Has represented multinational corporations at standardization committees, regulatory meetings, work groups and academic conferences. Liaises with several research institutions and Universities in Ireland, UK, USA and India.  Over 17+ years of diverse industry experience in multidisciplinary R&D, product design, technology management, strategy, innovation and new business initiatives. He is interested in the Semiconductor, ICT, Medical Device, Radio astronomy, Aerospace and Defence sectors. Has experience in owning and managing end-to-end SoC/platform development from initial discovery phase through to design implementation, integration and end-product qualifications & testing. A strategic thinker with proven leadership and problem-solving skills. Has publications in international conferences & peer reviewed journals and has US patents issued or pending. \n \nStrong background in Analog/Mixed-Signal/Radio Frequency Integrated Circuit Design, Digital Signal Processing, Data Analytics, Radiometry, Sensors, Wireless Communication Systems, High Volume Manufacturing, Medical Devices, Stochastic Modelling, Risk Analysis, Electronic Design Automation and Computer Aided Design.  \n \nMaintains a balanced career, providing his services to industry, academia and government. Has represented multinational corporations at standardization committees, regulatory meetings, work groups and academic conferences. Liaises with several research institutions and Universities in Ireland, UK, USA and India.  Over 17+ years of diverse industry experience in multidisciplinary R&D, product design, technology management, strategy, innovation and new business initiatives. He is interested in the Semiconductor, ICT, Medical Device, Radio astronomy, Aerospace and Defence sectors. Has experience in owning and managing end-to-end SoC/platform development from initial discovery phase through to design implementation, integration and end-product qualifications & testing. A strategic thinker with proven leadership and problem-solving skills. Has publications in international conferences & peer reviewed journals and has US patents issued or pending. \n \nStrong background in Analog/Mixed-Signal/Radio Frequency Integrated Circuit Design, Digital Signal Processing, Data Analytics, Radiometry, Sensors, Wireless Communication Systems, High Volume Manufacturing, Medical Devices, Stochastic Modelling, Risk Analysis, Electronic Design Automation and Computer Aided Design.  \n \nMaintains a balanced career, providing his services to industry, academia and government. Has represented multinational corporations at standardization committees, regulatory meetings, work groups and academic conferences. Liaises with several research institutions and Universities in Ireland, UK, USA and India.  Experience Consultant Technical and Business April 2013  \u2013 Present (2 years 5 months) Senior Staff Design Engineer Intel Corporation January 2006  \u2013  March 2013  (7 years 3 months) Senior RF Design Engineer MACOM October 2003  \u2013  November 2005  (2 years 2 months) Project Engineer (Design Evaluation Engineer) Analog Devices April 2000  \u2013  July 2001  (1 year 4 months) Research Scientist Tata Institute of Fundamental Research (National Centre For Radio Astrophysics) December 1996  \u2013  March 2000  (3 years 4 months) Software Engineer Satyam Computers June 1996  \u2013  November 1996  (6 months) Consultant Technical and Business April 2013  \u2013 Present (2 years 5 months) Consultant Technical and Business April 2013  \u2013 Present (2 years 5 months) Senior Staff Design Engineer Intel Corporation January 2006  \u2013  March 2013  (7 years 3 months) Senior Staff Design Engineer Intel Corporation January 2006  \u2013  March 2013  (7 years 3 months) Senior RF Design Engineer MACOM October 2003  \u2013  November 2005  (2 years 2 months) Senior RF Design Engineer MACOM October 2003  \u2013  November 2005  (2 years 2 months) Project Engineer (Design Evaluation Engineer) Analog Devices April 2000  \u2013  July 2001  (1 year 4 months) Project Engineer (Design Evaluation Engineer) Analog Devices April 2000  \u2013  July 2001  (1 year 4 months) Research Scientist Tata Institute of Fundamental Research (National Centre For Radio Astrophysics) December 1996  \u2013  March 2000  (3 years 4 months) Research Scientist Tata Institute of Fundamental Research (National Centre For Radio Astrophysics) December 1996  \u2013  March 2000  (3 years 4 months) Software Engineer Satyam Computers June 1996  \u2013  November 1996  (6 months) Software Engineer Satyam Computers June 1996  \u2013  November 1996  (6 months) Languages English Native or bilingual proficiency Hindi Native or bilingual proficiency Oriya Native or bilingual proficiency Bengali Professional working proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Oriya Native or bilingual proficiency Bengali Professional working proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Oriya Native or bilingual proficiency Bengali Professional working proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Professional working proficiency Skills Product Design and... Technology and Product... Process Selection and... Medical Device Research... Wireless Communication... Analog/Radio... Project Management Internet-of-Things and... Phase Locked Loop and... Radio Astronomy and... High Speed Interfaces... High Volume... Data Analytics and... High Frequency Tests... Design Evaluation and... Regulatory Compliance... System Design and... Strategy and Innovation Struectured Problem... Global Cross-Functional... Interpersonal and... Technology Enabled... See 7+ \u00a0 \u00a0 See less Skills  Product Design and... Technology and Product... Process Selection and... Medical Device Research... Wireless Communication... Analog/Radio... Project Management Internet-of-Things and... Phase Locked Loop and... Radio Astronomy and... High Speed Interfaces... High Volume... Data Analytics and... High Frequency Tests... Design Evaluation and... Regulatory Compliance... System Design and... Strategy and Innovation Struectured Problem... Global Cross-Functional... Interpersonal and... Technology Enabled... See 7+ \u00a0 \u00a0 See less Product Design and... Technology and Product... Process Selection and... Medical Device Research... Wireless Communication... Analog/Radio... Project Management Internet-of-Things and... Phase Locked Loop and... Radio Astronomy and... High Speed Interfaces... High Volume... Data Analytics and... High Frequency Tests... Design Evaluation and... Regulatory Compliance... System Design and... Strategy and Innovation Struectured Problem... Global Cross-Functional... Interpersonal and... Technology Enabled... See 7+ \u00a0 \u00a0 See less Product Design and... Technology and Product... Process Selection and... Medical Device Research... Wireless Communication... Analog/Radio... Project Management Internet-of-Things and... Phase Locked Loop and... Radio Astronomy and... High Speed Interfaces... High Volume... Data Analytics and... High Frequency Tests... Design Evaluation and... Regulatory Compliance... System Design and... Strategy and Innovation Struectured Problem... Global Cross-Functional... Interpersonal and... Technology Enabled... See 7+ \u00a0 \u00a0 See less Education Oxford University Master of Business Administration (M.B.A.) , Distinction 2012  \u2013 2013 Corporate Finance, Entrepreneurial Finance, Macroeconomics, Microeconomics, Entrepreneurship, Operations , Accounting, Strategy and Innovation, Marketing, Valuation, Business History, Business Transformation, Leadership, General Management Activities and Societies:\u00a0 Oxford Union ,  Lincoln College ,  SBS ,  Oxford Alumni ,  IEEE Biometrics Council ,  IEEE Council on Electronic Design Automation (EDA) ,  IEEE Sensors Council ,  IEEE Systems Council ,  IEEE Nanotechnology Council ,  IEEE Technology Management Council University College Cork Master's Degree,  Microelectronics Engineering , Awarded 2001  \u2013 2003 Device Physics, VLSI Design, VLSI Layout, VHDL Synthesis, Telecom, DSP, Packaging, Embedded Systems, Test & Testability, IC Manufacturing Process. Activities and Societies:\u00a0 Institute of Electrical and Electronics Engineers (IEEE) ,  IEEE Circuits & Systems Society ,  IEEE Solid-State Circuits Society ,  UCC Alumni National Institute of Technology Tiruchirappalli Bachelor's Degree,  Electronics and Communications Engineering , First Class 1992  \u2013 1996 Signals and Systems, Solid-state Devices, Network Theory, Microwave, Solid-state Circuits, Engineering Physics, Engineering Mathematics, Digital Electronics, Digital and Analog Communications, Digital Signal Processing, Antenna Theory, Probability and Random Processes, Microprocessors, Satellite Communications, Optical Communications, Instrumentation, Control Systems, Programming in Pascal, Programming in Fortran, Programming in C, Computer Networks, Discrete Mathematics and Data Structures, Computer Organization  Activities and Societies:\u00a0 IEEE Communications Society ,  National Cadet Corps. Fakir Mohan University Associate's Degree , First Class 1988  \u2013 1992 Physics, Chemistry, Mathematics, Electronics, English Activities and Societies:\u00a0 Arts ,  Science Exhibition Kendriya Vidyalaya High School , First Class 1978  \u2013 1988 English, Hindi, Sanskrit, Social Studies, Mathematics, Physics, Chemistry, Biology, Geography, History and Civics.  Activities and Societies:\u00a0 All India Arts Competition ,  Science Essay Competition ,  Social Work ,  Boy Scout Oxford University Master of Business Administration (M.B.A.) , Distinction 2012  \u2013 2013 Corporate Finance, Entrepreneurial Finance, Macroeconomics, Microeconomics, Entrepreneurship, Operations , Accounting, Strategy and Innovation, Marketing, Valuation, Business History, Business Transformation, Leadership, General Management Activities and Societies:\u00a0 Oxford Union ,  Lincoln College ,  SBS ,  Oxford Alumni ,  IEEE Biometrics Council ,  IEEE Council on Electronic Design Automation (EDA) ,  IEEE Sensors Council ,  IEEE Systems Council ,  IEEE Nanotechnology Council ,  IEEE Technology Management Council Oxford University Master of Business Administration (M.B.A.) , Distinction 2012  \u2013 2013 Corporate Finance, Entrepreneurial Finance, Macroeconomics, Microeconomics, Entrepreneurship, Operations , Accounting, Strategy and Innovation, Marketing, Valuation, Business History, Business Transformation, Leadership, General Management Activities and Societies:\u00a0 Oxford Union ,  Lincoln College ,  SBS ,  Oxford Alumni ,  IEEE Biometrics Council ,  IEEE Council on Electronic Design Automation (EDA) ,  IEEE Sensors Council ,  IEEE Systems Council ,  IEEE Nanotechnology Council ,  IEEE Technology Management Council Oxford University Master of Business Administration (M.B.A.) , Distinction 2012  \u2013 2013 Corporate Finance, Entrepreneurial Finance, Macroeconomics, Microeconomics, Entrepreneurship, Operations , Accounting, Strategy and Innovation, Marketing, Valuation, Business History, Business Transformation, Leadership, General Management Activities and Societies:\u00a0 Oxford Union ,  Lincoln College ,  SBS ,  Oxford Alumni ,  IEEE Biometrics Council ,  IEEE Council on Electronic Design Automation (EDA) ,  IEEE Sensors Council ,  IEEE Systems Council ,  IEEE Nanotechnology Council ,  IEEE Technology Management Council University College Cork Master's Degree,  Microelectronics Engineering , Awarded 2001  \u2013 2003 Device Physics, VLSI Design, VLSI Layout, VHDL Synthesis, Telecom, DSP, Packaging, Embedded Systems, Test & Testability, IC Manufacturing Process. Activities and Societies:\u00a0 Institute of Electrical and Electronics Engineers (IEEE) ,  IEEE Circuits & Systems Society ,  IEEE Solid-State Circuits Society ,  UCC Alumni University College Cork Master's Degree,  Microelectronics Engineering , Awarded 2001  \u2013 2003 Device Physics, VLSI Design, VLSI Layout, VHDL Synthesis, Telecom, DSP, Packaging, Embedded Systems, Test & Testability, IC Manufacturing Process. Activities and Societies:\u00a0 Institute of Electrical and Electronics Engineers (IEEE) ,  IEEE Circuits & Systems Society ,  IEEE Solid-State Circuits Society ,  UCC Alumni University College Cork Master's Degree,  Microelectronics Engineering , Awarded 2001  \u2013 2003 Device Physics, VLSI Design, VLSI Layout, VHDL Synthesis, Telecom, DSP, Packaging, Embedded Systems, Test & Testability, IC Manufacturing Process. Activities and Societies:\u00a0 Institute of Electrical and Electronics Engineers (IEEE) ,  IEEE Circuits & Systems Society ,  IEEE Solid-State Circuits Society ,  UCC Alumni National Institute of Technology Tiruchirappalli Bachelor's Degree,  Electronics and Communications Engineering , First Class 1992  \u2013 1996 Signals and Systems, Solid-state Devices, Network Theory, Microwave, Solid-state Circuits, Engineering Physics, Engineering Mathematics, Digital Electronics, Digital and Analog Communications, Digital Signal Processing, Antenna Theory, Probability and Random Processes, Microprocessors, Satellite Communications, Optical Communications, Instrumentation, Control Systems, Programming in Pascal, Programming in Fortran, Programming in C, Computer Networks, Discrete Mathematics and Data Structures, Computer Organization  Activities and Societies:\u00a0 IEEE Communications Society ,  National Cadet Corps. National Institute of Technology Tiruchirappalli Bachelor's Degree,  Electronics and Communications Engineering , First Class 1992  \u2013 1996 Signals and Systems, Solid-state Devices, Network Theory, Microwave, Solid-state Circuits, Engineering Physics, Engineering Mathematics, Digital Electronics, Digital and Analog Communications, Digital Signal Processing, Antenna Theory, Probability and Random Processes, Microprocessors, Satellite Communications, Optical Communications, Instrumentation, Control Systems, Programming in Pascal, Programming in Fortran, Programming in C, Computer Networks, Discrete Mathematics and Data Structures, Computer Organization  Activities and Societies:\u00a0 IEEE Communications Society ,  National Cadet Corps. National Institute of Technology Tiruchirappalli Bachelor's Degree,  Electronics and Communications Engineering , First Class 1992  \u2013 1996 Signals and Systems, Solid-state Devices, Network Theory, Microwave, Solid-state Circuits, Engineering Physics, Engineering Mathematics, Digital Electronics, Digital and Analog Communications, Digital Signal Processing, Antenna Theory, Probability and Random Processes, Microprocessors, Satellite Communications, Optical Communications, Instrumentation, Control Systems, Programming in Pascal, Programming in Fortran, Programming in C, Computer Networks, Discrete Mathematics and Data Structures, Computer Organization  Activities and Societies:\u00a0 IEEE Communications Society ,  National Cadet Corps. Fakir Mohan University Associate's Degree , First Class 1988  \u2013 1992 Physics, Chemistry, Mathematics, Electronics, English Activities and Societies:\u00a0 Arts ,  Science Exhibition Fakir Mohan University Associate's Degree , First Class 1988  \u2013 1992 Physics, Chemistry, Mathematics, Electronics, English Activities and Societies:\u00a0 Arts ,  Science Exhibition Fakir Mohan University Associate's Degree , First Class 1988  \u2013 1992 Physics, Chemistry, Mathematics, Electronics, English Activities and Societies:\u00a0 Arts ,  Science Exhibition Kendriya Vidyalaya High School , First Class 1978  \u2013 1988 English, Hindi, Sanskrit, Social Studies, Mathematics, Physics, Chemistry, Biology, Geography, History and Civics.  Activities and Societies:\u00a0 All India Arts Competition ,  Science Essay Competition ,  Social Work ,  Boy Scout Kendriya Vidyalaya High School , First Class 1978  \u2013 1988 English, Hindi, Sanskrit, Social Studies, Mathematics, Physics, Chemistry, Biology, Geography, History and Civics.  Activities and Societies:\u00a0 All India Arts Competition ,  Science Essay Competition ,  Social Work ,  Boy Scout Kendriya Vidyalaya High School , First Class 1978  \u2013 1988 English, Hindi, Sanskrit, Social Studies, Mathematics, Physics, Chemistry, Biology, Geography, History and Civics.  Activities and Societies:\u00a0 All India Arts Competition ,  Science Essay Competition ,  Social Work ,  Boy Scout Honors & Awards Division Award Intel Corporation October 2010 Division Award Intel Corporation October 2010 Division Award Intel Corporation October 2010 Division Award Intel Corporation October 2010 ", "Experience Principal Engineer Intel Corporation 2001  \u2013  2014  (13 years) Hillsboro, Oregon Product architect responsible for HPC network controller interface. Developed an intuitive performance modeling environment for architects. Lead development of an efficient and secure VM-VM communication technology. Technical leader/co-leader for multiple iWARP network controllers. Chief architect for the second generation InfiniBand HCA. Senior Staff Design Engineer Intel Corporation 1995  \u2013  2001  (6 years) Hillsboro, Oregon InfiniBand specification workgroup member and contributing author. Technical leader for the first USB video camera project. Staff Design Engineer Intel Corporation 1991  \u2013  1995  (4 years) Hillsboro, Oregon Architect and technical leader for the first PCI chipset - Saturn. Technical leader for a couple of ASIC projects related to video teleconference products. Senior Design Engineer Intel Corporation 1987  \u2013  1991  (4 years) Hillsboro, Oregon Design engineer and technical leader for ASIC development projects. These projects were focused on reducing system cost, reducing system power and improving system reliability. Design Engineer Intel Corporation 1982  \u2013  1987  (5 years) Phoenix, Arizona Developed firmware for Multibus-I and Multibus-II IO controller boards. Developed a preemptive real-time executive to be used in these and similar embedded applications. Principal Engineer Intel Corporation 2001  \u2013  2014  (13 years) Hillsboro, Oregon Product architect responsible for HPC network controller interface. Developed an intuitive performance modeling environment for architects. Lead development of an efficient and secure VM-VM communication technology. Technical leader/co-leader for multiple iWARP network controllers. Chief architect for the second generation InfiniBand HCA. Principal Engineer Intel Corporation 2001  \u2013  2014  (13 years) Hillsboro, Oregon Product architect responsible for HPC network controller interface. Developed an intuitive performance modeling environment for architects. Lead development of an efficient and secure VM-VM communication technology. Technical leader/co-leader for multiple iWARP network controllers. Chief architect for the second generation InfiniBand HCA. Senior Staff Design Engineer Intel Corporation 1995  \u2013  2001  (6 years) Hillsboro, Oregon InfiniBand specification workgroup member and contributing author. Technical leader for the first USB video camera project. Senior Staff Design Engineer Intel Corporation 1995  \u2013  2001  (6 years) Hillsboro, Oregon InfiniBand specification workgroup member and contributing author. Technical leader for the first USB video camera project. Staff Design Engineer Intel Corporation 1991  \u2013  1995  (4 years) Hillsboro, Oregon Architect and technical leader for the first PCI chipset - Saturn. Technical leader for a couple of ASIC projects related to video teleconference products. Staff Design Engineer Intel Corporation 1991  \u2013  1995  (4 years) Hillsboro, Oregon Architect and technical leader for the first PCI chipset - Saturn. Technical leader for a couple of ASIC projects related to video teleconference products. Senior Design Engineer Intel Corporation 1987  \u2013  1991  (4 years) Hillsboro, Oregon Design engineer and technical leader for ASIC development projects. These projects were focused on reducing system cost, reducing system power and improving system reliability. Senior Design Engineer Intel Corporation 1987  \u2013  1991  (4 years) Hillsboro, Oregon Design engineer and technical leader for ASIC development projects. These projects were focused on reducing system cost, reducing system power and improving system reliability. Design Engineer Intel Corporation 1982  \u2013  1987  (5 years) Phoenix, Arizona Developed firmware for Multibus-I and Multibus-II IO controller boards. Developed a preemptive real-time executive to be used in these and similar embedded applications. Design Engineer Intel Corporation 1982  \u2013  1987  (5 years) Phoenix, Arizona Developed firmware for Multibus-I and Multibus-II IO controller boards. Developed a preemptive real-time executive to be used in these and similar embedded applications. Skills Performance Modeling Performance Simulation C# .NET Software Development Usability GUI Design HPC Networking Infiniband Ethernet Architecture Microarchitecture ASIC VHDL Verilog Unix Perl PCIe USB VM-VM Communication See 5+ \u00a0 \u00a0 See less Skills  Performance Modeling Performance Simulation C# .NET Software Development Usability GUI Design HPC Networking Infiniband Ethernet Architecture Microarchitecture ASIC VHDL Verilog Unix Perl PCIe USB VM-VM Communication See 5+ \u00a0 \u00a0 See less Performance Modeling Performance Simulation C# .NET Software Development Usability GUI Design HPC Networking Infiniband Ethernet Architecture Microarchitecture ASIC VHDL Verilog Unix Perl PCIe USB VM-VM Communication See 5+ \u00a0 \u00a0 See less Performance Modeling Performance Simulation C# .NET Software Development Usability GUI Design HPC Networking Infiniband Ethernet Architecture Microarchitecture ASIC VHDL Verilog Unix Perl PCIe USB VM-VM Communication See 5+ \u00a0 \u00a0 See less Education Middle East Technical University Bachelor of Science (BS),  Electrical and Electronics Engineering 1976  \u2013 1981 Middle East Technical University Bachelor of Science (BS),  Electrical and Electronics Engineering 1976  \u2013 1981 Middle East Technical University Bachelor of Science (BS),  Electrical and Electronics Engineering 1976  \u2013 1981 Middle East Technical University Bachelor of Science (BS),  Electrical and Electronics Engineering 1976  \u2013 1981 ", "Summary Sr. Staff Hardware Engineer/Architect with extensive experience in SOC Power Management, architecture, logic design, clocking and reset architecture/design, IP integration, full ASIC and SOC design methodologies and system architecture. Experienced designer with a track record of over 16 years completing products and working as a part of a variety of teams delivering a multitude of both custom designed ASICs and SOC integration projects from architectural conception through verification, synthesis, timing verification, formal verification, product testing and final production. Skilled in all aspects of IC design. Excellent ability to visualize solutions, solve technical issues and communicate in a team environment with multiple stakeholders. Summary Sr. Staff Hardware Engineer/Architect with extensive experience in SOC Power Management, architecture, logic design, clocking and reset architecture/design, IP integration, full ASIC and SOC design methodologies and system architecture. Experienced designer with a track record of over 16 years completing products and working as a part of a variety of teams delivering a multitude of both custom designed ASICs and SOC integration projects from architectural conception through verification, synthesis, timing verification, formal verification, product testing and final production. Skilled in all aspects of IC design. Excellent ability to visualize solutions, solve technical issues and communicate in a team environment with multiple stakeholders. Sr. Staff Hardware Engineer/Architect with extensive experience in SOC Power Management, architecture, logic design, clocking and reset architecture/design, IP integration, full ASIC and SOC design methodologies and system architecture. Experienced designer with a track record of over 16 years completing products and working as a part of a variety of teams delivering a multitude of both custom designed ASICs and SOC integration projects from architectural conception through verification, synthesis, timing verification, formal verification, product testing and final production. Skilled in all aspects of IC design. Excellent ability to visualize solutions, solve technical issues and communicate in a team environment with multiple stakeholders. Sr. Staff Hardware Engineer/Architect with extensive experience in SOC Power Management, architecture, logic design, clocking and reset architecture/design, IP integration, full ASIC and SOC design methodologies and system architecture. Experienced designer with a track record of over 16 years completing products and working as a part of a variety of teams delivering a multitude of both custom designed ASICs and SOC integration projects from architectural conception through verification, synthesis, timing verification, formal verification, product testing and final production. Skilled in all aspects of IC design. Excellent ability to visualize solutions, solve technical issues and communicate in a team environment with multiple stakeholders. Experience Principal Engineer Qualcomm April 2015  \u2013 Present (5 months) San Diego, CA Wireless Modem Senior Staff Design Engineer Qualcomm June 2014  \u2013 Present (1 year 3 months) Greater San Diego Area Wireless Modem \nSr. Staff Engineer -San Diego, CA Senior Staff Design Engineer Intel Corporation September 2011  \u2013 Present (4 years) Hillsboro, OR Intel Corporation Ultra Mobility Group - Hillsboro, OR \nSOC Technical Lead -Anniedale High-End Smartphone SOC\t2011 \u2013Present  \n \n\u2022\tResponsible for the top level RTL, common libraries and front end methodology for the Anniedale high-end smartphone SOC. \n\u2022\tStitched the SOC top level RTL together working with validation, package and integration teams to meet all of the requirements associated with power distribution, validation BFMs, OVM assertions, top level timing.  \n\u2022\tOn die voltage regulator integration.  \n\u2022\tDesigned all of the south complex power management logic, power gate, voltage regulator and firewall controls, voltage domain definitions and state machines to control entry and exit of low power states. \n\u2022\tDesign engineer responsible as the interface with the integration team.  \n\u2022\tTechnical reviewer for the SOC clocking, design engineer leading the front end timing closure with the timing team, and executing the closure of all timing related and floor-planning related issues requiring design changes.  \n\u2022\tImplementation of top level repeaters and timing based top level architecture. \n\u2022\tWorked in the creation of a conformal-based flow to implement late arriving RTL changes requiring matching netlist edits. Staff Hardware Engineer Intel Corporation October 1997  \u2013 Present (17 years 11 months) Hillsboro, OR Intel Corporation Server Chipsets - Hillsboro, OR \nSr Design Engineer - Jaketown chipset RAID on load (ROL) 2007-2008 \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nSr Post-Silicon Debug Engineer/Sr Design Engineer- Seaburg Server Chipset Memory Controller 2004\u2013 2007 \n \n\u2022\tResponsible for writing the micro-architectural specification document for the memory controller Replay, RAS (Reliability, Accessibility, Serviceability), Address decoder units, Power Management and Thermal management units.  \n\u2022\tIn charge of the RTL design, debug, timing and all front-end responsibilities of the memory controller Replay, RAS, Address Decoder, Power Management and Thermal management units of the memory controller.  \n\u2022\tMember of the post-silicon debug (PSD) team for the Seaburg north bridge server component for the Stoakley server and workstation platform. \n\u2022\tInvestigation and root-cause of System Validation (SV) , Compatibility Validation (CV), Electrical Validation (EV) and customer sightings affecting any parts of the Seaburg North Bridge memory controller.  \n\u2022\tDrove critical and non-critical sightings from initial silicon arrival through the product quality (PRQ) milestone, until product launch.  \n\u2022\tClosely coordinated the root-cause efforts among the design, pre-silicon validation, tester, System Validation, Compatibility Validation and external customer teams. \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nSr Post-Silicon Debug Engineer/Sr Design Engineer- Blackford Server Chipset Memory Controller 2001\u2013 2004 \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nTester Debug Engineer/Design Engineer- i870 Itanium Server Chipset North Bridge\t1999\u2013 2001 \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nDesign Engineer- 460gx Itanium Server Chipset\t1997\u2013 1999 Staff Hardware Engineer Intel Corporation August 2008  \u2013  September 2011  (3 years 2 months) Hillsboro, OR Intel Corporation Ultra Mobility Group - Hillsboro, OR \nSOC South Complex Technical Lead -Tangier High-End Smartphone SOC\t2010 \u20132011  \n \n\u2022\tTechnical lead for the South Complex of Tangier, top level RTL owner, micro-architect and designer of all south complex clocking.  \n\u2022\tDesigned all south complex clocking from scratch, including connectivity to oscillator, PLLs, DFX logic, analog pins, and synchronization logic for all operating modes for all south complex interfaces.  \n\u2022\tEngineer responsible for driving all south complex technical issues to a close and in charge of all interaction with the SOC team and full chip timing teams. Defined all south complex clocks and drove timing closure for entire team.  \n\u2022\tWorked and was involved on all facets of design from lint checks to ECO flow definition to RAM/RF requirements to driving the technical aspects of project deadlines. \n \nIntel Corporation Ultra Mobility Group - Hillsboro, OR \nSOC/IP Design Engineer Intel Corporation \u2013Langell/Whitneypoint SOC 2008 \u2013 2010 \n \n\u2022\tWas part of a team that completely redesigned the Intel legacy cluster (8259/8254, IOAPIC, RTC, HPET, etc..) to convert these traditionally asynchronous components into fully-synchronous designs.  \n\u2022\tReceived an innovation award for the work that created an easily portable and reusable Intel legacy block design. The block had previously required up to six engineers to be ported from one process technology to the next. The redesign ensured that a single engineer could be responsible for the ownership of that piece of logic. \n\u2022\tIntegrated the ISP (image signal processor) the MIPI physical layer for the imaging subsystem  \n\u2022\tCompleted the SDIO/EMMC controller integration.  \n\u2022\tResponsible of all of the stages of implementation, RTL integration, clock domain crossing, timing, ECO and system validation. Principal Engineer Qualcomm April 2015  \u2013 Present (5 months) San Diego, CA Wireless Modem Principal Engineer Qualcomm April 2015  \u2013 Present (5 months) San Diego, CA Wireless Modem Senior Staff Design Engineer Qualcomm June 2014  \u2013 Present (1 year 3 months) Greater San Diego Area Wireless Modem \nSr. Staff Engineer -San Diego, CA Senior Staff Design Engineer Qualcomm June 2014  \u2013 Present (1 year 3 months) Greater San Diego Area Wireless Modem \nSr. Staff Engineer -San Diego, CA Senior Staff Design Engineer Intel Corporation September 2011  \u2013 Present (4 years) Hillsboro, OR Intel Corporation Ultra Mobility Group - Hillsboro, OR \nSOC Technical Lead -Anniedale High-End Smartphone SOC\t2011 \u2013Present  \n \n\u2022\tResponsible for the top level RTL, common libraries and front end methodology for the Anniedale high-end smartphone SOC. \n\u2022\tStitched the SOC top level RTL together working with validation, package and integration teams to meet all of the requirements associated with power distribution, validation BFMs, OVM assertions, top level timing.  \n\u2022\tOn die voltage regulator integration.  \n\u2022\tDesigned all of the south complex power management logic, power gate, voltage regulator and firewall controls, voltage domain definitions and state machines to control entry and exit of low power states. \n\u2022\tDesign engineer responsible as the interface with the integration team.  \n\u2022\tTechnical reviewer for the SOC clocking, design engineer leading the front end timing closure with the timing team, and executing the closure of all timing related and floor-planning related issues requiring design changes.  \n\u2022\tImplementation of top level repeaters and timing based top level architecture. \n\u2022\tWorked in the creation of a conformal-based flow to implement late arriving RTL changes requiring matching netlist edits. Senior Staff Design Engineer Intel Corporation September 2011  \u2013 Present (4 years) Hillsboro, OR Intel Corporation Ultra Mobility Group - Hillsboro, OR \nSOC Technical Lead -Anniedale High-End Smartphone SOC\t2011 \u2013Present  \n \n\u2022\tResponsible for the top level RTL, common libraries and front end methodology for the Anniedale high-end smartphone SOC. \n\u2022\tStitched the SOC top level RTL together working with validation, package and integration teams to meet all of the requirements associated with power distribution, validation BFMs, OVM assertions, top level timing.  \n\u2022\tOn die voltage regulator integration.  \n\u2022\tDesigned all of the south complex power management logic, power gate, voltage regulator and firewall controls, voltage domain definitions and state machines to control entry and exit of low power states. \n\u2022\tDesign engineer responsible as the interface with the integration team.  \n\u2022\tTechnical reviewer for the SOC clocking, design engineer leading the front end timing closure with the timing team, and executing the closure of all timing related and floor-planning related issues requiring design changes.  \n\u2022\tImplementation of top level repeaters and timing based top level architecture. \n\u2022\tWorked in the creation of a conformal-based flow to implement late arriving RTL changes requiring matching netlist edits. Staff Hardware Engineer Intel Corporation October 1997  \u2013 Present (17 years 11 months) Hillsboro, OR Intel Corporation Server Chipsets - Hillsboro, OR \nSr Design Engineer - Jaketown chipset RAID on load (ROL) 2007-2008 \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nSr Post-Silicon Debug Engineer/Sr Design Engineer- Seaburg Server Chipset Memory Controller 2004\u2013 2007 \n \n\u2022\tResponsible for writing the micro-architectural specification document for the memory controller Replay, RAS (Reliability, Accessibility, Serviceability), Address decoder units, Power Management and Thermal management units.  \n\u2022\tIn charge of the RTL design, debug, timing and all front-end responsibilities of the memory controller Replay, RAS, Address Decoder, Power Management and Thermal management units of the memory controller.  \n\u2022\tMember of the post-silicon debug (PSD) team for the Seaburg north bridge server component for the Stoakley server and workstation platform. \n\u2022\tInvestigation and root-cause of System Validation (SV) , Compatibility Validation (CV), Electrical Validation (EV) and customer sightings affecting any parts of the Seaburg North Bridge memory controller.  \n\u2022\tDrove critical and non-critical sightings from initial silicon arrival through the product quality (PRQ) milestone, until product launch.  \n\u2022\tClosely coordinated the root-cause efforts among the design, pre-silicon validation, tester, System Validation, Compatibility Validation and external customer teams. \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nSr Post-Silicon Debug Engineer/Sr Design Engineer- Blackford Server Chipset Memory Controller 2001\u2013 2004 \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nTester Debug Engineer/Design Engineer- i870 Itanium Server Chipset North Bridge\t1999\u2013 2001 \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nDesign Engineer- 460gx Itanium Server Chipset\t1997\u2013 1999 Staff Hardware Engineer Intel Corporation October 1997  \u2013 Present (17 years 11 months) Hillsboro, OR Intel Corporation Server Chipsets - Hillsboro, OR \nSr Design Engineer - Jaketown chipset RAID on load (ROL) 2007-2008 \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nSr Post-Silicon Debug Engineer/Sr Design Engineer- Seaburg Server Chipset Memory Controller 2004\u2013 2007 \n \n\u2022\tResponsible for writing the micro-architectural specification document for the memory controller Replay, RAS (Reliability, Accessibility, Serviceability), Address decoder units, Power Management and Thermal management units.  \n\u2022\tIn charge of the RTL design, debug, timing and all front-end responsibilities of the memory controller Replay, RAS, Address Decoder, Power Management and Thermal management units of the memory controller.  \n\u2022\tMember of the post-silicon debug (PSD) team for the Seaburg north bridge server component for the Stoakley server and workstation platform. \n\u2022\tInvestigation and root-cause of System Validation (SV) , Compatibility Validation (CV), Electrical Validation (EV) and customer sightings affecting any parts of the Seaburg North Bridge memory controller.  \n\u2022\tDrove critical and non-critical sightings from initial silicon arrival through the product quality (PRQ) milestone, until product launch.  \n\u2022\tClosely coordinated the root-cause efforts among the design, pre-silicon validation, tester, System Validation, Compatibility Validation and external customer teams. \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nSr Post-Silicon Debug Engineer/Sr Design Engineer- Blackford Server Chipset Memory Controller 2001\u2013 2004 \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nTester Debug Engineer/Design Engineer- i870 Itanium Server Chipset North Bridge\t1999\u2013 2001 \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nDesign Engineer- 460gx Itanium Server Chipset\t1997\u2013 1999 Staff Hardware Engineer Intel Corporation August 2008  \u2013  September 2011  (3 years 2 months) Hillsboro, OR Intel Corporation Ultra Mobility Group - Hillsboro, OR \nSOC South Complex Technical Lead -Tangier High-End Smartphone SOC\t2010 \u20132011  \n \n\u2022\tTechnical lead for the South Complex of Tangier, top level RTL owner, micro-architect and designer of all south complex clocking.  \n\u2022\tDesigned all south complex clocking from scratch, including connectivity to oscillator, PLLs, DFX logic, analog pins, and synchronization logic for all operating modes for all south complex interfaces.  \n\u2022\tEngineer responsible for driving all south complex technical issues to a close and in charge of all interaction with the SOC team and full chip timing teams. Defined all south complex clocks and drove timing closure for entire team.  \n\u2022\tWorked and was involved on all facets of design from lint checks to ECO flow definition to RAM/RF requirements to driving the technical aspects of project deadlines. \n \nIntel Corporation Ultra Mobility Group - Hillsboro, OR \nSOC/IP Design Engineer Intel Corporation \u2013Langell/Whitneypoint SOC 2008 \u2013 2010 \n \n\u2022\tWas part of a team that completely redesigned the Intel legacy cluster (8259/8254, IOAPIC, RTC, HPET, etc..) to convert these traditionally asynchronous components into fully-synchronous designs.  \n\u2022\tReceived an innovation award for the work that created an easily portable and reusable Intel legacy block design. The block had previously required up to six engineers to be ported from one process technology to the next. The redesign ensured that a single engineer could be responsible for the ownership of that piece of logic. \n\u2022\tIntegrated the ISP (image signal processor) the MIPI physical layer for the imaging subsystem  \n\u2022\tCompleted the SDIO/EMMC controller integration.  \n\u2022\tResponsible of all of the stages of implementation, RTL integration, clock domain crossing, timing, ECO and system validation. Staff Hardware Engineer Intel Corporation August 2008  \u2013  September 2011  (3 years 2 months) Hillsboro, OR Intel Corporation Ultra Mobility Group - Hillsboro, OR \nSOC South Complex Technical Lead -Tangier High-End Smartphone SOC\t2010 \u20132011  \n \n\u2022\tTechnical lead for the South Complex of Tangier, top level RTL owner, micro-architect and designer of all south complex clocking.  \n\u2022\tDesigned all south complex clocking from scratch, including connectivity to oscillator, PLLs, DFX logic, analog pins, and synchronization logic for all operating modes for all south complex interfaces.  \n\u2022\tEngineer responsible for driving all south complex technical issues to a close and in charge of all interaction with the SOC team and full chip timing teams. Defined all south complex clocks and drove timing closure for entire team.  \n\u2022\tWorked and was involved on all facets of design from lint checks to ECO flow definition to RAM/RF requirements to driving the technical aspects of project deadlines. \n \nIntel Corporation Ultra Mobility Group - Hillsboro, OR \nSOC/IP Design Engineer Intel Corporation \u2013Langell/Whitneypoint SOC 2008 \u2013 2010 \n \n\u2022\tWas part of a team that completely redesigned the Intel legacy cluster (8259/8254, IOAPIC, RTC, HPET, etc..) to convert these traditionally asynchronous components into fully-synchronous designs.  \n\u2022\tReceived an innovation award for the work that created an easily portable and reusable Intel legacy block design. The block had previously required up to six engineers to be ported from one process technology to the next. The redesign ensured that a single engineer could be responsible for the ownership of that piece of logic. \n\u2022\tIntegrated the ISP (image signal processor) the MIPI physical layer for the imaging subsystem  \n\u2022\tCompleted the SDIO/EMMC controller integration.  \n\u2022\tResponsible of all of the stages of implementation, RTL integration, clock domain crossing, timing, ECO and system validation. Skills RTL design RTL Development SoC Microarchitecture Architecture Clocking Power Management ASIC Computer Hardware VLSI Synopsys Primetime Verilog SystemVerilog Logic Design VHDL Logic Synthesis OCP SDIO Image Sensors Memory Controllers Post-Silicon Debug Tester Debug RTL Design Architectures Static Timing Analysis Semiconductors Integrated Circuit... Debugging See 13+ \u00a0 \u00a0 See less Skills  RTL design RTL Development SoC Microarchitecture Architecture Clocking Power Management ASIC Computer Hardware VLSI Synopsys Primetime Verilog SystemVerilog Logic Design VHDL Logic Synthesis OCP SDIO Image Sensors Memory Controllers Post-Silicon Debug Tester Debug RTL Design Architectures Static Timing Analysis Semiconductors Integrated Circuit... Debugging See 13+ \u00a0 \u00a0 See less RTL design RTL Development SoC Microarchitecture Architecture Clocking Power Management ASIC Computer Hardware VLSI Synopsys Primetime Verilog SystemVerilog Logic Design VHDL Logic Synthesis OCP SDIO Image Sensors Memory Controllers Post-Silicon Debug Tester Debug RTL Design Architectures Static Timing Analysis Semiconductors Integrated Circuit... Debugging See 13+ \u00a0 \u00a0 See less RTL design RTL Development SoC Microarchitecture Architecture Clocking Power Management ASIC Computer Hardware VLSI Synopsys Primetime Verilog SystemVerilog Logic Design VHDL Logic Synthesis OCP SDIO Image Sensors Memory Controllers Post-Silicon Debug Tester Debug RTL Design Architectures Static Timing Analysis Semiconductors Integrated Circuit... Debugging See 13+ \u00a0 \u00a0 See less Education Wright State University Master of Science (MS),  Electrical and Electronics Engineering 1992  \u2013 1997 Wright State University Bachelor of Science (BS),  Electrical and Electronics Engineering 1992  \u2013 1995 Wright State University Master of Science (MS),  Electrical and Electronics Engineering 1992  \u2013 1997 Wright State University Master of Science (MS),  Electrical and Electronics Engineering 1992  \u2013 1997 Wright State University Master of Science (MS),  Electrical and Electronics Engineering 1992  \u2013 1997 Wright State University Bachelor of Science (BS),  Electrical and Electronics Engineering 1992  \u2013 1995 Wright State University Bachelor of Science (BS),  Electrical and Electronics Engineering 1992  \u2013 1995 Wright State University Bachelor of Science (BS),  Electrical and Electronics Engineering 1992  \u2013 1995 ", "Experience Senior Staff Design Engineer Intel Corporation Senior Staff Design Engineer Intel Corporation Senior Staff Design Engineer Intel Corporation ", "Experience Senior Staff Design Engineer Intel Corporation Council Member Gold Coast Resort Management Council 2008  \u2013  2008  (less than a year) VLSI Design Engineer Intel Corporation 1996  \u2013  1998  (2 years) Senior Staff Design Engineer Intel Corporation Senior Staff Design Engineer Intel Corporation Council Member Gold Coast Resort Management Council 2008  \u2013  2008  (less than a year) Council Member Gold Coast Resort Management Council 2008  \u2013  2008  (less than a year) VLSI Design Engineer Intel Corporation 1996  \u2013  1998  (2 years) VLSI Design Engineer Intel Corporation 1996  \u2013  1998  (2 years) Skills RTL design Timing Closure PCIe Logic Design RTL coding Low Power Design Functional Verification Verilog ASIC USB Low-power Design Processors Computer Architecture DFT Skills  RTL design Timing Closure PCIe Logic Design RTL coding Low Power Design Functional Verification Verilog ASIC USB Low-power Design Processors Computer Architecture DFT RTL design Timing Closure PCIe Logic Design RTL coding Low Power Design Functional Verification Verilog ASIC USB Low-power Design Processors Computer Architecture DFT RTL design Timing Closure PCIe Logic Design RTL coding Low Power Design Functional Verification Verilog ASIC USB Low-power Design Processors Computer Architecture DFT ", "Summary Electrical engineer with extensive experience in microprocessor design, logic verification, tool development, and management offering consulting services to help semiconductor companies meet their product goals. \n \nSpecialties: Logic design and verification methodology, testbench design using all major verification languages, power aware verification, tool development, tool automation, project management. Summary Electrical engineer with extensive experience in microprocessor design, logic verification, tool development, and management offering consulting services to help semiconductor companies meet their product goals. \n \nSpecialties: Logic design and verification methodology, testbench design using all major verification languages, power aware verification, tool development, tool automation, project management. Electrical engineer with extensive experience in microprocessor design, logic verification, tool development, and management offering consulting services to help semiconductor companies meet their product goals. \n \nSpecialties: Logic design and verification methodology, testbench design using all major verification languages, power aware verification, tool development, tool automation, project management. Electrical engineer with extensive experience in microprocessor design, logic verification, tool development, and management offering consulting services to help semiconductor companies meet their product goals. \n \nSpecialties: Logic design and verification methodology, testbench design using all major verification languages, power aware verification, tool development, tool automation, project management. Experience Verification Engineer Amazon Web Services January 2015  \u2013 Present (8 months) Austin, TX Senior Verification Consultant Correct Designs Inc. May 2013  \u2013  January 2015  (1 year 9 months) Austin, Texas 5/2013-7/2014, Oracle Labs, Austin, TX: \nLogic verification, MVSIM power aware verification, UPF file development, ARM coresight verification. \n \n8/2014-present, Cirrus Logic: \nMixed signal logic verification. UVM training. Design Engineering Manager AMD March 2010  \u2013  May 2013  (3 years 3 months) Server Northbridge project manager and Hypertransport verification manager. Senior Member of Technical Staff Advanced Micro Devices March 2009  \u2013  March 2010  (1 year 1 month) Verification infrastructure development and support for the Northbridge verification team. Senior Verification Consultant Correct Designs Inc. October 2004  \u2013  March 2009  (4 years 6 months) Senior Verification Consultant \n \n10/2004-8/2006, IBM, Austin, TX: Testbench design and verification for pervasive computing unit. \n \n9/2006-3/2007, ARM, Austin, TX: Testbench design for Memory and Bus controller of ARM core using SystemC and E. \n \n4/2007-1/2009, Qualcomm, Austin, TX: Core verification on DSP processor. \n \n4/2006-12/2008, Doulos: SystemC instructor. Senior Staff Design Engineer Intel Corporation June 1997  \u2013  September 2004  (7 years 4 months) 6/1997-12/1999, Hillsboro, OR: Bus Sequencing Unit manager on original Pentium 4 processor design. Managed the logic design, testbench design, circuits and layout for the unit. \n \n1/2000-6/2004, Austin, TX: Unit verification manager for a new Pentium 4 processor called Tejas. \n \n6/2004-10/2004, Austin, TX: Verification manager for SUMA graphic co-processor. Advisory Engineer IBM 1987  \u2013  1997  (10 years) Logic designer of AS/400 bus subsystems. Used VHDL to implement the logic. Ran synthesis and static timing analysis. Designed a lab debug board and the associated software and used it in post silicon debug to validate the design including its handling of errors and the error handling software. \n \nLogic verification engineer on the 630 and Power3 CPU design projects. Developed a C++ framework for implementing verification test benches and a methodology for re-using verification components. The toolkit and methodology was adopted corporate wide and is still used today, improving productivity and saving money. Verified the I-cache logic and created the chip and system level verification environments including using a golden reference model to implement an instruction accurate checker of the CPU. Verification Engineer Amazon Web Services January 2015  \u2013 Present (8 months) Austin, TX Verification Engineer Amazon Web Services January 2015  \u2013 Present (8 months) Austin, TX Senior Verification Consultant Correct Designs Inc. May 2013  \u2013  January 2015  (1 year 9 months) Austin, Texas 5/2013-7/2014, Oracle Labs, Austin, TX: \nLogic verification, MVSIM power aware verification, UPF file development, ARM coresight verification. \n \n8/2014-present, Cirrus Logic: \nMixed signal logic verification. UVM training. Senior Verification Consultant Correct Designs Inc. May 2013  \u2013  January 2015  (1 year 9 months) Austin, Texas 5/2013-7/2014, Oracle Labs, Austin, TX: \nLogic verification, MVSIM power aware verification, UPF file development, ARM coresight verification. \n \n8/2014-present, Cirrus Logic: \nMixed signal logic verification. UVM training. Design Engineering Manager AMD March 2010  \u2013  May 2013  (3 years 3 months) Server Northbridge project manager and Hypertransport verification manager. Design Engineering Manager AMD March 2010  \u2013  May 2013  (3 years 3 months) Server Northbridge project manager and Hypertransport verification manager. Senior Member of Technical Staff Advanced Micro Devices March 2009  \u2013  March 2010  (1 year 1 month) Verification infrastructure development and support for the Northbridge verification team. Senior Member of Technical Staff Advanced Micro Devices March 2009  \u2013  March 2010  (1 year 1 month) Verification infrastructure development and support for the Northbridge verification team. Senior Verification Consultant Correct Designs Inc. October 2004  \u2013  March 2009  (4 years 6 months) Senior Verification Consultant \n \n10/2004-8/2006, IBM, Austin, TX: Testbench design and verification for pervasive computing unit. \n \n9/2006-3/2007, ARM, Austin, TX: Testbench design for Memory and Bus controller of ARM core using SystemC and E. \n \n4/2007-1/2009, Qualcomm, Austin, TX: Core verification on DSP processor. \n \n4/2006-12/2008, Doulos: SystemC instructor. Senior Verification Consultant Correct Designs Inc. October 2004  \u2013  March 2009  (4 years 6 months) Senior Verification Consultant \n \n10/2004-8/2006, IBM, Austin, TX: Testbench design and verification for pervasive computing unit. \n \n9/2006-3/2007, ARM, Austin, TX: Testbench design for Memory and Bus controller of ARM core using SystemC and E. \n \n4/2007-1/2009, Qualcomm, Austin, TX: Core verification on DSP processor. \n \n4/2006-12/2008, Doulos: SystemC instructor. Senior Staff Design Engineer Intel Corporation June 1997  \u2013  September 2004  (7 years 4 months) 6/1997-12/1999, Hillsboro, OR: Bus Sequencing Unit manager on original Pentium 4 processor design. Managed the logic design, testbench design, circuits and layout for the unit. \n \n1/2000-6/2004, Austin, TX: Unit verification manager for a new Pentium 4 processor called Tejas. \n \n6/2004-10/2004, Austin, TX: Verification manager for SUMA graphic co-processor. Senior Staff Design Engineer Intel Corporation June 1997  \u2013  September 2004  (7 years 4 months) 6/1997-12/1999, Hillsboro, OR: Bus Sequencing Unit manager on original Pentium 4 processor design. Managed the logic design, testbench design, circuits and layout for the unit. \n \n1/2000-6/2004, Austin, TX: Unit verification manager for a new Pentium 4 processor called Tejas. \n \n6/2004-10/2004, Austin, TX: Verification manager for SUMA graphic co-processor. Advisory Engineer IBM 1987  \u2013  1997  (10 years) Logic designer of AS/400 bus subsystems. Used VHDL to implement the logic. Ran synthesis and static timing analysis. Designed a lab debug board and the associated software and used it in post silicon debug to validate the design including its handling of errors and the error handling software. \n \nLogic verification engineer on the 630 and Power3 CPU design projects. Developed a C++ framework for implementing verification test benches and a methodology for re-using verification components. The toolkit and methodology was adopted corporate wide and is still used today, improving productivity and saving money. Verified the I-cache logic and created the chip and system level verification environments including using a golden reference model to implement an instruction accurate checker of the CPU. Advisory Engineer IBM 1987  \u2013  1997  (10 years) Logic designer of AS/400 bus subsystems. Used VHDL to implement the logic. Ran synthesis and static timing analysis. Designed a lab debug board and the associated software and used it in post silicon debug to validate the design including its handling of errors and the error handling software. \n \nLogic verification engineer on the 630 and Power3 CPU design projects. Developed a C++ framework for implementing verification test benches and a methodology for re-using verification components. The toolkit and methodology was adopted corporate wide and is still used today, improving productivity and saving money. Verified the I-cache logic and created the chip and system level verification environments including using a golden reference model to implement an instruction accurate checker of the CPU. Languages Spanish Spanish Spanish Skills Functional Verification Processors Microprocessors Debugging ARM SoC SystemVerilog Simulations Logic Design Verilog ASIC RTL design VHDL Specman X86 Computer Architecture Hardware Architecture Perl UVM SystemC C++ Open Verification... Project Management Vera OVM Python MS Project MVSIM UPF ARM Coresight See 15+ \u00a0 \u00a0 See less Skills  Functional Verification Processors Microprocessors Debugging ARM SoC SystemVerilog Simulations Logic Design Verilog ASIC RTL design VHDL Specman X86 Computer Architecture Hardware Architecture Perl UVM SystemC C++ Open Verification... Project Management Vera OVM Python MS Project MVSIM UPF ARM Coresight See 15+ \u00a0 \u00a0 See less Functional Verification Processors Microprocessors Debugging ARM SoC SystemVerilog Simulations Logic Design Verilog ASIC RTL design VHDL Specman X86 Computer Architecture Hardware Architecture Perl UVM SystemC C++ Open Verification... Project Management Vera OVM Python MS Project MVSIM UPF ARM Coresight See 15+ \u00a0 \u00a0 See less Functional Verification Processors Microprocessors Debugging ARM SoC SystemVerilog Simulations Logic Design Verilog ASIC RTL design VHDL Specman X86 Computer Architecture Hardware Architecture Perl UVM SystemC C++ Open Verification... Project Management Vera OVM Python MS Project MVSIM UPF ARM Coresight See 15+ \u00a0 \u00a0 See less Education University of Minnesota-Twin Cities M.S.,  Computer Science 1988  \u2013 1994 Brigham Young University B.S.,  Electrical Engineering 1981  \u2013 1987 Magna Cum Laude University of Minnesota-Twin Cities M.S.,  Computer Science 1988  \u2013 1994 University of Minnesota-Twin Cities M.S.,  Computer Science 1988  \u2013 1994 University of Minnesota-Twin Cities M.S.,  Computer Science 1988  \u2013 1994 Brigham Young University B.S.,  Electrical Engineering 1981  \u2013 1987 Magna Cum Laude Brigham Young University B.S.,  Electrical Engineering 1981  \u2013 1987 Magna Cum Laude Brigham Young University B.S.,  Electrical Engineering 1981  \u2013 1987 Magna Cum Laude ", "Experience Senior Staff Design Engineer Intel Corporation October 2001  \u2013 Present (13 years 11 months) Malaysia Senior Staff Design Engineer Intel Corporation October 2001  \u2013 Present (13 years 11 months) Malaysia Senior Staff Design Engineer Intel Corporation October 2001  \u2013 Present (13 years 11 months) Malaysia ", "Experience Senior Manager, Mechanical Engineering and Process Design Finisar March 2012  \u2013 Present (3 years 6 months) Sunnyvale, California Managing global mechanical design and process development teams in US and Asia developing next generation optical transceivers. \nObtained 8 patents. Several patents pending. Mechanical Engineering Manager Finisar March 2010  \u2013  March 2012  (2 years 1 month) Sunnyvale, California Built up a young and energetic design team and developed innovative O/E interconnect technologies. Developed SNAP12, QSFP+, CXP and BOA parallel optics products. Senior R&D Manager Emcore Corp. June 2008  \u2013  March 2010  (1 year 10 months) Newark, California Developed Emcore\u2019s CX4-X2, SNAP12, XFP, Tunable XFP and CXP products. \nObtained 2 patents. Senior Staff Design Engineer Intel Corporation July 2003  \u2013  June 2008  (5 years) Fremont, California Designed Intel's first SFF, SFP, SFP+, CX4 and QSFP transceivers and developed Intel's Light-Peak fiber optics interconnect technologies. \nObtained 8 patents. Principal Engineer Stratos Lightwave July 2001  \u2013  July 2003  (2 years 1 month) Santa Clara, California Designed low cost SNAP12, SFF and SFP transceivers. \nObtained 4 patents. Mechanical Engineering Manager Phaethon Communications December 2000  \u2013  July 2001  (8 months) Fremont, California Developed the world's first fiber Bragg grating circular stretcher for chromatic dispersion compensation. \nObtained 2 patents. Design Engineer V (Highest Grade) Quantum Corp. January 1994  \u2013  December 2000  (7 years) Milpitas, California Developed many high performance high precision nanometer resolution servo track writers with laser positioning tracking, analog/digital feedback control and vibration isolation frame Senior Design Engineer Avatar Systems Corporation January 1993  \u2013  January 1994  (1 year 1 month) Milpitas, California Developed a 2.5\" removable cartridge hard disk drive Mechanical Engineering Manager Orbiter Technology Corporation November 1991  \u2013  December 1992  (1 year 2 months) Fremont, California Designed a working 3.5\" hard disk drive running Windows 3.1 Senior Mechanical Engineer Lockheed October 1989  \u2013  October 1991  (2 years 1 month) Houston, Texas Area Developed mathematical model and GPS real time control algorithm of a 6-DOF simulator for space shuttle and space station rendezvous and docking simulation at NASA's Johnson Space Center Electro-Mechanical Development Engineer Microscience International Corporation May 1987  \u2013  October 1989  (2 years 6 months) Sunnyvale, California Developed the world's first half height 5.25\" hard disk drives with experimental and analytical tools such as shock/vibration shaker, FEM and Modal analysis Senior Manager, Mechanical Engineering and Process Design Finisar March 2012  \u2013 Present (3 years 6 months) Sunnyvale, California Managing global mechanical design and process development teams in US and Asia developing next generation optical transceivers. \nObtained 8 patents. Several patents pending. Senior Manager, Mechanical Engineering and Process Design Finisar March 2012  \u2013 Present (3 years 6 months) Sunnyvale, California Managing global mechanical design and process development teams in US and Asia developing next generation optical transceivers. \nObtained 8 patents. Several patents pending. Mechanical Engineering Manager Finisar March 2010  \u2013  March 2012  (2 years 1 month) Sunnyvale, California Built up a young and energetic design team and developed innovative O/E interconnect technologies. Developed SNAP12, QSFP+, CXP and BOA parallel optics products. Mechanical Engineering Manager Finisar March 2010  \u2013  March 2012  (2 years 1 month) Sunnyvale, California Built up a young and energetic design team and developed innovative O/E interconnect technologies. Developed SNAP12, QSFP+, CXP and BOA parallel optics products. Senior R&D Manager Emcore Corp. June 2008  \u2013  March 2010  (1 year 10 months) Newark, California Developed Emcore\u2019s CX4-X2, SNAP12, XFP, Tunable XFP and CXP products. \nObtained 2 patents. Senior R&D Manager Emcore Corp. June 2008  \u2013  March 2010  (1 year 10 months) Newark, California Developed Emcore\u2019s CX4-X2, SNAP12, XFP, Tunable XFP and CXP products. \nObtained 2 patents. Senior Staff Design Engineer Intel Corporation July 2003  \u2013  June 2008  (5 years) Fremont, California Designed Intel's first SFF, SFP, SFP+, CX4 and QSFP transceivers and developed Intel's Light-Peak fiber optics interconnect technologies. \nObtained 8 patents. Senior Staff Design Engineer Intel Corporation July 2003  \u2013  June 2008  (5 years) Fremont, California Designed Intel's first SFF, SFP, SFP+, CX4 and QSFP transceivers and developed Intel's Light-Peak fiber optics interconnect technologies. \nObtained 8 patents. Principal Engineer Stratos Lightwave July 2001  \u2013  July 2003  (2 years 1 month) Santa Clara, California Designed low cost SNAP12, SFF and SFP transceivers. \nObtained 4 patents. Principal Engineer Stratos Lightwave July 2001  \u2013  July 2003  (2 years 1 month) Santa Clara, California Designed low cost SNAP12, SFF and SFP transceivers. \nObtained 4 patents. Mechanical Engineering Manager Phaethon Communications December 2000  \u2013  July 2001  (8 months) Fremont, California Developed the world's first fiber Bragg grating circular stretcher for chromatic dispersion compensation. \nObtained 2 patents. Mechanical Engineering Manager Phaethon Communications December 2000  \u2013  July 2001  (8 months) Fremont, California Developed the world's first fiber Bragg grating circular stretcher for chromatic dispersion compensation. \nObtained 2 patents. Design Engineer V (Highest Grade) Quantum Corp. January 1994  \u2013  December 2000  (7 years) Milpitas, California Developed many high performance high precision nanometer resolution servo track writers with laser positioning tracking, analog/digital feedback control and vibration isolation frame Design Engineer V (Highest Grade) Quantum Corp. January 1994  \u2013  December 2000  (7 years) Milpitas, California Developed many high performance high precision nanometer resolution servo track writers with laser positioning tracking, analog/digital feedback control and vibration isolation frame Senior Design Engineer Avatar Systems Corporation January 1993  \u2013  January 1994  (1 year 1 month) Milpitas, California Developed a 2.5\" removable cartridge hard disk drive Senior Design Engineer Avatar Systems Corporation January 1993  \u2013  January 1994  (1 year 1 month) Milpitas, California Developed a 2.5\" removable cartridge hard disk drive Mechanical Engineering Manager Orbiter Technology Corporation November 1991  \u2013  December 1992  (1 year 2 months) Fremont, California Designed a working 3.5\" hard disk drive running Windows 3.1 Mechanical Engineering Manager Orbiter Technology Corporation November 1991  \u2013  December 1992  (1 year 2 months) Fremont, California Designed a working 3.5\" hard disk drive running Windows 3.1 Senior Mechanical Engineer Lockheed October 1989  \u2013  October 1991  (2 years 1 month) Houston, Texas Area Developed mathematical model and GPS real time control algorithm of a 6-DOF simulator for space shuttle and space station rendezvous and docking simulation at NASA's Johnson Space Center Senior Mechanical Engineer Lockheed October 1989  \u2013  October 1991  (2 years 1 month) Houston, Texas Area Developed mathematical model and GPS real time control algorithm of a 6-DOF simulator for space shuttle and space station rendezvous and docking simulation at NASA's Johnson Space Center Electro-Mechanical Development Engineer Microscience International Corporation May 1987  \u2013  October 1989  (2 years 6 months) Sunnyvale, California Developed the world's first half height 5.25\" hard disk drives with experimental and analytical tools such as shock/vibration shaker, FEM and Modal analysis Electro-Mechanical Development Engineer Microscience International Corporation May 1987  \u2013  October 1989  (2 years 6 months) Sunnyvale, California Developed the world's first half height 5.25\" hard disk drives with experimental and analytical tools such as shock/vibration shaker, FEM and Modal analysis Skills Engineering Management Simulations Design of Experiments Engineering R&D Systems Engineering Product Development Design for Manufacturing Patents Product Design Mechanical Engineering Fiber Optics Process Simulation Finite Element Analysis Semiconductors Cross-functional Team... Optics See 2+ \u00a0 \u00a0 See less Skills  Engineering Management Simulations Design of Experiments Engineering R&D Systems Engineering Product Development Design for Manufacturing Patents Product Design Mechanical Engineering Fiber Optics Process Simulation Finite Element Analysis Semiconductors Cross-functional Team... Optics See 2+ \u00a0 \u00a0 See less Engineering Management Simulations Design of Experiments Engineering R&D Systems Engineering Product Development Design for Manufacturing Patents Product Design Mechanical Engineering Fiber Optics Process Simulation Finite Element Analysis Semiconductors Cross-functional Team... Optics See 2+ \u00a0 \u00a0 See less Engineering Management Simulations Design of Experiments Engineering R&D Systems Engineering Product Development Design for Manufacturing Patents Product Design Mechanical Engineering Fiber Optics Process Simulation Finite Element Analysis Semiconductors Cross-functional Team... Optics See 2+ \u00a0 \u00a0 See less Education Oklahoma State University MS,  Electrical and Computer Engineering 1986  \u2013 1987 Activities and Societies:\u00a0 Eta Kappa Nu Oklahoma State University MS,  Mechanical and Aerospace Engineering 1984  \u2013 1985 Tatung University BS,  Mechanical Engineering 1977  \u2013 1981 Oklahoma State University MS,  Electrical and Computer Engineering 1986  \u2013 1987 Activities and Societies:\u00a0 Eta Kappa Nu Oklahoma State University MS,  Electrical and Computer Engineering 1986  \u2013 1987 Activities and Societies:\u00a0 Eta Kappa Nu Oklahoma State University MS,  Electrical and Computer Engineering 1986  \u2013 1987 Activities and Societies:\u00a0 Eta Kappa Nu Oklahoma State University MS,  Mechanical and Aerospace Engineering 1984  \u2013 1985 Oklahoma State University MS,  Mechanical and Aerospace Engineering 1984  \u2013 1985 Oklahoma State University MS,  Mechanical and Aerospace Engineering 1984  \u2013 1985 Tatung University BS,  Mechanical Engineering 1977  \u2013 1981 Tatung University BS,  Mechanical Engineering 1977  \u2013 1981 Tatung University BS,  Mechanical Engineering 1977  \u2013 1981 Honors & Awards Additional Honors & Awards NASA Group Achievement Award, Quantum Achievement Awards, Intel Division Recognition Awards, Who\u2019s Who in Science and Engineering Additional Honors & Awards NASA Group Achievement Award, Quantum Achievement Awards, Intel Division Recognition Awards, Who\u2019s Who in Science and Engineering Additional Honors & Awards NASA Group Achievement Award, Quantum Achievement Awards, Intel Division Recognition Awards, Who\u2019s Who in Science and Engineering Additional Honors & Awards NASA Group Achievement Award, Quantum Achievement Awards, Intel Division Recognition Awards, Who\u2019s Who in Science and Engineering ", "Summary Specialties:Mixed signal IO design; program management Summary Specialties:Mixed signal IO design; program management Specialties:Mixed signal IO design; program management Specialties:Mixed signal IO design; program management Experience Senior Staff Design Engineer Intel Corporation September 2000  \u2013 Present (15 years) DDR technology (DDR3) IP development (design and program management) \nPCI-E electrical power management silicon validation and debug \nPCIE-Gen2/Gen1 Clocking/Transmit Architecture and design Senior Staff Design Engineer Intel Corporation September 2000  \u2013 Present (15 years) DDR technology (DDR3) IP development (design and program management) \nPCI-E electrical power management silicon validation and debug \nPCIE-Gen2/Gen1 Clocking/Transmit Architecture and design Senior Staff Design Engineer Intel Corporation September 2000  \u2013 Present (15 years) DDR technology (DDR3) IP development (design and program management) \nPCI-E electrical power management silicon validation and debug \nPCIE-Gen2/Gen1 Clocking/Transmit Architecture and design Education University of Toledo MS,  Computer Science 1998  \u2013 1999 Maharashtra Institute of Technology BE,  Electronics and telecommunication 1993  \u2013 1997 University of Pune 1993  \u2013 1997 University of Toledo MS,  Computer Science 1998  \u2013 1999 University of Toledo MS,  Computer Science 1998  \u2013 1999 University of Toledo MS,  Computer Science 1998  \u2013 1999 Maharashtra Institute of Technology BE,  Electronics and telecommunication 1993  \u2013 1997 Maharashtra Institute of Technology BE,  Electronics and telecommunication 1993  \u2013 1997 Maharashtra Institute of Technology BE,  Electronics and telecommunication 1993  \u2013 1997 University of Pune 1993  \u2013 1997 University of Pune 1993  \u2013 1997 University of Pune 1993  \u2013 1997 ", "Summary An accomplished Design Engineer with seven years in Front-End CAD Tool Flow/Methodology Development and nine years in Logic and ASIC/SoC Design. Effective planning and execution skills in closing designs and driving project-wide activities. Flexible, customer oriented, systematic problem solver and great team player. Areas of experience include: \n \nSoC/ASIC integration \nSoC Clocking \nLogic/RTL Design \nFormal Verification \nLogic Synthesis \nPhysical Synthesis \nPhysical Design (Static Timing Analysis (STA), Timing Closure) \nLow Power Design (clock gating, power analysis, power optimization) \nClock Design (SOC clocking) \nEmulation/Validation: pre-silicon design validation on FPGAs \nDesign Automation (CAD/EDA/Automation) \nFront-End Design Methodology Development Summary An accomplished Design Engineer with seven years in Front-End CAD Tool Flow/Methodology Development and nine years in Logic and ASIC/SoC Design. Effective planning and execution skills in closing designs and driving project-wide activities. Flexible, customer oriented, systematic problem solver and great team player. Areas of experience include: \n \nSoC/ASIC integration \nSoC Clocking \nLogic/RTL Design \nFormal Verification \nLogic Synthesis \nPhysical Synthesis \nPhysical Design (Static Timing Analysis (STA), Timing Closure) \nLow Power Design (clock gating, power analysis, power optimization) \nClock Design (SOC clocking) \nEmulation/Validation: pre-silicon design validation on FPGAs \nDesign Automation (CAD/EDA/Automation) \nFront-End Design Methodology Development An accomplished Design Engineer with seven years in Front-End CAD Tool Flow/Methodology Development and nine years in Logic and ASIC/SoC Design. Effective planning and execution skills in closing designs and driving project-wide activities. Flexible, customer oriented, systematic problem solver and great team player. Areas of experience include: \n \nSoC/ASIC integration \nSoC Clocking \nLogic/RTL Design \nFormal Verification \nLogic Synthesis \nPhysical Synthesis \nPhysical Design (Static Timing Analysis (STA), Timing Closure) \nLow Power Design (clock gating, power analysis, power optimization) \nClock Design (SOC clocking) \nEmulation/Validation: pre-silicon design validation on FPGAs \nDesign Automation (CAD/EDA/Automation) \nFront-End Design Methodology Development An accomplished Design Engineer with seven years in Front-End CAD Tool Flow/Methodology Development and nine years in Logic and ASIC/SoC Design. Effective planning and execution skills in closing designs and driving project-wide activities. Flexible, customer oriented, systematic problem solver and great team player. Areas of experience include: \n \nSoC/ASIC integration \nSoC Clocking \nLogic/RTL Design \nFormal Verification \nLogic Synthesis \nPhysical Synthesis \nPhysical Design (Static Timing Analysis (STA), Timing Closure) \nLow Power Design (clock gating, power analysis, power optimization) \nClock Design (SOC clocking) \nEmulation/Validation: pre-silicon design validation on FPGAs \nDesign Automation (CAD/EDA/Automation) \nFront-End Design Methodology Development Experience Senior Staff Logic Design Engineer NVIDIA December 2014  \u2013 Present (9 months) Santa Clara, CA Senior Staff Design Engineer Intel Corporation June 2004  \u2013  June 2014  (10 years 1 month) Santa Clara, California Area Developed micro-architecture and completed logic design and integration for multiple ASIC, SoC and CPU projects with latest Intel technologies.  \n \n* Micro-architected and designed clocking for the south cluster of a tablet SoC. \n \n* Provided project leadership to drive the DFV (design-for-validation) implementation for a media \nSoC. \n \n* Developed FPGA implementation methodology for a DOCSIS project. Brought up the 5-FPGA \nemulation system for the project and successfully sped up validation progress. \n \n* Led team effort to complete logic and ASIC front-end design for the packet processing Micro- \nEngine core and True Random Number Generator for Tolapai IXP embedded processor. \n \n* Completed logic design and RTL-to-Layout synthesis in the Memory cluster of the first dual-core \nCentrino microprocessor. Staff Design Engineer Intel Corporation August 2000  \u2013  June 2004  (3 years 11 months) Santa Clara, CA Created and managed tools, flows and methodologies of the following areas: logic synthesis (DC), \nphysical synthesis (PC), formal logic equivalence verification (FEV), and RTL/Gate-level power \nanalysis/estimation. Senior Component Design Engineer Intel Corporation June 1997  \u2013  August 2000  (3 years 3 months) Santa Clara, CA Directed Schematic Formal Verification (SFV) team for tool support and execution in Itanium CPU \nprojects. The efforts ensured the functionality correctness of every block in the projects. Senior Staff Logic Design Engineer NVIDIA December 2014  \u2013 Present (9 months) Santa Clara, CA Senior Staff Logic Design Engineer NVIDIA December 2014  \u2013 Present (9 months) Santa Clara, CA Senior Staff Design Engineer Intel Corporation June 2004  \u2013  June 2014  (10 years 1 month) Santa Clara, California Area Developed micro-architecture and completed logic design and integration for multiple ASIC, SoC and CPU projects with latest Intel technologies.  \n \n* Micro-architected and designed clocking for the south cluster of a tablet SoC. \n \n* Provided project leadership to drive the DFV (design-for-validation) implementation for a media \nSoC. \n \n* Developed FPGA implementation methodology for a DOCSIS project. Brought up the 5-FPGA \nemulation system for the project and successfully sped up validation progress. \n \n* Led team effort to complete logic and ASIC front-end design for the packet processing Micro- \nEngine core and True Random Number Generator for Tolapai IXP embedded processor. \n \n* Completed logic design and RTL-to-Layout synthesis in the Memory cluster of the first dual-core \nCentrino microprocessor. Senior Staff Design Engineer Intel Corporation June 2004  \u2013  June 2014  (10 years 1 month) Santa Clara, California Area Developed micro-architecture and completed logic design and integration for multiple ASIC, SoC and CPU projects with latest Intel technologies.  \n \n* Micro-architected and designed clocking for the south cluster of a tablet SoC. \n \n* Provided project leadership to drive the DFV (design-for-validation) implementation for a media \nSoC. \n \n* Developed FPGA implementation methodology for a DOCSIS project. Brought up the 5-FPGA \nemulation system for the project and successfully sped up validation progress. \n \n* Led team effort to complete logic and ASIC front-end design for the packet processing Micro- \nEngine core and True Random Number Generator for Tolapai IXP embedded processor. \n \n* Completed logic design and RTL-to-Layout synthesis in the Memory cluster of the first dual-core \nCentrino microprocessor. Staff Design Engineer Intel Corporation August 2000  \u2013  June 2004  (3 years 11 months) Santa Clara, CA Created and managed tools, flows and methodologies of the following areas: logic synthesis (DC), \nphysical synthesis (PC), formal logic equivalence verification (FEV), and RTL/Gate-level power \nanalysis/estimation. Staff Design Engineer Intel Corporation August 2000  \u2013  June 2004  (3 years 11 months) Santa Clara, CA Created and managed tools, flows and methodologies of the following areas: logic synthesis (DC), \nphysical synthesis (PC), formal logic equivalence verification (FEV), and RTL/Gate-level power \nanalysis/estimation. Senior Component Design Engineer Intel Corporation June 1997  \u2013  August 2000  (3 years 3 months) Santa Clara, CA Directed Schematic Formal Verification (SFV) team for tool support and execution in Itanium CPU \nprojects. The efforts ensured the functionality correctness of every block in the projects. Senior Component Design Engineer Intel Corporation June 1997  \u2013  August 2000  (3 years 3 months) Santa Clara, CA Directed Schematic Formal Verification (SFV) team for tool support and execution in Itanium CPU \nprojects. The efforts ensured the functionality correctness of every block in the projects. Skills Physical Design Formal Verification Static Timing Analysis Low-power Design EDA Logic Synthesis Logic Design SystemVerilog SoC RTL design VLSI Power Analysis Verilog ASIC Timing Closure Clocking CAD CPU design FPGA prototyping RTL Design Processors See 6+ \u00a0 \u00a0 See less Skills  Physical Design Formal Verification Static Timing Analysis Low-power Design EDA Logic Synthesis Logic Design SystemVerilog SoC RTL design VLSI Power Analysis Verilog ASIC Timing Closure Clocking CAD CPU design FPGA prototyping RTL Design Processors See 6+ \u00a0 \u00a0 See less Physical Design Formal Verification Static Timing Analysis Low-power Design EDA Logic Synthesis Logic Design SystemVerilog SoC RTL design VLSI Power Analysis Verilog ASIC Timing Closure Clocking CAD CPU design FPGA prototyping RTL Design Processors See 6+ \u00a0 \u00a0 See less Physical Design Formal Verification Static Timing Analysis Low-power Design EDA Logic Synthesis Logic Design SystemVerilog SoC RTL design VLSI Power Analysis Verilog ASIC Timing Closure Clocking CAD CPU design FPGA prototyping RTL Design Processors See 6+ \u00a0 \u00a0 See less Education University of Minnesota-Twin Cities Doctor of Philosophy (Ph.D.),  Electrical Engineering University of California, Santa Barbara Master's Degree,  Electrical Engineering and Computer Science National Chiao-Tung University, Taiwan Bachelor's Degree,  Computer Engineering University of Minnesota-Twin Cities Doctor of Philosophy (Ph.D.),  Electrical Engineering University of Minnesota-Twin Cities Doctor of Philosophy (Ph.D.),  Electrical Engineering University of Minnesota-Twin Cities Doctor of Philosophy (Ph.D.),  Electrical Engineering University of California, Santa Barbara Master's Degree,  Electrical Engineering and Computer Science University of California, Santa Barbara Master's Degree,  Electrical Engineering and Computer Science University of California, Santa Barbara Master's Degree,  Electrical Engineering and Computer Science National Chiao-Tung University, Taiwan Bachelor's Degree,  Computer Engineering National Chiao-Tung University, Taiwan Bachelor's Degree,  Computer Engineering National Chiao-Tung University, Taiwan Bachelor's Degree,  Computer Engineering ", "Experience Senior Staff Design Engineer Intel Corporation February 2004  \u2013 Present (11 years 7 months) Senior Staff Design Engineer Intel Corporation February 2004  \u2013 Present (11 years 7 months) Senior Staff Design Engineer Intel Corporation February 2004  \u2013 Present (11 years 7 months) Skills ASIC Semiconductors VLSI Verilog IC Static Timing Analysis EDA CMOS Mixed Signal Processors Physical Design Microprocessors Integrated Circuit... Circuit Design Analog Analog Circuit Design TCL Logic Design Timing Closure Perl Simulations Signal Integrity Semiconductor Industry C Signal Processing Electrical Engineering Floorplanning Product Engineering C  Matlab Computer Architecture See 16+ \u00a0 \u00a0 See less Skills  ASIC Semiconductors VLSI Verilog IC Static Timing Analysis EDA CMOS Mixed Signal Processors Physical Design Microprocessors Integrated Circuit... Circuit Design Analog Analog Circuit Design TCL Logic Design Timing Closure Perl Simulations Signal Integrity Semiconductor Industry C Signal Processing Electrical Engineering Floorplanning Product Engineering C  Matlab Computer Architecture See 16+ \u00a0 \u00a0 See less ASIC Semiconductors VLSI Verilog IC Static Timing Analysis EDA CMOS Mixed Signal Processors Physical Design Microprocessors Integrated Circuit... Circuit Design Analog Analog Circuit Design TCL Logic Design Timing Closure Perl Simulations Signal Integrity Semiconductor Industry C Signal Processing Electrical Engineering Floorplanning Product Engineering C  Matlab Computer Architecture See 16+ \u00a0 \u00a0 See less ASIC Semiconductors VLSI Verilog IC Static Timing Analysis EDA CMOS Mixed Signal Processors Physical Design Microprocessors Integrated Circuit... Circuit Design Analog Analog Circuit Design TCL Logic Design Timing Closure Perl Simulations Signal Integrity Semiconductor Industry C Signal Processing Electrical Engineering Floorplanning Product Engineering C  Matlab Computer Architecture See 16+ \u00a0 \u00a0 See less Education Purdue University PhD,  Electrical Engineering 1998  \u2013 2003 Purdue University PhD,  Electrical Engineering 1998  \u2013 2003 Purdue University PhD,  Electrical Engineering 1998  \u2013 2003 Purdue University PhD,  Electrical Engineering 1998  \u2013 2003 ", "Summary Experienced silicon design engineer with well rounded knowledge of all aspects of silicon design from RTL to layout. Extensive mixed signal design experience with both analog and high speed custom digital design. \nManaged layout resources and junior engineers working on sub-block designs. Also responsible for the delivery of timing and layout collateral to Integration teams. \n \nProven track record of delivering high quality transceiver designs for standard interfaces like PCIe, USB and SATA for very high volume production. \n \nSolid understanding of equalization, clock-data recovery, clock distribution as well as digital correction loops for analog circuits - offset calibration, duty cycle calibration, current calibration. \n \nDesigned a variety of analog and digital circuits - mixers, switched-cap comparators, amplifiers, biasing, current-mode and voltage-mode DACS, PISO/SIPO, RF, SRAM. \n \nWell versed in analog behavioral modeling with real valued SystemVerilog and Verilog-A. \n \nAdvanced proficiency in Perl and shell scripting. \n \n \n \n \n Summary Experienced silicon design engineer with well rounded knowledge of all aspects of silicon design from RTL to layout. Extensive mixed signal design experience with both analog and high speed custom digital design. \nManaged layout resources and junior engineers working on sub-block designs. Also responsible for the delivery of timing and layout collateral to Integration teams. \n \nProven track record of delivering high quality transceiver designs for standard interfaces like PCIe, USB and SATA for very high volume production. \n \nSolid understanding of equalization, clock-data recovery, clock distribution as well as digital correction loops for analog circuits - offset calibration, duty cycle calibration, current calibration. \n \nDesigned a variety of analog and digital circuits - mixers, switched-cap comparators, amplifiers, biasing, current-mode and voltage-mode DACS, PISO/SIPO, RF, SRAM. \n \nWell versed in analog behavioral modeling with real valued SystemVerilog and Verilog-A. \n \nAdvanced proficiency in Perl and shell scripting. \n \n \n \n \n Experienced silicon design engineer with well rounded knowledge of all aspects of silicon design from RTL to layout. Extensive mixed signal design experience with both analog and high speed custom digital design. \nManaged layout resources and junior engineers working on sub-block designs. Also responsible for the delivery of timing and layout collateral to Integration teams. \n \nProven track record of delivering high quality transceiver designs for standard interfaces like PCIe, USB and SATA for very high volume production. \n \nSolid understanding of equalization, clock-data recovery, clock distribution as well as digital correction loops for analog circuits - offset calibration, duty cycle calibration, current calibration. \n \nDesigned a variety of analog and digital circuits - mixers, switched-cap comparators, amplifiers, biasing, current-mode and voltage-mode DACS, PISO/SIPO, RF, SRAM. \n \nWell versed in analog behavioral modeling with real valued SystemVerilog and Verilog-A. \n \nAdvanced proficiency in Perl and shell scripting. \n \n \n \n \n Experienced silicon design engineer with well rounded knowledge of all aspects of silicon design from RTL to layout. Extensive mixed signal design experience with both analog and high speed custom digital design. \nManaged layout resources and junior engineers working on sub-block designs. Also responsible for the delivery of timing and layout collateral to Integration teams. \n \nProven track record of delivering high quality transceiver designs for standard interfaces like PCIe, USB and SATA for very high volume production. \n \nSolid understanding of equalization, clock-data recovery, clock distribution as well as digital correction loops for analog circuits - offset calibration, duty cycle calibration, current calibration. \n \nDesigned a variety of analog and digital circuits - mixers, switched-cap comparators, amplifiers, biasing, current-mode and voltage-mode DACS, PISO/SIPO, RF, SRAM. \n \nWell versed in analog behavioral modeling with real valued SystemVerilog and Verilog-A. \n \nAdvanced proficiency in Perl and shell scripting. \n \n \n \n \n Experience Senior Staff Design Engineer Intel Corporation June 2004  \u2013 Present (11 years 3 months) San Francisco Bay Area Leading the implementation of the clocking subsection of a > 10Gbps PHY.This is part of the CDR loop and includes a current based mixer for phase adjustment.  \n \nLead design engineer for several generation of SERDES Transmitters. Content expert on the TX architecture, timing and functionality. \n \nManaged the development of analog behavioral models for various modules in the PHY.  \n \nCoordinated the integration of the SERDES analog sub-blocks into the parent SOC. This also included managing the delivery of associated collateral like timing, rtl, FRAMs etc. \n \nImplemented a current based DAC line driver for a SATA PHY on an IA-based communications processor \n \nDesigned high speed digital circuits for IA-based communitcation and network processors - including Register files and domino datapath blocks. Member of Technical Staff Sun Microsystems January 1999  \u2013  June 2004  (5 years 6 months) Implemented the L2 Data Cache for a flagship SPARC microprocessor. \n \nManaged L2 Cache integration into the microprocessor layout. \n \nAlso designed the peripheral cache circuits with synthesis and P&R flows. Senior Staff Design Engineer Intel Corporation June 2004  \u2013 Present (11 years 3 months) San Francisco Bay Area Leading the implementation of the clocking subsection of a > 10Gbps PHY.This is part of the CDR loop and includes a current based mixer for phase adjustment.  \n \nLead design engineer for several generation of SERDES Transmitters. Content expert on the TX architecture, timing and functionality. \n \nManaged the development of analog behavioral models for various modules in the PHY.  \n \nCoordinated the integration of the SERDES analog sub-blocks into the parent SOC. This also included managing the delivery of associated collateral like timing, rtl, FRAMs etc. \n \nImplemented a current based DAC line driver for a SATA PHY on an IA-based communications processor \n \nDesigned high speed digital circuits for IA-based communitcation and network processors - including Register files and domino datapath blocks. Senior Staff Design Engineer Intel Corporation June 2004  \u2013 Present (11 years 3 months) San Francisco Bay Area Leading the implementation of the clocking subsection of a > 10Gbps PHY.This is part of the CDR loop and includes a current based mixer for phase adjustment.  \n \nLead design engineer for several generation of SERDES Transmitters. Content expert on the TX architecture, timing and functionality. \n \nManaged the development of analog behavioral models for various modules in the PHY.  \n \nCoordinated the integration of the SERDES analog sub-blocks into the parent SOC. This also included managing the delivery of associated collateral like timing, rtl, FRAMs etc. \n \nImplemented a current based DAC line driver for a SATA PHY on an IA-based communications processor \n \nDesigned high speed digital circuits for IA-based communitcation and network processors - including Register files and domino datapath blocks. Member of Technical Staff Sun Microsystems January 1999  \u2013  June 2004  (5 years 6 months) Implemented the L2 Data Cache for a flagship SPARC microprocessor. \n \nManaged L2 Cache integration into the microprocessor layout. \n \nAlso designed the peripheral cache circuits with synthesis and P&R flows. Member of Technical Staff Sun Microsystems January 1999  \u2013  June 2004  (5 years 6 months) Implemented the L2 Data Cache for a flagship SPARC microprocessor. \n \nManaged L2 Cache integration into the microprocessor layout. \n \nAlso designed the peripheral cache circuits with synthesis and P&R flows. Languages English Tamil Hindi English Tamil Hindi English Tamil Hindi Skills Mixed-Signal IC Design SERDES Analog Circuit Design Analog Behavioral... VLSI CDRs PCIe USB3.0 SystemVerilog Verilog Verilog-A Clock Distribution High-speed Digital... Static Timing Analysis ASIC SoC Integrated Circuit... Mixed Signal See 3+ \u00a0 \u00a0 See less Skills  Mixed-Signal IC Design SERDES Analog Circuit Design Analog Behavioral... VLSI CDRs PCIe USB3.0 SystemVerilog Verilog Verilog-A Clock Distribution High-speed Digital... Static Timing Analysis ASIC SoC Integrated Circuit... Mixed Signal See 3+ \u00a0 \u00a0 See less Mixed-Signal IC Design SERDES Analog Circuit Design Analog Behavioral... VLSI CDRs PCIe USB3.0 SystemVerilog Verilog Verilog-A Clock Distribution High-speed Digital... Static Timing Analysis ASIC SoC Integrated Circuit... Mixed Signal See 3+ \u00a0 \u00a0 See less Mixed-Signal IC Design SERDES Analog Circuit Design Analog Behavioral... VLSI CDRs PCIe USB3.0 SystemVerilog Verilog Verilog-A Clock Distribution High-speed Digital... Static Timing Analysis ASIC SoC Integrated Circuit... Mixed Signal See 3+ \u00a0 \u00a0 See less Education Carnegie Mellon University Master's Degree,  Computer Engineering , 4.0/4.0 1996  \u2013 1998 Indian Institute of Technology, Madras Bachelor's Degree,  Electrical , Electronics and Communications Engineering , 9.1/10.0 1992  \u2013 1996 Carnegie Mellon University Master's Degree,  Computer Engineering , 4.0/4.0 1996  \u2013 1998 Carnegie Mellon University Master's Degree,  Computer Engineering , 4.0/4.0 1996  \u2013 1998 Carnegie Mellon University Master's Degree,  Computer Engineering , 4.0/4.0 1996  \u2013 1998 Indian Institute of Technology, Madras Bachelor's Degree,  Electrical , Electronics and Communications Engineering , 9.1/10.0 1992  \u2013 1996 Indian Institute of Technology, Madras Bachelor's Degree,  Electrical , Electronics and Communications Engineering , 9.1/10.0 1992  \u2013 1996 Indian Institute of Technology, Madras Bachelor's Degree,  Electrical , Electronics and Communications Engineering , 9.1/10.0 1992  \u2013 1996 ", "Experience Senior Principal Design Engineer ARM, Physical Design Group 2013  \u2013 Present (2 years) San Francisco Bay Area Principal Design Engineer ARM, Physical Design Group 2010  \u2013  2013  (3 years) San Francisco Bay Area Director of Embedded Products Aptic Semiconductor 2008  \u2013  2010  (2 years) Portland, Oregon Area Senior Staff Design Engineer Intel Corporation, Portland Technology Development 1999  \u2013  2008  (9 years) Portland, Oregon Area Senior Process Engineer Intel Corporation, Portland Technology Development 1997  \u2013  1999  (2 years) Portland, Oregon Area Senior Principal Design Engineer ARM, Physical Design Group 2013  \u2013 Present (2 years) San Francisco Bay Area Senior Principal Design Engineer ARM, Physical Design Group 2013  \u2013 Present (2 years) San Francisco Bay Area Principal Design Engineer ARM, Physical Design Group 2010  \u2013  2013  (3 years) San Francisco Bay Area Principal Design Engineer ARM, Physical Design Group 2010  \u2013  2013  (3 years) San Francisco Bay Area Director of Embedded Products Aptic Semiconductor 2008  \u2013  2010  (2 years) Portland, Oregon Area Director of Embedded Products Aptic Semiconductor 2008  \u2013  2010  (2 years) Portland, Oregon Area Senior Staff Design Engineer Intel Corporation, Portland Technology Development 1999  \u2013  2008  (9 years) Portland, Oregon Area Senior Staff Design Engineer Intel Corporation, Portland Technology Development 1999  \u2013  2008  (9 years) Portland, Oregon Area Senior Process Engineer Intel Corporation, Portland Technology Development 1997  \u2013  1999  (2 years) Portland, Oregon Area Senior Process Engineer Intel Corporation, Portland Technology Development 1997  \u2013  1999  (2 years) Portland, Oregon Area Education Massachusetts Institute of Technology Doctor of Philosophy (PhD) Worcester Polytechnic Institute Master of Science (MS) Shanghai Jiao Tong University Bachelor of Science (BS) Massachusetts Institute of Technology Doctor of Philosophy (PhD) Massachusetts Institute of Technology Doctor of Philosophy (PhD) Massachusetts Institute of Technology Doctor of Philosophy (PhD) Worcester Polytechnic Institute Master of Science (MS) Worcester Polytechnic Institute Master of Science (MS) Worcester Polytechnic Institute Master of Science (MS) Shanghai Jiao Tong University Bachelor of Science (BS) Shanghai Jiao Tong University Bachelor of Science (BS) Shanghai Jiao Tong University Bachelor of Science (BS) ", "Summary Current Role: \nIntel phone/tablet System On Chip (SOC) RTL Integrator. Master in OCP protocol, Sonics interconnect fabric architecture, low power I/Os architecture and protocol like I2C, UART, PWM, SPI & Smartcard.  \n \nPrevious Job Experiences: \n11 years of experience & expertise in Intel Microprocessors and has contributed to the design of 8 Intel microprocessor families including Intel Core\u2122, Pentium\u00ae and Celeron\u2122, spanning 7 process generations.  \n \nAreas of specialization: High-Speed Custom Circuit Design, Register file, Domino Circuit, Clocking, Performance Verification, Circuit Quality/Reliability, Logic Design, Micro-architecture & RTL.  \n \nExperienced & comfortable working with or leading a multi-national or multi-cultural team. Spent half of his careers in the United States working with Intel CCDO (Compute Component Development Organization) Summary Current Role: \nIntel phone/tablet System On Chip (SOC) RTL Integrator. Master in OCP protocol, Sonics interconnect fabric architecture, low power I/Os architecture and protocol like I2C, UART, PWM, SPI & Smartcard.  \n \nPrevious Job Experiences: \n11 years of experience & expertise in Intel Microprocessors and has contributed to the design of 8 Intel microprocessor families including Intel Core\u2122, Pentium\u00ae and Celeron\u2122, spanning 7 process generations.  \n \nAreas of specialization: High-Speed Custom Circuit Design, Register file, Domino Circuit, Clocking, Performance Verification, Circuit Quality/Reliability, Logic Design, Micro-architecture & RTL.  \n \nExperienced & comfortable working with or leading a multi-national or multi-cultural team. Spent half of his careers in the United States working with Intel CCDO (Compute Component Development Organization) Current Role: \nIntel phone/tablet System On Chip (SOC) RTL Integrator. Master in OCP protocol, Sonics interconnect fabric architecture, low power I/Os architecture and protocol like I2C, UART, PWM, SPI & Smartcard.  \n \nPrevious Job Experiences: \n11 years of experience & expertise in Intel Microprocessors and has contributed to the design of 8 Intel microprocessor families including Intel Core\u2122, Pentium\u00ae and Celeron\u2122, spanning 7 process generations.  \n \nAreas of specialization: High-Speed Custom Circuit Design, Register file, Domino Circuit, Clocking, Performance Verification, Circuit Quality/Reliability, Logic Design, Micro-architecture & RTL.  \n \nExperienced & comfortable working with or leading a multi-national or multi-cultural team. Spent half of his careers in the United States working with Intel CCDO (Compute Component Development Organization) Current Role: \nIntel phone/tablet System On Chip (SOC) RTL Integrator. Master in OCP protocol, Sonics interconnect fabric architecture, low power I/Os architecture and protocol like I2C, UART, PWM, SPI & Smartcard.  \n \nPrevious Job Experiences: \n11 years of experience & expertise in Intel Microprocessors and has contributed to the design of 8 Intel microprocessor families including Intel Core\u2122, Pentium\u00ae and Celeron\u2122, spanning 7 process generations.  \n \nAreas of specialization: High-Speed Custom Circuit Design, Register file, Domino Circuit, Clocking, Performance Verification, Circuit Quality/Reliability, Logic Design, Micro-architecture & RTL.  \n \nExperienced & comfortable working with or leading a multi-national or multi-cultural team. Spent half of his careers in the United States working with Intel CCDO (Compute Component Development Organization) Experience Senior Staff Silicon Architecture Engineer Intel Corporation May 2001  \u2013 Present (14 years 4 months) Penang, Malaysia Senior Staff Silicon Architecture Engineer (Dec 2012 to present) \nIntel phone/tablet SOC integration owner. Expert in OCP 2.2 protocol, Sonics OCP fabric architecture, low power I/Os arch/protocol like I2C, UART, PWM & SPI. Specific responsibilities include OCP fabric configurations & RTL generation thru Sonics SOCCreator/StudioXE; IP feasibility evaluation, IP RTL integration, test debug and verification.  \n \nRTL Design Engineer/Micro-architect (October 2008 to November 2012) \nDefine the micro-architecture and design the Decoded Stream Buffer and L1 Data Cache in Intel Core i3/i5/i7 micro-processor. Specific responsibilities include micro-architecture feasibility evaluation, logic design, RTL development, design validation, feature enhancements, circuit implementation and PV support. \n \nStructure Data-path (SDP) Design Technical Lead (March 2005 to October 2008) \nResponsible to design the SDP blocks to meet product requirements and specifications. Works includes formal verifications, circuit performance validation (PV), circuit reliability analysis, circuit tuning and optimizations to meets electrical specifications. Lead the SDP designers in Intel Penang Design Center (PDC). \n \nRTL Design Engineer/Micro-architect (March 2005 to December 2006) \nDefine the micro-architecture and design the integrated memory controller in Intel next generation micro-processor. Specific responsibilities include abstraction planning, logic design, RTL coding, functional validation, feature enhancements and circuit implementation support. \n \nCircuit Design Engineer (May 2001 to March 2005) \nWork in Intel Pentium 4 micro-processor design, development and productions. Responsible to design embedded black blocks that consist various circuit design styles to meet product specifications and timing targets. Works include formal verifications, circuit performance validation (PV), circuit reliability analysis, PV methodology development, circuit tuning and optimizations to meets electrical specifications. Senior Staff Silicon Architecture Engineer Intel Corporation May 2001  \u2013 Present (14 years 4 months) Penang, Malaysia Senior Staff Silicon Architecture Engineer (Dec 2012 to present) \nIntel phone/tablet SOC integration owner. Expert in OCP 2.2 protocol, Sonics OCP fabric architecture, low power I/Os arch/protocol like I2C, UART, PWM & SPI. Specific responsibilities include OCP fabric configurations & RTL generation thru Sonics SOCCreator/StudioXE; IP feasibility evaluation, IP RTL integration, test debug and verification.  \n \nRTL Design Engineer/Micro-architect (October 2008 to November 2012) \nDefine the micro-architecture and design the Decoded Stream Buffer and L1 Data Cache in Intel Core i3/i5/i7 micro-processor. Specific responsibilities include micro-architecture feasibility evaluation, logic design, RTL development, design validation, feature enhancements, circuit implementation and PV support. \n \nStructure Data-path (SDP) Design Technical Lead (March 2005 to October 2008) \nResponsible to design the SDP blocks to meet product requirements and specifications. Works includes formal verifications, circuit performance validation (PV), circuit reliability analysis, circuit tuning and optimizations to meets electrical specifications. Lead the SDP designers in Intel Penang Design Center (PDC). \n \nRTL Design Engineer/Micro-architect (March 2005 to December 2006) \nDefine the micro-architecture and design the integrated memory controller in Intel next generation micro-processor. Specific responsibilities include abstraction planning, logic design, RTL coding, functional validation, feature enhancements and circuit implementation support. \n \nCircuit Design Engineer (May 2001 to March 2005) \nWork in Intel Pentium 4 micro-processor design, development and productions. Responsible to design embedded black blocks that consist various circuit design styles to meet product specifications and timing targets. Works include formal verifications, circuit performance validation (PV), circuit reliability analysis, PV methodology development, circuit tuning and optimizations to meets electrical specifications. Senior Staff Silicon Architecture Engineer Intel Corporation May 2001  \u2013 Present (14 years 4 months) Penang, Malaysia Senior Staff Silicon Architecture Engineer (Dec 2012 to present) \nIntel phone/tablet SOC integration owner. Expert in OCP 2.2 protocol, Sonics OCP fabric architecture, low power I/Os arch/protocol like I2C, UART, PWM & SPI. Specific responsibilities include OCP fabric configurations & RTL generation thru Sonics SOCCreator/StudioXE; IP feasibility evaluation, IP RTL integration, test debug and verification.  \n \nRTL Design Engineer/Micro-architect (October 2008 to November 2012) \nDefine the micro-architecture and design the Decoded Stream Buffer and L1 Data Cache in Intel Core i3/i5/i7 micro-processor. Specific responsibilities include micro-architecture feasibility evaluation, logic design, RTL development, design validation, feature enhancements, circuit implementation and PV support. \n \nStructure Data-path (SDP) Design Technical Lead (March 2005 to October 2008) \nResponsible to design the SDP blocks to meet product requirements and specifications. Works includes formal verifications, circuit performance validation (PV), circuit reliability analysis, circuit tuning and optimizations to meets electrical specifications. Lead the SDP designers in Intel Penang Design Center (PDC). \n \nRTL Design Engineer/Micro-architect (March 2005 to December 2006) \nDefine the micro-architecture and design the integrated memory controller in Intel next generation micro-processor. Specific responsibilities include abstraction planning, logic design, RTL coding, functional validation, feature enhancements and circuit implementation support. \n \nCircuit Design Engineer (May 2001 to March 2005) \nWork in Intel Pentium 4 micro-processor design, development and productions. Responsible to design embedded black blocks that consist various circuit design styles to meet product specifications and timing targets. Works include formal verifications, circuit performance validation (PV), circuit reliability analysis, PV methodology development, circuit tuning and optimizations to meets electrical specifications. Languages English Bahasa Malaysia Mandarin English Bahasa Malaysia Mandarin English Bahasa Malaysia Mandarin Skills Circuit Design Logic Design VLSI Performance Verification CPU design CPU Microarchitecture Static Timing Analysis Formal Verification Low Power Design Clock Domain Crossing... Fishtail (MCO... Skills  Circuit Design Logic Design VLSI Performance Verification CPU design CPU Microarchitecture Static Timing Analysis Formal Verification Low Power Design Clock Domain Crossing... Fishtail (MCO... Circuit Design Logic Design VLSI Performance Verification CPU design CPU Microarchitecture Static Timing Analysis Formal Verification Low Power Design Clock Domain Crossing... Fishtail (MCO... Circuit Design Logic Design VLSI Performance Verification CPU design CPU Microarchitecture Static Timing Analysis Formal Verification Low Power Design Clock Domain Crossing... Fishtail (MCO... Education University Technology of Malaysia (UTM) Bachelor's Degree,  Electrical and Electronics Engineering , First Class Honors 1997  \u2013 2001 Activities and Societies:\u00a0 Table Tennis University Player (1997-2001) St. David High School SPM 1991  \u2013 1996 Activities and Societies:\u00a0 School Head Boy/Prefect (1995-1996) ,  Table Tennis State Player of Malacca (1993-1996) University Technology of Malaysia (UTM) Bachelor's Degree,  Electrical and Electronics Engineering , First Class Honors 1997  \u2013 2001 Activities and Societies:\u00a0 Table Tennis University Player (1997-2001) University Technology of Malaysia (UTM) Bachelor's Degree,  Electrical and Electronics Engineering , First Class Honors 1997  \u2013 2001 Activities and Societies:\u00a0 Table Tennis University Player (1997-2001) University Technology of Malaysia (UTM) Bachelor's Degree,  Electrical and Electronics Engineering , First Class Honors 1997  \u2013 2001 Activities and Societies:\u00a0 Table Tennis University Player (1997-2001) St. David High School SPM 1991  \u2013 1996 Activities and Societies:\u00a0 School Head Boy/Prefect (1995-1996) ,  Table Tennis State Player of Malacca (1993-1996) St. David High School SPM 1991  \u2013 1996 Activities and Societies:\u00a0 School Head Boy/Prefect (1995-1996) ,  Table Tennis State Player of Malacca (1993-1996) St. David High School SPM 1991  \u2013 1996 Activities and Societies:\u00a0 School Head Boy/Prefect (1995-1996) ,  Table Tennis State Player of Malacca (1993-1996) ", "Summary Eugene acquired more than 2 decades of work experience with Intel Microelectronics in Penang, Malaysia with multiple international work assignments in USA. He has made significant contributions from IP micro-architecture, logic design and verification perspective where he held leadership positions as well as providing hands-on implementation closure. Early in his career, he designed machine control systems from electrical and software perspective. Summary Eugene acquired more than 2 decades of work experience with Intel Microelectronics in Penang, Malaysia with multiple international work assignments in USA. He has made significant contributions from IP micro-architecture, logic design and verification perspective where he held leadership positions as well as providing hands-on implementation closure. Early in his career, he designed machine control systems from electrical and software perspective. Eugene acquired more than 2 decades of work experience with Intel Microelectronics in Penang, Malaysia with multiple international work assignments in USA. He has made significant contributions from IP micro-architecture, logic design and verification perspective where he held leadership positions as well as providing hands-on implementation closure. Early in his career, he designed machine control systems from electrical and software perspective. Eugene acquired more than 2 decades of work experience with Intel Microelectronics in Penang, Malaysia with multiple international work assignments in USA. He has made significant contributions from IP micro-architecture, logic design and verification perspective where he held leadership positions as well as providing hands-on implementation closure. Early in his career, he designed machine control systems from electrical and software perspective. Experience Senior Staff Design Engineer Intel Corporation March 1992  \u2013 Present (23 years 6 months) Penang, Malaysia Experience Summary \n\u2022\tAcquired more than 2 decades of work experience with Intel Microelectronics in Penang, Malaysia with multiple international work assignments in USA. \n\u2022\tMade significant contributions from IP micro-architecture, logic design and verification perspective for the past 14 years. \n\u2022\tManaged and led team of micro-architects, designers and pre-Silicon verification engineers for the past 5 years. \n\u2022\tContributed significantly to 10 design projects of which 5 had successfully taped out and gone into production. \n\u2022\tAccumulated 15 years of leadership experience with 11 years as design/verification lead, 2.5 years leading multiple new product startups teams in assembly/test factory and 1.5 years in US leading tool selection working group. \n\u2022\tContributed significantly as equipment designer in the first 5 years of my career in Intel. \n\u2022\tHave excellent written, verbal and interpersonal communication skills. \n \nTechnical Expertise \n\u2022\tWrote Product external architecture specifications and micro-architecture specifications for PCI Express IP and internal direct media access IP.  \n\u2022\tTechnical expert at Verilog Hardware Description Language (HDL) RTL and behavioral coding. Internal Verilog course instructor of more than 10 classes. Working knowledge of System Verilog and VHDL. \n\u2022\tMicro-architecture, design and validation expertise in PCI Express, DDR SDRAM controllers and clock controller. Working knowledge of proprietary internal buses and ARM AMBA buses. \n\u2022\tHands-on experience in FE tools, flows and methodologies including Modelsim and Synopsys VCS logic simulators, Synopsys Design Compiler, Lintra, Spyglass & CDC. \n\u2022\tLow power flow with UPF definition and verification method. \n\u2022\tWorking knowledge of Open Verification Methodology (OVM) to perform IP verification. \n\u2022\tDesigned electrical systems and C software for machine control. Senior Staff Design Engineer Intel Corporation March 1992  \u2013 Present (23 years 6 months) Penang, Malaysia Experience Summary \n\u2022\tAcquired more than 2 decades of work experience with Intel Microelectronics in Penang, Malaysia with multiple international work assignments in USA. \n\u2022\tMade significant contributions from IP micro-architecture, logic design and verification perspective for the past 14 years. \n\u2022\tManaged and led team of micro-architects, designers and pre-Silicon verification engineers for the past 5 years. \n\u2022\tContributed significantly to 10 design projects of which 5 had successfully taped out and gone into production. \n\u2022\tAccumulated 15 years of leadership experience with 11 years as design/verification lead, 2.5 years leading multiple new product startups teams in assembly/test factory and 1.5 years in US leading tool selection working group. \n\u2022\tContributed significantly as equipment designer in the first 5 years of my career in Intel. \n\u2022\tHave excellent written, verbal and interpersonal communication skills. \n \nTechnical Expertise \n\u2022\tWrote Product external architecture specifications and micro-architecture specifications for PCI Express IP and internal direct media access IP.  \n\u2022\tTechnical expert at Verilog Hardware Description Language (HDL) RTL and behavioral coding. Internal Verilog course instructor of more than 10 classes. Working knowledge of System Verilog and VHDL. \n\u2022\tMicro-architecture, design and validation expertise in PCI Express, DDR SDRAM controllers and clock controller. Working knowledge of proprietary internal buses and ARM AMBA buses. \n\u2022\tHands-on experience in FE tools, flows and methodologies including Modelsim and Synopsys VCS logic simulators, Synopsys Design Compiler, Lintra, Spyglass & CDC. \n\u2022\tLow power flow with UPF definition and verification method. \n\u2022\tWorking knowledge of Open Verification Methodology (OVM) to perform IP verification. \n\u2022\tDesigned electrical systems and C software for machine control. Senior Staff Design Engineer Intel Corporation March 1992  \u2013 Present (23 years 6 months) Penang, Malaysia Experience Summary \n\u2022\tAcquired more than 2 decades of work experience with Intel Microelectronics in Penang, Malaysia with multiple international work assignments in USA. \n\u2022\tMade significant contributions from IP micro-architecture, logic design and verification perspective for the past 14 years. \n\u2022\tManaged and led team of micro-architects, designers and pre-Silicon verification engineers for the past 5 years. \n\u2022\tContributed significantly to 10 design projects of which 5 had successfully taped out and gone into production. \n\u2022\tAccumulated 15 years of leadership experience with 11 years as design/verification lead, 2.5 years leading multiple new product startups teams in assembly/test factory and 1.5 years in US leading tool selection working group. \n\u2022\tContributed significantly as equipment designer in the first 5 years of my career in Intel. \n\u2022\tHave excellent written, verbal and interpersonal communication skills. \n \nTechnical Expertise \n\u2022\tWrote Product external architecture specifications and micro-architecture specifications for PCI Express IP and internal direct media access IP.  \n\u2022\tTechnical expert at Verilog Hardware Description Language (HDL) RTL and behavioral coding. Internal Verilog course instructor of more than 10 classes. Working knowledge of System Verilog and VHDL. \n\u2022\tMicro-architecture, design and validation expertise in PCI Express, DDR SDRAM controllers and clock controller. Working knowledge of proprietary internal buses and ARM AMBA buses. \n\u2022\tHands-on experience in FE tools, flows and methodologies including Modelsim and Synopsys VCS logic simulators, Synopsys Design Compiler, Lintra, Spyglass & CDC. \n\u2022\tLow power flow with UPF definition and verification method. \n\u2022\tWorking knowledge of Open Verification Methodology (OVM) to perform IP verification. \n\u2022\tDesigned electrical systems and C software for machine control. Skills Verilog System Verilog SoC PCIe DDR C Electrical Controls ModelSim Synopsys tools RTL Design VHDL Logic Design Open Verification... Skills  Verilog System Verilog SoC PCIe DDR C Electrical Controls ModelSim Synopsys tools RTL Design VHDL Logic Design Open Verification... Verilog System Verilog SoC PCIe DDR C Electrical Controls ModelSim Synopsys tools RTL Design VHDL Logic Design Open Verification... Verilog System Verilog SoC PCIe DDR C Electrical Controls ModelSim Synopsys tools RTL Design VHDL Logic Design Open Verification... Education Multimedia University Master of Engineering (MEng),  Microelectronics , CGPA 3.49 2003  \u2013 2012 University of Auckland Bachelor of Engineering (BE),  Electrical and Electronic , Senior Scholar (top of the class) & 1st class honours 1988  \u2013 1991 Multimedia University Master of Engineering (MEng),  Microelectronics , CGPA 3.49 2003  \u2013 2012 Multimedia University Master of Engineering (MEng),  Microelectronics , CGPA 3.49 2003  \u2013 2012 Multimedia University Master of Engineering (MEng),  Microelectronics , CGPA 3.49 2003  \u2013 2012 University of Auckland Bachelor of Engineering (BE),  Electrical and Electronic , Senior Scholar (top of the class) & 1st class honours 1988  \u2013 1991 University of Auckland Bachelor of Engineering (BE),  Electrical and Electronic , Senior Scholar (top of the class) & 1st class honours 1988  \u2013 1991 University of Auckland Bachelor of Engineering (BE),  Electrical and Electronic , Senior Scholar (top of the class) & 1st class honours 1988  \u2013 1991 ", "Experience Senior Staff Design Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) Santa clara, CA Senior Staff Design Engineer Intel July 1996  \u2013  August 2014  (18 years 2 months) Hudson, MA Multi-core on-die interconnect and cache coherence protocol architect Phd Students University of Massachusetts Amherst 1990  \u2013  1997  (7 years) Senior Staff Design Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) Santa clara, CA Senior Staff Design Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) Santa clara, CA Senior Staff Design Engineer Intel July 1996  \u2013  August 2014  (18 years 2 months) Hudson, MA Multi-core on-die interconnect and cache coherence protocol architect Senior Staff Design Engineer Intel July 1996  \u2013  August 2014  (18 years 2 months) Hudson, MA Multi-core on-die interconnect and cache coherence protocol architect Phd Students University of Massachusetts Amherst 1990  \u2013  1997  (7 years) Phd Students University of Massachusetts Amherst 1990  \u2013  1997  (7 years) Skills Debugging Verilog Logic Design SystemVerilog ASIC Processors SoC RTL design RTL Design VLSI Microprocessors Computer Architecture IC Semiconductors Perl Skills  Debugging Verilog Logic Design SystemVerilog ASIC Processors SoC RTL design RTL Design VLSI Microprocessors Computer Architecture IC Semiconductors Perl Debugging Verilog Logic Design SystemVerilog ASIC Processors SoC RTL design RTL Design VLSI Microprocessors Computer Architecture IC Semiconductors Perl Debugging Verilog Logic Design SystemVerilog ASIC Processors SoC RTL design RTL Design VLSI Microprocessors Computer Architecture IC Semiconductors Perl Education University of Massachusetts, Amherst Doctor of Philosophy (Ph.D.),  Computer Engineering 1994  \u2013 1997 University of Massachusetts, Amherst Doctor of Philosophy (Ph.D.),  Computer Engineering 1994  \u2013 1997 University of Massachusetts, Amherst Doctor of Philosophy (Ph.D.),  Computer Engineering 1994  \u2013 1997 University of Massachusetts, Amherst Doctor of Philosophy (Ph.D.),  Computer Engineering 1994  \u2013 1997 ", "Summary * 17+ years of Chip design experience in various aspects of physical design convergence from Synthesis to Tape-In of mixed-signal high-speed & low-power ASIC's from 10/100/Gig & 10G PHYs, CPU Chipsets to CPU Cores.  \n \n* Design Planning, Physical Design Implementation & Convergence Owner for 3 generations of Intel Xeon Phi CPU (ATOM) Core for the Projects: Knights Landing (14nm), Knights Corner (22nm), Knights Ferry (45nm) \n \n* The last taped out project, Intel Xeon Phi processor (Knights Corner) is ranked World's #1 in the Green500 (Low-Power) list! The 2nd generation (Knights Corner) design was used to build the World\u2019s #1 TOP500 Super Computer (MilkyWay2 System) since June \u201913 \n \n* Design implementation of challenging high speed digital blocks involving several complexities like latches, hard macros, floorplanning options, preroute planning, congestion, crosstalk, timing, low-power optimization, and negotiating critical external timing interfaces. Solving complex design problems to converge CPU design with ASIC methodology working through severe limitations of Synopsys DCT/ICC/PT tools in handling latches. Summary * 17+ years of Chip design experience in various aspects of physical design convergence from Synthesis to Tape-In of mixed-signal high-speed & low-power ASIC's from 10/100/Gig & 10G PHYs, CPU Chipsets to CPU Cores.  \n \n* Design Planning, Physical Design Implementation & Convergence Owner for 3 generations of Intel Xeon Phi CPU (ATOM) Core for the Projects: Knights Landing (14nm), Knights Corner (22nm), Knights Ferry (45nm) \n \n* The last taped out project, Intel Xeon Phi processor (Knights Corner) is ranked World's #1 in the Green500 (Low-Power) list! The 2nd generation (Knights Corner) design was used to build the World\u2019s #1 TOP500 Super Computer (MilkyWay2 System) since June \u201913 \n \n* Design implementation of challenging high speed digital blocks involving several complexities like latches, hard macros, floorplanning options, preroute planning, congestion, crosstalk, timing, low-power optimization, and negotiating critical external timing interfaces. Solving complex design problems to converge CPU design with ASIC methodology working through severe limitations of Synopsys DCT/ICC/PT tools in handling latches. * 17+ years of Chip design experience in various aspects of physical design convergence from Synthesis to Tape-In of mixed-signal high-speed & low-power ASIC's from 10/100/Gig & 10G PHYs, CPU Chipsets to CPU Cores.  \n \n* Design Planning, Physical Design Implementation & Convergence Owner for 3 generations of Intel Xeon Phi CPU (ATOM) Core for the Projects: Knights Landing (14nm), Knights Corner (22nm), Knights Ferry (45nm) \n \n* The last taped out project, Intel Xeon Phi processor (Knights Corner) is ranked World's #1 in the Green500 (Low-Power) list! The 2nd generation (Knights Corner) design was used to build the World\u2019s #1 TOP500 Super Computer (MilkyWay2 System) since June \u201913 \n \n* Design implementation of challenging high speed digital blocks involving several complexities like latches, hard macros, floorplanning options, preroute planning, congestion, crosstalk, timing, low-power optimization, and negotiating critical external timing interfaces. Solving complex design problems to converge CPU design with ASIC methodology working through severe limitations of Synopsys DCT/ICC/PT tools in handling latches. * 17+ years of Chip design experience in various aspects of physical design convergence from Synthesis to Tape-In of mixed-signal high-speed & low-power ASIC's from 10/100/Gig & 10G PHYs, CPU Chipsets to CPU Cores.  \n \n* Design Planning, Physical Design Implementation & Convergence Owner for 3 generations of Intel Xeon Phi CPU (ATOM) Core for the Projects: Knights Landing (14nm), Knights Corner (22nm), Knights Ferry (45nm) \n \n* The last taped out project, Intel Xeon Phi processor (Knights Corner) is ranked World's #1 in the Green500 (Low-Power) list! The 2nd generation (Knights Corner) design was used to build the World\u2019s #1 TOP500 Super Computer (MilkyWay2 System) since June \u201913 \n \n* Design implementation of challenging high speed digital blocks involving several complexities like latches, hard macros, floorplanning options, preroute planning, congestion, crosstalk, timing, low-power optimization, and negotiating critical external timing interfaces. Solving complex design problems to converge CPU design with ASIC methodology working through severe limitations of Synopsys DCT/ICC/PT tools in handling latches. Experience Senior Principal Design Engineer - IC Design Broadcom Corporation May 2014  \u2013 Present (1 year 4 months) Irvine, CA Physical design & implementation of complex physical layer devices for 10/100/1G, 10GBase-T and automobile applications to connect everything everywhere, all-the-time! Senior Staff Design Engineer Intel Corporation June 2007  \u2013  May 2014  (7 years) Folsom, CA Projects: Knights Landing (14nm), Knights Corner (22nm), Knights Ferry (45nm) \n \n*\tIntel Xeon Phi processor is ranked #1 in the Green500 list! The 2nd generation (Knights Corner) design was used to build the World\u2019s #1 TOP500 Super Computer (MilkyWay2 System) since June \u201913  \n \n*\tSuccessfully taped-in the Core for Knights Ferry & Knights Corner projects. Working on the next generation Intel Xeon Phi Core (Knights Landing), owning the physical design convergence and integration of Intel ATOM Core from Synthesis to Tape-in \n \n*\tOwned the most challenging frequency limiter block that had several complexities including latches, hard macros, floorplanning, preroute planning, congestion, crosstalk, timing, power, and critical external timing interfaces. This was a very hard to converge complex design because of severe limitations of Synopsys DC/ICC/PT tools in handling latch based designs.  \n \n*\tStrong focus on building solid relationships within and outside the Team (RTL, EBB, DA & Integration Teams) for effective collaboration and providing faster turnaround for any issue resolution \n \n*\tKey role in achieving fine scale timing correlation from synthesis to placement to routing to DFM, and achieving ICC (design) versus PrimeTime (verification) correlation. Awarded Divisional Recognition Award for increasing productivity, and bringing several new technologies into the APR/PT flow through flawless DE-DA engagements \n \n*\tOwned the Design Planning and Partitioning flow (ICC-DP) and provided enhancements to the floorplanning and partitioning flow. Pioneered the tool for Timing driven & Plan Group aware routing and worked with Tool DA\u2019s and Synopsys AE to enhance the tool and flow. This flow is used during design planning phases and generates optimized timing and layout constraints that would result in huge effort reduction during later design implementation phases \n \n*\tProvided ASIC methodology guidance, mentoring and pioneered the ASIC design methodology in the CPU centric design team Staff Design Engineer Intel Corporation 2005  \u2013  2007  (2 years) Folsom, CA High Speed ASIC Design Back-End Lead  \nProjects: DRAM Memory Controller Chipset (90nm) \n \n* Physical implementation owner & interface liason between Intel and external DRAM memory vendor companies to partner on the next generation memory controller technology. \n \n*\tResponsible for methodology development and implementation of all aspects of backend design from Synthesis to Timing Closure. Execution owner of logic Synthesis, APR, Static Timing Analysis [STA], Formal Verification [LEC], Clock Tree Synthesis [CTS], Signal Integrity & Crosstalk, and Timing Closure for a complex high speed blocks \n \n*\tTechnical lead for a team of 5 people, with hands on execution for a complex high speed partition. Technical advisor for team members and shared knowledge on how-to\u2019s and Best Known Methods (BKMs) and developed their skillset \n \n*\tDeveloped and maintained the silicon design schedule, identified bottlenecks, and proposed risk mitigation plans with appropriate actions to prevent schedule delay and risk to silicon quality \n \n*\tDrive continuous improvement with respect to productivity, resource requirements, and the quality of ASIC design flows by scheduling post-mortems and driving methodology improvements with cross-functional teams. ASIC Logic Design Engineer Level One Communications, an Intel Company February 1999  \u2013  2005  (6 years) Sacramento, California Area Mixed-Signal Ethernet Transceiver Synthesis Lead \nProjects: Black Widow (0.25um), Whitney (0.18), Oahu (0.18um), Silverado (0.13um) \n \n*\tResponsible for constraint generation and management for the APR blocks and correlation between Synthesis, STA & APR. Owned the synthesis of all APR blocks and top-level integration. Worked with the APR team in balancing the clocks. \n \n*\tTiming Closure methodology generation & automation, lead a team of 8 engineers, and developed a Full-Chip hierarchical STA environment working closely with the Synthesis, STA, CTS & APR teams \n \n*\tDesign of complex digital units, high level specification, block logic design, VHDL coding, SimPlan Development & Validation.  \n \n*\tOwned the Si-Eval/Design Verification for Black Widow and met sample schedule for the external customers. Cisco indicated that BlackWidow was the \u201cbest-run\u201d project and the \u201cbest-DV\u2019d\u201c part they received Co-Op Engineer Spectrum Astro, Inc. June 1998  \u2013  December 1998  (7 months) Gilbert, AZ Responsibilities include VHDL design coding and behavioral modeling, Synthesis and programming FPGAs using AHDL and Actel Designer. Schematic Capture using View Logic tools. Engineering Intern VLSI Technologies, Inc. January 1998  \u2013  June 1998  (6 months) Tempe, AZ Responsibilities include RTL coding in HDLs, debugging the design and implementing the required changes, behavioral modeling. Schematic capture was done using Mentor Graphics and Compass Tools Graduate Teaching Assistant Arizona State University August 1997  \u2013  December 1997  (5 months) Tempe, AZ Responsibilities include Tutoring Digital Design Fundamentals for EEE/CSE 120 in the software lab using Logic Works UnderGrad Intern Electronics Corporation of India Limited (ECIL) March 1997  \u2013  June 1997  (4 months) Hyderabad, India Senior Principal Design Engineer - IC Design Broadcom Corporation May 2014  \u2013 Present (1 year 4 months) Irvine, CA Physical design & implementation of complex physical layer devices for 10/100/1G, 10GBase-T and automobile applications to connect everything everywhere, all-the-time! Senior Principal Design Engineer - IC Design Broadcom Corporation May 2014  \u2013 Present (1 year 4 months) Irvine, CA Physical design & implementation of complex physical layer devices for 10/100/1G, 10GBase-T and automobile applications to connect everything everywhere, all-the-time! Senior Staff Design Engineer Intel Corporation June 2007  \u2013  May 2014  (7 years) Folsom, CA Projects: Knights Landing (14nm), Knights Corner (22nm), Knights Ferry (45nm) \n \n*\tIntel Xeon Phi processor is ranked #1 in the Green500 list! The 2nd generation (Knights Corner) design was used to build the World\u2019s #1 TOP500 Super Computer (MilkyWay2 System) since June \u201913  \n \n*\tSuccessfully taped-in the Core for Knights Ferry & Knights Corner projects. Working on the next generation Intel Xeon Phi Core (Knights Landing), owning the physical design convergence and integration of Intel ATOM Core from Synthesis to Tape-in \n \n*\tOwned the most challenging frequency limiter block that had several complexities including latches, hard macros, floorplanning, preroute planning, congestion, crosstalk, timing, power, and critical external timing interfaces. This was a very hard to converge complex design because of severe limitations of Synopsys DC/ICC/PT tools in handling latch based designs.  \n \n*\tStrong focus on building solid relationships within and outside the Team (RTL, EBB, DA & Integration Teams) for effective collaboration and providing faster turnaround for any issue resolution \n \n*\tKey role in achieving fine scale timing correlation from synthesis to placement to routing to DFM, and achieving ICC (design) versus PrimeTime (verification) correlation. Awarded Divisional Recognition Award for increasing productivity, and bringing several new technologies into the APR/PT flow through flawless DE-DA engagements \n \n*\tOwned the Design Planning and Partitioning flow (ICC-DP) and provided enhancements to the floorplanning and partitioning flow. Pioneered the tool for Timing driven & Plan Group aware routing and worked with Tool DA\u2019s and Synopsys AE to enhance the tool and flow. This flow is used during design planning phases and generates optimized timing and layout constraints that would result in huge effort reduction during later design implementation phases \n \n*\tProvided ASIC methodology guidance, mentoring and pioneered the ASIC design methodology in the CPU centric design team Senior Staff Design Engineer Intel Corporation June 2007  \u2013  May 2014  (7 years) Folsom, CA Projects: Knights Landing (14nm), Knights Corner (22nm), Knights Ferry (45nm) \n \n*\tIntel Xeon Phi processor is ranked #1 in the Green500 list! The 2nd generation (Knights Corner) design was used to build the World\u2019s #1 TOP500 Super Computer (MilkyWay2 System) since June \u201913  \n \n*\tSuccessfully taped-in the Core for Knights Ferry & Knights Corner projects. Working on the next generation Intel Xeon Phi Core (Knights Landing), owning the physical design convergence and integration of Intel ATOM Core from Synthesis to Tape-in \n \n*\tOwned the most challenging frequency limiter block that had several complexities including latches, hard macros, floorplanning, preroute planning, congestion, crosstalk, timing, power, and critical external timing interfaces. This was a very hard to converge complex design because of severe limitations of Synopsys DC/ICC/PT tools in handling latch based designs.  \n \n*\tStrong focus on building solid relationships within and outside the Team (RTL, EBB, DA & Integration Teams) for effective collaboration and providing faster turnaround for any issue resolution \n \n*\tKey role in achieving fine scale timing correlation from synthesis to placement to routing to DFM, and achieving ICC (design) versus PrimeTime (verification) correlation. Awarded Divisional Recognition Award for increasing productivity, and bringing several new technologies into the APR/PT flow through flawless DE-DA engagements \n \n*\tOwned the Design Planning and Partitioning flow (ICC-DP) and provided enhancements to the floorplanning and partitioning flow. Pioneered the tool for Timing driven & Plan Group aware routing and worked with Tool DA\u2019s and Synopsys AE to enhance the tool and flow. This flow is used during design planning phases and generates optimized timing and layout constraints that would result in huge effort reduction during later design implementation phases \n \n*\tProvided ASIC methodology guidance, mentoring and pioneered the ASIC design methodology in the CPU centric design team Staff Design Engineer Intel Corporation 2005  \u2013  2007  (2 years) Folsom, CA High Speed ASIC Design Back-End Lead  \nProjects: DRAM Memory Controller Chipset (90nm) \n \n* Physical implementation owner & interface liason between Intel and external DRAM memory vendor companies to partner on the next generation memory controller technology. \n \n*\tResponsible for methodology development and implementation of all aspects of backend design from Synthesis to Timing Closure. Execution owner of logic Synthesis, APR, Static Timing Analysis [STA], Formal Verification [LEC], Clock Tree Synthesis [CTS], Signal Integrity & Crosstalk, and Timing Closure for a complex high speed blocks \n \n*\tTechnical lead for a team of 5 people, with hands on execution for a complex high speed partition. Technical advisor for team members and shared knowledge on how-to\u2019s and Best Known Methods (BKMs) and developed their skillset \n \n*\tDeveloped and maintained the silicon design schedule, identified bottlenecks, and proposed risk mitigation plans with appropriate actions to prevent schedule delay and risk to silicon quality \n \n*\tDrive continuous improvement with respect to productivity, resource requirements, and the quality of ASIC design flows by scheduling post-mortems and driving methodology improvements with cross-functional teams. Staff Design Engineer Intel Corporation 2005  \u2013  2007  (2 years) Folsom, CA High Speed ASIC Design Back-End Lead  \nProjects: DRAM Memory Controller Chipset (90nm) \n \n* Physical implementation owner & interface liason between Intel and external DRAM memory vendor companies to partner on the next generation memory controller technology. \n \n*\tResponsible for methodology development and implementation of all aspects of backend design from Synthesis to Timing Closure. Execution owner of logic Synthesis, APR, Static Timing Analysis [STA], Formal Verification [LEC], Clock Tree Synthesis [CTS], Signal Integrity & Crosstalk, and Timing Closure for a complex high speed blocks \n \n*\tTechnical lead for a team of 5 people, with hands on execution for a complex high speed partition. Technical advisor for team members and shared knowledge on how-to\u2019s and Best Known Methods (BKMs) and developed their skillset \n \n*\tDeveloped and maintained the silicon design schedule, identified bottlenecks, and proposed risk mitigation plans with appropriate actions to prevent schedule delay and risk to silicon quality \n \n*\tDrive continuous improvement with respect to productivity, resource requirements, and the quality of ASIC design flows by scheduling post-mortems and driving methodology improvements with cross-functional teams. ASIC Logic Design Engineer Level One Communications, an Intel Company February 1999  \u2013  2005  (6 years) Sacramento, California Area Mixed-Signal Ethernet Transceiver Synthesis Lead \nProjects: Black Widow (0.25um), Whitney (0.18), Oahu (0.18um), Silverado (0.13um) \n \n*\tResponsible for constraint generation and management for the APR blocks and correlation between Synthesis, STA & APR. Owned the synthesis of all APR blocks and top-level integration. Worked with the APR team in balancing the clocks. \n \n*\tTiming Closure methodology generation & automation, lead a team of 8 engineers, and developed a Full-Chip hierarchical STA environment working closely with the Synthesis, STA, CTS & APR teams \n \n*\tDesign of complex digital units, high level specification, block logic design, VHDL coding, SimPlan Development & Validation.  \n \n*\tOwned the Si-Eval/Design Verification for Black Widow and met sample schedule for the external customers. Cisco indicated that BlackWidow was the \u201cbest-run\u201d project and the \u201cbest-DV\u2019d\u201c part they received ASIC Logic Design Engineer Level One Communications, an Intel Company February 1999  \u2013  2005  (6 years) Sacramento, California Area Mixed-Signal Ethernet Transceiver Synthesis Lead \nProjects: Black Widow (0.25um), Whitney (0.18), Oahu (0.18um), Silverado (0.13um) \n \n*\tResponsible for constraint generation and management for the APR blocks and correlation between Synthesis, STA & APR. Owned the synthesis of all APR blocks and top-level integration. Worked with the APR team in balancing the clocks. \n \n*\tTiming Closure methodology generation & automation, lead a team of 8 engineers, and developed a Full-Chip hierarchical STA environment working closely with the Synthesis, STA, CTS & APR teams \n \n*\tDesign of complex digital units, high level specification, block logic design, VHDL coding, SimPlan Development & Validation.  \n \n*\tOwned the Si-Eval/Design Verification for Black Widow and met sample schedule for the external customers. Cisco indicated that BlackWidow was the \u201cbest-run\u201d project and the \u201cbest-DV\u2019d\u201c part they received Co-Op Engineer Spectrum Astro, Inc. June 1998  \u2013  December 1998  (7 months) Gilbert, AZ Responsibilities include VHDL design coding and behavioral modeling, Synthesis and programming FPGAs using AHDL and Actel Designer. Schematic Capture using View Logic tools. Co-Op Engineer Spectrum Astro, Inc. June 1998  \u2013  December 1998  (7 months) Gilbert, AZ Responsibilities include VHDL design coding and behavioral modeling, Synthesis and programming FPGAs using AHDL and Actel Designer. Schematic Capture using View Logic tools. Engineering Intern VLSI Technologies, Inc. January 1998  \u2013  June 1998  (6 months) Tempe, AZ Responsibilities include RTL coding in HDLs, debugging the design and implementing the required changes, behavioral modeling. Schematic capture was done using Mentor Graphics and Compass Tools Engineering Intern VLSI Technologies, Inc. January 1998  \u2013  June 1998  (6 months) Tempe, AZ Responsibilities include RTL coding in HDLs, debugging the design and implementing the required changes, behavioral modeling. Schematic capture was done using Mentor Graphics and Compass Tools Graduate Teaching Assistant Arizona State University August 1997  \u2013  December 1997  (5 months) Tempe, AZ Responsibilities include Tutoring Digital Design Fundamentals for EEE/CSE 120 in the software lab using Logic Works Graduate Teaching Assistant Arizona State University August 1997  \u2013  December 1997  (5 months) Tempe, AZ Responsibilities include Tutoring Digital Design Fundamentals for EEE/CSE 120 in the software lab using Logic Works UnderGrad Intern Electronics Corporation of India Limited (ECIL) March 1997  \u2013  June 1997  (4 months) Hyderabad, India UnderGrad Intern Electronics Corporation of India Limited (ECIL) March 1997  \u2013  June 1997  (4 months) Hyderabad, India Languages English, Telugu, Hindi, Urdu English, Telugu, Hindi, Urdu English, Telugu, Hindi, Urdu Skills ASIC SoC Verilog IC Semiconductors VLSI Physical Design Static Timing Analysis Timing Closure Mixed Signal Low-power Design Microprocessors Logic Synthesis Signal Integrity Logic Design FPGA Integrated Circuit... Processors RTL coding VHDL Formal Verification Clock Tree Synthesis Silicon EDA DFT Intel ARM Ethernet High-speed Digital... CMOS TCL Computer Architecture Hardware Architecture DRC Physical Verification Synopsys tools Floorplanning Place & Route Leadership Integrity Discipline Microarchitecture Embedded Systems Synopsys IC Compiler Synopsys ICC Design... Synopsys Primetime Conformal LEC Functional Verification Chipset CPU design See 35+ \u00a0 \u00a0 See less Skills  ASIC SoC Verilog IC Semiconductors VLSI Physical Design Static Timing Analysis Timing Closure Mixed Signal Low-power Design Microprocessors Logic Synthesis Signal Integrity Logic Design FPGA Integrated Circuit... Processors RTL coding VHDL Formal Verification Clock Tree Synthesis Silicon EDA DFT Intel ARM Ethernet High-speed Digital... CMOS TCL Computer Architecture Hardware Architecture DRC Physical Verification Synopsys tools Floorplanning Place & Route Leadership Integrity Discipline Microarchitecture Embedded Systems Synopsys IC Compiler Synopsys ICC Design... Synopsys Primetime Conformal LEC Functional Verification Chipset CPU design See 35+ \u00a0 \u00a0 See less ASIC SoC Verilog IC Semiconductors VLSI Physical Design Static Timing Analysis Timing Closure Mixed Signal Low-power Design Microprocessors Logic Synthesis Signal Integrity Logic Design FPGA Integrated Circuit... Processors RTL coding VHDL Formal Verification Clock Tree Synthesis Silicon EDA DFT Intel ARM Ethernet High-speed Digital... CMOS TCL Computer Architecture Hardware Architecture DRC Physical Verification Synopsys tools Floorplanning Place & Route Leadership Integrity Discipline Microarchitecture Embedded Systems Synopsys IC Compiler Synopsys ICC Design... Synopsys Primetime Conformal LEC Functional Verification Chipset CPU design See 35+ \u00a0 \u00a0 See less ASIC SoC Verilog IC Semiconductors VLSI Physical Design Static Timing Analysis Timing Closure Mixed Signal Low-power Design Microprocessors Logic Synthesis Signal Integrity Logic Design FPGA Integrated Circuit... Processors RTL coding VHDL Formal Verification Clock Tree Synthesis Silicon EDA DFT Intel ARM Ethernet High-speed Digital... CMOS TCL Computer Architecture Hardware Architecture DRC Physical Verification Synopsys tools Floorplanning Place & Route Leadership Integrity Discipline Microarchitecture Embedded Systems Synopsys IC Compiler Synopsys ICC Design... Synopsys Primetime Conformal LEC Functional Verification Chipset CPU design See 35+ \u00a0 \u00a0 See less Education Arizona State University Masters in Electrical Engineering,  Solid State Electronics ,  VLSI Design 1997  \u2013 1998 California State University-Sacramento Master of Business Administration (MBA) 2006  \u2013 2007 Osmania University Bachelor of Science (B.S.),  Electronics and Communication Engineering , 4.0 1993  \u2013 1997 Little Flower Junior College College,  Mathematics ,  Physics & Chemistry 1991  \u2013 1993 Arizona State University Masters in Electrical Engineering,  Solid State Electronics ,  VLSI Design 1997  \u2013 1998 Arizona State University Masters in Electrical Engineering,  Solid State Electronics ,  VLSI Design 1997  \u2013 1998 Arizona State University Masters in Electrical Engineering,  Solid State Electronics ,  VLSI Design 1997  \u2013 1998 California State University-Sacramento Master of Business Administration (MBA) 2006  \u2013 2007 California State University-Sacramento Master of Business Administration (MBA) 2006  \u2013 2007 California State University-Sacramento Master of Business Administration (MBA) 2006  \u2013 2007 Osmania University Bachelor of Science (B.S.),  Electronics and Communication Engineering , 4.0 1993  \u2013 1997 Osmania University Bachelor of Science (B.S.),  Electronics and Communication Engineering , 4.0 1993  \u2013 1997 Osmania University Bachelor of Science (B.S.),  Electronics and Communication Engineering , 4.0 1993  \u2013 1997 Little Flower Junior College College,  Mathematics ,  Physics & Chemistry 1991  \u2013 1993 Little Flower Junior College College,  Mathematics ,  Physics & Chemistry 1991  \u2013 1993 Little Flower Junior College College,  Mathematics ,  Physics & Chemistry 1991  \u2013 1993 "]}