// Seed: 2193900629
module module_0 (
    input tri id_0,
    input tri id_1,
    input supply0 id_2,
    input wor id_3,
    input tri id_4,
    input wor id_5,
    output uwire id_6,
    input uwire id_7,
    input wand id_8,
    input wand id_9,
    input supply1 id_10,
    output supply0 id_11,
    input wand id_12,
    input wand id_13
);
  parameter id_15 = 1;
  assign id_11 = 1;
  wire [1 : "" -  -1] id_16;
endmodule
module module_1 #(
    parameter id_1 = 32'd52,
    parameter id_6 = 32'd78
) (
    input  tri  id_0,
    input  tri  _id_1,
    input  wor  id_2,
    output tri1 id_3,
    output tri0 id_4,
    input  wire id_5,
    input  tri  _id_6
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_5,
      id_5,
      id_0,
      id_2,
      id_3,
      id_5,
      id_2,
      id_5,
      id_5,
      id_3,
      id_5,
      id_0
  );
  assign modCall_1.id_13 = 0;
  always @(negedge id_1 == ~id_1 or posedge -1) begin : LABEL_0
    $clog2(53);
    ;
  end
  wire [id_6  ==  (  -1  ) : id_1] id_8 = ~({-1'h0{{-1, -1}}});
endmodule
