{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 650 -defaultsOSRD
preplace port cmos1_href -pg 1 -y 1260 -defaultsOSRD
preplace port TMDS -pg 1 -y 300 -defaultsOSRD
preplace port cmos1_vsync -pg 1 -y 840 -defaultsOSRD
preplace port hdmi_oen -pg 1 -y 320 -defaultsOSRD
preplace port lcd_i2c -pg 1 -y 700 -defaultsOSRD
preplace port lcd_de -pg 1 -y 1630 -defaultsOSRD
preplace port cmos_rstn -pg 1 -y 940 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 670 -defaultsOSRD
preplace port lcd_dclk -pg 1 -y 1480 -defaultsOSRD
preplace port cmos1_i2c -pg 1 -y 630 -defaultsOSRD
preplace port vid_hsync -pg 1 -y 1680 -defaultsOSRD
preplace port lcd_vsync -pg 1 -y 1720 -defaultsOSRD
preplace port cmos1_pclk -pg 1 -y 1280 -defaultsOSRD
preplace portBus lcd_intr -pg 1 -y 410 -defaultsOSRD
preplace portBus cmos1_d -pg 1 -y 1240 -defaultsOSRD
preplace portBus lcd_data -pg 1 -y 1540 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 6 -y 190 -defaultsOSRD
preplace inst cmos_rst -pg 1 -lvl 7 -y 940 -defaultsOSRD
preplace inst v_axi4s_vid_out_1 -pg 1 -lvl 5 -y 1790 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 5 -y 140 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 5 -y 540 -defaultsOSRD
preplace inst v_tc_1 -pg 1 -lvl 4 -y 1100 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 3 -y 300 -defaultsOSRD
preplace inst axi_vdma_1 -pg 1 -lvl 5 -y 810 -defaultsOSRD
preplace inst axi_vdma_2 -pg 1 -lvl 5 -y 1360 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 3 -y 690 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -y 410 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 6 -y 480 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 6 -y 1570 -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 7 -y 310 -defaultsOSRD
preplace inst util_reduced_logic_0 -pg 1 -lvl 7 -y 1480 -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 4 -y 730 -defaultsOSRD
preplace inst alinx_ov5640_0 -pg 1 -lvl 3 -y 890 -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 5 -y 350 -defaultsOSRD
preplace inst axi_dynclk_1 -pg 1 -lvl 8 -y 800 -defaultsOSRD
preplace inst axi_dynclk_2 -pg 1 -lvl 4 -y 1380 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 6 -y 1140 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 6 -y 720 -defaultsOSRD
preplace inst rst_processing_system7_0_150M -pg 1 -lvl 2 -y 680 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 4 -y 390 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 7 -y 720 -defaultsOSRD
preplace netloc cmos_rst_GPIO 1 7 2 NJ 940 N
preplace netloc processing_system7_0_DDR 1 7 2 NJ 640 3630
preplace netloc v_axi4s_vid_out_1_vid_vsync 1 5 4 NJ 1770 NJ 1770 NJ 1770 3650
preplace netloc xlconstant_1_dout 1 3 1 1390J
preplace netloc rst_processing_system7_0_140M_peripheral_aresetn 1 2 4 980 1010 1430J 960 NJ 960 2360
preplace netloc axis_subset_converter_0_M_AXIS 1 4 1 1780
preplace netloc axi_vdma_1_M_AXI_S2MM 1 5 1 2300
preplace netloc axi_dynclk_0_PXL_CLK_O 1 4 3 1900 440 2260 330 2760J
preplace netloc Op1_0_1 1 0 1 N
preplace netloc axi_vdma_1_s2mm_introut 1 5 1 2320
preplace netloc cmos_vsync_1 1 0 3 NJ 840 NJ 840 N
preplace netloc cmos_pclk_1 1 0 3 30J 1230 NJ 1230 990
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 4 1 1890
preplace netloc processing_system7_0_axi_periph_M03_AXI 1 4 3 1800J -20 NJ -20 2780
preplace netloc processing_system7_0_axi_periph_M08_AXI 1 3 2 1440J 110 1780
preplace netloc processing_system7_0_axi_periph_M07_AXI 1 4 4 1820J 0 NJ 0 NJ 0 3340
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 6 1 2800
preplace netloc processing_system7_0_M_AXI_GP0 1 3 5 1450 -40 NJ -40 NJ -40 NJ -40 3300
preplace netloc axi_vdma_0_M_AXI_MM2S 1 5 1 2280
preplace netloc axi_dynclk_2_PXL_CLK_O 1 3 3 1450 1260 1780 1570 N
preplace netloc axi_dynclk_0_LOCKED_O 1 5 2 2270 350 2750J
preplace netloc processing_system7_0_axi_periph_M05_AXI 1 3 2 1460 100 1790
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 5 1 2240
preplace netloc v_axi4s_vid_out_1_vtg_ce 1 3 3 1460 1240 NJ 1240 2290
preplace netloc util_vector_logic_0_Res 1 1 5 610J -10 NJ -10 NJ -10 NJ -10 2290
preplace netloc v_tc_0_irq 1 5 1 2280
preplace netloc rst_processing_system7_0_140M_interconnect_aresetn 1 2 4 1010J 630 1400J 810 1880J 700 2330
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 7 620 280 970 -30 NJ -30 NJ -30 NJ -30 NJ -30 3310
preplace netloc cmos_href_1 1 0 3 20J 1220 NJ 1220 970
preplace netloc alinx_ov5640_0_m_axis_video 1 3 1 1380
preplace netloc processing_system7_0_IIC_0 1 7 2 3330J 630 N
preplace netloc axi_mem_intercon_M00_AXI 1 6 1 2760
preplace netloc v_axi4s_vid_out_1_vid_hsync 1 5 4 NJ 1750 NJ 1750 NJ 1750 3640
preplace netloc v_axi4s_vid_out_1_vid_active_video 1 5 4 NJ 1710 NJ 1710 NJ 1710 3630
preplace netloc axi_dynclk_0_PXL_CLK_5X_O 1 5 2 2250 340 NJ
preplace netloc processing_system7_0_IIC_1 1 7 2 N 700 N
preplace netloc rgb2dvi_0_TMDS 1 7 2 NJ 300 N
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 4 1 1830
preplace netloc v_tc_1_irq 1 4 2 1870 650 2290J
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 3 5 1370 80 1850 920 NJ 920 2760J 860 3310
preplace netloc processing_system7_0_axi_periph_M06_AXI 1 4 1 1830
preplace netloc v_axi4s_vid_out_1_vid_data 1 5 4 2350J 1510 2760J 1540 NJ 1540 N
preplace netloc xlconcat_0_dout 1 6 1 2770
preplace netloc S00_AXI_1 1 5 1 2350
preplace netloc axi_vdma_2_M_AXIS_MM2S 1 4 2 1900 1260 2250
preplace netloc processing_system7_0_FIXED_IO 1 7 2 NJ 660 3630
preplace netloc util_reduced_logic_0_Res 1 7 2 NJ 1480 N
preplace netloc axi_vdma_0_mm2s_introut 1 5 1 2270
preplace netloc axi_interconnect_0_M00_AXI 1 6 1 2790
preplace netloc util_vector_logic_1_Res 1 6 1 2790
preplace netloc rgb2dvi_0_oen 1 7 2 NJ 320 N
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 3 1 1360
preplace netloc processing_system7_0_FCLK_CLK0 1 2 6 1010 200 1410 90 1840 930 NJ 930 2800 570 3320
preplace netloc v_tc_1_vtiming_out 1 4 1 1800
preplace netloc v_tc_0_vtiming_out 1 5 1 2310
preplace netloc processing_system7_0_FCLK_CLK1 1 1 7 630 1250 1010 1000 1420 820 1890 640 2310 870 2750 580 3290
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 4 1 1810
preplace netloc processing_system7_0_axi_periph_M04_AXI 1 4 1 1860
preplace netloc axi_vdma_2_mm2s_introut 1 5 1 2340
preplace netloc cmos_d_1 1 0 3 NJ 1240 NJ 1240 1000
levelinfo -pg 1 0 460 800 1190 1620 2070 2600 3060 3490 3670 -top -150 -bot 2360
"
}
{
   "da_axi4_cnt":"4",
   "da_board_cnt":"2",
   "da_clkrst_cnt":"14"
}
