Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Jan 16 16:31:11 2024
| Host         : DESKTOP-GD656IR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.602        0.000                      0                13918        0.018        0.000                      0                13918        4.020        0.000                       0                  7808  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
CLK                       {0.000 41.666}       83.333          12.000          
  clk_out1_clk_generator  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_generator  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                        16.667        0.000                       0                     1  
  clk_out1_clk_generator        0.602        0.000                      0                13918        0.018        0.000                      0                13918        4.020        0.000                       0                  7804  
  clkfbout_clk_generator                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_generator
  To Clock:  clk_out1_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        9.006ns  (logic 5.025ns (55.798%)  route 3.981ns (44.202%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        1.650    -0.843    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y7           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      2.215     1.372 f  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[22]
                         net (fo=76, routed)          1.975     3.346    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_83
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.153     3.499 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_14__0/O
                         net (fo=2, routed)           0.708     4.207    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_14__0_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I3_O)        0.331     4.538 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_18__0/O
                         net (fo=1, routed)           0.000     4.538    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_18__0_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.914 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.914    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[10]_i_10_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.031 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.040    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_10_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.363 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_2/O[1]
                         net (fo=5, routed)           0.623     5.986    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_2_n_6
    SLICE_X35Y26         LUT4 (Prop_lut4_I3_O)        0.300     6.286 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_4__0/O
                         net (fo=2, routed)           0.666     6.952    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_4__0_n_0
    SLICE_X35Y26         LUT5 (Prop_lut5_I0_O)        0.326     7.278 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_8__0/O
                         net (fo=1, routed)           0.000     7.278    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_8__0_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.828 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.828    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_1__0_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.162 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[17]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.162    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL[16]
    SLICE_X35Y27         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        1.430     8.454    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X35Y27         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[16]/C
                         clock pessimism              0.491     8.945    
                         clock uncertainty           -0.243     8.703    
    SLICE_X35Y27         FDRE (Setup_fdre_C_D)        0.062     8.765    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[16]
  -------------------------------------------------------------------
                         required time                          8.765    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 4.930ns (55.327%)  route 3.981ns (44.673%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        1.650    -0.843    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y7           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      2.215     1.372 f  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[22]
                         net (fo=76, routed)          1.975     3.346    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_83
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.153     3.499 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_14__0/O
                         net (fo=2, routed)           0.708     4.207    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_14__0_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I3_O)        0.331     4.538 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_18__0/O
                         net (fo=1, routed)           0.000     4.538    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_18__0_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.914 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.914    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[10]_i_10_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.031 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.040    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_10_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.363 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_2/O[1]
                         net (fo=5, routed)           0.623     5.986    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_2_n_6
    SLICE_X35Y26         LUT4 (Prop_lut4_I3_O)        0.300     6.286 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_4__0/O
                         net (fo=2, routed)           0.666     6.952    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_4__0_n_0
    SLICE_X35Y26         LUT5 (Prop_lut5_I0_O)        0.326     7.278 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_8__0/O
                         net (fo=1, routed)           0.000     7.278    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_8__0_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.828 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.828    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_1__0_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.067 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[17]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     8.067    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL[17]
    SLICE_X35Y27         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        1.430     8.454    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X35Y27         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[17]/C
                         clock pessimism              0.491     8.945    
                         clock uncertainty           -0.243     8.703    
    SLICE_X35Y27         FDRE (Setup_fdre_C_D)        0.062     8.765    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[17]
  -------------------------------------------------------------------
                         required time                          8.765    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 4.914ns (55.246%)  route 3.981ns (44.754%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        1.650    -0.843    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y7           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      2.215     1.372 f  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[22]
                         net (fo=76, routed)          1.975     3.346    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_83
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.153     3.499 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_14__0/O
                         net (fo=2, routed)           0.708     4.207    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_14__0_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I3_O)        0.331     4.538 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_18__0/O
                         net (fo=1, routed)           0.000     4.538    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_18__0_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.914 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.914    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[10]_i_10_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.031 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.040    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_10_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.363 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_2/O[1]
                         net (fo=5, routed)           0.623     5.986    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_2_n_6
    SLICE_X35Y26         LUT4 (Prop_lut4_I3_O)        0.300     6.286 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_4__0/O
                         net (fo=2, routed)           0.666     6.952    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_4__0_n_0
    SLICE_X35Y26         LUT5 (Prop_lut5_I0_O)        0.326     7.278 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_8__0/O
                         net (fo=1, routed)           0.000     7.278    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_8__0_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.828 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.828    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_1__0_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.051 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[17]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     8.051    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL[15]
    SLICE_X35Y27         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        1.430     8.454    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X35Y27         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[15]/C
                         clock pessimism              0.491     8.945    
                         clock uncertainty           -0.243     8.703    
    SLICE_X35Y27         FDRE (Setup_fdre_C_D)        0.062     8.765    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[15]
  -------------------------------------------------------------------
                         required time                          8.765    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP1227_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        9.004ns  (logic 4.804ns (53.351%)  route 4.200ns (46.649%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        1.643    -0.850    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    DSP48_X1Y10          DSP48E1                                      r  pqn_ctrl_0/PQN_NP1227_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.215     1.365 r  pqn_ctrl_0/PQN_NP1227_class1_0/vv36_reg/P[18]
                         net (fo=76, routed)          1.900     3.265    pqn_ctrl_0/PQN_NP1227_class1_0/con_vv_vL_0[16]
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.153     3.418 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_25/O
                         net (fo=2, routed)           0.708     4.126    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_25_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.331     4.457 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_29/O
                         net (fo=1, routed)           0.000     4.457    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_29_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.833    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[6]_i_11_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.950 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.950    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[10]_i_11_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.265 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_11/O[3]
                         net (fo=4, routed)           0.991     6.256    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_11_n_4
    SLICE_X64Y24         LUT6 (Prop_lut6_I0_O)        0.307     6.563 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_5__1/O
                         net (fo=2, routed)           0.592     7.155    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_5__1_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.279 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_9__0/O
                         net (fo=1, routed)           0.000     7.279    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_9__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.811 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     7.820    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_1__1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.154 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[17]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     8.154    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL[16]
    SLICE_X63Y25         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        1.502     8.526    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    SLICE_X63Y25         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[16]/C
                         clock pessimism              0.563     9.089    
                         clock uncertainty           -0.243     8.847    
    SLICE_X63Y25         FDRE (Setup_fdre_C_D)        0.062     8.909    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[16]
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 4.781ns (54.567%)  route 3.981ns (45.433%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        1.650    -0.843    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y7           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      2.215     1.372 f  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[22]
                         net (fo=76, routed)          1.975     3.346    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_83
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.153     3.499 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_14__0/O
                         net (fo=2, routed)           0.708     4.207    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_14__0_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I3_O)        0.331     4.538 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_18__0/O
                         net (fo=1, routed)           0.000     4.538    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[10]_i_18__0_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.914 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.914    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[10]_i_10_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.031 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.040    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_10_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.363 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_2/O[1]
                         net (fo=5, routed)           0.623     5.986    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_2_n_6
    SLICE_X35Y26         LUT4 (Prop_lut4_I3_O)        0.300     6.286 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_4__0/O
                         net (fo=2, routed)           0.666     6.952    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_4__0_n_0
    SLICE_X35Y26         LUT5 (Prop_lut5_I0_O)        0.326     7.278 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_8__0/O
                         net (fo=1, routed)           0.000     7.278    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0[14]_i_8__0_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.918 r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.918    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL[14]
    SLICE_X35Y26         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        1.429     8.453    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X35Y26         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]/C
                         clock pessimism              0.491     8.944    
                         clock uncertainty           -0.243     8.702    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.062     8.764    pqn_ctrl_0/PQN_NP2426_class1_0/cov_vv_vL_b0_reg[14]
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP1227_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.909ns  (logic 4.709ns (52.854%)  route 4.200ns (47.146%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        1.643    -0.850    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    DSP48_X1Y10          DSP48E1                                      r  pqn_ctrl_0/PQN_NP1227_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.215     1.365 r  pqn_ctrl_0/PQN_NP1227_class1_0/vv36_reg/P[18]
                         net (fo=76, routed)          1.900     3.265    pqn_ctrl_0/PQN_NP1227_class1_0/con_vv_vL_0[16]
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.153     3.418 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_25/O
                         net (fo=2, routed)           0.708     4.126    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_25_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.331     4.457 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_29/O
                         net (fo=1, routed)           0.000     4.457    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_29_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.833    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[6]_i_11_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.950 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.950    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[10]_i_11_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.265 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_11/O[3]
                         net (fo=4, routed)           0.991     6.256    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_11_n_4
    SLICE_X64Y24         LUT6 (Prop_lut6_I0_O)        0.307     6.563 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_5__1/O
                         net (fo=2, routed)           0.592     7.155    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_5__1_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.279 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_9__0/O
                         net (fo=1, routed)           0.000     7.279    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_9__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.811 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     7.820    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_1__1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.059 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[17]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     8.059    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL[17]
    SLICE_X63Y25         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        1.502     8.526    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    SLICE_X63Y25         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[17]/C
                         clock pessimism              0.563     9.089    
                         clock uncertainty           -0.243     8.847    
    SLICE_X63Y25         FDRE (Setup_fdre_C_D)        0.062     8.909    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[17]
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.754ns  (logic 4.819ns (55.051%)  route 3.935ns (44.949%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        1.653    -0.840    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    DSP48_X1Y6           DSP48E1                                      r  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      2.215     1.375 f  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/P[19]
                         net (fo=64, routed)          1.700     3.075    pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg_n_86
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.124     3.199 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[3]_i_38/O
                         net (fo=1, routed)           0.481     3.680    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[3]_i_38_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.187 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.187    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[3]_i_21_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.409 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[7]_i_11/O[0]
                         net (fo=3, routed)           0.718     5.127    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[7]_i_11_n_7
    SLICE_X33Y12         LUT3 (Prop_lut3_I1_O)        0.294     5.421 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[7]_i_13/O
                         net (fo=2, routed)           0.565     5.985    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[7]_i_13_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I3_O)        0.332     6.317 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[7]_i_4/O
                         net (fo=2, routed)           0.471     6.788    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[7]_i_4_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.912 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[7]_i_8/O
                         net (fo=1, routed)           0.000     6.912    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[7]_i_8_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.462 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.462    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[7]_i_1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[11]_i_1_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.690    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[15]_i_1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.913 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[17]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     7.913    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS[17]
    SLICE_X29Y19         FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        1.436     8.460    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    SLICE_X29Y19         FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[17]/C
                         clock pessimism              0.491     8.951    
                         clock uncertainty           -0.243     8.709    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.062     8.771    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[17]
  -------------------------------------------------------------------
                         required time                          8.771    
                         arrival time                          -7.913    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 4.816ns (55.035%)  route 3.935ns (44.965%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        1.653    -0.840    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    DSP48_X1Y6           DSP48E1                                      r  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      2.215     1.375 f  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/P[19]
                         net (fo=64, routed)          1.700     3.075    pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg_n_86
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.124     3.199 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[3]_i_38/O
                         net (fo=1, routed)           0.481     3.680    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[3]_i_38_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.187 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.187    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[3]_i_21_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.409 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[7]_i_11/O[0]
                         net (fo=3, routed)           0.718     5.127    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[7]_i_11_n_7
    SLICE_X33Y12         LUT3 (Prop_lut3_I1_O)        0.294     5.421 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[7]_i_13/O
                         net (fo=2, routed)           0.565     5.985    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[7]_i_13_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I3_O)        0.332     6.317 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[7]_i_4/O
                         net (fo=2, routed)           0.471     6.788    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[7]_i_4_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.912 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[7]_i_8/O
                         net (fo=1, routed)           0.000     6.912    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[7]_i_8_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.462 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.462    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[7]_i_1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[11]_i_1_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.910    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS[13]
    SLICE_X29Y18         FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        1.437     8.461    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    SLICE_X29Y18         FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[13]/C
                         clock pessimism              0.491     8.952    
                         clock uncertainty           -0.243     8.710    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.062     8.772    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[13]
  -------------------------------------------------------------------
                         required time                          8.772    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP1227_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 4.693ns (52.769%)  route 4.200ns (47.231%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        1.643    -0.850    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    DSP48_X1Y10          DSP48E1                                      r  pqn_ctrl_0/PQN_NP1227_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.215     1.365 r  pqn_ctrl_0/PQN_NP1227_class1_0/vv36_reg/P[18]
                         net (fo=76, routed)          1.900     3.265    pqn_ctrl_0/PQN_NP1227_class1_0/con_vv_vL_0[16]
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.153     3.418 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_25/O
                         net (fo=2, routed)           0.708     4.126    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_25_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.331     4.457 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_29/O
                         net (fo=1, routed)           0.000     4.457    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_29_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.833 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.833    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[6]_i_11_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.950 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.950    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[10]_i_11_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.265 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_11/O[3]
                         net (fo=4, routed)           0.991     6.256    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_11_n_4
    SLICE_X64Y24         LUT6 (Prop_lut6_I0_O)        0.307     6.563 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_5__1/O
                         net (fo=2, routed)           0.592     7.155    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_5__1_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.279 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_9__0/O
                         net (fo=1, routed)           0.000     7.279    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_9__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.811 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     7.820    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_1__1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.043 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[17]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     8.043    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL[15]
    SLICE_X63Y25         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        1.502     8.526    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    SLICE_X63Y25         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[15]/C
                         clock pessimism              0.563     9.089    
                         clock uncertainty           -0.243     8.847    
    SLICE_X63Y25         FDRE (Setup_fdre_C_D)        0.062     8.909    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[15]
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 4.795ns (54.927%)  route 3.935ns (45.073%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        1.653    -0.840    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    DSP48_X1Y6           DSP48E1                                      r  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      2.215     1.375 f  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/P[19]
                         net (fo=64, routed)          1.700     3.075    pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg_n_86
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.124     3.199 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[3]_i_38/O
                         net (fo=1, routed)           0.481     3.680    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[3]_i_38_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.187 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.187    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[3]_i_21_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.409 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[7]_i_11/O[0]
                         net (fo=3, routed)           0.718     5.127    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[7]_i_11_n_7
    SLICE_X33Y12         LUT3 (Prop_lut3_I1_O)        0.294     5.421 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[7]_i_13/O
                         net (fo=2, routed)           0.565     5.985    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[7]_i_13_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I3_O)        0.332     6.317 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[7]_i_4/O
                         net (fo=2, routed)           0.471     6.788    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[7]_i_4_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.912 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[7]_i_8/O
                         net (fo=1, routed)           0.000     6.912    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0[7]_i_8_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.462 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.462    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[7]_i_1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[11]_i_1_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.889 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.889    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS[15]
    SLICE_X29Y18         FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        1.437     8.461    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    SLICE_X29Y18         FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[15]/C
                         clock pessimism              0.491     8.952    
                         clock uncertainty           -0.243     8.710    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.062     8.772    pqn_ctrl_0/PQN_Krasavietz_class2_0/con_vv_vS_b0_reg[15]
  -------------------------------------------------------------------
                         required time                          8.772    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  0.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/qout_b0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/PORT_qout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.363%)  route 0.208ns (59.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        0.558    -0.606    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X35Y36         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/qout_b0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  pqn_ctrl_0/PQN_NP2426_class1_0/qout_b0_reg[8]/Q
                         net (fo=1, routed)           0.208    -0.257    pqn_ctrl_0/PQN_NP2426_class1_0/qout_b0_reg_n_0_[8]
    SLICE_X37Y37         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/PORT_qout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        0.828    -0.843    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X37Y37         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/PORT_qout_reg[8]/C
                         clock pessimism              0.502    -0.341    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.066    -0.275    pqn_ctrl_0/PQN_NP2426_class1_0/PORT_qout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_ON_0/nout_b0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_ON_0/PORT_nout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.734%)  route 0.214ns (60.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        0.564    -0.600    pqn_ctrl_0/PQN_ON_0/clk_out1
    SLICE_X31Y49         FDRE                                         r  pqn_ctrl_0/PQN_ON_0/nout_b0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  pqn_ctrl_0/PQN_ON_0/nout_b0_reg[14]/Q
                         net (fo=1, routed)           0.214    -0.245    pqn_ctrl_0/PQN_ON_0/nout_b0_reg_n_0_[14]
    SLICE_X37Y49         FDRE                                         r  pqn_ctrl_0/PQN_ON_0/PORT_nout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        0.833    -0.838    pqn_ctrl_0/PQN_ON_0/clk_out1
    SLICE_X37Y49         FDRE                                         r  pqn_ctrl_0/PQN_ON_0/PORT_nout_reg[14]/C
                         clock pessimism              0.502    -0.336    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.070    -0.266    pqn_ctrl_0/PQN_ON_0/PORT_nout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_KC_0/nout_b0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_KC_0/PORT_nout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.661%)  route 0.215ns (60.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        0.562    -0.602    pqn_ctrl_0/PQN_KC_0/clk_out1
    SLICE_X31Y40         FDRE                                         r  pqn_ctrl_0/PQN_KC_0/nout_b0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  pqn_ctrl_0/PQN_KC_0/nout_b0_reg[7]/Q
                         net (fo=1, routed)           0.215    -0.246    pqn_ctrl_0/PQN_KC_0/nout_b0_reg_n_0_[7]
    SLICE_X37Y41         FDRE                                         r  pqn_ctrl_0/PQN_KC_0/PORT_nout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        0.831    -0.840    pqn_ctrl_0/PQN_KC_0/clk_out1
    SLICE_X37Y41         FDRE                                         r  pqn_ctrl_0/PQN_KC_0/PORT_nout_reg[7]/C
                         clock pessimism              0.502    -0.338    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.070    -0.268    pqn_ctrl_0/PQN_KC_0/PORT_nout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_ON_0/nout_b0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_ON_0/PORT_nout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.126%)  route 0.219ns (60.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        0.564    -0.600    pqn_ctrl_0/PQN_ON_0/clk_out1
    SLICE_X31Y48         FDRE                                         r  pqn_ctrl_0/PQN_ON_0/nout_b0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  pqn_ctrl_0/PQN_ON_0/nout_b0_reg[10]/Q
                         net (fo=1, routed)           0.219    -0.239    pqn_ctrl_0/PQN_ON_0/nout_b0_reg_n_0_[10]
    SLICE_X36Y49         FDRE                                         r  pqn_ctrl_0/PQN_ON_0/PORT_nout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        0.833    -0.838    pqn_ctrl_0/PQN_ON_0/clk_out1
    SLICE_X36Y49         FDRE                                         r  pqn_ctrl_0/PQN_ON_0/PORT_nout_reg[10]/C
                         clock pessimism              0.502    -0.336    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.070    -0.266    pqn_ctrl_0/PQN_ON_0/PORT_nout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_APL_nin_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_APL_0/nin_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.318%)  route 0.209ns (59.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        0.567    -0.597    pqn_ctrl_0/clk_out1
    SLICE_X49Y49         FDRE                                         r  pqn_ctrl_0/PQN_APL_nin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pqn_ctrl_0/PQN_APL_nin_reg[5]/Q
                         net (fo=1, routed)           0.209    -0.247    pqn_ctrl_0/PQN_APL_0/PQN_APL_nin_reg[17][5]
    SLICE_X49Y50         FDRE                                         r  pqn_ctrl_0/PQN_APL_0/nin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        0.834    -0.836    pqn_ctrl_0/PQN_APL_0/clk_out1
    SLICE_X49Y50         FDRE                                         r  pqn_ctrl_0/PQN_APL_0/nin_reg[5]/C
                         clock pessimism              0.507    -0.329    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.055    -0.274    pqn_ctrl_0/PQN_APL_0/nin_reg[5]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_Iin_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/I18_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.249%)  route 0.218ns (60.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        0.561    -0.603    pqn_ctrl_0/clk_out1
    SLICE_X35Y40         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_Iin_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  pqn_ctrl_0/PQN_NP2426_class1_Iin_reg[16]/Q
                         net (fo=1, routed)           0.218    -0.244    pqn_ctrl_0/PQN_NP2426_class1_0/PQN_NP2426_class1_Iin_reg[17][16]
    SLICE_X38Y40         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/I18_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        0.831    -0.840    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X38Y40         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/I18_reg[16]/C
                         clock pessimism              0.502    -0.338    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.064    -0.274    pqn_ctrl_0/PQN_NP2426_class1_0/I18_reg[16]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_PN_0/nout_b0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_PN_0/PORT_nout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.150%)  route 0.216ns (56.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        0.562    -0.602    pqn_ctrl_0/PQN_PN_0/clk_out1
    SLICE_X42Y51         FDRE                                         r  pqn_ctrl_0/PQN_PN_0/nout_b0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  pqn_ctrl_0/PQN_PN_0/nout_b0_reg[15]/Q
                         net (fo=1, routed)           0.216    -0.222    pqn_ctrl_0/PQN_PN_0/nout_b0_reg_n_0_[15]
    SLICE_X40Y49         FDRE                                         r  pqn_ctrl_0/PQN_PN_0/PORT_nout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        0.834    -0.837    pqn_ctrl_0/PQN_PN_0/clk_out1
    SLICE_X40Y49         FDRE                                         r  pqn_ctrl_0/PQN_PN_0/PORT_nout_reg[15]/C
                         clock pessimism              0.507    -0.330    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.070    -0.260    pqn_ctrl_0/PQN_PN_0/PORT_nout_reg[15]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_PN_0/vout_b0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_PN_0/PORT_vout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.061%)  route 0.239ns (62.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        0.561    -0.603    pqn_ctrl_0/PQN_PN_0/clk_out1
    SLICE_X39Y54         FDRE                                         r  pqn_ctrl_0/PQN_PN_0/vout_b0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  pqn_ctrl_0/PQN_PN_0/vout_b0_reg[13]/Q
                         net (fo=3, routed)           0.239    -0.222    pqn_ctrl_0/PQN_PN_0/vout_b0_reg_n_0_[13]
    SLICE_X39Y48         FDRE                                         r  pqn_ctrl_0/PQN_PN_0/PORT_vout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        0.833    -0.838    pqn_ctrl_0/PQN_PN_0/clk_out1
    SLICE_X39Y48         FDRE                                         r  pqn_ctrl_0/PQN_PN_0/PORT_vout_reg[13]/C
                         clock pessimism              0.507    -0.331    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.070    -0.261    pqn_ctrl_0/PQN_PN_0/PORT_vout_reg[13]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/KC_sr_dina_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_KC_sr_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.973%)  route 0.111ns (44.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        0.564    -0.600    pqn_ctrl_0/clk_out1
    SLICE_X48Y55         FDSE                                         r  pqn_ctrl_0/KC_sr_dina_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDSE (Prop_fdse_C_Q)         0.141    -0.459 r  pqn_ctrl_0/KC_sr_dina_reg[11]/Q
                         net (fo=1, routed)           0.111    -0.348    blk_mem_KC_sr_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[11]
    RAMB36_X1Y11         RAMB36E1                                     r  blk_mem_KC_sr_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        0.875    -0.796    blk_mem_KC_sr_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  blk_mem_KC_sr_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.542    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155    -0.387    blk_mem_KC_sr_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_PN_nin_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_PN_0/nin_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.427%)  route 0.236ns (62.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        0.564    -0.600    pqn_ctrl_0/clk_out1
    SLICE_X37Y47         FDRE                                         r  pqn_ctrl_0/PQN_PN_nin_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  pqn_ctrl_0/PQN_PN_nin_reg[9]/Q
                         net (fo=1, routed)           0.236    -0.223    pqn_ctrl_0/PQN_PN_0/PQN_PN_nin_reg[17][9]
    SLICE_X37Y50         FDRE                                         r  pqn_ctrl_0/PQN_PN_0/nin_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7802, routed)        0.830    -0.840    pqn_ctrl_0/PQN_PN_0/clk_out1
    SLICE_X37Y50         FDRE                                         r  pqn_ctrl_0/PQN_PN_0/nin_reg[9]/C
                         clock pessimism              0.507    -0.333    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.070    -0.263    pqn_ctrl_0/PQN_PN_0/nin_reg[9]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y13     blk_mem_KC_I_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y13     blk_mem_KC_I_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13     blk_mem_KC_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13     blk_mem_KC_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11     blk_mem_KC_sr_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11     blk_mem_KC_sr_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y28     blk_mem_LNPN_I_exci_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y28     blk_mem_LNPN_I_exci_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y29     blk_mem_LNPN_I_inhi_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y29     blk_mem_LNPN_I_inhi_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y68     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[8]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y68     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[8]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y68     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[9]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y68     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[9]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y68     pqn_ctrl_0/PQN_PN_0/uin_b0_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y68     pqn_ctrl_0/PQN_PN_0/uin_b0_reg[0]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y62     pqn_ctrl_0/PQN_Krasavietz_class1_Iin_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y63     pqn_ctrl_0/PQN_Krasavietz_class1_Iin_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y57     pqn_ctrl_0/PQN_MBON_Iin_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y57     pqn_ctrl_0/PQN_MBON_Iin_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y68     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y68     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[8]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y68     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y68     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[9]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y68     pqn_ctrl_0/PQN_PN_0/uin_b0_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y68     pqn_ctrl_0/PQN_PN_0/uin_b0_reg[0]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y61     pqn_ctrl_0/PQN_APL_Iin_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y61     pqn_ctrl_0/PQN_APL_Iin_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y64     pqn_ctrl_0/PQN_APL_Iin_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y64     pqn_ctrl_0/PQN_APL_Iin_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_generator_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_generator_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKFBOUT



