module top_module (
    input [2:0] a,
    output reg [15:0] q
);

always @(a)
    case (a)
        3'b000: q = 16'b0100100110001010;
        3'b001: q = 16'b1010110100010000;
        3'b010: q = 16'b0010110001000100;
        3'b011: q = 16'b0101101110001110;
        3'b100: q = 16'b0000100111110010;
        3'b101: q = 16'b0110010100011110;
        3'b110: q = 16'b1100001110101110;
        3'b111: q = 16'b0010110000011001;
        default: q = 16'b0;
    endcase

endmodule
