{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575890077836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575890077840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 08:14:37 2019 " "Processing started: Mon Dec  9 08:14:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575890077840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890077840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890077840 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575890078155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575890078155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-RTL " "Found design unit 1: sram-RTL" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086492 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890086492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086493 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890086493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-RTL " "Found design unit 1: ULA-RTL" {  } { { "../../alu/alu.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086493 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../../alu/alu.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890086493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/alu/alu_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/alu/alu_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_types " "Found design unit 1: alu_types" {  } { { "../../alu/alu_types.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/alu_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086494 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu_types-body " "Found design unit 2: alu_types-body" {  } { { "../../alu/alu_types.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/alu_types.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890086494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-RTL " "Found design unit 1: core-RTL" {  } { { "../../core/core.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086495 ""} { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../../core/core.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890086495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iregister-RTL " "Found design unit 1: iregister-RTL" {  } { { "../../decoder/iregister.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086496 ""} { "Info" "ISGN_ENTITY_NAME" "1 iregister " "Found entity 1: iregister" {  } { { "../../decoder/iregister.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890086496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-RTL " "Found design unit 1: decoder-RTL" {  } { { "../../decoder/decoder.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086497 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../decoder/decoder.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890086497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_types " "Found design unit 1: decoder_types" {  } { { "../../decoder/decoder_types.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder_types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086497 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder_types-body " "Found design unit 2: decoder_types-body" {  } { { "../../decoder/decoder_types.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder_types.vhd" 135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890086497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iram_quartus-SYN " "Found design unit 1: iram_quartus-SYN" {  } { { "../../memory/iram_quartus.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086498 ""} { "Info" "ISGN_ENTITY_NAME" "1 iram_quartus " "Found entity 1: iram_quartus" {  } { { "../../memory/iram_quartus.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890086498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/memory/dmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/memory/dmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-RTL " "Found design unit 1: dmemory-RTL" {  } { { "../../memory/dmemory.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/memory/dmemory.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086499 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Found entity 1: dmemory" {  } { { "../../memory/dmemory.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/memory/dmemory.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890086499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/registers/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/registers/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-RTL " "Found design unit 1: register_file-RTL" {  } { { "../../registers/register_file.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/registers/register_file.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086500 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../../registers/register_file.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/registers/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890086500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_types " "Found design unit 1: M_types" {  } { { "../../alu/m/M_types.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086500 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 M_types-body " "Found design unit 2: M_types-body" {  } { { "../../alu/m/M_types.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M_types.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890086500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M-RTL " "Found design unit 1: M-RTL" {  } { { "../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086501 ""} { "Info" "ISGN_ENTITY_NAME" "1 M " "Found entity 1: M" {  } { { "../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890086501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_115.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file DE2_115.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_115-rtl " "Found design unit 1: DE2_115-rtl" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086502 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890086502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890086502 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575890086616 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SMA_CLKOUT DE2_115.vhdl(20) " "VHDL Signal Declaration warning at DE2_115.vhdl(20): used implicit default value for signal \"SMA_CLKOUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086618 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG DE2_115.vhdl(21) " "VHDL Signal Declaration warning at DE2_115.vhdl(21): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086619 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX6 DE2_115.vhdl(32) " "VHDL Signal Declaration warning at DE2_115.vhdl(32): used implicit default value for signal \"HEX6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086619 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX7 DE2_115.vhdl(33) " "VHDL Signal Declaration warning at DE2_115.vhdl(33): used implicit default value for signal \"HEX7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086619 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_BLON DE2_115.vhdl(34) " "VHDL Signal Declaration warning at DE2_115.vhdl(34): used implicit default value for signal \"LCD_BLON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086619 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_EN DE2_115.vhdl(36) " "VHDL Signal Declaration warning at DE2_115.vhdl(36): used implicit default value for signal \"LCD_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086619 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_ON DE2_115.vhdl(37) " "VHDL Signal Declaration warning at DE2_115.vhdl(37): used implicit default value for signal \"LCD_ON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086619 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RS DE2_115.vhdl(38) " "VHDL Signal Declaration warning at DE2_115.vhdl(38): used implicit default value for signal \"LCD_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086619 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RW DE2_115.vhdl(39) " "VHDL Signal Declaration warning at DE2_115.vhdl(39): used implicit default value for signal \"LCD_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086619 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_RTS DE2_115.vhdl(41) " "VHDL Signal Declaration warning at DE2_115.vhdl(41): used implicit default value for signal \"UART_RTS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086619 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TXD DE2_115.vhdl(43) " "VHDL Signal Declaration warning at DE2_115.vhdl(43): used implicit default value for signal \"UART_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086620 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_CLK DE2_115.vhdl(48) " "VHDL Signal Declaration warning at DE2_115.vhdl(48): used implicit default value for signal \"SD_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086620 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B DE2_115.vhdl(52) " "VHDL Signal Declaration warning at DE2_115.vhdl(52): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086620 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_BLANK_N DE2_115.vhdl(53) " "VHDL Signal Declaration warning at DE2_115.vhdl(53): used implicit default value for signal \"VGA_BLANK_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086620 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_CLK DE2_115.vhdl(54) " "VHDL Signal Declaration warning at DE2_115.vhdl(54): used implicit default value for signal \"VGA_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086620 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G DE2_115.vhdl(55) " "VHDL Signal Declaration warning at DE2_115.vhdl(55): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086620 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS DE2_115.vhdl(56) " "VHDL Signal Declaration warning at DE2_115.vhdl(56): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086620 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R DE2_115.vhdl(57) " "VHDL Signal Declaration warning at DE2_115.vhdl(57): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086620 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_SYNC_N DE2_115.vhdl(58) " "VHDL Signal Declaration warning at DE2_115.vhdl(58): used implicit default value for signal \"VGA_SYNC_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086620 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS DE2_115.vhdl(59) " "VHDL Signal Declaration warning at DE2_115.vhdl(59): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086621 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT DE2_115.vhdl(63) " "VHDL Signal Declaration warning at DE2_115.vhdl(63): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086621 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK DE2_115.vhdl(65) " "VHDL Signal Declaration warning at DE2_115.vhdl(65): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086621 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EEP_I2C_SCLK DE2_115.vhdl(66) " "VHDL Signal Declaration warning at DE2_115.vhdl(66): used implicit default value for signal \"EEP_I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086621 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK DE2_115.vhdl(68) " "VHDL Signal Declaration warning at DE2_115.vhdl(68): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086621 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_GTX_CLK DE2_115.vhdl(70) " "VHDL Signal Declaration warning at DE2_115.vhdl(70): used implicit default value for signal \"ENET0_GTX_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086621 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_MDC DE2_115.vhdl(73) " "VHDL Signal Declaration warning at DE2_115.vhdl(73): used implicit default value for signal \"ENET0_MDC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086621 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_RST_N DE2_115.vhdl(75) " "VHDL Signal Declaration warning at DE2_115.vhdl(75): used implicit default value for signal \"ENET0_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086621 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_TX_DATA DE2_115.vhdl(83) " "VHDL Signal Declaration warning at DE2_115.vhdl(83): used implicit default value for signal \"ENET0_TX_DATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086622 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_TX_EN DE2_115.vhdl(84) " "VHDL Signal Declaration warning at DE2_115.vhdl(84): used implicit default value for signal \"ENET0_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086622 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_TX_ER DE2_115.vhdl(85) " "VHDL Signal Declaration warning at DE2_115.vhdl(85): used implicit default value for signal \"ENET0_TX_ER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 85 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086622 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_GTX_CLK DE2_115.vhdl(87) " "VHDL Signal Declaration warning at DE2_115.vhdl(87): used implicit default value for signal \"ENET1_GTX_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086622 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_MDC DE2_115.vhdl(90) " "VHDL Signal Declaration warning at DE2_115.vhdl(90): used implicit default value for signal \"ENET1_MDC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086622 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_RST_N DE2_115.vhdl(92) " "VHDL Signal Declaration warning at DE2_115.vhdl(92): used implicit default value for signal \"ENET1_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086622 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_TX_DATA DE2_115.vhdl(100) " "VHDL Signal Declaration warning at DE2_115.vhdl(100): used implicit default value for signal \"ENET1_TX_DATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086622 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_TX_EN DE2_115.vhdl(101) " "VHDL Signal Declaration warning at DE2_115.vhdl(101): used implicit default value for signal \"ENET1_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086622 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_TX_ER DE2_115.vhdl(102) " "VHDL Signal Declaration warning at DE2_115.vhdl(102): used implicit default value for signal \"ENET1_TX_ER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086623 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TD_RESET_N DE2_115.vhdl(106) " "VHDL Signal Declaration warning at DE2_115.vhdl(106): used implicit default value for signal \"TD_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086623 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_ADDR DE2_115.vhdl(108) " "VHDL Signal Declaration warning at DE2_115.vhdl(108): used implicit default value for signal \"OTG_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 108 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086623 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_CS_N DE2_115.vhdl(109) " "VHDL Signal Declaration warning at DE2_115.vhdl(109): used implicit default value for signal \"OTG_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086623 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_RD_N DE2_115.vhdl(112) " "VHDL Signal Declaration warning at DE2_115.vhdl(112): used implicit default value for signal \"OTG_RD_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 112 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086623 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_RST_N DE2_115.vhdl(113) " "VHDL Signal Declaration warning at DE2_115.vhdl(113): used implicit default value for signal \"OTG_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 113 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086623 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_WE_N DE2_115.vhdl(114) " "VHDL Signal Declaration warning at DE2_115.vhdl(114): used implicit default value for signal \"OTG_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 114 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086623 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA DE2_115.vhdl(117) " "VHDL Signal Declaration warning at DE2_115.vhdl(117): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 117 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086623 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N DE2_115.vhdl(118) " "VHDL Signal Declaration warning at DE2_115.vhdl(118): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 118 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086624 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE DE2_115.vhdl(119) " "VHDL Signal Declaration warning at DE2_115.vhdl(119): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 119 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086624 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK DE2_115.vhdl(120) " "VHDL Signal Declaration warning at DE2_115.vhdl(120): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 120 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086624 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N DE2_115.vhdl(121) " "VHDL Signal Declaration warning at DE2_115.vhdl(121): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 121 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086624 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_DQM DE2_115.vhdl(123) " "VHDL Signal Declaration warning at DE2_115.vhdl(123): used implicit default value for signal \"DRAM_DQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 123 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086624 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N DE2_115.vhdl(124) " "VHDL Signal Declaration warning at DE2_115.vhdl(124): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 124 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086624 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N DE2_115.vhdl(125) " "VHDL Signal Declaration warning at DE2_115.vhdl(125): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 125 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086624 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_ADDR DE2_115.vhdl(133) " "VHDL Signal Declaration warning at DE2_115.vhdl(133): used implicit default value for signal \"FL_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086624 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_CE_N DE2_115.vhdl(134) " "VHDL Signal Declaration warning at DE2_115.vhdl(134): used implicit default value for signal \"FL_CE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 134 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086624 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_OE_N DE2_115.vhdl(136) " "VHDL Signal Declaration warning at DE2_115.vhdl(136): used implicit default value for signal \"FL_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 136 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086625 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_RST_N DE2_115.vhdl(137) " "VHDL Signal Declaration warning at DE2_115.vhdl(137): used implicit default value for signal \"FL_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 137 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086625 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_WE_N DE2_115.vhdl(139) " "VHDL Signal Declaration warning at DE2_115.vhdl(139): used implicit default value for signal \"FL_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 139 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086625 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_WP_N DE2_115.vhdl(140) " "VHDL Signal Declaration warning at DE2_115.vhdl(140): used implicit default value for signal \"FL_WP_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 140 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890086625 "|DE2_115"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "locked_sig DE2_115.vhdl(170) " "Verilog HDL or VHDL warning at DE2_115.vhdl(170): object \"locked_sig\" assigned a value but never read" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575890086625 "|DE2_115"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state DE2_115.vhdl(173) " "Verilog HDL or VHDL warning at DE2_115.vhdl(173): object \"state\" assigned a value but never read" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575890086625 "|DE2_115"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..16\] DE2_115.vhdl(22) " "Using initial value X (don't care) for net \"LEDR\[17..16\]\" at DE2_115.vhdl(22)" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 22 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890086632 "|DE2_115"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "DRAM_ADDR\[12..10\] DE2_115.vhdl(116) " "Using initial value X (don't care) for net \"DRAM_ADDR\[12..10\]\" at DE2_115.vhdl(116)" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 116 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890086632 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "DE2_115.vhdl" "pll_inst" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890086689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/pll.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890087101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/pll.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890087118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087118 ""}  } { { "pll.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/pll.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575890087118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890087233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890087233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:sram " "Elaborating entity \"sram\" for hierarchy \"sram:sram\"" {  } { { "DE2_115.vhdl" "sram" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890087347 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_WE_N sram.vhd(70) " "VHDL Process Statement warning at sram.vhd(70): inferring latch(es) for signal or variable \"SRAM_WE_N\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575890087348 "|DE2_115|sram:sram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_OE_N sram.vhd(70) " "VHDL Process Statement warning at sram.vhd(70): inferring latch(es) for signal or variable \"SRAM_OE_N\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575890087348 "|DE2_115|sram:sram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_LB_N sram.vhd(70) " "VHDL Process Statement warning at sram.vhd(70): inferring latch(es) for signal or variable \"SRAM_LB_N\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575890087348 "|DE2_115|sram:sram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_UB_N sram.vhd(70) " "VHDL Process Statement warning at sram.vhd(70): inferring latch(es) for signal or variable \"SRAM_UB_N\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575890087349 "|DE2_115|sram:sram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_in sram.vhd(70) " "VHDL Process Statement warning at sram.vhd(70): inferring latch(es) for signal or variable \"data_in\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575890087349 "|DE2_115|sram:sram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_DQ sram.vhd(70) " "VHDL Process Statement warning at sram.vhd(70): inferring latch(es) for signal or variable \"SRAM_DQ\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575890087349 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[0\] sram.vhd(70) " "Inferred latch for \"SRAM_DQ\[0\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087350 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[1\] sram.vhd(70) " "Inferred latch for \"SRAM_DQ\[1\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087350 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[2\] sram.vhd(70) " "Inferred latch for \"SRAM_DQ\[2\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087350 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[3\] sram.vhd(70) " "Inferred latch for \"SRAM_DQ\[3\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087350 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[4\] sram.vhd(70) " "Inferred latch for \"SRAM_DQ\[4\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087350 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[5\] sram.vhd(70) " "Inferred latch for \"SRAM_DQ\[5\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087350 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[6\] sram.vhd(70) " "Inferred latch for \"SRAM_DQ\[6\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087350 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[7\] sram.vhd(70) " "Inferred latch for \"SRAM_DQ\[7\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087350 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[8\] sram.vhd(70) " "Inferred latch for \"SRAM_DQ\[8\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087350 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[9\] sram.vhd(70) " "Inferred latch for \"SRAM_DQ\[9\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087350 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[10\] sram.vhd(70) " "Inferred latch for \"SRAM_DQ\[10\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087351 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[11\] sram.vhd(70) " "Inferred latch for \"SRAM_DQ\[11\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087351 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[12\] sram.vhd(70) " "Inferred latch for \"SRAM_DQ\[12\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087351 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[13\] sram.vhd(70) " "Inferred latch for \"SRAM_DQ\[13\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087351 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[14\] sram.vhd(70) " "Inferred latch for \"SRAM_DQ\[14\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087351 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[15\] sram.vhd(70) " "Inferred latch for \"SRAM_DQ\[15\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087351 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] sram.vhd(70) " "Inferred latch for \"data_in\[0\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087351 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] sram.vhd(70) " "Inferred latch for \"data_in\[1\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087351 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] sram.vhd(70) " "Inferred latch for \"data_in\[2\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087351 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] sram.vhd(70) " "Inferred latch for \"data_in\[3\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087351 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] sram.vhd(70) " "Inferred latch for \"data_in\[4\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087351 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[5\] sram.vhd(70) " "Inferred latch for \"data_in\[5\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087351 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[6\] sram.vhd(70) " "Inferred latch for \"data_in\[6\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087351 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[7\] sram.vhd(70) " "Inferred latch for \"data_in\[7\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087352 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[8\] sram.vhd(70) " "Inferred latch for \"data_in\[8\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087352 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[9\] sram.vhd(70) " "Inferred latch for \"data_in\[9\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087352 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[10\] sram.vhd(70) " "Inferred latch for \"data_in\[10\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087352 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[11\] sram.vhd(70) " "Inferred latch for \"data_in\[11\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087352 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[12\] sram.vhd(70) " "Inferred latch for \"data_in\[12\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087352 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[13\] sram.vhd(70) " "Inferred latch for \"data_in\[13\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087352 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[14\] sram.vhd(70) " "Inferred latch for \"data_in\[14\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087352 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[15\] sram.vhd(70) " "Inferred latch for \"data_in\[15\]\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087352 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_UB_N sram.vhd(70) " "Inferred latch for \"SRAM_UB_N\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087352 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_LB_N sram.vhd(70) " "Inferred latch for \"SRAM_LB_N\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087353 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_OE_N sram.vhd(70) " "Inferred latch for \"SRAM_OE_N\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087353 "|DE2_115|sram:sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_WE_N sram.vhd(70) " "Inferred latch for \"SRAM_WE_N\" at sram.vhd(70)" {  } { { "sram.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/sram.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087353 "|DE2_115|sram:sram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iram_quartus iram_quartus:iram_quartus_inst " "Elaborating entity \"iram_quartus\" for hierarchy \"iram_quartus:iram_quartus_inst\"" {  } { { "DE2_115.vhdl" "iram_quartus_inst" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890087359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\"" {  } { { "../../memory/iram_quartus.vhd" "altsyncram_component" { Text "/run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890087471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\"" {  } { { "../../memory/iram_quartus.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890087482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/_prj_final/tests/quartus.hex " "Parameter \"init_file\" = \"C:/_prj_final/tests/quartus.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087482 ""}  } { { "../../memory/iram_quartus.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575890087482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jo04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jo04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jo04 " "Found entity 1: altsyncram_jo04" {  } { { "db/altsyncram_jo04.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/altsyncram_jo04.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890087528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jo04 iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_jo04:auto_generated " "Elaborating entity \"altsyncram_jo04\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_jo04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890087528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jju2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jju2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jju2 " "Found entity 1: altsyncram_jju2" {  } { { "db/altsyncram_jju2.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/altsyncram_jju2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890087573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890087573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jju2 iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_jo04:auto_generated\|altsyncram_jju2:altsyncram1 " "Elaborating entity \"altsyncram_jju2\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_jo04:auto_generated\|altsyncram_jju2:altsyncram1\"" {  } { { "db/altsyncram_jo04.tdf" "altsyncram1" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/altsyncram_jo04.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890087573 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/_prj_final/tests/quartus.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/_prj_final/tests/quartus.hex -- setting all initial values to 0" {  } { { "../../memory/iram_quartus.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/memory/iram_quartus.vhd" 62 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1575890087601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_jo04:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_jo04:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_jo04.tdf" "mgl_prim2" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/altsyncram_jo04.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890087758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_jo04:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_jo04:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_jo04.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/altsyncram_jo04.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890087772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_jo04:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_jo04:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 822083584 " "Parameter \"NODE_NAME\" = \"822083584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890087772 ""}  } { { "db/altsyncram_jo04.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/altsyncram_jo04.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575890087772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_jo04:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_jo04:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890087902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_jo04:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_jo04:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890088007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_jo04:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_jo04:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890088101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmemory dmemory:dmem " "Elaborating entity \"dmemory\" for hierarchy \"dmemory:dmem\"" {  } { { "DE2_115.vhdl" "dmem" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890088138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:myRisc " "Elaborating entity \"core\" for hierarchy \"core:myRisc\"" {  } { { "DE2_115.vhdl" "myRisc" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890088152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iregister core:myRisc\|iregister:ins_register " "Elaborating entity \"iregister\" for hierarchy \"core:myRisc\|iregister:ins_register\"" {  } { { "../../core/core.vhd" "ins_register" { Text "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890088177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file core:myRisc\|register_file:registers " "Elaborating entity \"register_file\" for hierarchy \"core:myRisc\|register_file:registers\"" {  } { { "../../core/core.vhd" "registers" { Text "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890088189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder core:myRisc\|decoder:decoder0 " "Elaborating entity \"decoder\" for hierarchy \"core:myRisc\|decoder:decoder0\"" {  } { { "../../core/core.vhd" "decoder0" { Text "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890088199 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dmemory.bus_lag decoder.vhd(15) " "Using initial value X (don't care) for net \"dmemory.bus_lag\" at decoder.vhd(15)" {  } { { "../../decoder/decoder.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/decoder.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890088203 "|DE2_115|core:myRisc|decoder:decoder0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA core:myRisc\|ULA:alu_0 " "Elaborating entity \"ULA\" for hierarchy \"core:myRisc\|ULA:alu_0\"" {  } { { "../../core/core.vhd" "alu_0" { Text "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890088212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M core:myRisc\|M:M_0 " "Elaborating entity \"M\" for hierarchy \"core:myRisc\|M:M_0\"" {  } { { "../../core/core.vhd" "M_0" { Text "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890088221 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1575890088484 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.12.09.09:14:52 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl " "2019.12.09.09:14:52 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890092234 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890094620 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890094762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890095485 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890095580 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890095674 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890095780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890095783 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890095783 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1575890096466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/alt_sld_fab.v" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/ip/sld5d2bcf66/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890096754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890096754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890096828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890096828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890096829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890096829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890096886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890096886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890096963 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890096963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890096963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890097022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890097022 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:myRisc\|register_file:registers\|ram_rtl_0 " "Inferred RAM node \"core:myRisc\|register_file:registers\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575890098389 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:myRisc\|register_file:registers\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:myRisc\|register_file:registers\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/DE2_115.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:myRisc\|register_file:registers\|ram_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"core:myRisc\|register_file:registers\|ram_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/DE2_115.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dmemory:dmem\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dmemory:dmem\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575890099064 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575890099064 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575890099064 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "core:myRisc\|M:M_0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:myRisc\|M:M_0\|Mult1\"" {  } { { "../../alu/m/M.vhd" "Mult1" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890099067 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:myRisc\|M:M_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:myRisc\|M:M_0\|Mult0\"" {  } { { "../../alu/m/M.vhd" "Mult0" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890099067 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:myRisc\|M:M_0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:myRisc\|M:M_0\|Div0\"" {  } { { "../../alu/m/M.vhd" "Div0" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890099067 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:myRisc\|M:M_0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:myRisc\|M:M_0\|Mod1\"" {  } { { "../../alu/m/M.vhd" "Mod1" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890099067 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:myRisc\|M:M_0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:myRisc\|M:M_0\|Mod0\"" {  } { { "../../alu/m/M.vhd" "Mod0" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890099067 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:myRisc\|M:M_0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:myRisc\|M:M_0\|Div1\"" {  } { { "../../alu/m/M.vhd" "Div1" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890099067 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575890099067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:myRisc\|register_file:registers\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"core:myRisc\|register_file:registers\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890099086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:myRisc\|register_file:registers\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"core:myRisc\|register_file:registers\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115.ram0_register_file_87c776fc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115.ram0_register_file_87c776fc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099086 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575890099086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nsl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nsl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nsl1 " "Found entity 1: altsyncram_nsl1" {  } { { "db/altsyncram_nsl1.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/altsyncram_nsl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890099129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890099129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmemory:dmem\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"dmemory:dmem\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890099166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmemory:dmem\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"dmemory:dmem\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099166 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575890099166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vh41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vh41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vh41 " "Found entity 1: altsyncram_vh41" {  } { { "db/altsyncram_vh41.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/altsyncram_vh41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890099208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890099208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:myRisc\|M:M_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"core:myRisc\|M:M_0\|lpm_mult:Mult1\"" {  } { { "../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890099295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:myRisc\|M:M_0\|lpm_mult:Mult1 " "Instantiated megafunction \"core:myRisc\|M:M_0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099295 ""}  } { { "../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575890099295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890099360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890099360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:myRisc\|M:M_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"core:myRisc\|M:M_0\|lpm_mult:Mult0\"" {  } { { "../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890099377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:myRisc\|M:M_0\|lpm_mult:Mult0 " "Instantiated megafunction \"core:myRisc\|M:M_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099377 ""}  } { { "../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575890099377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890099415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890099415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:myRisc\|M:M_0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"core:myRisc\|M:M_0\|lpm_divide:Div0\"" {  } { { "../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890099512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:myRisc\|M:M_0\|lpm_divide:Div0 " "Instantiated megafunction \"core:myRisc\|M:M_0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099512 ""}  } { { "../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575890099512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/lpm_divide_92p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890099560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890099560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890099566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890099566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890099634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890099634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890099806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890099806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890099845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890099845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890099850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890099850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:myRisc\|M:M_0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"core:myRisc\|M:M_0\|lpm_divide:Mod1\"" {  } { { "../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890099860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:myRisc\|M:M_0\|lpm_divide:Mod1 " "Instantiated megafunction \"core:myRisc\|M:M_0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099860 ""}  } { { "../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575890099860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890099897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890099897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890099902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890099902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:myRisc\|M:M_0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"core:myRisc\|M:M_0\|lpm_divide:Mod0\"" {  } { { "../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890099918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:myRisc\|M:M_0\|lpm_divide:Mod0 " "Instantiated megafunction \"core:myRisc\|M:M_0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099918 ""}  } { { "../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575890099918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/lpm_divide_cqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890099955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890099955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:myRisc\|M:M_0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"core:myRisc\|M:M_0\|lpm_divide:Div1\"" {  } { { "../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890099974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:myRisc\|M:M_0\|lpm_divide:Div1 " "Instantiated megafunction \"core:myRisc\|M:M_0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575890099974 ""}  } { { "../../alu/m/M.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/alu/m/M.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575890099974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575890100011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890100011 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "580 " "Ignored 580 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "124 " "Ignored 124 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1575890101098 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "456 " "Ignored 456 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1575890101098 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1575890101098 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[0\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[0\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[1\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[1\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[2\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[2\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[3\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[3\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[4\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[4\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[5\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[5\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[6\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[6\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[7\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[7\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[8\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[8\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[9\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[9\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[10\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[10\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[11\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[11\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[12\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[12\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[13\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[13\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[14\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[14\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[15\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[15\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[16\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[16\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[17\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[17\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[18\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[18\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[19\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[19\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[20\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[20\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[21\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[21\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[22\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[22\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[23\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[23\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[24\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[24\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[25\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[25\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[26\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[26\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[27\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[27\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[28\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[28\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[29\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[29\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[30\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[30\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[31\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[31\]\" and its non-tri-state driver." {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575890101120 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1575890101120 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "bidirectional pin \"ENET0_MDIO\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "bidirectional pin \"ENET1_MDIO\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575890101121 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1575890101121 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[0\] VCC pin " "The pin \"SRAM_DQ\[0\]\" is fed by VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575890101123 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[1\] VCC pin " "The pin \"SRAM_DQ\[1\]\" is fed by VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575890101123 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[2\] VCC pin " "The pin \"SRAM_DQ\[2\]\" is fed by VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575890101123 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[3\] GND pin " "The pin \"SRAM_DQ\[3\]\" is fed by GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575890101123 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[4\] GND pin " "The pin \"SRAM_DQ\[4\]\" is fed by GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575890101123 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[5\] GND pin " "The pin \"SRAM_DQ\[5\]\" is fed by GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575890101123 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[6\] VCC pin " "The pin \"SRAM_DQ\[6\]\" is fed by VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575890101123 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[7\] GND pin " "The pin \"SRAM_DQ\[7\]\" is fed by GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575890101123 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[8\] GND pin " "The pin \"SRAM_DQ\[8\]\" is fed by GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575890101123 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[9\] GND pin " "The pin \"SRAM_DQ\[9\]\" is fed by GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575890101123 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[10\] GND pin " "The pin \"SRAM_DQ\[10\]\" is fed by GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575890101123 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[11\] VCC pin " "The pin \"SRAM_DQ\[11\]\" is fed by VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575890101123 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[12\] GND pin " "The pin \"SRAM_DQ\[12\]\" is fed by GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575890101123 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[13\] GND pin " "The pin \"SRAM_DQ\[13\]\" is fed by GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575890101123 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[14\] GND pin " "The pin \"SRAM_DQ\[14\]\" is fed by GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575890101123 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SRAM_DQ\[15\] GND pin " "The pin \"SRAM_DQ\[15\]\" is fed by GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1575890101123 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1575890101123 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SRAM_DQ\[0\]\" is moved to its source" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1575890101141 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SRAM_DQ\[1\]\" is moved to its source" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1575890101141 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SRAM_DQ\[2\]\" is moved to its source" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1575890101141 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SRAM_DQ\[6\]\" is moved to its source" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1575890101141 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SRAM_DQ\[11\]\" is moved to its source" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1575890101141 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1575890101141 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_HDR" "" "One or more bidirectional pins are fed by always-enabled (GND-fed) open-drain buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "SRAM_DQ\[3\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"SRAM_DQ\[3\]\" is set to GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1575890101141 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "SRAM_DQ\[4\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"SRAM_DQ\[4\]\" is set to GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1575890101141 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "SRAM_DQ\[5\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"SRAM_DQ\[5\]\" is set to GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1575890101141 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "SRAM_DQ\[7\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"SRAM_DQ\[7\]\" is set to GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1575890101141 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "SRAM_DQ\[8\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"SRAM_DQ\[8\]\" is set to GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1575890101141 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "SRAM_DQ\[9\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"SRAM_DQ\[9\]\" is set to GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1575890101141 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "SRAM_DQ\[10\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"SRAM_DQ\[10\]\" is set to GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1575890101141 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "SRAM_DQ\[12\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"SRAM_DQ\[12\]\" is set to GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1575890101141 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "SRAM_DQ\[13\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"SRAM_DQ\[13\]\" is set to GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1575890101141 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "SRAM_DQ\[14\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"SRAM_DQ\[14\]\" is set to GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1575890101141 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "SRAM_DQ\[15\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"SRAM_DQ\[15\]\" is set to GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1575890101141 ""}  } {  } 0 13036 "One or more bidirectional pins are fed by always-enabled (GND-fed) open-drain buffers" 0 0 "Analysis & Synthesis" 0 -1 1575890101141 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 324 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1575890101176 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1575890101176 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[0\]~synth " "Node \"DRAM_DQ\[0\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[1\]~synth " "Node \"DRAM_DQ\[1\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[2\]~synth " "Node \"DRAM_DQ\[2\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[3\]~synth " "Node \"DRAM_DQ\[3\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[4\]~synth " "Node \"DRAM_DQ\[4\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[5\]~synth " "Node \"DRAM_DQ\[5\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[6\]~synth " "Node \"DRAM_DQ\[6\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[7\]~synth " "Node \"DRAM_DQ\[7\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[8\]~synth " "Node \"DRAM_DQ\[8\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[9\]~synth " "Node \"DRAM_DQ\[9\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[10\]~synth " "Node \"DRAM_DQ\[10\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[11\]~synth " "Node \"DRAM_DQ\[11\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[12\]~synth " "Node \"DRAM_DQ\[12\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[13\]~synth " "Node \"DRAM_DQ\[13\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[14\]~synth " "Node \"DRAM_DQ\[14\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[15\]~synth " "Node \"DRAM_DQ\[15\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[16\]~synth " "Node \"DRAM_DQ\[16\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[17\]~synth " "Node \"DRAM_DQ\[17\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[18\]~synth " "Node \"DRAM_DQ\[18\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[19\]~synth " "Node \"DRAM_DQ\[19\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[20\]~synth " "Node \"DRAM_DQ\[20\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[21\]~synth " "Node \"DRAM_DQ\[21\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[22\]~synth " "Node \"DRAM_DQ\[22\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[23\]~synth " "Node \"DRAM_DQ\[23\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[24\]~synth " "Node \"DRAM_DQ\[24\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[25\]~synth " "Node \"DRAM_DQ\[25\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[26\]~synth " "Node \"DRAM_DQ\[26\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[27\]~synth " "Node \"DRAM_DQ\[27\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[28\]~synth " "Node \"DRAM_DQ\[28\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[29\]~synth " "Node \"DRAM_DQ\[29\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[30\]~synth " "Node \"DRAM_DQ\[30\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[31\]~synth " "Node \"DRAM_DQ\[31\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[0\]~synth " "Node \"SRAM_DQ\[0\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[1\]~synth " "Node \"SRAM_DQ\[1\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[2\]~synth " "Node \"SRAM_DQ\[2\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[6\]~synth " "Node \"SRAM_DQ\[6\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[11\]~synth " "Node \"SRAM_DQ\[11\]~synth\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890107935 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575890107935 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|ENET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WE_N GND " "Pin \"OTG_WE_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|OTG_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] VCC " "Pin \"SRAM_ADDR\[4\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] VCC " "Pin \"SRAM_ADDR\[6\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] VCC " "Pin \"SRAM_ADDR\[9\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] VCC " "Pin \"SRAM_ADDR\[12\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] VCC " "Pin \"SRAM_ADDR\[13\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] VCC " "Pin \"SRAM_ADDR\[14\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] VCC " "Pin \"SRAM_ADDR\[15\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] VCC " "Pin \"SRAM_ADDR\[18\]\" is stuck at VCC" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575890107938 "|DE2_115|FL_WP_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575890107938 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890108198 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "core:myRisc\|iregister:ins_register\|imm_i\[0\] Low " "Register core:myRisc\|iregister:ins_register\|imm_i\[0\] will power up to Low" {  } { { "../../decoder/iregister.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575890108348 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "core:myRisc\|iregister:ins_register\|imm_s\[0\] Low " "Register core:myRisc\|iregister:ins_register\|imm_s\[0\] will power up to Low" {  } { { "../../decoder/iregister.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575890108348 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "core:myRisc\|iregister:ins_register\|imm_b\[0\] Low " "Register core:myRisc\|iregister:ins_register\|imm_b\[0\] will power up to Low" {  } { { "../../decoder/iregister.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575890108348 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "core:myRisc\|iregister:ins_register\|imm_i\[31\] Low " "Register core:myRisc\|iregister:ins_register\|imm_i\[31\] will power up to Low" {  } { { "../../decoder/iregister.vhd" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/decoder/iregister.vhd" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575890108348 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1575890108348 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575890113244 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "core:myRisc\|Add1~22 " "Logic cell \"core:myRisc\|Add1~22\"" {  } { { "../../core/core.vhd" "Add1~22" { Text "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890113287 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:myRisc\|jal_target\[0\]~22 " "Logic cell \"core:myRisc\|jal_target\[0\]~22\"" {  } { { "../../core/core.vhd" "jal_target\[0\]~22" { Text "/run/user/1001/overlay/merged/riscv-multicycle/core/core.vhd" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890113287 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1575890113287 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575890114700 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575890114700 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "60 " "Design contains 60 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|ENET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "DE2_115.vhdl" "" { Text "/run/user/1001/overlay/merged/riscv-multicycle/sint/DE2_115/DE2_115.vhdl" 138 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575890115667 "|DE2_115|FL_RY"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575890115667 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7382 " "Implemented 7382 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "72 " "Implemented 72 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575890115678 ""} { "Info" "ICUT_CUT_TM_OPINS" "229 " "Implemented 229 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575890115678 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "103 " "Implemented 103 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1575890115678 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6832 " "Implemented 6832 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575890115678 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575890115678 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1575890115678 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1575890115678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575890115678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 462 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 462 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1219 " "Peak virtual memory: 1219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575890115717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 08:15:15 2019 " "Processing ended: Mon Dec  9 08:15:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575890115717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575890115717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575890115717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575890115717 ""}
