<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 16 has been inferred" BundleName="gmem" VarName="out" LoopLoc="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153:21" LoopName="VITIS_LOOP_153_1" ParentFunc="void Stream2Mem_Batch&lt;8u, 1u&gt;(hls::stream&lt;ap_uint&lt;8u&gt;, 0&gt;&amp;, ap_uint&lt;8u&gt;*, unsigned int)" Length="16" Direction="write" AccessID="scevgepseq" OrigID="for.inc.i.store.6" OrigAccess-DebugLoc="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156:9" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:187:21" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:187:21" LoopName="VITIS_LOOP_187_1" ParentFunc="void Stream2Mem_Batch&lt;8u, 1u&gt;(hls::stream&lt;ap_uint&lt;8u&gt;, 0&gt;&amp;, ap_uint&lt;8u&gt;*, unsigned int)"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="out" LoopLoc="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153:21" LoopName="VITIS_LOOP_153_1" ParentFunc="void Stream2Mem_Batch&lt;8u, 1u&gt;(hls::stream&lt;ap_uint&lt;8u&gt;, 0&gt;&amp;, ap_uint&lt;8u&gt;*, unsigned int)" OrigID="scevgepseq" OrigAccess-DebugLoc="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153:21" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 16 and bit width 8 in loop 'VITIS_LOOP_153_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153:21" LoopName="VITIS_LOOP_153_1" Length="16" Width="8" Direction="write"/>
</VitisHLS:BurstInfo>

