
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57+218 (git sha1 7ebd97216, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: top.sv
Parsing formal SystemVerilog input from `top.sv' to AST representation.
verilog frontend filename top.sv
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: props.sv
Parsing formal SystemVerilog input from `props.sv' to AST representation.
verilog frontend filename props.sv
Storing AST representation for module `$abstract\props'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: bind_protocol.sv
Parsing formal SystemVerilog input from `bind_protocol.sv' to AST representation.
verilog frontend filename bind_protocol.sv
Successfully finished Verilog frontend.

4. Executing PREP pass.

4.1. Executing HIERARCHY pass (managing design hierarchy).

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

4.2.1. Analyzing design hierarchy..
Top module:  \top

4.2.2. Analyzing design hierarchy..
Top module:  \top
Removing unused module `$abstract\props'.
Removing unused module `$abstract\top'.
Removed 2 unused modules.

4.3. Executing PROC pass (convert processes to netlists).

4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$top.sv:15$3 in module top.
Removed a total of 0 dead cases.

4.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.

4.3.4. Executing PROC_INIT pass (extract init attributes).

4.3.5. Executing PROC_ARST pass (detect async resets in processes).

4.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$top.sv:15$3'.
     1/1: $0\sum_q[7:0]
Creating decoders for process `\top.$proc$top.sv:11$1'.

4.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\sum_d' from process `\top.$proc$top.sv:11$1'.

4.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\sum_q' using process `\top.$proc$top.sv:15$3'.
  created $dff cell `$procdff$8' with positive edge clock.

4.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\top.$proc$top.sv:15$3'.
Removing empty process `top.$proc$top.sv:15$3'.
Removing empty process `top.$proc$top.sv:11$1'.
Cleaned up 1 empty switch.

4.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

4.4. Executing FUTURE pass.

4.5. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

4.7. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

4.8. Executing OPT pass (performing simple optimizations).

4.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.8.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.8.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.8.8. Finished fast OPT passes. (There is nothing left to do.)

4.9. Executing WREDUCE pass (reducing word size of cells).

4.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.11. Executing MEMORY_COLLECT pass (generating $mem cells).

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.12.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.12.4. Finished fast OPT passes.

4.13. Printing statistics.

=== top ===

        +----------Local Count, excluding submodules.
        | 
        8 wires
       50 wire bits
        7 public wires
       42 public wire bits
        5 ports
       26 port bits
        3 cells
        1   $add
        1   $dff
        1   $mux

4.14. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

5. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `top'. Setting top module to top.

5.1. Analyzing design hierarchy..
Top module:  \top

5.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

6. Executing jny backend.

7. Executing RTLIL backend.
Output filename: ../model/design.il

End of script. Logfile hash: e8f8fec17b, CPU: user 0.01s system 0.00s, MEM: 14.87 MB peak
Yosys 0.57+218 (git sha1 7ebd97216, clang++ 18.1.8 -fPIC -O3)
Time spent: 29% 5x opt_expr (0 sec), 21% 4x opt_clean (0 sec), ...
