{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 17:02:27 2010 " "Info: Processing started: Sat Nov 27 17:02:27 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 34 0 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "pixel_clock2 " "Info: Detected ripple clock \"pixel_clock2\" as buffer" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 194 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pixel_clock2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "h_sync_b " "Info: Detected ripple clock \"h_sync_b\" as buffer" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 217 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "h_sync_b" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register znak_v\[0\] register ram_address\[12\] 105.03 MHz 9.521 ns Internal " "Info: Clock \"clock\" has Internal fmax of 105.03 MHz between source register \"znak_v\[0\]\" and destination register \"ram_address\[12\]\" (period= 9.521 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.469 ns + Longest register register " "Info: + Longest register to register delay is 4.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns znak_v\[0\] 1 REG LCFF_X44_Y33_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y33_N5; Fanout = 6; REG Node = 'znak_v\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { znak_v[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.414 ns) 0.938 ns Add0~1 2 COMB LCCOMB_X44_Y33_N16 2 " "Info: 2: + IC(0.524 ns) + CELL(0.414 ns) = 0.938 ns; Loc. = LCCOMB_X44_Y33_N16; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { znak_v[0] Add0~1 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.009 ns Add0~3 3 COMB LCCOMB_X44_Y33_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.009 ns; Loc. = LCCOMB_X44_Y33_N18; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.419 ns Add0~4 4 COMB LCCOMB_X44_Y33_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.419 ns; Loc. = LCCOMB_X44_Y33_N20; Fanout = 2; COMB Node = 'Add0~4'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~3 Add0~4 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.393 ns) 2.473 ns Add1~9 5 COMB LCCOMB_X43_Y33_N10 2 " "Info: 5: + IC(0.661 ns) + CELL(0.393 ns) = 2.473 ns; Loc. = LCCOMB_X43_Y33_N10; Fanout = 2; COMB Node = 'Add1~9'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { Add0~4 Add1~9 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.544 ns Add1~11 6 COMB LCCOMB_X43_Y33_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.544 ns; Loc. = LCCOMB_X43_Y33_N12; Fanout = 2; COMB Node = 'Add1~11'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~9 Add1~11 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.703 ns Add1~13 7 COMB LCCOMB_X43_Y33_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 2.703 ns; Loc. = LCCOMB_X43_Y33_N14; Fanout = 2; COMB Node = 'Add1~13'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add1~11 Add1~13 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.113 ns Add1~14 8 COMB LCCOMB_X43_Y33_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 3.113 ns; Loc. = LCCOMB_X43_Y33_N16; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~13 Add1~14 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.414 ns) 3.975 ns ram_address\[11\]~35 9 COMB LCCOMB_X42_Y33_N28 1 " "Info: 9: + IC(0.448 ns) + CELL(0.414 ns) = 3.975 ns; Loc. = LCCOMB_X42_Y33_N28; Fanout = 1; COMB Node = 'ram_address\[11\]~35'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { Add1~14 ram_address[11]~35 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.385 ns ram_address\[12\]~36 10 COMB LCCOMB_X42_Y33_N30 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 4.385 ns; Loc. = LCCOMB_X42_Y33_N30; Fanout = 1; COMB Node = 'ram_address\[12\]~36'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ram_address[11]~35 ram_address[12]~36 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.469 ns ram_address\[12\] 11 REG LCFF_X42_Y33_N31 1 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 4.469 ns; Loc. = LCFF_X42_Y33_N31; Fanout = 1; REG Node = 'ram_address\[12\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ram_address[12]~36 ram_address[12] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.836 ns ( 63.46 % ) " "Info: Total cell delay = 2.836 ns ( 63.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.633 ns ( 36.54 % ) " "Info: Total interconnect delay = 1.633 ns ( 36.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.469 ns" { znak_v[0] Add0~1 Add0~3 Add0~4 Add1~9 Add1~11 Add1~13 Add1~14 ram_address[11]~35 ram_address[12]~36 ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "4.469 ns" { znak_v[0] {} Add0~1 {} Add0~3 {} Add0~4 {} Add1~9 {} Add1~11 {} Add1~13 {} Add1~14 {} ram_address[11]~35 {} ram_address[12]~36 {} ram_address[12] {} } { 0.000ns 0.524ns 0.000ns 0.000ns 0.661ns 0.000ns 0.000ns 0.000ns 0.448ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.410ns 0.393ns 0.071ns 0.159ns 0.410ns 0.414ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.838 ns - Smallest " "Info: - Smallest clock skew is -4.838 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1104 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1104; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns ram_address\[12\] 3 REG LCFF_X42_Y33_N31 1 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X42_Y33_N31; Fanout = 1; REG Node = 'ram_address\[12\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clock~clkctrl ram_address[12] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clock clock~clkctrl ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[12] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.519 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 7.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.028 ns) + CELL(0.787 ns) 3.814 ns pixel_clock2 2 REG LCFF_X35_Y33_N3 4 " "Info: 2: + IC(2.028 ns) + CELL(0.787 ns) = 3.814 ns; Loc. = LCFF_X35_Y33_N3; Fanout = 4; REG Node = 'pixel_clock2'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clock pixel_clock2 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.787 ns) 4.897 ns h_sync_b 3 REG LCFF_X35_Y33_N19 5 " "Info: 3: + IC(0.296 ns) + CELL(0.787 ns) = 4.897 ns; Loc. = LCFF_X35_Y33_N19; Fanout = 5; REG Node = 'h_sync_b'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { pixel_clock2 h_sync_b } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.000 ns) 5.964 ns h_sync_b~clkctrl 4 COMB CLKCTRL_G10 47 " "Info: 4: + IC(1.067 ns) + CELL(0.000 ns) = 5.964 ns; Loc. = CLKCTRL_G10; Fanout = 47; COMB Node = 'h_sync_b~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { h_sync_b h_sync_b~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 7.519 ns znak_v\[0\] 5 REG LCFF_X44_Y33_N5 6 " "Info: 5: + IC(1.018 ns) + CELL(0.537 ns) = 7.519 ns; Loc. = LCFF_X44_Y33_N5; Fanout = 6; REG Node = 'znak_v\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { h_sync_b~clkctrl znak_v[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 41.36 % ) " "Info: Total cell delay = 3.110 ns ( 41.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.409 ns ( 58.64 % ) " "Info: Total interconnect delay = 4.409 ns ( 58.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.519 ns" { clock pixel_clock2 h_sync_b h_sync_b~clkctrl znak_v[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.519 ns" { clock {} clock~combout {} pixel_clock2 {} h_sync_b {} h_sync_b~clkctrl {} znak_v[0] {} } { 0.000ns 0.000ns 2.028ns 0.296ns 1.067ns 1.018ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clock clock~clkctrl ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[12] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.519 ns" { clock pixel_clock2 h_sync_b h_sync_b~clkctrl znak_v[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.519 ns" { clock {} clock~combout {} pixel_clock2 {} h_sync_b {} h_sync_b~clkctrl {} znak_v[0] {} } { 0.000ns 0.000ns 2.028ns 0.296ns 1.067ns 1.018ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 291 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 126 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.469 ns" { znak_v[0] Add0~1 Add0~3 Add0~4 Add1~9 Add1~11 Add1~13 Add1~14 ram_address[11]~35 ram_address[12]~36 ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "4.469 ns" { znak_v[0] {} Add0~1 {} Add0~3 {} Add0~4 {} Add1~9 {} Add1~11 {} Add1~13 {} Add1~14 {} ram_address[11]~35 {} ram_address[12]~36 {} ram_address[12] {} } { 0.000ns 0.524ns 0.000ns 0.000ns 0.661ns 0.000ns 0.000ns 0.000ns 0.448ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.410ns 0.393ns 0.071ns 0.159ns 0.410ns 0.414ns 0.410ns 0.084ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clock clock~clkctrl ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[12] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.519 ns" { clock pixel_clock2 h_sync_b h_sync_b~clkctrl znak_v[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.519 ns" { clock {} clock~combout {} pixel_clock2 {} h_sync_b {} h_sync_b~clkctrl {} znak_v[0] {} } { 0.000ns 0.000ns 2.028ns 0.296ns 1.067ns 1.018ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a26~portb_we_reg vga_wren clock 8.072 ns memory " "Info: tsu for memory \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a26~portb_we_reg\" (data pin = \"vga_wren\", clock pin = \"clock\") is 8.072 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.774 ns + Longest pin memory " "Info: + Longest pin to memory delay is 10.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns vga_wren 1 PIN PIN_C7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C7; Fanout = 2; PIN Node = 'vga_wren'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_wren } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.643 ns) + CELL(0.271 ns) 6.754 ns ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|decode_1oa:decode3\|eq_node\[1\] 2 COMB LCCOMB_X25_Y26_N0 16 " "Info: 2: + IC(5.643 ns) + CELL(0.271 ns) = 6.754 ns; Loc. = LCCOMB_X25_Y26_N0; Fanout = 16; COMB Node = 'ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|decode_1oa:decode3\|eq_node\[1\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.914 ns" { vga_wren ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|decode_1oa:decode3|eq_node[1] } "NODE_NAME" } } { "db/decode_1oa.tdf" "" { Text "C:/VGA-VHDL/DE2/db/decode_1oa.tdf" 29 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.708 ns) + CELL(0.312 ns) 10.774 ns ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a26~portb_we_reg 3 MEM M4K_X52_Y28 1 " "Info: 3: + IC(3.708 ns) + CELL(0.312 ns) = 10.774 ns; Loc. = M4K_X52_Y28; Fanout = 1; MEM Node = 'ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a26~portb_we_reg'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.020 ns" { ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|decode_1oa:decode3|eq_node[1] ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2/db/altsyncram_ad72.tdf" 1014 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.423 ns ( 13.21 % ) " "Info: Total cell delay = 1.423 ns ( 13.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.351 ns ( 86.79 % ) " "Info: Total interconnect delay = 9.351 ns ( 86.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.774 ns" { vga_wren ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|decode_1oa:decode3|eq_node[1] ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_we_reg } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "10.774 ns" { vga_wren {} vga_wren~combout {} ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|decode_1oa:decode3|eq_node[1] {} ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_we_reg {} } { 0.000ns 0.000ns 5.643ns 3.708ns } { 0.000ns 0.840ns 0.271ns 0.312ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2/db/altsyncram_ad72.tdf" 1014 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.737 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1104 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1104; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.689 ns) 2.737 ns ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a26~portb_we_reg 3 MEM M4K_X52_Y28 1 " "Info: 3: + IC(0.931 ns) + CELL(0.689 ns) = 2.737 ns; Loc. = M4K_X52_Y28; Fanout = 1; MEM Node = 'ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a26~portb_we_reg'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { clock~clkctrl ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2/db/altsyncram_ad72.tdf" 1014 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 61.67 % ) " "Info: Total cell delay = 1.688 ns ( 61.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.049 ns ( 38.33 % ) " "Info: Total interconnect delay = 1.049 ns ( 38.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { clock clock~clkctrl ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_we_reg } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { clock {} clock~combout {} clock~clkctrl {} ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.931ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.774 ns" { vga_wren ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|decode_1oa:decode3|eq_node[1] ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_we_reg } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "10.774 ns" { vga_wren {} vga_wren~combout {} ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|decode_1oa:decode3|eq_node[1] {} ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_we_reg {} } { 0.000ns 0.000ns 5.643ns 3.708ns } { 0.000ns 0.840ns 0.271ns 0.312ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { clock clock~clkctrl ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_we_reg } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { clock {} clock~combout {} clock~clkctrl {} ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.931ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock signal_r\[0\] pixel_pom\[0\] 17.537 ns register " "Info: tco from clock \"clock\" to destination pin \"signal_r\[0\]\" through register \"pixel_pom\[0\]\" is 17.537 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.453 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.028 ns) + CELL(0.787 ns) 3.814 ns pixel_clock2 2 REG LCFF_X35_Y33_N3 4 " "Info: 2: + IC(2.028 ns) + CELL(0.787 ns) = 3.814 ns; Loc. = LCFF_X35_Y33_N3; Fanout = 4; REG Node = 'pixel_clock2'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clock pixel_clock2 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.000 ns) 4.900 ns pixel_clock2~clkctrl 3 COMB CLKCTRL_G11 27 " "Info: 3: + IC(1.086 ns) + CELL(0.000 ns) = 4.900 ns; Loc. = CLKCTRL_G11; Fanout = 27; COMB Node = 'pixel_clock2~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { pixel_clock2 pixel_clock2~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 6.453 ns pixel_pom\[0\] 4 REG LCFF_X40_Y33_N15 6 " "Info: 4: + IC(1.016 ns) + CELL(0.537 ns) = 6.453 ns; Loc. = LCFF_X40_Y33_N15; Fanout = 6; REG Node = 'pixel_pom\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { pixel_clock2~clkctrl pixel_pom[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.00 % ) " "Info: Total cell delay = 2.323 ns ( 36.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.130 ns ( 64.00 % ) " "Info: Total interconnect delay = 4.130 ns ( 64.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.453 ns" { clock pixel_clock2 pixel_clock2~clkctrl pixel_pom[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "6.453 ns" { clock {} clock~combout {} pixel_clock2 {} pixel_clock2~clkctrl {} pixel_pom[0] {} } { 0.000ns 0.000ns 2.028ns 1.086ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 217 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.834 ns + Longest register pin " "Info: + Longest register to pin delay is 10.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pixel_pom\[0\] 1 REG LCFF_X40_Y33_N15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y33_N15; Fanout = 6; REG Node = 'pixel_pom\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_pom[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.438 ns) 0.991 ns Mux0~2 2 COMB LCCOMB_X41_Y33_N18 1 " "Info: 2: + IC(0.553 ns) + CELL(0.438 ns) = 0.991 ns; Loc. = LCCOMB_X41_Y33_N18; Fanout = 1; COMB Node = 'Mux0~2'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { pixel_pom[0] Mux0~2 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 486 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.420 ns) 1.659 ns Mux0~3 3 COMB LCCOMB_X41_Y33_N24 6 " "Info: 3: + IC(0.248 ns) + CELL(0.420 ns) = 1.659 ns; Loc. = LCCOMB_X41_Y33_N24; Fanout = 6; COMB Node = 'Mux0~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { Mux0~2 Mux0~3 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 486 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.275 ns) 2.702 ns b_sig\[0\]~17 4 COMB LCCOMB_X41_Y32_N16 6 " "Info: 4: + IC(0.768 ns) + CELL(0.275 ns) = 2.702 ns; Loc. = LCCOMB_X41_Y32_N16; Fanout = 6; COMB Node = 'b_sig\[0\]~17'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { Mux0~3 b_sig[0]~17 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.438 ns) 3.621 ns signal_r~25 5 COMB LCCOMB_X40_Y32_N4 2 " "Info: 5: + IC(0.481 ns) + CELL(0.438 ns) = 3.621 ns; Loc. = LCCOMB_X40_Y32_N4; Fanout = 2; COMB Node = 'signal_r~25'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { b_sig[0]~17 signal_r~25 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 4.154 ns signal_r~9 6 COMB LCCOMB_X40_Y32_N2 1 " "Info: 6: + IC(0.258 ns) + CELL(0.275 ns) = 4.154 ns; Loc. = LCCOMB_X40_Y32_N2; Fanout = 1; COMB Node = 'signal_r~9'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { signal_r~25 signal_r~9 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.420 ns) 4.821 ns signal_r~10 7 COMB LCCOMB_X40_Y32_N20 1 " "Info: 7: + IC(0.247 ns) + CELL(0.420 ns) = 4.821 ns; Loc. = LCCOMB_X40_Y32_N20; Fanout = 1; COMB Node = 'signal_r~10'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { signal_r~9 signal_r~10 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.437 ns) 5.931 ns signal_r~12 8 COMB LCCOMB_X36_Y32_N24 8 " "Info: 8: + IC(0.673 ns) + CELL(0.437 ns) = 5.931 ns; Loc. = LCCOMB_X36_Y32_N24; Fanout = 8; COMB Node = 'signal_r~12'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { signal_r~10 signal_r~12 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.105 ns) + CELL(2.798 ns) 10.834 ns signal_r\[0\] 9 PIN PIN_C8 0 " "Info: 9: + IC(2.105 ns) + CELL(2.798 ns) = 10.834 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'signal_r\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.903 ns" { signal_r~12 signal_r[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.501 ns ( 50.78 % ) " "Info: Total cell delay = 5.501 ns ( 50.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.333 ns ( 49.22 % ) " "Info: Total interconnect delay = 5.333 ns ( 49.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.834 ns" { pixel_pom[0] Mux0~2 Mux0~3 b_sig[0]~17 signal_r~25 signal_r~9 signal_r~10 signal_r~12 signal_r[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "10.834 ns" { pixel_pom[0] {} Mux0~2 {} Mux0~3 {} b_sig[0]~17 {} signal_r~25 {} signal_r~9 {} signal_r~10 {} signal_r~12 {} signal_r[0] {} } { 0.000ns 0.553ns 0.248ns 0.768ns 0.481ns 0.258ns 0.247ns 0.673ns 2.105ns } { 0.000ns 0.438ns 0.420ns 0.275ns 0.438ns 0.275ns 0.420ns 0.437ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.453 ns" { clock pixel_clock2 pixel_clock2~clkctrl pixel_pom[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "6.453 ns" { clock {} clock~combout {} pixel_clock2 {} pixel_clock2~clkctrl {} pixel_pom[0] {} } { 0.000ns 0.000ns 2.028ns 1.086ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.834 ns" { pixel_pom[0] Mux0~2 Mux0~3 b_sig[0]~17 signal_r~25 signal_r~9 signal_r~10 signal_r~12 signal_r[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "10.834 ns" { pixel_pom[0] {} Mux0~2 {} Mux0~3 {} b_sig[0]~17 {} signal_r~25 {} signal_r~9 {} signal_r~10 {} signal_r~12 {} signal_r[0] {} } { 0.000ns 0.553ns 0.248ns 0.768ns 0.481ns 0.258ns 0.247ns 0.673ns 2.105ns } { 0.000ns 0.438ns 0.420ns 0.275ns 0.438ns 0.275ns 0.420ns 0.437ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a20~portb_address_reg0 vga_address\[0\] clock -2.961 ns memory " "Info: th for memory \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a20~portb_address_reg0\" (data pin = \"vga_address\[0\]\", clock pin = \"clock\") is -2.961 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.768 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1104 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1104; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.689 ns) 2.768 ns ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a20~portb_address_reg0 3 MEM M4K_X52_Y34 1 " "Info: 3: + IC(0.962 ns) + CELL(0.689 ns) = 2.768 ns; Loc. = M4K_X52_Y34; Fanout = 1; MEM Node = 'ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a20~portb_address_reg0'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { clock~clkctrl ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2/db/altsyncram_ad72.tdf" 792 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 60.98 % ) " "Info: Total cell delay = 1.688 ns ( 60.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.080 ns ( 39.02 % ) " "Info: Total interconnect delay = 1.080 ns ( 39.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clock clock~clkctrl ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clock {} clock~combout {} clock~clkctrl {} ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.962ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2/db/altsyncram_ad72.tdf" 792 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.963 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 5.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns vga_address\[0\] 1 PIN PIN_D18 32 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D18; Fanout = 32; PIN Node = 'vga_address\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_address[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 40 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.981 ns) + CELL(0.142 ns) 5.963 ns ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a20~portb_address_reg0 2 MEM M4K_X52_Y34 1 " "Info: 2: + IC(4.981 ns) + CELL(0.142 ns) = 5.963 ns; Loc. = M4K_X52_Y34; Fanout = 1; MEM Node = 'ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_ad72:auto_generated\|ram_block1a20~portb_address_reg0'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.123 ns" { vga_address[0] ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ad72.tdf" "" { Text "C:/VGA-VHDL/DE2/db/altsyncram_ad72.tdf" 792 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.982 ns ( 16.47 % ) " "Info: Total cell delay = 0.982 ns ( 16.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.981 ns ( 83.53 % ) " "Info: Total interconnect delay = 4.981 ns ( 83.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.963 ns" { vga_address[0] ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.963 ns" { vga_address[0] {} vga_address[0]~combout {} ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg0 {} } { 0.000ns 0.000ns 4.981ns } { 0.000ns 0.840ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clock clock~clkctrl ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clock {} clock~combout {} clock~clkctrl {} ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.962ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.963 ns" { vga_address[0] ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.963 ns" { vga_address[0] {} vga_address[0]~combout {} ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg0 {} } { 0.000ns 0.000ns 4.981ns } { 0.000ns 0.840ns 0.142ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 17:02:28 2010 " "Info: Processing ended: Sat Nov 27 17:02:28 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
