vendor_name = ModelSim
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/Register4Bits.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/tb_alu_structural.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/mux2_1_4bits.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/mux2_1.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/alu_structural.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/Spi_slave_module.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/FpgaController.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/Spi_slave_tb.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/hex_to_7seg.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/and4bits.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/fulladder.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/multi.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/resta.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/xor4bits.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/tb_and4bits.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/tb_fulladder.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/tb_multi.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/tb_resta.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/tb_xor4bits.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/pwm_controller.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/FlipFlop.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/deco_4_2bits.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/ButtonDebounce.sv
source_file = 1, C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/db/FPGAController.cbx.xml
design_name = FpgaController
instance = comp, \fpga_physical_miso~output , fpga_physical_miso~output, FpgaController, 1
instance = comp, \led_outputs[0]~output , led_outputs[0]~output, FpgaController, 1
instance = comp, \led_outputs[1]~output , led_outputs[1]~output, FpgaController, 1
instance = comp, \led_outputs[2]~output , led_outputs[2]~output, FpgaController, 1
instance = comp, \led_outputs[3]~output , led_outputs[3]~output, FpgaController, 1
instance = comp, \seven_segment_pins[0]~output , seven_segment_pins[0]~output, FpgaController, 1
instance = comp, \seven_segment_pins[1]~output , seven_segment_pins[1]~output, FpgaController, 1
instance = comp, \seven_segment_pins[2]~output , seven_segment_pins[2]~output, FpgaController, 1
instance = comp, \seven_segment_pins[3]~output , seven_segment_pins[3]~output, FpgaController, 1
instance = comp, \seven_segment_pins[4]~output , seven_segment_pins[4]~output, FpgaController, 1
instance = comp, \seven_segment_pins[5]~output , seven_segment_pins[5]~output, FpgaController, 1
instance = comp, \seven_segment_pins[6]~output , seven_segment_pins[6]~output, FpgaController, 1
instance = comp, \seven_segment_pins2[0]~output , seven_segment_pins2[0]~output, FpgaController, 1
instance = comp, \seven_segment_pins2[1]~output , seven_segment_pins2[1]~output, FpgaController, 1
instance = comp, \seven_segment_pins2[2]~output , seven_segment_pins2[2]~output, FpgaController, 1
instance = comp, \seven_segment_pins2[3]~output , seven_segment_pins2[3]~output, FpgaController, 1
instance = comp, \seven_segment_pins2[4]~output , seven_segment_pins2[4]~output, FpgaController, 1
instance = comp, \seven_segment_pins2[5]~output , seven_segment_pins2[5]~output, FpgaController, 1
instance = comp, \seven_segment_pins2[6]~output , seven_segment_pins2[6]~output, FpgaController, 1
instance = comp, \motor_pwm~output , motor_pwm~output, FpgaController, 1
instance = comp, \FPGA_clk~input , FPGA_clk~input, FpgaController, 1
instance = comp, \FPGA_clk~inputCLKENA0 , FPGA_clk~inputCLKENA0, FpgaController, 1
instance = comp, \FPGA_reset~input , FPGA_reset~input, FpgaController, 1
instance = comp, \arduino_ss_n~input , arduino_ss_n~input, FpgaController, 1
instance = comp, \spi_inst|ss_n_sync1 , spi_inst|ss_n_sync1, FpgaController, 1
instance = comp, \spi_inst|ss_n_sync2~DUPLICATE , spi_inst|ss_n_sync2~DUPLICATE, FpgaController, 1
instance = comp, \spi_inst|ss_n_falling_edge_event~0 , spi_inst|ss_n_falling_edge_event~0, FpgaController, 1
instance = comp, \arduino_sclk~input , arduino_sclk~input, FpgaController, 1
instance = comp, \spi_inst|sclk_sync1 , spi_inst|sclk_sync1, FpgaController, 1
instance = comp, \spi_inst|sclk_sync2 , spi_inst|sclk_sync2, FpgaController, 1
instance = comp, \spi_inst|d_shift_reg_miso[4]~1 , spi_inst|d_shift_reg_miso[4]~1, FpgaController, 1
instance = comp, \spi_inst|shift_reg_miso[4] , spi_inst|shift_reg_miso[4], FpgaController, 1
instance = comp, \spi_inst|d_shift_reg_miso[5]~3 , spi_inst|d_shift_reg_miso[5]~3, FpgaController, 1
instance = comp, \spi_inst|shift_reg_miso[5] , spi_inst|shift_reg_miso[5], FpgaController, 1
instance = comp, \spi_inst|d_shift_reg_miso[6]~2 , spi_inst|d_shift_reg_miso[6]~2, FpgaController, 1
instance = comp, \spi_inst|shift_reg_miso[6] , spi_inst|shift_reg_miso[6], FpgaController, 1
instance = comp, \spi_inst|d_shift_reg_miso[7]~0 , spi_inst|d_shift_reg_miso[7]~0, FpgaController, 1
instance = comp, \spi_inst|shift_reg_miso[7] , spi_inst|shift_reg_miso[7], FpgaController, 1
instance = comp, \spi_inst|shift_enable~0 , spi_inst|shift_enable~0, FpgaController, 1
instance = comp, \spi_inst|shift_reg_mosi[3] , spi_inst|shift_reg_mosi[3], FpgaController, 1
instance = comp, \arduino_mosi~input , arduino_mosi~input, FpgaController, 1
instance = comp, \spi_inst|mosi_sync1 , spi_inst|mosi_sync1, FpgaController, 1
instance = comp, \spi_inst|mosi_sync2~feeder , spi_inst|mosi_sync2~feeder, FpgaController, 1
instance = comp, \spi_inst|mosi_sync2 , spi_inst|mosi_sync2, FpgaController, 1
instance = comp, \spi_inst|d_shift_reg_mosi[0]~3 , spi_inst|d_shift_reg_mosi[0]~3, FpgaController, 1
instance = comp, \spi_inst|shift_reg_mosi[0] , spi_inst|shift_reg_mosi[0], FpgaController, 1
instance = comp, \spi_inst|d_shift_reg_mosi[1]~0 , spi_inst|d_shift_reg_mosi[1]~0, FpgaController, 1
instance = comp, \spi_inst|shift_reg_mosi[1] , spi_inst|shift_reg_mosi[1], FpgaController, 1
instance = comp, \spi_inst|d_shift_reg_mosi[2]~1 , spi_inst|d_shift_reg_mosi[2]~1, FpgaController, 1
instance = comp, \spi_inst|shift_reg_mosi[2] , spi_inst|shift_reg_mosi[2], FpgaController, 1
instance = comp, \spi_inst|d_shift_reg_mosi[3]~2 , spi_inst|d_shift_reg_mosi[3]~2, FpgaController, 1
instance = comp, \spi_inst|ss_n_sync2 , spi_inst|ss_n_sync2, FpgaController, 1
instance = comp, \spi_inst|d_bit_count[1]~1 , spi_inst|d_bit_count[1]~1, FpgaController, 1
instance = comp, \spi_inst|bit_count_reg[1] , spi_inst|bit_count_reg[1], FpgaController, 1
instance = comp, \spi_inst|d_bit_count[0]~2 , spi_inst|d_bit_count[0]~2, FpgaController, 1
instance = comp, \spi_inst|bit_count_reg[0] , spi_inst|bit_count_reg[0], FpgaController, 1
instance = comp, \spi_inst|d_bit_count[1]~0 , spi_inst|d_bit_count[1]~0, FpgaController, 1
instance = comp, \spi_inst|d_has_loaded_mosi_data_this_frame~0 , spi_inst|d_has_loaded_mosi_data_this_frame~0, FpgaController, 1
instance = comp, \spi_inst|has_loaded_mosi_data_this_frame_reg , spi_inst|has_loaded_mosi_data_this_frame_reg, FpgaController, 1
instance = comp, \spi_inst|d_data_buffer[0]~0 , spi_inst|d_data_buffer[0]~0, FpgaController, 1
instance = comp, \spi_inst|data_buffer_reg[3] , spi_inst|data_buffer_reg[3], FpgaController, 1
instance = comp, \spi_inst|data_buffer_reg[2] , spi_inst|data_buffer_reg[2], FpgaController, 1
instance = comp, \spi_inst|data_buffer_reg[0] , spi_inst|data_buffer_reg[0], FpgaController, 1
instance = comp, \spi_inst|data_buffer_reg[1] , spi_inst|data_buffer_reg[1], FpgaController, 1
instance = comp, \hex7seg_inst|seg[0]~0 , hex7seg_inst|seg[0]~0, FpgaController, 1
instance = comp, \hex7seg_inst|seg[1]~1 , hex7seg_inst|seg[1]~1, FpgaController, 1
instance = comp, \hex7seg_inst|seg[2]~2 , hex7seg_inst|seg[2]~2, FpgaController, 1
instance = comp, \hex7seg_inst|seg[3]~3 , hex7seg_inst|seg[3]~3, FpgaController, 1
instance = comp, \hex7seg_inst|seg[4]~4 , hex7seg_inst|seg[4]~4, FpgaController, 1
instance = comp, \hex7seg_inst|seg[5]~5 , hex7seg_inst|seg[5]~5, FpgaController, 1
instance = comp, \hex7seg_inst|seg[6]~6 , hex7seg_inst|seg[6]~6, FpgaController, 1
instance = comp, \db_btn1|Add0~17 , db_btn1|Add0~17, FpgaController, 1
instance = comp, \btn1~input , btn1~input, FpgaController, 1
instance = comp, \db_btn1|sync_0 , db_btn1|sync_0, FpgaController, 1
instance = comp, \db_btn1|sync_1 , db_btn1|sync_1, FpgaController, 1
instance = comp, \db_btn1|cnt_enable , db_btn1|cnt_enable, FpgaController, 1
instance = comp, \db_btn1|cnt[0] , db_btn1|cnt[0], FpgaController, 1
instance = comp, \db_btn1|cnt[2] , db_btn1|cnt[2], FpgaController, 1
instance = comp, \db_btn1|Add0~13 , db_btn1|Add0~13, FpgaController, 1
instance = comp, \db_btn1|cnt[1] , db_btn1|cnt[1], FpgaController, 1
instance = comp, \db_btn1|Add0~9 , db_btn1|Add0~9, FpgaController, 1
instance = comp, \db_btn1|cnt[2]~DUPLICATE , db_btn1|cnt[2]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn1|Add0~5 , db_btn1|Add0~5, FpgaController, 1
instance = comp, \db_btn1|cnt[3] , db_btn1|cnt[3], FpgaController, 1
instance = comp, \db_btn1|cnt[1]~DUPLICATE , db_btn1|cnt[1]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn1|Equal0~0 , db_btn1|Equal0~0, FpgaController, 1
instance = comp, \db_btn1|Add0~41 , db_btn1|Add0~41, FpgaController, 1
instance = comp, \db_btn1|cnt[4] , db_btn1|cnt[4], FpgaController, 1
instance = comp, \db_btn1|Add0~37 , db_btn1|Add0~37, FpgaController, 1
instance = comp, \db_btn1|cnt[5] , db_btn1|cnt[5], FpgaController, 1
instance = comp, \db_btn1|Add0~33 , db_btn1|Add0~33, FpgaController, 1
instance = comp, \db_btn1|cnt[6] , db_btn1|cnt[6], FpgaController, 1
instance = comp, \db_btn1|Add0~25 , db_btn1|Add0~25, FpgaController, 1
instance = comp, \db_btn1|cnt[7] , db_btn1|cnt[7], FpgaController, 1
instance = comp, \db_btn1|Add0~21 , db_btn1|Add0~21, FpgaController, 1
instance = comp, \db_btn1|cnt[8] , db_btn1|cnt[8], FpgaController, 1
instance = comp, \db_btn1|cnt[4]~DUPLICATE , db_btn1|cnt[4]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn1|Add0~1 , db_btn1|Add0~1, FpgaController, 1
instance = comp, \db_btn1|cnt[9]~DUPLICATE , db_btn1|cnt[9]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn1|Add0~61 , db_btn1|Add0~61, FpgaController, 1
instance = comp, \db_btn1|cnt[10]~DUPLICATE , db_btn1|cnt[10]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn1|Add0~57 , db_btn1|Add0~57, FpgaController, 1
instance = comp, \db_btn1|cnt[11] , db_btn1|cnt[11], FpgaController, 1
instance = comp, \db_btn1|Add0~53 , db_btn1|Add0~53, FpgaController, 1
instance = comp, \db_btn1|cnt[12] , db_btn1|cnt[12], FpgaController, 1
instance = comp, \db_btn1|Add0~29 , db_btn1|Add0~29, FpgaController, 1
instance = comp, \db_btn1|cnt[13] , db_btn1|cnt[13], FpgaController, 1
instance = comp, \db_btn1|Equal0~1 , db_btn1|Equal0~1, FpgaController, 1
instance = comp, \db_btn1|cnt[9] , db_btn1|cnt[9], FpgaController, 1
instance = comp, \db_btn1|Add0~49 , db_btn1|Add0~49, FpgaController, 1
instance = comp, \db_btn1|cnt[14]~DUPLICATE , db_btn1|cnt[14]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn1|Add0~45 , db_btn1|Add0~45, FpgaController, 1
instance = comp, \db_btn1|cnt[15] , db_btn1|cnt[15], FpgaController, 1
instance = comp, \db_btn1|cnt[10] , db_btn1|cnt[10], FpgaController, 1
instance = comp, \db_btn1|cnt[14] , db_btn1|cnt[14], FpgaController, 1
instance = comp, \db_btn1|Equal0~2 , db_btn1|Equal0~2, FpgaController, 1
instance = comp, \db_btn1|filtered~0 , db_btn1|filtered~0, FpgaController, 1
instance = comp, \db_btn1|filtered , db_btn1|filtered, FpgaController, 1
instance = comp, \btn2~input , btn2~input, FpgaController, 1
instance = comp, \db_btn2|sync_0~feeder , db_btn2|sync_0~feeder, FpgaController, 1
instance = comp, \db_btn2|sync_0 , db_btn2|sync_0, FpgaController, 1
instance = comp, \db_btn2|sync_1 , db_btn2|sync_1, FpgaController, 1
instance = comp, \db_btn2|Add0~17 , db_btn2|Add0~17, FpgaController, 1
instance = comp, \db_btn2|cnt_enable , db_btn2|cnt_enable, FpgaController, 1
instance = comp, \db_btn2|cnt[0] , db_btn2|cnt[0], FpgaController, 1
instance = comp, \db_btn2|Add0~13 , db_btn2|Add0~13, FpgaController, 1
instance = comp, \db_btn2|cnt[1] , db_btn2|cnt[1], FpgaController, 1
instance = comp, \db_btn2|Add0~9 , db_btn2|Add0~9, FpgaController, 1
instance = comp, \db_btn2|cnt[2] , db_btn2|cnt[2], FpgaController, 1
instance = comp, \db_btn2|Add0~5 , db_btn2|Add0~5, FpgaController, 1
instance = comp, \db_btn2|cnt[3] , db_btn2|cnt[3], FpgaController, 1
instance = comp, \db_btn2|Add0~1 , db_btn2|Add0~1, FpgaController, 1
instance = comp, \db_btn2|cnt[4] , db_btn2|cnt[4], FpgaController, 1
instance = comp, \db_btn2|Add0~61 , db_btn2|Add0~61, FpgaController, 1
instance = comp, \db_btn2|cnt[5] , db_btn2|cnt[5], FpgaController, 1
instance = comp, \db_btn2|Add0~57 , db_btn2|Add0~57, FpgaController, 1
instance = comp, \db_btn2|cnt[6] , db_btn2|cnt[6], FpgaController, 1
instance = comp, \db_btn2|Add0~53 , db_btn2|Add0~53, FpgaController, 1
instance = comp, \db_btn2|cnt[7] , db_btn2|cnt[7], FpgaController, 1
instance = comp, \db_btn2|Add0~49 , db_btn2|Add0~49, FpgaController, 1
instance = comp, \db_btn2|cnt[8]~DUPLICATE , db_btn2|cnt[8]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn2|Add0~45 , db_btn2|Add0~45, FpgaController, 1
instance = comp, \db_btn2|cnt[9] , db_btn2|cnt[9], FpgaController, 1
instance = comp, \db_btn2|cnt[8] , db_btn2|cnt[8], FpgaController, 1
instance = comp, \db_btn2|Equal0~2 , db_btn2|Equal0~2, FpgaController, 1
instance = comp, \db_btn2|Add0~41 , db_btn2|Add0~41, FpgaController, 1
instance = comp, \db_btn2|cnt[10] , db_btn2|cnt[10], FpgaController, 1
instance = comp, \db_btn2|Add0~37 , db_btn2|Add0~37, FpgaController, 1
instance = comp, \db_btn2|cnt[11] , db_btn2|cnt[11], FpgaController, 1
instance = comp, \db_btn2|Add0~33 , db_btn2|Add0~33, FpgaController, 1
instance = comp, \db_btn2|cnt[12] , db_btn2|cnt[12], FpgaController, 1
instance = comp, \db_btn2|Add0~29 , db_btn2|Add0~29, FpgaController, 1
instance = comp, \db_btn2|cnt[13] , db_btn2|cnt[13], FpgaController, 1
instance = comp, \db_btn2|Add0~25 , db_btn2|Add0~25, FpgaController, 1
instance = comp, \db_btn2|cnt[14] , db_btn2|cnt[14], FpgaController, 1
instance = comp, \db_btn2|Add0~21 , db_btn2|Add0~21, FpgaController, 1
instance = comp, \db_btn2|cnt[15] , db_btn2|cnt[15], FpgaController, 1
instance = comp, \db_btn2|Equal0~1 , db_btn2|Equal0~1, FpgaController, 1
instance = comp, \db_btn2|cnt[4]~DUPLICATE , db_btn2|cnt[4]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn2|filtered , db_btn2|filtered, FpgaController, 1
instance = comp, \db_btn2|cnt[1]~DUPLICATE , db_btn2|cnt[1]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn2|cnt[0]~DUPLICATE , db_btn2|cnt[0]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn2|cnt[2]~DUPLICATE , db_btn2|cnt[2]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn2|cnt[3]~DUPLICATE , db_btn2|cnt[3]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn2|Equal0~0 , db_btn2|Equal0~0, FpgaController, 1
instance = comp, \db_btn2|filtered~0 , db_btn2|filtered~0, FpgaController, 1
instance = comp, \db_btn2|filtered~DUPLICATE , db_btn2|filtered~DUPLICATE, FpgaController, 1
instance = comp, \db_btn3|Add0~17 , db_btn3|Add0~17, FpgaController, 1
instance = comp, \btn3~input , btn3~input, FpgaController, 1
instance = comp, \db_btn3|sync_0 , db_btn3|sync_0, FpgaController, 1
instance = comp, \db_btn3|sync_1 , db_btn3|sync_1, FpgaController, 1
instance = comp, \db_btn3|cnt_enable , db_btn3|cnt_enable, FpgaController, 1
instance = comp, \db_btn3|cnt[0] , db_btn3|cnt[0], FpgaController, 1
instance = comp, \db_btn3|Add0~13 , db_btn3|Add0~13, FpgaController, 1
instance = comp, \db_btn3|cnt[1] , db_btn3|cnt[1], FpgaController, 1
instance = comp, \db_btn3|Add0~9 , db_btn3|Add0~9, FpgaController, 1
instance = comp, \db_btn3|cnt[2] , db_btn3|cnt[2], FpgaController, 1
instance = comp, \db_btn3|Add0~5 , db_btn3|Add0~5, FpgaController, 1
instance = comp, \db_btn3|cnt[3] , db_btn3|cnt[3], FpgaController, 1
instance = comp, \db_btn3|Add0~1 , db_btn3|Add0~1, FpgaController, 1
instance = comp, \db_btn3|cnt[4] , db_btn3|cnt[4], FpgaController, 1
instance = comp, \db_btn3|Add0~61 , db_btn3|Add0~61, FpgaController, 1
instance = comp, \db_btn3|cnt[5] , db_btn3|cnt[5], FpgaController, 1
instance = comp, \db_btn3|Add0~57 , db_btn3|Add0~57, FpgaController, 1
instance = comp, \db_btn3|cnt[6] , db_btn3|cnt[6], FpgaController, 1
instance = comp, \db_btn3|Add0~53 , db_btn3|Add0~53, FpgaController, 1
instance = comp, \db_btn3|cnt[7]~DUPLICATE , db_btn3|cnt[7]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn3|Add0~49 , db_btn3|Add0~49, FpgaController, 1
instance = comp, \db_btn3|cnt[8]~DUPLICATE , db_btn3|cnt[8]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn3|Add0~45 , db_btn3|Add0~45, FpgaController, 1
instance = comp, \db_btn3|cnt[9]~DUPLICATE , db_btn3|cnt[9]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn3|Add0~41 , db_btn3|Add0~41, FpgaController, 1
instance = comp, \db_btn3|cnt[10] , db_btn3|cnt[10], FpgaController, 1
instance = comp, \db_btn3|Add0~37 , db_btn3|Add0~37, FpgaController, 1
instance = comp, \db_btn3|cnt[11] , db_btn3|cnt[11], FpgaController, 1
instance = comp, \db_btn3|Add0~33 , db_btn3|Add0~33, FpgaController, 1
instance = comp, \db_btn3|cnt[12] , db_btn3|cnt[12], FpgaController, 1
instance = comp, \db_btn3|Add0~29 , db_btn3|Add0~29, FpgaController, 1
instance = comp, \db_btn3|cnt[13] , db_btn3|cnt[13], FpgaController, 1
instance = comp, \db_btn3|Add0~25 , db_btn3|Add0~25, FpgaController, 1
instance = comp, \db_btn3|cnt[14] , db_btn3|cnt[14], FpgaController, 1
instance = comp, \db_btn3|Add0~21 , db_btn3|Add0~21, FpgaController, 1
instance = comp, \db_btn3|cnt[15] , db_btn3|cnt[15], FpgaController, 1
instance = comp, \db_btn3|Equal0~1 , db_btn3|Equal0~1, FpgaController, 1
instance = comp, \db_btn3|cnt[4]~DUPLICATE , db_btn3|cnt[4]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn3|cnt[7] , db_btn3|cnt[7], FpgaController, 1
instance = comp, \db_btn3|cnt[6]~DUPLICATE , db_btn3|cnt[6]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn3|cnt[5]~DUPLICATE , db_btn3|cnt[5]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn3|cnt[9] , db_btn3|cnt[9], FpgaController, 1
instance = comp, \db_btn3|cnt[8] , db_btn3|cnt[8], FpgaController, 1
instance = comp, \db_btn3|Equal0~2 , db_btn3|Equal0~2, FpgaController, 1
instance = comp, \db_btn3|cnt[0]~DUPLICATE , db_btn3|cnt[0]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn3|cnt[3]~DUPLICATE , db_btn3|cnt[3]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn3|cnt[2]~DUPLICATE , db_btn3|cnt[2]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn3|cnt[1]~DUPLICATE , db_btn3|cnt[1]~DUPLICATE, FpgaController, 1
instance = comp, \db_btn3|Equal0~0 , db_btn3|Equal0~0, FpgaController, 1
instance = comp, \db_btn3|filtered~0 , db_btn3|filtered~0, FpgaController, 1
instance = comp, \db_btn3|filtered , db_btn3|filtered, FpgaController, 1
instance = comp, \alu_inst|u_sub|inst_adder3|Cout , alu_inst|u_sub|inst_adder3|Cout, FpgaController, 1
instance = comp, \alu_inst|u_mul|fa2b|Cout~0 , alu_inst|u_mul|fa2b|Cout~0, FpgaController, 1
instance = comp, \db_Xor|Add0~17 , db_Xor|Add0~17, FpgaController, 1
instance = comp, \Xor~input , Xor~input, FpgaController, 1
instance = comp, \db_Xor|sync_0~feeder , db_Xor|sync_0~feeder, FpgaController, 1
instance = comp, \db_Xor|sync_0 , db_Xor|sync_0, FpgaController, 1
instance = comp, \db_Xor|sync_1 , db_Xor|sync_1, FpgaController, 1
instance = comp, \db_Xor|cnt_enable , db_Xor|cnt_enable, FpgaController, 1
instance = comp, \db_Xor|cnt[0] , db_Xor|cnt[0], FpgaController, 1
instance = comp, \db_Xor|Add0~13 , db_Xor|Add0~13, FpgaController, 1
instance = comp, \db_Xor|cnt[1] , db_Xor|cnt[1], FpgaController, 1
instance = comp, \db_Xor|Add0~21 , db_Xor|Add0~21, FpgaController, 1
instance = comp, \db_Xor|cnt[2]~DUPLICATE , db_Xor|cnt[2]~DUPLICATE, FpgaController, 1
instance = comp, \db_Xor|Add0~25 , db_Xor|Add0~25, FpgaController, 1
instance = comp, \db_Xor|cnt[3] , db_Xor|cnt[3], FpgaController, 1
instance = comp, \db_Xor|Add0~29 , db_Xor|Add0~29, FpgaController, 1
instance = comp, \db_Xor|cnt[4]~DUPLICATE , db_Xor|cnt[4]~DUPLICATE, FpgaController, 1
instance = comp, \db_Xor|Add0~57 , db_Xor|Add0~57, FpgaController, 1
instance = comp, \db_Xor|cnt[5] , db_Xor|cnt[5], FpgaController, 1
instance = comp, \db_Xor|Add0~33 , db_Xor|Add0~33, FpgaController, 1
instance = comp, \db_Xor|cnt[6] , db_Xor|cnt[6], FpgaController, 1
instance = comp, \db_Xor|Add0~37 , db_Xor|Add0~37, FpgaController, 1
instance = comp, \db_Xor|cnt[7] , db_Xor|cnt[7], FpgaController, 1
instance = comp, \db_Xor|Add0~41 , db_Xor|Add0~41, FpgaController, 1
instance = comp, \db_Xor|cnt[8] , db_Xor|cnt[8], FpgaController, 1
instance = comp, \db_Xor|Add0~45 , db_Xor|Add0~45, FpgaController, 1
instance = comp, \db_Xor|cnt[9]~DUPLICATE , db_Xor|cnt[9]~DUPLICATE, FpgaController, 1
instance = comp, \db_Xor|Add0~49 , db_Xor|Add0~49, FpgaController, 1
instance = comp, \db_Xor|cnt[10] , db_Xor|cnt[10], FpgaController, 1
instance = comp, \db_Xor|Add0~53 , db_Xor|Add0~53, FpgaController, 1
instance = comp, \db_Xor|cnt[11] , db_Xor|cnt[11], FpgaController, 1
instance = comp, \db_Xor|Add0~61 , db_Xor|Add0~61, FpgaController, 1
instance = comp, \db_Xor|cnt[12] , db_Xor|cnt[12], FpgaController, 1
instance = comp, \db_Xor|Add0~1 , db_Xor|Add0~1, FpgaController, 1
instance = comp, \db_Xor|cnt[13] , db_Xor|cnt[13], FpgaController, 1
instance = comp, \db_Xor|Add0~9 , db_Xor|Add0~9, FpgaController, 1
instance = comp, \db_Xor|cnt[14] , db_Xor|cnt[14], FpgaController, 1
instance = comp, \db_Xor|Add0~5 , db_Xor|Add0~5, FpgaController, 1
instance = comp, \db_Xor|cnt[15] , db_Xor|cnt[15], FpgaController, 1
instance = comp, \db_Xor|Equal0~0 , db_Xor|Equal0~0, FpgaController, 1
instance = comp, \db_Xor|cnt[9] , db_Xor|cnt[9], FpgaController, 1
instance = comp, \db_Xor|Equal0~2 , db_Xor|Equal0~2, FpgaController, 1
instance = comp, \db_Xor|cnt[2] , db_Xor|cnt[2], FpgaController, 1
instance = comp, \db_Xor|cnt[4] , db_Xor|cnt[4], FpgaController, 1
instance = comp, \db_Xor|Equal0~1 , db_Xor|Equal0~1, FpgaController, 1
instance = comp, \db_Xor|filtered~0 , db_Xor|filtered~0, FpgaController, 1
instance = comp, \db_Xor|filtered , db_Xor|filtered, FpgaController, 1
instance = comp, \db_Sub|Add0~57 , db_Sub|Add0~57, FpgaController, 1
instance = comp, \Sub~input , Sub~input, FpgaController, 1
instance = comp, \db_Sub|sync_0~feeder , db_Sub|sync_0~feeder, FpgaController, 1
instance = comp, \db_Sub|sync_0 , db_Sub|sync_0, FpgaController, 1
instance = comp, \db_Sub|sync_1 , db_Sub|sync_1, FpgaController, 1
instance = comp, \db_Sub|cnt_enable , db_Sub|cnt_enable, FpgaController, 1
instance = comp, \db_Sub|cnt[0] , db_Sub|cnt[0], FpgaController, 1
instance = comp, \db_Sub|Add0~53 , db_Sub|Add0~53, FpgaController, 1
instance = comp, \db_Sub|cnt[1] , db_Sub|cnt[1], FpgaController, 1
instance = comp, \db_Sub|Add0~49 , db_Sub|Add0~49, FpgaController, 1
instance = comp, \db_Sub|cnt[2] , db_Sub|cnt[2], FpgaController, 1
instance = comp, \db_Sub|Add0~45 , db_Sub|Add0~45, FpgaController, 1
instance = comp, \db_Sub|cnt[3] , db_Sub|cnt[3], FpgaController, 1
instance = comp, \db_Sub|Add0~41 , db_Sub|Add0~41, FpgaController, 1
instance = comp, \db_Sub|cnt[4] , db_Sub|cnt[4], FpgaController, 1
instance = comp, \db_Sub|Add0~37 , db_Sub|Add0~37, FpgaController, 1
instance = comp, \db_Sub|cnt[5] , db_Sub|cnt[5], FpgaController, 1
instance = comp, \db_Sub|Add0~33 , db_Sub|Add0~33, FpgaController, 1
instance = comp, \db_Sub|cnt[6] , db_Sub|cnt[6], FpgaController, 1
instance = comp, \db_Sub|Add0~29 , db_Sub|Add0~29, FpgaController, 1
instance = comp, \db_Sub|cnt[7] , db_Sub|cnt[7], FpgaController, 1
instance = comp, \db_Sub|cnt[4]~DUPLICATE , db_Sub|cnt[4]~DUPLICATE, FpgaController, 1
instance = comp, \db_Sub|Add0~25 , db_Sub|Add0~25, FpgaController, 1
instance = comp, \db_Sub|cnt[8] , db_Sub|cnt[8], FpgaController, 1
instance = comp, \db_Sub|Add0~21 , db_Sub|Add0~21, FpgaController, 1
instance = comp, \db_Sub|cnt[9] , db_Sub|cnt[9], FpgaController, 1
instance = comp, \db_Sub|Equal0~1 , db_Sub|Equal0~1, FpgaController, 1
instance = comp, \db_Sub|Add0~17 , db_Sub|Add0~17, FpgaController, 1
instance = comp, \db_Sub|cnt[10] , db_Sub|cnt[10], FpgaController, 1
instance = comp, \db_Sub|Add0~13 , db_Sub|Add0~13, FpgaController, 1
instance = comp, \db_Sub|cnt[11] , db_Sub|cnt[11], FpgaController, 1
instance = comp, \db_Sub|Add0~9 , db_Sub|Add0~9, FpgaController, 1
instance = comp, \db_Sub|cnt[12]~DUPLICATE , db_Sub|cnt[12]~DUPLICATE, FpgaController, 1
instance = comp, \db_Sub|Add0~5 , db_Sub|Add0~5, FpgaController, 1
instance = comp, \db_Sub|cnt[13] , db_Sub|cnt[13], FpgaController, 1
instance = comp, \db_Sub|Add0~1 , db_Sub|Add0~1, FpgaController, 1
instance = comp, \db_Sub|cnt[14] , db_Sub|cnt[14], FpgaController, 1
instance = comp, \db_Sub|Add0~61 , db_Sub|Add0~61, FpgaController, 1
instance = comp, \db_Sub|cnt[15] , db_Sub|cnt[15], FpgaController, 1
instance = comp, \db_Sub|cnt[0]~DUPLICATE , db_Sub|cnt[0]~DUPLICATE, FpgaController, 1
instance = comp, \db_Sub|cnt[1]~DUPLICATE , db_Sub|cnt[1]~DUPLICATE, FpgaController, 1
instance = comp, \db_Sub|Equal0~2 , db_Sub|Equal0~2, FpgaController, 1
instance = comp, \db_Sub|filtered , db_Sub|filtered, FpgaController, 1
instance = comp, \db_Sub|cnt[12] , db_Sub|cnt[12], FpgaController, 1
instance = comp, \db_Sub|Equal0~0 , db_Sub|Equal0~0, FpgaController, 1
instance = comp, \db_Sub|filtered~0 , db_Sub|filtered~0, FpgaController, 1
instance = comp, \db_Sub|filtered~DUPLICATE , db_Sub|filtered~DUPLICATE, FpgaController, 1
instance = comp, \alu_controller|Y0 , alu_controller|Y0, FpgaController, 1
instance = comp, \alu_inst|u_mul|fa3c|S~0 , alu_inst|u_mul|fa3c|S~0, FpgaController, 1
instance = comp, \And~input , And~input, FpgaController, 1
instance = comp, \db_And|sync_0~feeder , db_And|sync_0~feeder, FpgaController, 1
instance = comp, \db_And|sync_0 , db_And|sync_0, FpgaController, 1
instance = comp, \db_And|sync_1 , db_And|sync_1, FpgaController, 1
instance = comp, \db_And|Add0~61 , db_And|Add0~61, FpgaController, 1
instance = comp, \db_And|filtered , db_And|filtered, FpgaController, 1
instance = comp, \db_And|cnt_enable , db_And|cnt_enable, FpgaController, 1
instance = comp, \db_And|cnt[0]~DUPLICATE , db_And|cnt[0]~DUPLICATE, FpgaController, 1
instance = comp, \db_And|Add0~1 , db_And|Add0~1, FpgaController, 1
instance = comp, \db_And|cnt[1]~DUPLICATE , db_And|cnt[1]~DUPLICATE, FpgaController, 1
instance = comp, \db_And|Add0~25 , db_And|Add0~25, FpgaController, 1
instance = comp, \db_And|cnt[2] , db_And|cnt[2], FpgaController, 1
instance = comp, \db_And|Add0~29 , db_And|Add0~29, FpgaController, 1
instance = comp, \db_And|cnt[3] , db_And|cnt[3], FpgaController, 1
instance = comp, \db_And|Add0~33 , db_And|Add0~33, FpgaController, 1
instance = comp, \db_And|cnt[4]~DUPLICATE , db_And|cnt[4]~DUPLICATE, FpgaController, 1
instance = comp, \db_And|Add0~37 , db_And|Add0~37, FpgaController, 1
instance = comp, \db_And|cnt[5] , db_And|cnt[5], FpgaController, 1
instance = comp, \db_And|Add0~53 , db_And|Add0~53, FpgaController, 1
instance = comp, \db_And|cnt[6] , db_And|cnt[6], FpgaController, 1
instance = comp, \db_And|cnt[9]~DUPLICATE , db_And|cnt[9]~DUPLICATE, FpgaController, 1
instance = comp, \db_And|Add0~41 , db_And|Add0~41, FpgaController, 1
instance = comp, \db_And|cnt[7] , db_And|cnt[7], FpgaController, 1
instance = comp, \db_And|Add0~45 , db_And|Add0~45, FpgaController, 1
instance = comp, \db_And|cnt[8] , db_And|cnt[8], FpgaController, 1
instance = comp, \db_And|Add0~49 , db_And|Add0~49, FpgaController, 1
instance = comp, \db_And|cnt[9] , db_And|cnt[9], FpgaController, 1
instance = comp, \db_And|cnt[0] , db_And|cnt[0], FpgaController, 1
instance = comp, \db_And|Add0~57 , db_And|Add0~57, FpgaController, 1
instance = comp, \db_And|cnt[10] , db_And|cnt[10], FpgaController, 1
instance = comp, \db_And|Equal0~2 , db_And|Equal0~2, FpgaController, 1
instance = comp, \db_And|cnt[1] , db_And|cnt[1], FpgaController, 1
instance = comp, \db_And|Add0~21 , db_And|Add0~21, FpgaController, 1
instance = comp, \db_And|cnt[11] , db_And|cnt[11], FpgaController, 1
instance = comp, \db_And|cnt[4] , db_And|cnt[4], FpgaController, 1
instance = comp, \db_And|Equal0~1 , db_And|Equal0~1, FpgaController, 1
instance = comp, \db_And|cnt[12]~DUPLICATE , db_And|cnt[12]~DUPLICATE, FpgaController, 1
instance = comp, \db_And|Add0~17 , db_And|Add0~17, FpgaController, 1
instance = comp, \db_And|cnt[12] , db_And|cnt[12], FpgaController, 1
instance = comp, \db_And|cnt[13]~DUPLICATE , db_And|cnt[13]~DUPLICATE, FpgaController, 1
instance = comp, \db_And|Add0~13 , db_And|Add0~13, FpgaController, 1
instance = comp, \db_And|cnt[13] , db_And|cnt[13], FpgaController, 1
instance = comp, \db_And|cnt[14] , db_And|cnt[14], FpgaController, 1
instance = comp, \db_And|Add0~9 , db_And|Add0~9, FpgaController, 1
instance = comp, \db_And|cnt[14]~DUPLICATE , db_And|cnt[14]~DUPLICATE, FpgaController, 1
instance = comp, \db_And|cnt[15]~DUPLICATE , db_And|cnt[15]~DUPLICATE, FpgaController, 1
instance = comp, \db_And|Add0~5 , db_And|Add0~5, FpgaController, 1
instance = comp, \db_And|cnt[15] , db_And|cnt[15], FpgaController, 1
instance = comp, \db_And|Equal0~0 , db_And|Equal0~0, FpgaController, 1
instance = comp, \db_And|filtered~0 , db_And|filtered~0, FpgaController, 1
instance = comp, \db_And|filtered~DUPLICATE , db_And|filtered~DUPLICATE, FpgaController, 1
instance = comp, \alu_controller|Y1 , alu_controller|Y1, FpgaController, 1
instance = comp, \alu_inst|mux_final|m3|g4~0 , alu_inst|mux_final|m3|g4~0, FpgaController, 1
instance = comp, \reg_inst|q[3] , reg_inst|q[3], FpgaController, 1
instance = comp, \alu_inst|u_sub|inst_adder2|Cout~0 , alu_inst|u_sub|inst_adder2|Cout~0, FpgaController, 1
instance = comp, \alu_inst|u_mul|fa2b|S , alu_inst|u_mul|fa2b|S, FpgaController, 1
instance = comp, \alu_inst|mux_final|m2|g4~0 , alu_inst|mux_final|m2|g4~0, FpgaController, 1
instance = comp, \reg_inst|q[2] , reg_inst|q[2], FpgaController, 1
instance = comp, \db_Xor|filtered~DUPLICATE , db_Xor|filtered~DUPLICATE, FpgaController, 1
instance = comp, \alu_inst|mux_final|m0|g4~0 , alu_inst|mux_final|m0|g4~0, FpgaController, 1
instance = comp, \reg_inst|q[0] , reg_inst|q[0], FpgaController, 1
instance = comp, \decoder_inst|Y0 , decoder_inst|Y0, FpgaController, 1
instance = comp, \decoder_inst|Y1 , decoder_inst|Y1, FpgaController, 1
instance = comp, \alu_inst|mux_final|m1|g4~0 , alu_inst|mux_final|m1|g4~0, FpgaController, 1
instance = comp, \reg_inst|q[1] , reg_inst|q[1], FpgaController, 1
instance = comp, \hex7seg_reg_inst|seg[0]~0 , hex7seg_reg_inst|seg[0]~0, FpgaController, 1
instance = comp, \hex7seg_reg_inst|seg[1]~1 , hex7seg_reg_inst|seg[1]~1, FpgaController, 1
instance = comp, \hex7seg_reg_inst|seg[2]~2 , hex7seg_reg_inst|seg[2]~2, FpgaController, 1
instance = comp, \hex7seg_reg_inst|seg[3]~3 , hex7seg_reg_inst|seg[3]~3, FpgaController, 1
instance = comp, \hex7seg_reg_inst|seg[4]~4 , hex7seg_reg_inst|seg[4]~4, FpgaController, 1
instance = comp, \hex7seg_reg_inst|seg[5]~5 , hex7seg_reg_inst|seg[5]~5, FpgaController, 1
instance = comp, \hex7seg_reg_inst|seg[6]~6 , hex7seg_reg_inst|seg[6]~6, FpgaController, 1
instance = comp, \pwm_inst|count[0]~_wirecell , pwm_inst|count[0]~_wirecell, FpgaController, 1
instance = comp, \~GND , ~GND, FpgaController, 1
instance = comp, \pwm_inst|count[0] , pwm_inst|count[0], FpgaController, 1
instance = comp, \pwm_inst|Add0~25 , pwm_inst|Add0~25, FpgaController, 1
instance = comp, \pwm_inst|count[1] , pwm_inst|count[1], FpgaController, 1
instance = comp, \pwm_inst|Add0~21 , pwm_inst|Add0~21, FpgaController, 1
instance = comp, \pwm_inst|count[2] , pwm_inst|count[2], FpgaController, 1
instance = comp, \pwm_inst|LessThan0~1 , pwm_inst|LessThan0~1, FpgaController, 1
instance = comp, \pwm_inst|Add0~17 , pwm_inst|Add0~17, FpgaController, 1
instance = comp, \pwm_inst|count[3] , pwm_inst|count[3], FpgaController, 1
instance = comp, \pwm_inst|LessThan0~2 , pwm_inst|LessThan0~2, FpgaController, 1
instance = comp, \pwm_inst|Add0~1 , pwm_inst|Add0~1, FpgaController, 1
instance = comp, \pwm_inst|count[4] , pwm_inst|count[4], FpgaController, 1
instance = comp, \pwm_inst|Add0~13 , pwm_inst|Add0~13, FpgaController, 1
instance = comp, \pwm_inst|count[5] , pwm_inst|count[5], FpgaController, 1
instance = comp, \pwm_inst|Add0~9 , pwm_inst|Add0~9, FpgaController, 1
instance = comp, \pwm_inst|count[6] , pwm_inst|count[6], FpgaController, 1
instance = comp, \pwm_inst|Add0~5 , pwm_inst|Add0~5, FpgaController, 1
instance = comp, \pwm_inst|count[7] , pwm_inst|count[7], FpgaController, 1
instance = comp, \pwm_inst|LessThan0~3 , pwm_inst|LessThan0~3, FpgaController, 1
instance = comp, \pwm_inst|LessThan0~0 , pwm_inst|LessThan0~0, FpgaController, 1
instance = comp, \pwm_inst|LessThan0~4 , pwm_inst|LessThan0~4, FpgaController, 1
instance = comp, \btn0~input , btn0~input, FpgaController, 1
instance = comp, \Mult~input , Mult~input, FpgaController, 1
