# Reading pref.tcl
# do teste_gt_lt_eq_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/thays/Desktop/repo/ELD_IFSC/Encontro13/comparador/teste_gt_lt_eq.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:41:08 on Nov 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/thays/Desktop/repo/ELD_IFSC/Encontro13/comparador/teste_gt_lt_eq.vhd 
# -- Loading package STANDARD
# -- Compiling entity teste_gt_lt_eq
# -- Compiling architecture ifsc_v1 of teste_gt_lt_eq
# -- Compiling architecture ifsc_v2 of teste_gt_lt_eq
# -- Loading entity teste_gt_lt_eq
# -- Compiling architecture ifsc_v3 of teste_gt_lt_eq
# -- Loading entity teste_gt_lt_eq
# -- Compiling architecture ifsc_v4 of teste_gt_lt_eq
# -- Loading entity teste_gt_lt_eq
# -- Compiling configuration ifsc_cfg
# -- Loading entity teste_gt_lt_eq
# -- Loading architecture ifsc_v4 of teste_gt_lt_eq
# End time: 10:41:08 on Nov 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.teste_gt_lt_eq(ifsc_v4)
# vsim work.teste_gt_lt_eq(ifsc_v4) 
# Start time: 10:41:15 on Nov 02,2024
# Loading std.standard
# Loading work.teste_gt_lt_eq(ifsc_v4)
add wave -position end  sim:/teste_gt_lt_eq/a
add wave -position end  sim:/teste_gt_lt_eq/b
add wave -position end  sim:/teste_gt_lt_eq/gt
add wave -position end  sim:/teste_gt_lt_eq/lt
add wave -position end  sim:/teste_gt_lt_eq/eq
force -freeze sim:/teste_gt_lt_eq/a 1 0
force -freeze sim:/teste_gt_lt_eq/b 2 0
run
force -freeze sim:/teste_gt_lt_eq/a 2 0
run
force -freeze sim:/teste_gt_lt_eq/a 3 0
run
# End time: 10:46:59 on Nov 02,2024, Elapsed time: 0:05:44
# Errors: 0, Warnings: 0
