

================================================================
== Vivado HLS Report for 'conv1'
================================================================
* Date:           Sun Oct 18 11:45:54 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet5_hls
* Solution:       pipeline
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  987907|  987907|  987907|  987907|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- memcpy.B_CONV1.gep.BIAS            |       6|       6|         2|          1|          1|       6|    yes   |
        |- memcpy.pic_in.gep.FM_DDR_BUFF1     |    1025|    1025|         3|          1|          1|    1024|    yes   |
        |- memcpy.W_CONV1.gep.WEIGHT          |     151|     151|         3|          1|          1|     150|    yes   |
        |- L_L_L_conv1_label1                 |  940804|  940804|        13|          8|          1|  117600|    yes   |
        |- L_L_conv1_label2                   |   42336|   42336|        10|          9|          1|    4704|    yes   |
        |- L_L_conv1_label3                   |    2372|    2372|        23|          2|          1|    1176|    yes   |
        |- memcpy.FM_DDR_BUFF2.conv_out1.gep  |    1177|    1177|         3|          1|          1|    1176|    yes   |
        +-------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 8, depth = 13
  * Pipeline-4: initiation interval (II) = 9, depth = 10
  * Pipeline-5: initiation interval (II) = 2, depth = 23
  * Pipeline-6: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 87
* Pipeline : 7
  Pipeline-0 : II = 1, D = 2, States = { 8 9 }
  Pipeline-1 : II = 1, D = 3, States = { 17 18 19 }
  Pipeline-2 : II = 1, D = 3, States = { 27 28 29 }
  Pipeline-3 : II = 8, D = 13, States = { 31 32 33 34 35 36 37 38 39 40 41 42 43 }
  Pipeline-4 : II = 9, D = 10, States = { 45 46 47 48 49 50 51 52 53 54 }
  Pipeline-5 : II = 2, D = 23, States = { 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 }
  Pipeline-6 : II = 1, D = 3, States = { 80 81 82 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	10  / (exitcond9)
	9  / (!exitcond9)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	20  / (exitcond7)
	18  / (!exitcond7)
18 --> 
	19  / true
19 --> 
	17  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	30  / (exitcond8)
	28  / (!exitcond8)
28 --> 
	29  / true
29 --> 
	27  / true
30 --> 
	31  / true
31 --> 
	44  / (exitcond_flatten)
	32  / (!exitcond_flatten)
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	31  / true
44 --> 
	45  / true
45 --> 
	55  / (exitcond_flatten11)
	46  / (!exitcond_flatten11)
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	45  / true
55 --> 
	56  / true
56 --> 
	79  / (exitcond_flatten13)
	57  / (!exitcond_flatten13)
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	56  / true
79 --> 
	80  / true
80 --> 
	83  / (exitcond10)
	81  / (!exitcond10)
81 --> 
	82  / true
82 --> 
	80  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 88 [7/7] (8.75ns)   --->   "%BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 88 'readreq' 'BIAS_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 89 [6/7] (8.75ns)   --->   "%BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 89 'readreq' 'BIAS_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 90 [5/7] (8.75ns)   --->   "%BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 90 'readreq' 'BIAS_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 91 [4/7] (8.75ns)   --->   "%BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 91 'readreq' 'BIAS_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 92 [3/7] (8.75ns)   --->   "%BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 92 'readreq' 'BIAS_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 93 [2/7] (8.75ns)   --->   "%BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 93 'readreq' 'BIAS_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %WEIGHT, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FM_DDR_BUFF2, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FM_DDR_BUFF1, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %BIAS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/7] (8.75ns)   --->   "%BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 98 'readreq' 'BIAS_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 99 [1/1] (1.76ns)   --->   "br label %burst.rd.header" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 99 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 1.65>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%indvar = phi i3 [ 0, %0 ], [ %indvar_next, %burst.rd.body61 ]" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 100 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (1.13ns)   --->   "%exitcond9 = icmp eq i3 %indvar, -2" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 101 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 102 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (1.65ns)   --->   "%indvar_next = add i3 %indvar, 1" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 103 'add' 'indvar_next' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %burst.rd.header16.preheader, label %burst.rd.body" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 105 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (1.30ns)   --->   "switch i3 %indvar, label %branch5 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
  ]" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 106 'switch' <Predicate = (!exitcond9)> <Delay = 1.30>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 107 'specregionend' 'burstread_rend' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 108 'br' <Predicate = (!exitcond9)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14)" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 109 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @memcpy_OC_B_CONV1_OC)" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 110 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (8.75ns)   --->   "%BIAS_read = call float @_ssdm_op_Read.m_axi.floatP(float* %BIAS) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 111 'read' 'BIAS_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "store float %BIAS_read, float* @B_CONV1_4, align 4" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 112 'store' <Predicate = (indvar == 4)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "br label %burst.rd.body61" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 113 'br' <Predicate = (indvar == 4)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "store float %BIAS_read, float* @B_CONV1_3, align 4" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 114 'store' <Predicate = (indvar == 3)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "br label %burst.rd.body61" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 115 'br' <Predicate = (indvar == 3)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "store float %BIAS_read, float* @B_CONV1_2, align 4" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 116 'store' <Predicate = (indvar == 2)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "br label %burst.rd.body61" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 117 'br' <Predicate = (indvar == 2)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "store float %BIAS_read, float* @B_CONV1_1, align 4" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 118 'store' <Predicate = (indvar == 1)> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "br label %burst.rd.body61" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 119 'br' <Predicate = (indvar == 1)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "store float %BIAS_read, float* @B_CONV1_0, align 4" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 120 'store' <Predicate = (indvar == 0)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "br label %burst.rd.body61" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 121 'br' <Predicate = (indvar == 0)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "store float %BIAS_read, float* @B_CONV1_5, align 4" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 122 'store' <Predicate = (indvar == 7) | (indvar == 6) | (indvar == 5)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "br label %burst.rd.body61" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 123 'br' <Predicate = (indvar == 7) | (indvar == 6) | (indvar == 5)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 8.75>
ST_10 : Operation 124 [7/7] (8.75ns)   --->   "%FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 124 'readreq' 'FM_DDR_BUFF1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 8.75>
ST_11 : Operation 125 [6/7] (8.75ns)   --->   "%FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 125 'readreq' 'FM_DDR_BUFF1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 8.75>
ST_12 : Operation 126 [5/7] (8.75ns)   --->   "%FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 126 'readreq' 'FM_DDR_BUFF1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 11> <Delay = 8.75>
ST_13 : Operation 127 [4/7] (8.75ns)   --->   "%FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 127 'readreq' 'FM_DDR_BUFF1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 12> <Delay = 8.75>
ST_14 : Operation 128 [3/7] (8.75ns)   --->   "%FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 128 'readreq' 'FM_DDR_BUFF1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 13> <Delay = 8.75>
ST_15 : Operation 129 [2/7] (8.75ns)   --->   "%FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 129 'readreq' 'FM_DDR_BUFF1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 8.75>
ST_16 : Operation 130 [1/7] (8.75ns)   --->   "%FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 130 'readreq' 'FM_DDR_BUFF1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 131 [1/1] (1.76ns)   --->   "br label %burst.rd.header16" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 131 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 15> <Delay = 1.88>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%indvar8 = phi i11 [ %indvar_next4, %burst.rd.body17 ], [ 0, %burst.rd.header16.preheader ]" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 132 'phi' 'indvar8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (1.88ns)   --->   "%exitcond7 = icmp eq i11 %indvar8, -1024" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 133 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind"   --->   Operation 134 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (1.63ns)   --->   "%indvar_next4 = add i11 %indvar8, 1" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 135 'add' 'indvar_next4' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %burst.rd.header29.preheader, label %burst.rd.body17" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 16> <Delay = 8.75>
ST_18 : Operation 137 [1/1] (8.75ns)   --->   "%FM_DDR_BUFF1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %FM_DDR_BUFF1) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 137 'read' 'FM_DDR_BUFF1_read' <Predicate = (!exitcond7)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 3.25>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "%burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 138 'specregionbegin' 'burstread_rbegin3' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15)" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 139 'specpipeline' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @memcpy_OC_pic_in_OC_s)" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 140 'specloopname' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%indvar1 = zext i11 %indvar8 to i64" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 141 'zext' 'indvar1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%pic_in_addr = getelementptr [1024 x float]* @pic_in, i64 0, i64 %indvar1" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 142 'getelementptr' 'pic_in_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (3.25ns)   --->   "store float %FM_DDR_BUFF1_read, float* %pic_in_addr, align 4" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 143 'store' <Predicate = (!exitcond7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%burstread_rend26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin3) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 144 'specregionend' 'burstread_rend26' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "br label %burst.rd.header16" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 145 'br' <Predicate = (!exitcond7)> <Delay = 0.00>

State 20 <SV = 16> <Delay = 8.75>
ST_20 : Operation 146 [7/7] (8.75ns)   --->   "%WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 146 'readreq' 'WEIGHT_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 17> <Delay = 8.75>
ST_21 : Operation 147 [6/7] (8.75ns)   --->   "%WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 147 'readreq' 'WEIGHT_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 18> <Delay = 8.75>
ST_22 : Operation 148 [5/7] (8.75ns)   --->   "%WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 148 'readreq' 'WEIGHT_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 19> <Delay = 8.75>
ST_23 : Operation 149 [4/7] (8.75ns)   --->   "%WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 149 'readreq' 'WEIGHT_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 20> <Delay = 8.75>
ST_24 : Operation 150 [3/7] (8.75ns)   --->   "%WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 150 'readreq' 'WEIGHT_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 21> <Delay = 8.75>
ST_25 : Operation 151 [2/7] (8.75ns)   --->   "%WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 151 'readreq' 'WEIGHT_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 22> <Delay = 8.75>
ST_26 : Operation 152 [1/7] (8.75ns)   --->   "%WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 152 'readreq' 'WEIGHT_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 153 [1/1] (1.76ns)   --->   "br label %burst.rd.header29" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 153 'br' <Predicate = true> <Delay = 1.76>

State 27 <SV = 23> <Delay = 4.71>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%indvar2 = phi i8 [ %indvar_next5, %burst.rd.body3074 ], [ 0, %burst.rd.header29.preheader ]" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 154 'phi' 'indvar2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 155 [1/1] (0.00ns)   --->   "%phi_mul = phi i16 [ %next_mul, %burst.rd.body3074 ], [ 0, %burst.rd.header29.preheader ]"   --->   Operation 155 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 156 [1/1] (0.00ns)   --->   "%phi_urem = phi i8 [ %idx_urem, %burst.rd.body3074 ], [ 0, %burst.rd.header29.preheader ]"   --->   Operation 156 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 157 [1/1] (1.55ns)   --->   "%exitcond8 = icmp eq i8 %indvar2, -106" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 157 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 158 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 150) nounwind"   --->   Operation 158 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 159 [1/1] (1.91ns)   --->   "%indvar_next5 = add i8 %indvar2, 1" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 159 'add' 'indvar_next5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader14.preheader, label %burst.rd.body30" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 161 [1/1] (0.00ns)   --->   "%burstread_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 161 'specregionbegin' 'burstread_rbegin4' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_27 : Operation 162 [1/1] (2.07ns)   --->   "%next_mul = add i16 328, %phi_mul"   --->   Operation 162 'add' 'next_mul' <Predicate = (!exitcond8)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 163 [1/1] (0.00ns)   --->   "%tmp = trunc i8 %phi_urem to i5" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 163 'trunc' 'tmp' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_27 : Operation 164 [1/1] (0.00ns)   --->   "%div_t = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %phi_mul, i32 13, i32 15)" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 164 'partselect' 'div_t' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_27 : Operation 165 [1/1] (1.30ns)   --->   "switch i3 %div_t, label %branch11 [
    i3 0, label %branch6
    i3 1, label %branch7
    i3 2, label %branch8
    i3 3, label %branch9
    i3 -4, label %branch10
  ]" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 165 'switch' <Predicate = (!exitcond8)> <Delay = 1.30>
ST_27 : Operation 166 [1/1] (1.91ns)   --->   "%next_urem = add i8 %phi_urem, 1"   --->   Operation 166 'add' 'next_urem' <Predicate = (!exitcond8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 167 [1/1] (1.55ns)   --->   "%tmp_106 = icmp ult i8 %next_urem, 25"   --->   Operation 167 'icmp' 'tmp_106' <Predicate = (!exitcond8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 168 [1/1] (1.24ns)   --->   "%idx_urem = select i1 %tmp_106, i8 %next_urem, i8 0"   --->   Operation 168 'select' 'idx_urem' <Predicate = (!exitcond8)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 169 [1/1] (0.00ns)   --->   "%burstread_rend39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin4) nounwind" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 169 'specregionend' 'burstread_rend39' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_27 : Operation 170 [1/1] (0.00ns)   --->   "br label %burst.rd.header29" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 170 'br' <Predicate = (!exitcond8)> <Delay = 0.00>

State 28 <SV = 24> <Delay = 8.75>
ST_28 : Operation 171 [1/1] (8.75ns)   --->   "%WEIGHT_read = call float @_ssdm_op_Read.m_axi.floatP(float* %WEIGHT) nounwind" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 171 'read' 'WEIGHT_read' <Predicate = (!exitcond8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 25> <Delay = 5.31>
ST_29 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16)" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 172 'specpipeline' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_29 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @memcpy_OC_W_CONV1_OC)" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 173 'specloopname' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_29 : Operation 174 [1/1] (1.36ns)   --->   "%tmp_s = icmp ult i5 %tmp, -7" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 174 'icmp' 'tmp_s' <Predicate = (!exitcond8)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 175 [1/1] (1.78ns)   --->   "%tmp_87 = add i5 7, %tmp" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 175 'add' 'tmp_87' <Predicate = (!exitcond8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 176 [1/1] (1.21ns)   --->   "%tmp_66 = select i1 %tmp_s, i5 %tmp, i5 %tmp_87" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 176 'select' 'tmp_66' <Predicate = (!exitcond8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_88 = zext i5 %tmp_66 to i64" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 177 'zext' 'tmp_88' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_29 : Operation 178 [1/1] (0.00ns)   --->   "%W_CONV1_0_addr = getelementptr [25 x float]* @W_CONV1_0, i64 0, i64 %tmp_88" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 178 'getelementptr' 'W_CONV1_0_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_29 : Operation 179 [1/1] (0.00ns)   --->   "%W_CONV1_1_addr = getelementptr [25 x float]* @W_CONV1_1, i64 0, i64 %tmp_88" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 179 'getelementptr' 'W_CONV1_1_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_29 : Operation 180 [1/1] (0.00ns)   --->   "%W_CONV1_2_addr = getelementptr [25 x float]* @W_CONV1_2, i64 0, i64 %tmp_88" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 180 'getelementptr' 'W_CONV1_2_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_29 : Operation 181 [1/1] (0.00ns)   --->   "%W_CONV1_3_addr = getelementptr [25 x float]* @W_CONV1_3, i64 0, i64 %tmp_88" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 181 'getelementptr' 'W_CONV1_3_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_29 : Operation 182 [1/1] (0.00ns)   --->   "%W_CONV1_4_addr = getelementptr [25 x float]* @W_CONV1_4, i64 0, i64 %tmp_88" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 182 'getelementptr' 'W_CONV1_4_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_29 : Operation 183 [1/1] (0.00ns)   --->   "%W_CONV1_5_addr = getelementptr [25 x float]* @W_CONV1_5, i64 0, i64 %tmp_88" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 183 'getelementptr' 'W_CONV1_5_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_29 : Operation 184 [1/1] (2.32ns)   --->   "store float %WEIGHT_read, float* %W_CONV1_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 184 'store' <Predicate = (div_t == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_29 : Operation 185 [1/1] (0.00ns)   --->   "br label %burst.rd.body3074" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 185 'br' <Predicate = (div_t == 4)> <Delay = 0.00>
ST_29 : Operation 186 [1/1] (2.32ns)   --->   "store float %WEIGHT_read, float* %W_CONV1_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 186 'store' <Predicate = (div_t == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_29 : Operation 187 [1/1] (0.00ns)   --->   "br label %burst.rd.body3074" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 187 'br' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_29 : Operation 188 [1/1] (2.32ns)   --->   "store float %WEIGHT_read, float* %W_CONV1_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 188 'store' <Predicate = (div_t == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_29 : Operation 189 [1/1] (0.00ns)   --->   "br label %burst.rd.body3074" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 189 'br' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_29 : Operation 190 [1/1] (2.32ns)   --->   "store float %WEIGHT_read, float* %W_CONV1_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 190 'store' <Predicate = (div_t == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_29 : Operation 191 [1/1] (0.00ns)   --->   "br label %burst.rd.body3074" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 191 'br' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_29 : Operation 192 [1/1] (2.32ns)   --->   "store float %WEIGHT_read, float* %W_CONV1_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 192 'store' <Predicate = (div_t == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_29 : Operation 193 [1/1] (0.00ns)   --->   "br label %burst.rd.body3074" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 193 'br' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_29 : Operation 194 [1/1] (2.32ns)   --->   "store float %WEIGHT_read, float* %W_CONV1_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 194 'store' <Predicate = (div_t == 7) | (div_t == 6) | (div_t == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_29 : Operation 195 [1/1] (0.00ns)   --->   "br label %burst.rd.body3074" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 195 'br' <Predicate = (div_t == 7) | (div_t == 6) | (div_t == 5)> <Delay = 0.00>

State 30 <SV = 24> <Delay = 1.76>
ST_30 : Operation 196 [1/1] (1.76ns)   --->   "br label %.preheader14" [../2C_prj/lenet5/conv.cpp:43]   --->   Operation 196 'br' <Predicate = true> <Delay = 1.76>

State 31 <SV = 25> <Delay = 6.57>
ST_31 : Operation 197 [1/1] (0.00ns)   --->   "%indvar_flatten9 = phi i17 [ %indvar_flatten_next1_1, %1 ], [ 0, %.preheader14.preheader ]"   --->   Operation 197 'phi' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 198 [1/1] (0.00ns)   --->   "%kr = phi i3 [ %kr_cast_mid2, %1 ], [ 0, %.preheader14.preheader ]" [../2C_prj/lenet5/conv.cpp:43]   --->   Operation 198 'phi' 'kr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 199 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i16 [ %indvar_flatten_next1, %1 ], [ 0, %.preheader14.preheader ]"   --->   Operation 199 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 200 [1/1] (0.00ns)   --->   "%kc = phi i3 [ %kc_cast_mid2, %1 ], [ 0, %.preheader14.preheader ]" [../2C_prj/lenet5/conv.cpp:44]   --->   Operation 200 'phi' 'kc' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 201 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i13 [ %indvar_flatten_next9, %1 ], [ 0, %.preheader14.preheader ]" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 201 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 202 [1/1] (0.00ns)   --->   "%r = phi i5 [ %tmp_52_mid2, %1 ], [ 0, %.preheader14.preheader ]" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 202 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 203 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ %indvar_flatten_next, %1 ], [ 0, %.preheader14.preheader ]" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 203 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 204 [1/1] (0.00ns)   --->   "%c = phi i5 [ %tmp_63_mid2, %1 ], [ 0, %.preheader14.preheader ]" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 204 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 205 [1/1] (0.00ns)   --->   "%chl_out2 = phi i3 [ %chl_out_3, %1 ], [ 0, %.preheader14.preheader ]"   --->   Operation 205 'phi' 'chl_out2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 206 [1/1] (0.00ns)   --->   "%kr_cast = zext i3 %kr to i5" [../2C_prj/lenet5/conv.cpp:43]   --->   Operation 206 'zext' 'kr_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 207 [1/1] (0.00ns)   --->   "%kc_cast = zext i3 %kc to i5" [../2C_prj/lenet5/conv.cpp:44]   --->   Operation 207 'zext' 'kc_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 208 [1/1] (1.78ns)   --->   "%tmp_61 = add i5 %c, %kc_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 208 'add' 'tmp_61' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 209 [1/1] (2.43ns)   --->   "%exitcond_flatten = icmp eq i17 %indvar_flatten9, -13472"   --->   Operation 209 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 210 [1/1] (2.10ns)   --->   "%indvar_flatten_next1_1 = add i17 %indvar_flatten9, 1"   --->   Operation 210 'add' 'indvar_flatten_next1_1' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 211 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader11.preheader, label %burst.rd.end28"   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 212 [1/1] (1.65ns)   --->   "%kr_2 = add i3 %kr, 1" [../2C_prj/lenet5/conv.cpp:43]   --->   Operation 212 'add' 'kr_2' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 213 [1/1] (2.42ns)   --->   "%exitcond_flatten8 = icmp eq i16 %indvar_flatten1, 23520"   --->   Operation 213 'icmp' 'exitcond_flatten8' <Predicate = (!exitcond_flatten)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 214 [1/1] (0.98ns)   --->   "%kc_mid = select i1 %exitcond_flatten8, i3 0, i3 %kc" [../2C_prj/lenet5/conv.cpp:44]   --->   Operation 214 'select' 'kc_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 215 [1/1] (0.97ns)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten8, true" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 215 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 216 [1/1] (1.55ns)   --->   "%exitcond_flatten9 = icmp eq i8 %indvar_flatten, -88" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 216 'icmp' 'exitcond_flatten9' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node exitcond_flatten_mid_7)   --->   "%exitcond_flatten_mid = and i1 %exitcond_flatten9, %not_exitcond_flatten" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 217 'and' 'exitcond_flatten_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 218 [1/1] (2.09ns)   --->   "%exitcond_flatten10 = icmp eq i13 %indvar_flatten2, -3488" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 218 'icmp' 'exitcond_flatten10' <Predicate = (!exitcond_flatten)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 219 [1/1] (0.97ns)   --->   "%exitcond_flatten32_m = and i1 %exitcond_flatten10, %not_exitcond_flatten" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 219 'and' 'exitcond_flatten32_m' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 220 [1/1] (1.65ns)   --->   "%kc_2 = add i3 %kc_mid, 1" [../2C_prj/lenet5/conv.cpp:44]   --->   Operation 220 'add' 'kc_2' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 221 [1/1] (0.97ns)   --->   "%tmp_92 = or i1 %exitcond_flatten32_m, %exitcond_flatten8" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 221 'or' 'tmp_92' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 222 [1/1] (1.21ns)   --->   "%r_mid = select i1 %tmp_92, i5 0, i5 %r" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 222 'select' 'r_mid' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node not_exitcond_flatten_4)   --->   "%exitcond_flatten32_n = xor i1 %exitcond_flatten10, true" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 223 'xor' 'exitcond_flatten32_n' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 224 [1/1] (0.97ns) (out node of the LUT)   --->   "%not_exitcond_flatten_4 = or i1 %exitcond_flatten8, %exitcond_flatten32_n" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 224 'or' 'not_exitcond_flatten_4' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 225 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_flatten_mid_7 = and i1 %exitcond_flatten_mid, %not_exitcond_flatten_4" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 225 'and' 'exitcond_flatten_mid_7' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%tmp_94 = or i1 %exitcond_flatten_mid_7, %exitcond_flatten32_m" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 226 'or' 'tmp_94' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 227 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_86 = or i1 %tmp_94, %exitcond_flatten8" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 227 'or' 'tmp_86' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 228 [1/1] (1.21ns)   --->   "%c_mid3 = select i1 %tmp_86, i5 0, i5 %c" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 228 'select' 'c_mid3' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 229 [1/1] (1.78ns)   --->   "%tmp_95 = add i5 %r, %kr_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 229 'add' 'tmp_95' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 230 [1/1] (1.67ns)   --->   "%indvar_flatten30_op = add i13 %indvar_flatten2, 1" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 230 'add' 'indvar_flatten30_op' <Predicate = (!exitcond_flatten)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 26> <Delay = 8.57>
ST_32 : Operation 231 [1/1] (0.98ns)   --->   "%kr_cast_mid2 = select i1 %exitcond_flatten8, i3 %kr_2, i3 %kr" [../2C_prj/lenet5/conv.cpp:43]   --->   Operation 231 'select' 'kr_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 232 [1/1] (0.00ns)   --->   "%kr_cast_mid2_cast = zext i3 %kr_cast_mid2 to i5" [../2C_prj/lenet5/conv.cpp:43]   --->   Operation 232 'zext' 'kr_cast_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i3 %kr_cast_mid2 to i6" [../2C_prj/lenet5/conv.cpp:43]   --->   Operation 233 'zext' 'tmp_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_89 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %kr_cast_mid2, i2 0)" [../2C_prj/lenet5/conv.cpp:43]   --->   Operation 234 'bitconcatenate' 'tmp_89' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 235 [1/1] (0.00ns)   --->   "%p_shl14_cast = zext i5 %tmp_89 to i6" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 235 'zext' 'p_shl14_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 236 [1/1] (1.78ns)   --->   "%tmp_90 = add i6 %tmp_mid2_cast, %p_shl14_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 236 'add' 'tmp_90' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_91 = add i6 %tmp_90, 25" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 237 'add' 'tmp_91' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node tmp_62_mid5)   --->   "%tmp_62_mid = select i1 %exitcond_flatten8, i5 0, i5 %tmp_61" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 238 'select' 'tmp_62_mid' <Predicate = (!exitcond_flatten & !exitcond_flatten32_m & !exitcond_flatten_mid_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 239 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %chl_out2, -2" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 239 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node exitcond4_mid5)   --->   "%exitcond4_mid = and i1 %exitcond, %not_exitcond_flatten" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 240 'and' 'exitcond4_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 241 [1/1] (0.98ns)   --->   "%kc_cast_mid2 = select i1 %exitcond_flatten32_m, i3 %kc_2, i3 %kc_mid" [../2C_prj/lenet5/conv.cpp:44]   --->   Operation 241 'select' 'kc_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 242 [1/1] (0.00ns)   --->   "%kc_cast_mid2_cast = zext i3 %kc_cast_mid2 to i5" [../2C_prj/lenet5/conv.cpp:44]   --->   Operation 242 'zext' 'kc_cast_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node tmp_62_mid5)   --->   "%tmp_41_mid1_cast = zext i3 %kc_2 to i5" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 243 'zext' 'tmp_41_mid1_cast' <Predicate = (!exitcond_flatten & exitcond_flatten32_m & !exitcond_flatten_mid_7)> <Delay = 0.00>
ST_32 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_41_mid2_cast = zext i3 %kc_cast_mid2 to i6" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 244 'zext' 'tmp_41_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 245 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%tmp_93 = add i6 %tmp_91, %tmp_41_mid2_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 245 'add' 'tmp_93' <Predicate = (!exitcond_flatten)> <Delay = 3.49> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_105_cast = sext i6 %tmp_93 to i64" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 246 'sext' 'tmp_105_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 247 [1/1] (0.00ns)   --->   "%W_CONV1_0_addr_1 = getelementptr [25 x float]* @W_CONV1_0, i64 0, i64 %tmp_105_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 247 'getelementptr' 'W_CONV1_0_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 248 [1/1] (0.00ns)   --->   "%W_CONV1_1_addr_1 = getelementptr [25 x float]* @W_CONV1_1, i64 0, i64 %tmp_105_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 248 'getelementptr' 'W_CONV1_1_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 249 [1/1] (0.00ns)   --->   "%W_CONV1_2_addr_1 = getelementptr [25 x float]* @W_CONV1_2, i64 0, i64 %tmp_105_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 249 'getelementptr' 'W_CONV1_2_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 250 [1/1] (0.00ns)   --->   "%W_CONV1_3_addr_1 = getelementptr [25 x float]* @W_CONV1_3, i64 0, i64 %tmp_105_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 250 'getelementptr' 'W_CONV1_3_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 251 [1/1] (0.00ns)   --->   "%W_CONV1_4_addr_1 = getelementptr [25 x float]* @W_CONV1_4, i64 0, i64 %tmp_105_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 251 'getelementptr' 'W_CONV1_4_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 252 [1/1] (0.00ns)   --->   "%W_CONV1_5_addr_1 = getelementptr [25 x float]* @W_CONV1_5, i64 0, i64 %tmp_105_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 252 'getelementptr' 'W_CONV1_5_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node tmp_62_mid5)   --->   "%tmp_62_mid3 = select i1 %exitcond_flatten32_m, i5 %tmp_41_mid1_cast, i5 %tmp_62_mid" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 253 'select' 'tmp_62_mid3' <Predicate = (!exitcond_flatten & !exitcond_flatten_mid_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node exitcond4_mid5)   --->   "%exitcond4_mid4 = and i1 %exitcond4_mid, %not_exitcond_flatten_4" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 254 'and' 'exitcond4_mid4' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 255 [1/1] (1.78ns)   --->   "%r_6 = add i5 %r_mid, 1" [../2C_prj/lenet5/conv.cpp:45]   --->   Operation 255 'add' 'r_6' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 256 [1/1] (1.78ns)   --->   "%tmp_50_mid1 = add i5 %r_6, %kr_cast_mid2_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 256 'add' 'tmp_50_mid1' <Predicate = (!exitcond_flatten & exitcond_flatten_mid_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node tmp_97)   --->   "%tmp_110_cast = zext i3 %kr_2 to i5" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 257 'zext' 'tmp_110_cast' <Predicate = (!exitcond_flatten & exitcond_flatten8 & !exitcond_flatten32_m & !exitcond_flatten_mid_7)> <Delay = 0.00>
ST_32 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node tmp_97)   --->   "%tmp_96 = select i1 %exitcond_flatten8, i5 %tmp_110_cast, i5 %tmp_95" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 258 'select' 'tmp_96' <Predicate = (!exitcond_flatten & !exitcond_flatten32_m & !exitcond_flatten_mid_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 259 [1/1] (1.21ns) (out node of the LUT)   --->   "%tmp_97 = select i1 %exitcond_flatten32_m, i5 %kr_cast_mid2_cast, i5 %tmp_96" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 259 'select' 'tmp_97' <Predicate = (!exitcond_flatten & !exitcond_flatten_mid_7)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 260 [1/1] (1.21ns) (out node of the LUT)   --->   "%tmp_98 = select i1 %exitcond_flatten_mid_7, i5 %tmp_50_mid1, i5 %tmp_97" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 260 'select' 'tmp_98' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 261 [1/1] (1.21ns)   --->   "%tmp_52_mid2 = select i1 %exitcond_flatten_mid_7, i5 %r_6, i5 %r_mid" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 261 'select' 'tmp_52_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 262 [1/1] (1.21ns) (out node of the LUT)   --->   "%tmp_62_mid5 = select i1 %exitcond_flatten_mid_7, i5 %kc_cast_mid2_cast, i5 %tmp_62_mid3" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 262 'select' 'tmp_62_mid5' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node exitcond4_mid5)   --->   "%not_exitcond_flatten_1 = xor i1 %exitcond_flatten_mid_7, true" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 263 'xor' 'not_exitcond_flatten_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 264 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond4_mid5 = and i1 %exitcond4_mid4, %not_exitcond_flatten_1" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 264 'and' 'exitcond4_mid5' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 265 [1/1] (1.78ns)   --->   "%c_6 = add i5 %c_mid3, 1" [../2C_prj/lenet5/conv.cpp:46]   --->   Operation 265 'add' 'c_6' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node chl_out2_mid2)   --->   "%tmp_102 = or i1 %exitcond4_mid5, %exitcond_flatten_mid_7" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 266 'or' 'tmp_102' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node chl_out2_mid2)   --->   "%tmp_103 = or i1 %tmp_102, %tmp_92" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 267 'or' 'tmp_103' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 268 [1/1] (0.98ns) (out node of the LUT)   --->   "%chl_out2_mid2 = select i1 %tmp_103, i3 0, i3 %chl_out2" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 268 'select' 'chl_out2_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 269 [1/1] (1.78ns)   --->   "%tmp_61_mid1 = add i5 %c_6, %kc_cast_mid2_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 269 'add' 'tmp_61_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 270 [1/1] (1.21ns) (out node of the LUT)   --->   "%tmp_62_mid2 = select i1 %exitcond4_mid5, i5 %tmp_61_mid1, i5 %tmp_62_mid5" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 270 'select' 'tmp_62_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_104 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_98, i5 %tmp_62_mid2)" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 271 'bitconcatenate' 'tmp_104' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_121_cast = zext i10 %tmp_104 to i64" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 272 'zext' 'tmp_121_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 273 [1/1] (0.00ns)   --->   "%pic_in_addr_1 = getelementptr [1024 x float]* @pic_in, i64 0, i64 %tmp_121_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 273 'getelementptr' 'pic_in_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 274 [2/2] (3.25ns)   --->   "%pic_in_load = load float* %pic_in_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 274 'load' 'pic_in_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_32 : Operation 275 [2/2] (2.32ns)   --->   "%W_CONV1_0_load = load float* %W_CONV1_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 275 'load' 'W_CONV1_0_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_32 : Operation 276 [2/2] (2.32ns)   --->   "%W_CONV1_1_load = load float* %W_CONV1_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 276 'load' 'W_CONV1_1_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_32 : Operation 277 [2/2] (2.32ns)   --->   "%W_CONV1_2_load = load float* %W_CONV1_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 277 'load' 'W_CONV1_2_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_32 : Operation 278 [2/2] (2.32ns)   --->   "%W_CONV1_3_load = load float* %W_CONV1_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 278 'load' 'W_CONV1_3_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_32 : Operation 279 [2/2] (2.32ns)   --->   "%W_CONV1_4_load = load float* %W_CONV1_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 279 'load' 'W_CONV1_4_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_32 : Operation 280 [2/2] (2.32ns)   --->   "%W_CONV1_5_load = load float* %W_CONV1_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 280 'load' 'W_CONV1_5_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_32 : Operation 281 [1/1] (1.30ns)   --->   "switch i3 %chl_out2_mid2, label %branch23 [
    i3 0, label %branch18
    i3 1, label %branch19
    i3 2, label %branch20
    i3 3, label %branch21
    i3 -4, label %branch22
  ]" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 281 'switch' <Predicate = (!exitcond_flatten)> <Delay = 1.30>
ST_32 : Operation 282 [1/1] (1.65ns)   --->   "%chl_out_3 = add i3 %chl_out2_mid2, 1" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 282 'add' 'chl_out_3' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 283 [1/1] (1.91ns)   --->   "%indvar_flatten_op = add i8 %indvar_flatten, 1" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 283 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten & !tmp_86)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 284 [1/1] (1.24ns)   --->   "%indvar_flatten_next = select i1 %tmp_86, i8 1, i8 %indvar_flatten_op" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 284 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 285 [1/1] (2.07ns)   --->   "%indvar_flatten68_op = add i16 %indvar_flatten1, 1"   --->   Operation 285 'add' 'indvar_flatten68_op' <Predicate = (!exitcond_flatten & !exitcond_flatten8)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 27> <Delay = 4.65>
ST_33 : Operation 286 [1/2] (3.25ns)   --->   "%pic_in_load = load float* %pic_in_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 286 'load' 'pic_in_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_33 : Operation 287 [1/2] (2.32ns)   --->   "%W_CONV1_0_load = load float* %W_CONV1_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 287 'load' 'W_CONV1_0_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_33 : Operation 288 [1/2] (2.32ns)   --->   "%W_CONV1_1_load = load float* %W_CONV1_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 288 'load' 'W_CONV1_1_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_33 : Operation 289 [1/2] (2.32ns)   --->   "%W_CONV1_2_load = load float* %W_CONV1_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 289 'load' 'W_CONV1_2_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_33 : Operation 290 [1/2] (2.32ns)   --->   "%W_CONV1_3_load = load float* %W_CONV1_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 290 'load' 'W_CONV1_3_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_33 : Operation 291 [1/2] (2.32ns)   --->   "%W_CONV1_4_load = load float* %W_CONV1_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 291 'load' 'W_CONV1_4_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_33 : Operation 292 [1/2] (2.32ns)   --->   "%W_CONV1_5_load = load float* %W_CONV1_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 292 'load' 'W_CONV1_5_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_33 : Operation 293 [1/1] (2.32ns)   --->   "%tmp_68 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %W_CONV1_0_load, float %W_CONV1_1_load, float %W_CONV1_2_load, float %W_CONV1_3_load, float %W_CONV1_4_load, float %W_CONV1_5_load, i3 %chl_out2_mid2) nounwind" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 293 'mux' 'tmp_68' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 28> <Delay = 5.70>
ST_34 : Operation 294 [4/4] (5.70ns)   --->   "%tmp_64 = fmul float %pic_in_load, %tmp_68" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 294 'fmul' 'tmp_64' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 29> <Delay = 5.70>
ST_35 : Operation 295 [3/4] (5.70ns)   --->   "%tmp_64 = fmul float %pic_in_load, %tmp_68" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 295 'fmul' 'tmp_64' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 30> <Delay = 8.22>
ST_36 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_99 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_52_mid2, i5 0)" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 296 'bitconcatenate' 'tmp_99' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 297 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_99 to i11" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 297 'zext' 'p_shl_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_100 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_52_mid2, i2 0)" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 298 'bitconcatenate' 'tmp_100' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 299 [1/1] (0.00ns)   --->   "%p_shl15_cast = zext i7 %tmp_100 to i11" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 299 'zext' 'p_shl15_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_101 = sub i11 %p_shl_cast, %p_shl15_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 300 'sub' 'tmp_101' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 301 [1/1] (1.21ns)   --->   "%tmp_63_mid2 = select i1 %exitcond4_mid5, i5 %c_6, i5 %c_mid3" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 301 'select' 'tmp_63_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_63_mid2_cast = zext i5 %tmp_63_mid2 to i11" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 302 'zext' 'tmp_63_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 303 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp_105 = add i11 %tmp_101, %tmp_63_mid2_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 303 'add' 'tmp_105' <Predicate = (!exitcond_flatten)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_122_cast = zext i11 %tmp_105 to i64" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 304 'zext' 'tmp_122_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 305 [1/1] (0.00ns)   --->   "%conv1_buff_0_addr = getelementptr [784 x float]* @conv1_buff_0, i64 0, i64 %tmp_122_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 305 'getelementptr' 'conv1_buff_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 306 [1/1] (0.00ns)   --->   "%conv1_buff_1_addr = getelementptr [784 x float]* @conv1_buff_1, i64 0, i64 %tmp_122_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 306 'getelementptr' 'conv1_buff_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 307 [1/1] (0.00ns)   --->   "%conv1_buff_2_addr = getelementptr [784 x float]* @conv1_buff_2, i64 0, i64 %tmp_122_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 307 'getelementptr' 'conv1_buff_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 308 [1/1] (0.00ns)   --->   "%conv1_buff_3_addr = getelementptr [784 x float]* @conv1_buff_3, i64 0, i64 %tmp_122_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 308 'getelementptr' 'conv1_buff_3_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 309 [1/1] (0.00ns)   --->   "%conv1_buff_4_addr = getelementptr [784 x float]* @conv1_buff_4, i64 0, i64 %tmp_122_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 309 'getelementptr' 'conv1_buff_4_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 310 [1/1] (0.00ns)   --->   "%conv1_buff_5_addr = getelementptr [784 x float]* @conv1_buff_5, i64 0, i64 %tmp_122_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 310 'getelementptr' 'conv1_buff_5_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 311 [2/4] (5.70ns)   --->   "%tmp_64 = fmul float %pic_in_load, %tmp_68" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 311 'fmul' 'tmp_64' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 312 [2/2] (3.25ns)   --->   "%conv1_buff_0_load_5 = load float* %conv1_buff_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 312 'load' 'conv1_buff_0_load_5' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_36 : Operation 313 [2/2] (3.25ns)   --->   "%conv1_buff_1_load_5 = load float* %conv1_buff_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 313 'load' 'conv1_buff_1_load_5' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_36 : Operation 314 [2/2] (3.25ns)   --->   "%conv1_buff_2_load_5 = load float* %conv1_buff_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 314 'load' 'conv1_buff_2_load_5' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_36 : Operation 315 [2/2] (3.25ns)   --->   "%conv1_buff_3_load_5 = load float* %conv1_buff_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 315 'load' 'conv1_buff_3_load_5' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_36 : Operation 316 [2/2] (3.25ns)   --->   "%conv1_buff_4_load_5 = load float* %conv1_buff_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 316 'load' 'conv1_buff_4_load_5' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_36 : Operation 317 [2/2] (3.25ns)   --->   "%conv1_buff_5_load_5 = load float* %conv1_buff_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 317 'load' 'conv1_buff_5_load_5' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_36 : Operation 318 [1/1] (0.69ns)   --->   "%indvar_flatten_next9 = select i1 %tmp_92, i13 1, i13 %indvar_flatten30_op" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 318 'select' 'indvar_flatten_next9' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 37 <SV = 31> <Delay = 5.70>
ST_37 : Operation 319 [1/4] (5.70ns)   --->   "%tmp_64 = fmul float %pic_in_load, %tmp_68" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 319 'fmul' 'tmp_64' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 320 [1/2] (3.25ns)   --->   "%conv1_buff_0_load_5 = load float* %conv1_buff_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 320 'load' 'conv1_buff_0_load_5' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_37 : Operation 321 [1/2] (3.25ns)   --->   "%conv1_buff_1_load_5 = load float* %conv1_buff_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 321 'load' 'conv1_buff_1_load_5' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_37 : Operation 322 [1/2] (3.25ns)   --->   "%conv1_buff_2_load_5 = load float* %conv1_buff_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 322 'load' 'conv1_buff_2_load_5' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_37 : Operation 323 [1/2] (3.25ns)   --->   "%conv1_buff_3_load_5 = load float* %conv1_buff_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 323 'load' 'conv1_buff_3_load_5' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_37 : Operation 324 [1/2] (3.25ns)   --->   "%conv1_buff_4_load_5 = load float* %conv1_buff_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 324 'load' 'conv1_buff_4_load_5' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_37 : Operation 325 [1/2] (3.25ns)   --->   "%conv1_buff_5_load_5 = load float* %conv1_buff_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 325 'load' 'conv1_buff_5_load_5' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_37 : Operation 326 [1/1] (2.32ns)   --->   "%tmp_69 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv1_buff_0_load_5, float %conv1_buff_1_load_5, float %conv1_buff_2_load_5, float %conv1_buff_3_load_5, float %conv1_buff_4_load_5, float %conv1_buff_5_load_5, i3 %chl_out2_mid2) nounwind" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 326 'mux' 'tmp_69' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 32> <Delay = 7.25>
ST_38 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4) nounwind" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 327 'specregionbegin' 'tmp_67' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_38 : Operation 328 [5/5] (7.25ns)   --->   "%tmp_65 = fadd float %tmp_69, %tmp_64" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 328 'fadd' 'tmp_65' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 329 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp_67) nounwind" [../2C_prj/lenet5/conv.cpp:50]   --->   Operation 329 'specregionend' 'empty_26' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_38 : Operation 330 [1/1] (0.80ns)   --->   "%indvar_flatten_next1 = select i1 %exitcond_flatten8, i16 1, i16 %indvar_flatten68_op"   --->   Operation 330 'select' 'indvar_flatten_next1' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 331 [1/1] (0.00ns)   --->   "br label %.preheader14" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 331 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 39 <SV = 33> <Delay = 7.25>
ST_39 : Operation 332 [4/5] (7.25ns)   --->   "%tmp_65 = fadd float %tmp_69, %tmp_64" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 332 'fadd' 'tmp_65' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 34> <Delay = 7.25>
ST_40 : Operation 333 [3/5] (7.25ns)   --->   "%tmp_65 = fadd float %tmp_69, %tmp_64" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 333 'fadd' 'tmp_65' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 35> <Delay = 7.25>
ST_41 : Operation 334 [2/5] (7.25ns)   --->   "%tmp_65 = fadd float %tmp_69, %tmp_64" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 334 'fadd' 'tmp_65' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 36> <Delay = 7.25>
ST_42 : Operation 335 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_L_L_conv1_label1_s)"   --->   Operation 335 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_42 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_L_conv1_label1_str)"   --->   Operation 336 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_42 : Operation 337 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_L_conv1_label1_str)"   --->   Operation 337 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_42 : Operation 338 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @L_conv1_label1_str)"   --->   Operation 338 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_42 : Operation 339 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 339 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_42 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 340 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_42 : Operation 341 [1/5] (7.25ns)   --->   "%tmp_65 = fadd float %tmp_69, %tmp_64" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 341 'fadd' 'tmp_65' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 37> <Delay = 3.25>
ST_43 : Operation 342 [1/1] (3.25ns)   --->   "store float %tmp_65, float* %conv1_buff_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 342 'store' <Predicate = (chl_out2_mid2 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_43 : Operation 343 [1/1] (0.00ns)   --->   "br label %1" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 343 'br' <Predicate = (chl_out2_mid2 == 4)> <Delay = 0.00>
ST_43 : Operation 344 [1/1] (3.25ns)   --->   "store float %tmp_65, float* %conv1_buff_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 344 'store' <Predicate = (chl_out2_mid2 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_43 : Operation 345 [1/1] (0.00ns)   --->   "br label %1" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 345 'br' <Predicate = (chl_out2_mid2 == 3)> <Delay = 0.00>
ST_43 : Operation 346 [1/1] (3.25ns)   --->   "store float %tmp_65, float* %conv1_buff_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 346 'store' <Predicate = (chl_out2_mid2 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_43 : Operation 347 [1/1] (0.00ns)   --->   "br label %1" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 347 'br' <Predicate = (chl_out2_mid2 == 2)> <Delay = 0.00>
ST_43 : Operation 348 [1/1] (3.25ns)   --->   "store float %tmp_65, float* %conv1_buff_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 348 'store' <Predicate = (chl_out2_mid2 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_43 : Operation 349 [1/1] (0.00ns)   --->   "br label %1" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 349 'br' <Predicate = (chl_out2_mid2 == 1)> <Delay = 0.00>
ST_43 : Operation 350 [1/1] (3.25ns)   --->   "store float %tmp_65, float* %conv1_buff_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 350 'store' <Predicate = (chl_out2_mid2 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_43 : Operation 351 [1/1] (0.00ns)   --->   "br label %1" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 351 'br' <Predicate = (chl_out2_mid2 == 0)> <Delay = 0.00>
ST_43 : Operation 352 [1/1] (3.25ns)   --->   "store float %tmp_65, float* %conv1_buff_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 352 'store' <Predicate = (chl_out2_mid2 == 7) | (chl_out2_mid2 == 6) | (chl_out2_mid2 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_43 : Operation 353 [1/1] (0.00ns)   --->   "br label %1" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 353 'br' <Predicate = (chl_out2_mid2 == 7) | (chl_out2_mid2 == 6) | (chl_out2_mid2 == 5)> <Delay = 0.00>

State 44 <SV = 26> <Delay = 1.76>
ST_44 : Operation 354 [1/1] (1.76ns)   --->   "br label %.preheader11" [../2C_prj/lenet5/conv.cpp:57]   --->   Operation 354 'br' <Predicate = true> <Delay = 1.76>

State 45 <SV = 27> <Delay = 4.54>
ST_45 : Operation 355 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i13 [ %indvar_flatten_next1_3, %._crit_edge115 ], [ 0, %.preheader11.preheader ]"   --->   Operation 355 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 356 [1/1] (0.00ns)   --->   "%r1 = phi i5 [ %tmp_39_mid2_v, %._crit_edge115 ], [ 0, %.preheader11.preheader ]" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 356 'phi' 'r1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 357 [1/1] (0.00ns)   --->   "%indvar_flatten4 = phi i8 [ %indvar_flatten_next1_2, %._crit_edge115 ], [ 0, %.preheader11.preheader ]"   --->   Operation 357 'phi' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 358 [1/1] (0.00ns)   --->   "%c2 = phi i5 [ %tmp_46_mid2, %._crit_edge115 ], [ 0, %.preheader11.preheader ]" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 358 'phi' 'c2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 359 [1/1] (0.00ns)   --->   "%chl_out3 = phi i3 [ %chl_out, %._crit_edge115 ], [ 0, %.preheader11.preheader ]"   --->   Operation 359 'phi' 'chl_out3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 360 [1/1] (2.09ns)   --->   "%exitcond_flatten11 = icmp eq i13 %indvar_flatten3, -3488"   --->   Operation 360 'icmp' 'exitcond_flatten11' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 361 [1/1] (1.67ns)   --->   "%indvar_flatten_next1_3 = add i13 %indvar_flatten3, 1"   --->   Operation 361 'add' 'indvar_flatten_next1_3' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 362 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten11, label %.preheader.preheader, label %.preheader13"   --->   Operation 362 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 363 [1/1] (1.78ns)   --->   "%r_4 = add i5 1, %r1" [../2C_prj/lenet5/conv.cpp:56]   --->   Operation 363 'add' 'r_4' <Predicate = (!exitcond_flatten11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 364 [1/1] (1.55ns)   --->   "%exitcond_flatten12 = icmp eq i8 %indvar_flatten4, -88"   --->   Operation 364 'icmp' 'exitcond_flatten12' <Predicate = (!exitcond_flatten11)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 365 [1/1] (1.21ns)   --->   "%c2_mid = select i1 %exitcond_flatten12, i5 0, i5 %c2" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 365 'select' 'c2_mid' <Predicate = (!exitcond_flatten11)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 366 [1/1] (1.21ns)   --->   "%tmp_39_mid2_v = select i1 %exitcond_flatten12, i5 %r_4, i5 %r1" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 366 'select' 'tmp_39_mid2_v' <Predicate = (!exitcond_flatten11)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_mid)   --->   "%not_exitcond_flatten_2 = xor i1 %exitcond_flatten12, true" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 367 'xor' 'not_exitcond_flatten_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 368 [1/1] (1.13ns)   --->   "%exitcond5 = icmp eq i3 %chl_out3, -2" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 368 'icmp' 'exitcond5' <Predicate = (!exitcond_flatten11)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 369 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond1_mid = and i1 %exitcond5, %not_exitcond_flatten_2" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 369 'and' 'exitcond1_mid' <Predicate = (!exitcond_flatten11)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 370 [1/1] (1.78ns)   --->   "%c_4 = add i5 1, %c2_mid" [../2C_prj/lenet5/conv.cpp:57]   --->   Operation 370 'add' 'c_4' <Predicate = (!exitcond_flatten11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node chl_out3_mid2)   --->   "%tmp_110 = or i1 %exitcond1_mid, %exitcond_flatten12" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 371 'or' 'tmp_110' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 372 [1/1] (0.98ns) (out node of the LUT)   --->   "%chl_out3_mid2 = select i1 %tmp_110, i3 0, i3 %chl_out3" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 372 'select' 'chl_out3_mid2' <Predicate = (!exitcond_flatten11)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 373 [1/1] (1.91ns)   --->   "%indvar_flatten131_op = add i8 %indvar_flatten4, 1"   --->   Operation 373 'add' 'indvar_flatten131_op' <Predicate = (!exitcond_flatten11)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 28> <Delay = 8.22>
ST_46 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_107 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_39_mid2_v, i5 0)" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 374 'bitconcatenate' 'tmp_107' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_46 : Operation 375 [1/1] (0.00ns)   --->   "%p_shl16_cast = zext i10 %tmp_107 to i11" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 375 'zext' 'p_shl16_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_46 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_108 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_39_mid2_v, i2 0)" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 376 'bitconcatenate' 'tmp_108' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_46 : Operation 377 [1/1] (0.00ns)   --->   "%p_shl17_cast = zext i7 %tmp_108 to i11" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 377 'zext' 'p_shl17_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_46 : Operation 378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_109 = sub i11 %p_shl16_cast, %p_shl17_cast" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 378 'sub' 'tmp_109' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 379 [1/1] (1.21ns)   --->   "%tmp_46_mid2 = select i1 %exitcond1_mid, i5 %c_4, i5 %c2_mid" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 379 'select' 'tmp_46_mid2' <Predicate = (!exitcond_flatten11)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_46_mid2_cast = zext i5 %tmp_46_mid2 to i11" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 380 'zext' 'tmp_46_mid2_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_46 : Operation 381 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp_111 = add i11 %tmp_46_mid2_cast, %tmp_109" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 381 'add' 'tmp_111' <Predicate = (!exitcond_flatten11)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_127_cast = sext i11 %tmp_111 to i64" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 382 'sext' 'tmp_127_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_46 : Operation 383 [1/1] (0.00ns)   --->   "%conv1_buff_0_addr_1 = getelementptr [784 x float]* @conv1_buff_0, i64 0, i64 %tmp_127_cast" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 383 'getelementptr' 'conv1_buff_0_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_46 : Operation 384 [1/1] (0.00ns)   --->   "%conv1_buff_1_addr_1 = getelementptr [784 x float]* @conv1_buff_1, i64 0, i64 %tmp_127_cast" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 384 'getelementptr' 'conv1_buff_1_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_46 : Operation 385 [1/1] (0.00ns)   --->   "%conv1_buff_2_addr_1 = getelementptr [784 x float]* @conv1_buff_2, i64 0, i64 %tmp_127_cast" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 385 'getelementptr' 'conv1_buff_2_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_46 : Operation 386 [1/1] (0.00ns)   --->   "%conv1_buff_3_addr_1 = getelementptr [784 x float]* @conv1_buff_3, i64 0, i64 %tmp_127_cast" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 386 'getelementptr' 'conv1_buff_3_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_46 : Operation 387 [1/1] (0.00ns)   --->   "%conv1_buff_4_addr_1 = getelementptr [784 x float]* @conv1_buff_4, i64 0, i64 %tmp_127_cast" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 387 'getelementptr' 'conv1_buff_4_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_46 : Operation 388 [1/1] (0.00ns)   --->   "%conv1_buff_5_addr_1 = getelementptr [784 x float]* @conv1_buff_5, i64 0, i64 %tmp_127_cast" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 388 'getelementptr' 'conv1_buff_5_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_46 : Operation 389 [2/2] (3.25ns)   --->   "%conv1_buff_0_load = load float* %conv1_buff_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 389 'load' 'conv1_buff_0_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_46 : Operation 390 [2/2] (3.25ns)   --->   "%conv1_buff_1_load = load float* %conv1_buff_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 390 'load' 'conv1_buff_1_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_46 : Operation 391 [2/2] (3.25ns)   --->   "%conv1_buff_2_load = load float* %conv1_buff_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 391 'load' 'conv1_buff_2_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_46 : Operation 392 [2/2] (3.25ns)   --->   "%conv1_buff_3_load = load float* %conv1_buff_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 392 'load' 'conv1_buff_3_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_46 : Operation 393 [2/2] (3.25ns)   --->   "%conv1_buff_4_load = load float* %conv1_buff_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 393 'load' 'conv1_buff_4_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_46 : Operation 394 [2/2] (3.25ns)   --->   "%conv1_buff_5_load = load float* %conv1_buff_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 394 'load' 'conv1_buff_5_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>

State 47 <SV = 29> <Delay = 5.58>
ST_47 : Operation 395 [1/2] (3.25ns)   --->   "%conv1_buff_0_load = load float* %conv1_buff_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 395 'load' 'conv1_buff_0_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_47 : Operation 396 [1/2] (3.25ns)   --->   "%conv1_buff_1_load = load float* %conv1_buff_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 396 'load' 'conv1_buff_1_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_47 : Operation 397 [1/2] (3.25ns)   --->   "%conv1_buff_2_load = load float* %conv1_buff_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 397 'load' 'conv1_buff_2_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_47 : Operation 398 [1/2] (3.25ns)   --->   "%conv1_buff_3_load = load float* %conv1_buff_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 398 'load' 'conv1_buff_3_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_47 : Operation 399 [1/2] (3.25ns)   --->   "%conv1_buff_4_load = load float* %conv1_buff_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 399 'load' 'conv1_buff_4_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_47 : Operation 400 [1/2] (3.25ns)   --->   "%conv1_buff_5_load = load float* %conv1_buff_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 400 'load' 'conv1_buff_5_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_47 : Operation 401 [1/1] (2.32ns)   --->   "%tmp_71 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv1_buff_0_load, float %conv1_buff_1_load, float %conv1_buff_2_load, float %conv1_buff_3_load, float %conv1_buff_4_load, float %conv1_buff_5_load, i3 %chl_out3_mid2) nounwind" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 401 'mux' 'tmp_71' <Predicate = (!exitcond_flatten11)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 402 [1/1] (0.00ns)   --->   "%B_CONV1_5_load = load float* @B_CONV1_5, align 4" [aesl_mux_load.6floatP.i3:191->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 402 'load' 'B_CONV1_5_load' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_47 : Operation 403 [1/1] (0.00ns)   --->   "%B_CONV1_0_load = load float* @B_CONV1_0, align 4" [aesl_mux_load.6floatP.i3:181->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 403 'load' 'B_CONV1_0_load' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_47 : Operation 404 [1/1] (0.00ns)   --->   "%B_CONV1_1_load = load float* @B_CONV1_1, align 4" [aesl_mux_load.6floatP.i3:183->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 404 'load' 'B_CONV1_1_load' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_47 : Operation 405 [1/1] (0.00ns)   --->   "%B_CONV1_2_load = load float* @B_CONV1_2, align 4" [aesl_mux_load.6floatP.i3:185->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 405 'load' 'B_CONV1_2_load' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_47 : Operation 406 [1/1] (0.00ns)   --->   "%B_CONV1_3_load = load float* @B_CONV1_3, align 4" [aesl_mux_load.6floatP.i3:187->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 406 'load' 'B_CONV1_3_load' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_47 : Operation 407 [1/1] (0.00ns)   --->   "%B_CONV1_4_load = load float* @B_CONV1_4, align 4" [aesl_mux_load.6floatP.i3:189->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 407 'load' 'B_CONV1_4_load' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_47 : Operation 408 [1/1] (1.13ns)   --->   "%sel_tmp_i = icmp eq i3 %chl_out3_mid2, 0" [aesl_mux_load.6floatP.i3:193->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 408 'icmp' 'sel_tmp_i' <Predicate = (!exitcond_flatten11)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i)   --->   "%sel_tmp1_i = select i1 %sel_tmp_i, float %B_CONV1_0_load, float %B_CONV1_5_load" [aesl_mux_load.6floatP.i3:191->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 409 'select' 'sel_tmp1_i' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 410 [1/1] (1.13ns)   --->   "%sel_tmp2_i = icmp eq i3 %chl_out3_mid2, 1" [aesl_mux_load.6floatP.i3:193->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 410 'icmp' 'sel_tmp2_i' <Predicate = (!exitcond_flatten11)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 411 [1/1] (0.69ns) (out node of the LUT)   --->   "%sel_tmp3_i = select i1 %sel_tmp2_i, float %B_CONV1_1_load, float %sel_tmp1_i" [aesl_mux_load.6floatP.i3:191->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 411 'select' 'sel_tmp3_i' <Predicate = (!exitcond_flatten11)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 412 [1/1] (1.13ns)   --->   "%sel_tmp4_i = icmp eq i3 %chl_out3_mid2, 2" [aesl_mux_load.6floatP.i3:193->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 412 'icmp' 'sel_tmp4_i' <Predicate = (!exitcond_flatten11)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7_i)   --->   "%sel_tmp5_i = select i1 %sel_tmp4_i, float %B_CONV1_2_load, float %sel_tmp3_i" [aesl_mux_load.6floatP.i3:191->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 413 'select' 'sel_tmp5_i' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 414 [1/1] (1.13ns)   --->   "%sel_tmp6_i = icmp eq i3 %chl_out3_mid2, 3" [aesl_mux_load.6floatP.i3:193->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 414 'icmp' 'sel_tmp6_i' <Predicate = (!exitcond_flatten11)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 415 [1/1] (0.69ns) (out node of the LUT)   --->   "%sel_tmp7_i = select i1 %sel_tmp6_i, float %B_CONV1_3_load, float %sel_tmp5_i" [aesl_mux_load.6floatP.i3:191->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 415 'select' 'sel_tmp7_i' <Predicate = (!exitcond_flatten11)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 416 [1/1] (1.13ns)   --->   "%sel_tmp8_i = icmp eq i3 %chl_out3_mid2, -4" [aesl_mux_load.6floatP.i3:193->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 416 'icmp' 'sel_tmp8_i' <Predicate = (!exitcond_flatten11)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 417 [1/1] (0.69ns) (out node of the LUT)   --->   "%UnifiedRetVal_i = select i1 %sel_tmp8_i, float %B_CONV1_4_load, float %sel_tmp7_i" [aesl_mux_load.6floatP.i3:191->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 417 'select' 'UnifiedRetVal_i' <Predicate = (!exitcond_flatten11)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 418 [1/1] (1.30ns)   --->   "switch i3 %chl_out3_mid2, label %branch17 [
    i3 0, label %branch12
    i3 1, label %branch13
    i3 2, label %branch14
    i3 3, label %branch15
    i3 -4, label %branch16
  ]" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 418 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.30>
ST_47 : Operation 419 [1/1] (1.65ns)   --->   "%chl_out = add i3 %chl_out3_mid2, 1" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 419 'add' 'chl_out' <Predicate = (!exitcond_flatten11)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 30> <Delay = 7.25>
ST_48 : Operation 420 [5/5] (7.25ns)   --->   "%tmp_54 = fadd float %tmp_71, %UnifiedRetVal_i" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 420 'fadd' 'tmp_54' <Predicate = (!exitcond_flatten11)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 31> <Delay = 7.25>
ST_49 : Operation 421 [4/5] (7.25ns)   --->   "%tmp_54 = fadd float %tmp_71, %UnifiedRetVal_i" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 421 'fadd' 'tmp_54' <Predicate = (!exitcond_flatten11)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 32> <Delay = 7.25>
ST_50 : Operation 422 [3/5] (7.25ns)   --->   "%tmp_54 = fadd float %tmp_71, %UnifiedRetVal_i" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 422 'fadd' 'tmp_54' <Predicate = (!exitcond_flatten11)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 33> <Delay = 7.25>
ST_51 : Operation 423 [2/5] (7.25ns)   --->   "%tmp_54 = fadd float %tmp_71, %UnifiedRetVal_i" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 423 'fadd' 'tmp_54' <Predicate = (!exitcond_flatten11)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 34> <Delay = 7.25>
ST_52 : Operation 424 [1/5] (7.25ns)   --->   "%tmp_54 = fadd float %tmp_71, %UnifiedRetVal_i" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 424 'fadd' 'tmp_54' <Predicate = (!exitcond_flatten11)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 35> <Delay = 7.76>
ST_53 : Operation 425 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_L_conv1_label2_str)"   --->   Operation 425 'specloopname' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_53 : Operation 426 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @L_conv1_label2_str)"   --->   Operation 426 'specloopname' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_53 : Operation 427 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 427 'specloopname' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_53 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_70 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str5) nounwind" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 428 'specregionbegin' 'tmp_70' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_53 : Operation 429 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 429 'specpipeline' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_53 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_54_to_int = bitcast float %tmp_54 to i32" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 430 'bitcast' 'tmp_54_to_int' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_53 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_72 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_54_to_int, i32 23, i32 30)" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 431 'partselect' 'tmp_72' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_53 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_112 = trunc i32 %tmp_54_to_int to i23" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 432 'trunc' 'tmp_112' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_53 : Operation 433 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_72, -1" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 433 'icmp' 'notlhs' <Predicate = (!exitcond_flatten11)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 434 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_112, 0" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 434 'icmp' 'notrhs' <Predicate = (!exitcond_flatten11)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_76 = or i1 %notrhs, %notlhs" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 435 'or' 'tmp_76' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 436 [1/1] (6.78ns)   --->   "%tmp_77 = fcmp ogt float %tmp_54, 0.000000e+00" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 436 'fcmp' 'tmp_77' <Predicate = (!exitcond_flatten11)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_79 = and i1 %tmp_76, %tmp_77" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 437 'and' 'tmp_79' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 438 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_56 = select i1 %tmp_79, float %tmp_54, float 0.000000e+00" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 438 'select' 'tmp_56' <Predicate = (!exitcond_flatten11)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 439 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str5, i32 %tmp_70) nounwind" [../2C_prj/lenet5/conv.cpp:62]   --->   Operation 439 'specregionend' 'empty_27' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_53 : Operation 440 [1/1] (1.24ns)   --->   "%indvar_flatten_next1_2 = select i1 %exitcond_flatten12, i8 1, i8 %indvar_flatten131_op"   --->   Operation 440 'select' 'indvar_flatten_next1_2' <Predicate = (!exitcond_flatten11)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 441 [1/1] (0.00ns)   --->   "br label %.preheader11" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 441 'br' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>

State 54 <SV = 36> <Delay = 3.25>
ST_54 : Operation 442 [1/1] (3.25ns)   --->   "store float %tmp_56, float* %conv1_buff_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 442 'store' <Predicate = (chl_out3_mid2 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_54 : Operation 443 [1/1] (0.00ns)   --->   "br label %._crit_edge115" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 443 'br' <Predicate = (chl_out3_mid2 == 4)> <Delay = 0.00>
ST_54 : Operation 444 [1/1] (3.25ns)   --->   "store float %tmp_56, float* %conv1_buff_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 444 'store' <Predicate = (chl_out3_mid2 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_54 : Operation 445 [1/1] (0.00ns)   --->   "br label %._crit_edge115" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 445 'br' <Predicate = (chl_out3_mid2 == 3)> <Delay = 0.00>
ST_54 : Operation 446 [1/1] (3.25ns)   --->   "store float %tmp_56, float* %conv1_buff_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 446 'store' <Predicate = (chl_out3_mid2 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_54 : Operation 447 [1/1] (0.00ns)   --->   "br label %._crit_edge115" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 447 'br' <Predicate = (chl_out3_mid2 == 2)> <Delay = 0.00>
ST_54 : Operation 448 [1/1] (3.25ns)   --->   "store float %tmp_56, float* %conv1_buff_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 448 'store' <Predicate = (chl_out3_mid2 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_54 : Operation 449 [1/1] (0.00ns)   --->   "br label %._crit_edge115" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 449 'br' <Predicate = (chl_out3_mid2 == 1)> <Delay = 0.00>
ST_54 : Operation 450 [1/1] (3.25ns)   --->   "store float %tmp_56, float* %conv1_buff_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 450 'store' <Predicate = (chl_out3_mid2 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_54 : Operation 451 [1/1] (0.00ns)   --->   "br label %._crit_edge115" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 451 'br' <Predicate = (chl_out3_mid2 == 0)> <Delay = 0.00>
ST_54 : Operation 452 [1/1] (3.25ns)   --->   "store float %tmp_56, float* %conv1_buff_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 452 'store' <Predicate = (chl_out3_mid2 == 7) | (chl_out3_mid2 == 6) | (chl_out3_mid2 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_54 : Operation 453 [1/1] (0.00ns)   --->   "br label %._crit_edge115" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 453 'br' <Predicate = (chl_out3_mid2 == 7) | (chl_out3_mid2 == 6) | (chl_out3_mid2 == 5)> <Delay = 0.00>

State 55 <SV = 28> <Delay = 1.76>
ST_55 : Operation 454 [1/1] (1.76ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 454 'br' <Predicate = true> <Delay = 1.76>

State 56 <SV = 29> <Delay = 2.99>
ST_56 : Operation 455 [1/1] (0.00ns)   --->   "%indvar_flatten5 = phi i11 [ %indvar_flatten_next1_5, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 455 'phi' 'indvar_flatten5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 456 [1/1] (0.00ns)   --->   "%r4 = phi i5 [ %tmp_40_mid2_v, %2 ], [ 0, %.preheader.preheader ]" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 456 'phi' 'r4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 457 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i7 [ %indvar_flatten_next1_4, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 457 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 458 [1/1] (0.00ns)   --->   "%c5 = phi i5 [ %tmp_47_mid2, %2 ], [ 0, %.preheader.preheader ]" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 458 'phi' 'c5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 459 [1/1] (0.00ns)   --->   "%chl_out6 = phi i3 [ %chl_out_2, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 459 'phi' 'chl_out6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_48 = or i5 %c5, 1" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 460 'or' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_73 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %c5, i32 1, i32 4)" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 461 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 462 [1/1] (1.88ns)   --->   "%exitcond_flatten13 = icmp eq i11 %indvar_flatten5, -872"   --->   Operation 462 'icmp' 'exitcond_flatten13' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 463 [1/1] (1.63ns)   --->   "%indvar_flatten_next1_5 = add i11 %indvar_flatten5, 1"   --->   Operation 463 'add' 'indvar_flatten_next1_5' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 464 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten13, label %burst.wr.header.preheader, label %.preheader10"   --->   Operation 464 'br' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 465 [1/1] (1.78ns)   --->   "%r_5 = add i5 %r4, 2" [../2C_prj/lenet5/conv.cpp:66]   --->   Operation 465 'add' 'r_5' <Predicate = (!exitcond_flatten13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 466 [1/1] (1.48ns)   --->   "%exitcond_flatten14 = icmp eq i7 %indvar_flatten6, -44"   --->   Operation 466 'icmp' 'exitcond_flatten14' <Predicate = (!exitcond_flatten13)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 467 [1/1] (1.21ns)   --->   "%c5_mid = select i1 %exitcond_flatten14, i5 0, i5 %c5" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 467 'select' 'c5_mid' <Predicate = (!exitcond_flatten13)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 468 [1/1] (1.21ns)   --->   "%tmp_40_mid2_v = select i1 %exitcond_flatten14, i5 %r_5, i5 %r4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 468 'select' 'tmp_40_mid2_v' <Predicate = (!exitcond_flatten13)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_44_mid2_v = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %tmp_40_mid2_v, i32 1, i32 4)" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 469 'partselect' 'tmp_44_mid2_v' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_56 : Operation 470 [1/1] (1.87ns)   --->   "%indvar_flatten182_op = add i7 %indvar_flatten6, 1"   --->   Operation 470 'add' 'indvar_flatten182_op' <Predicate = (!exitcond_flatten13)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 30> <Delay = 8.21>
ST_57 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_113 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_40_mid2_v, i5 0)" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 471 'bitconcatenate' 'tmp_113' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 472 [1/1] (0.00ns)   --->   "%p_shl18_cast = zext i10 %tmp_113 to i11" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 472 'zext' 'p_shl18_cast' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_114 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_40_mid2_v, i2 0)" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 473 'bitconcatenate' 'tmp_114' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 474 [1/1] (0.00ns)   --->   "%p_shl19_cast = zext i7 %tmp_114 to i11" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 474 'zext' 'p_shl19_cast' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 475 [1/1] (1.73ns)   --->   "%tmp_115 = sub i11 %p_shl18_cast, %p_shl19_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 475 'sub' 'tmp_115' <Predicate = (!exitcond_flatten13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node tmp_49_mid2)   --->   "%tmp_49_mid = select i1 %exitcond_flatten14, i5 1, i5 %tmp_48" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 476 'select' 'tmp_49_mid' <Predicate = (!exitcond_flatten13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node tmp_53_mid2)   --->   "%tmp_53_mid = select i1 %exitcond_flatten14, i4 0, i4 %tmp_73" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 477 'select' 'tmp_53_mid' <Predicate = (!exitcond_flatten13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid)   --->   "%not_exitcond_flatten_3 = xor i1 %exitcond_flatten14, true" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 478 'xor' 'not_exitcond_flatten_3' <Predicate = (!exitcond_flatten13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 479 [1/1] (1.13ns)   --->   "%exitcond6 = icmp eq i3 %chl_out6, -2" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 479 'icmp' 'exitcond6' <Predicate = (!exitcond_flatten13)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 480 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_mid = and i1 %exitcond6, %not_exitcond_flatten_3" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 480 'and' 'exitcond_mid' <Predicate = (!exitcond_flatten13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 481 [1/1] (1.78ns)   --->   "%c_5 = add i5 %c5_mid, 2" [../2C_prj/lenet5/conv.cpp:67]   --->   Operation 481 'add' 'c_5' <Predicate = (!exitcond_flatten13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node chl_out6_mid2)   --->   "%tmp_122 = or i1 %exitcond_mid, %exitcond_flatten14" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 482 'or' 'tmp_122' <Predicate = (!exitcond_flatten13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 483 [1/1] (0.98ns) (out node of the LUT)   --->   "%chl_out6_mid2 = select i1 %tmp_122, i3 0, i3 %chl_out6" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 483 'select' 'chl_out6_mid2' <Predicate = (!exitcond_flatten13)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 484 [1/1] (1.21ns)   --->   "%tmp_47_mid2 = select i1 %exitcond_mid, i5 %c_5, i5 %c5_mid" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 484 'select' 'tmp_47_mid2' <Predicate = (!exitcond_flatten13)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_47_mid2_cast = zext i5 %tmp_47_mid2 to i11" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 485 'zext' 'tmp_47_mid2_cast' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 486 [1/1] (1.63ns)   --->   "%tmp_123 = add i11 %tmp_115, %tmp_47_mid2_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 486 'add' 'tmp_123' <Predicate = (!exitcond_flatten13)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_140_cast = sext i11 %tmp_123 to i64" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 487 'sext' 'tmp_140_cast' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 488 [1/1] (0.00ns)   --->   "%conv1_buff_0_addr_2 = getelementptr [784 x float]* @conv1_buff_0, i64 0, i64 %tmp_140_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 488 'getelementptr' 'conv1_buff_0_addr_2' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 489 [1/1] (0.00ns)   --->   "%conv1_buff_1_addr_2 = getelementptr [784 x float]* @conv1_buff_1, i64 0, i64 %tmp_140_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 489 'getelementptr' 'conv1_buff_1_addr_2' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 490 [1/1] (0.00ns)   --->   "%conv1_buff_2_addr_2 = getelementptr [784 x float]* @conv1_buff_2, i64 0, i64 %tmp_140_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 490 'getelementptr' 'conv1_buff_2_addr_2' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 491 [1/1] (0.00ns)   --->   "%conv1_buff_3_addr_2 = getelementptr [784 x float]* @conv1_buff_3, i64 0, i64 %tmp_140_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 491 'getelementptr' 'conv1_buff_3_addr_2' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 492 [1/1] (0.00ns)   --->   "%conv1_buff_4_addr_2 = getelementptr [784 x float]* @conv1_buff_4, i64 0, i64 %tmp_140_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 492 'getelementptr' 'conv1_buff_4_addr_2' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 493 [1/1] (0.00ns)   --->   "%conv1_buff_5_addr_2 = getelementptr [784 x float]* @conv1_buff_5, i64 0, i64 %tmp_140_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 493 'getelementptr' 'conv1_buff_5_addr_2' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node tmp_49_mid2)   --->   "%tmp_48_mid1 = or i5 %c_5, 1" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 494 'or' 'tmp_48_mid1' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 495 [1/1] (1.21ns) (out node of the LUT)   --->   "%tmp_49_mid2 = select i1 %exitcond_mid, i5 %tmp_48_mid1, i5 %tmp_49_mid" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 495 'select' 'tmp_49_mid2' <Predicate = (!exitcond_flatten13)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_49_mid2_cast = zext i5 %tmp_49_mid2 to i11" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 496 'zext' 'tmp_49_mid2_cast' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 497 [1/1] (1.63ns)   --->   "%tmp_125 = add i11 %tmp_115, %tmp_49_mid2_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 497 'add' 'tmp_125' <Predicate = (!exitcond_flatten13)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_142_cast = sext i11 %tmp_125 to i64" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 498 'sext' 'tmp_142_cast' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 499 [1/1] (0.00ns)   --->   "%conv1_buff_0_addr_4 = getelementptr [784 x float]* @conv1_buff_0, i64 0, i64 %tmp_142_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 499 'getelementptr' 'conv1_buff_0_addr_4' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 500 [1/1] (0.00ns)   --->   "%conv1_buff_1_addr_4 = getelementptr [784 x float]* @conv1_buff_1, i64 0, i64 %tmp_142_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 500 'getelementptr' 'conv1_buff_1_addr_4' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 501 [1/1] (0.00ns)   --->   "%conv1_buff_2_addr_4 = getelementptr [784 x float]* @conv1_buff_2, i64 0, i64 %tmp_142_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 501 'getelementptr' 'conv1_buff_2_addr_4' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 502 [1/1] (0.00ns)   --->   "%conv1_buff_3_addr_4 = getelementptr [784 x float]* @conv1_buff_3, i64 0, i64 %tmp_142_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 502 'getelementptr' 'conv1_buff_3_addr_4' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 503 [1/1] (0.00ns)   --->   "%conv1_buff_4_addr_4 = getelementptr [784 x float]* @conv1_buff_4, i64 0, i64 %tmp_142_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 503 'getelementptr' 'conv1_buff_4_addr_4' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 504 [1/1] (0.00ns)   --->   "%conv1_buff_5_addr_4 = getelementptr [784 x float]* @conv1_buff_5, i64 0, i64 %tmp_142_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 504 'getelementptr' 'conv1_buff_5_addr_4' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node tmp_53_mid2)   --->   "%tmp_73_mid1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %c_5, i32 1, i32 4)" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 505 'partselect' 'tmp_73_mid1' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 506 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_53_mid2 = select i1 %exitcond_mid, i4 %tmp_73_mid1, i4 %tmp_53_mid" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 506 'select' 'tmp_53_mid2' <Predicate = (!exitcond_flatten13)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str6) nounwind" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 507 'specregionbegin' 'tmp_80' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 508 [2/2] (3.25ns)   --->   "%conv1_buff_0_load_1 = load float* %conv1_buff_0_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 508 'load' 'conv1_buff_0_load_1' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 509 [2/2] (3.25ns)   --->   "%conv1_buff_1_load_1 = load float* %conv1_buff_1_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 509 'load' 'conv1_buff_1_load_1' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 510 [2/2] (3.25ns)   --->   "%conv1_buff_2_load_1 = load float* %conv1_buff_2_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 510 'load' 'conv1_buff_2_load_1' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 511 [2/2] (3.25ns)   --->   "%conv1_buff_3_load_1 = load float* %conv1_buff_3_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 511 'load' 'conv1_buff_3_load_1' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 512 [2/2] (3.25ns)   --->   "%conv1_buff_4_load_1 = load float* %conv1_buff_4_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 512 'load' 'conv1_buff_4_load_1' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 513 [2/2] (3.25ns)   --->   "%conv1_buff_5_load_1 = load float* %conv1_buff_5_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 513 'load' 'conv1_buff_5_load_1' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 514 [2/2] (3.25ns)   --->   "%conv1_buff_0_load_2 = load float* %conv1_buff_0_addr_4, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 514 'load' 'conv1_buff_0_load_2' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 515 [2/2] (3.25ns)   --->   "%conv1_buff_1_load_2 = load float* %conv1_buff_1_addr_4, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 515 'load' 'conv1_buff_1_load_2' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 516 [2/2] (3.25ns)   --->   "%conv1_buff_2_load_2 = load float* %conv1_buff_2_addr_4, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 516 'load' 'conv1_buff_2_load_2' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 517 [2/2] (3.25ns)   --->   "%conv1_buff_3_load_2 = load float* %conv1_buff_3_addr_4, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 517 'load' 'conv1_buff_3_load_2' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 518 [2/2] (3.25ns)   --->   "%conv1_buff_4_load_2 = load float* %conv1_buff_4_addr_4, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 518 'load' 'conv1_buff_4_load_2' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 519 [2/2] (3.25ns)   --->   "%conv1_buff_5_load_2 = load float* %conv1_buff_5_addr_4, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 519 'load' 'conv1_buff_5_load_2' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 520 [1/1] (1.30ns)   --->   "switch i3 %chl_out6_mid2, label %branch29 [
    i3 0, label %branch24
    i3 1, label %branch25
    i3 2, label %branch26
    i3 3, label %branch27
    i3 -4, label %branch28
  ]" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 520 'switch' <Predicate = (!exitcond_flatten13)> <Delay = 1.30>
ST_57 : Operation 521 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str6, i32 %tmp_80) nounwind" [../2C_prj/lenet5/conv.cpp:71]   --->   Operation 521 'specregionend' 'empty_28' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_57 : Operation 522 [1/1] (1.65ns)   --->   "%chl_out_2 = add i3 %chl_out6_mid2, 1" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 522 'add' 'chl_out_2' <Predicate = (!exitcond_flatten13)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 523 [1/1] (0.99ns)   --->   "%indvar_flatten_next1_4 = select i1 %exitcond_flatten14, i7 1, i7 %indvar_flatten182_op"   --->   Operation 523 'select' 'indvar_flatten_next1_4' <Predicate = (!exitcond_flatten13)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 524 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 524 'br' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>

State 58 <SV = 31> <Delay = 5.58>
ST_58 : Operation 525 [1/2] (3.25ns)   --->   "%conv1_buff_0_load_1 = load float* %conv1_buff_0_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 525 'load' 'conv1_buff_0_load_1' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 526 [1/2] (3.25ns)   --->   "%conv1_buff_1_load_1 = load float* %conv1_buff_1_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 526 'load' 'conv1_buff_1_load_1' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 527 [1/2] (3.25ns)   --->   "%conv1_buff_2_load_1 = load float* %conv1_buff_2_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 527 'load' 'conv1_buff_2_load_1' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 528 [1/2] (3.25ns)   --->   "%conv1_buff_3_load_1 = load float* %conv1_buff_3_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 528 'load' 'conv1_buff_3_load_1' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 529 [1/2] (3.25ns)   --->   "%conv1_buff_4_load_1 = load float* %conv1_buff_4_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 529 'load' 'conv1_buff_4_load_1' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 530 [1/2] (3.25ns)   --->   "%conv1_buff_5_load_1 = load float* %conv1_buff_5_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 530 'load' 'conv1_buff_5_load_1' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 531 [1/1] (2.32ns)   --->   "%tmp_81 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv1_buff_0_load_1, float %conv1_buff_1_load_1, float %conv1_buff_2_load_1, float %conv1_buff_3_load_1, float %conv1_buff_4_load_1, float %conv1_buff_5_load_1, i3 %chl_out6_mid2) nounwind" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 531 'mux' 'tmp_81' <Predicate = (!exitcond_flatten13)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 532 [1/2] (3.25ns)   --->   "%conv1_buff_0_load_2 = load float* %conv1_buff_0_addr_4, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 532 'load' 'conv1_buff_0_load_2' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 533 [1/2] (3.25ns)   --->   "%conv1_buff_1_load_2 = load float* %conv1_buff_1_addr_4, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 533 'load' 'conv1_buff_1_load_2' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 534 [1/2] (3.25ns)   --->   "%conv1_buff_2_load_2 = load float* %conv1_buff_2_addr_4, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 534 'load' 'conv1_buff_2_load_2' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 535 [1/2] (3.25ns)   --->   "%conv1_buff_3_load_2 = load float* %conv1_buff_3_addr_4, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 535 'load' 'conv1_buff_3_load_2' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 536 [1/2] (3.25ns)   --->   "%conv1_buff_4_load_2 = load float* %conv1_buff_4_addr_4, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 536 'load' 'conv1_buff_4_load_2' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 537 [1/2] (3.25ns)   --->   "%conv1_buff_5_load_2 = load float* %conv1_buff_5_addr_4, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 537 'load' 'conv1_buff_5_load_2' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 538 [1/1] (2.32ns)   --->   "%tmp_82 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv1_buff_0_load_2, float %conv1_buff_1_load_2, float %conv1_buff_2_load_2, float %conv1_buff_3_load_2, float %conv1_buff_4_load_2, float %conv1_buff_5_load_2, i3 %chl_out6_mid2) nounwind" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 538 'mux' 'tmp_82' <Predicate = (!exitcond_flatten13)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 32> <Delay = 7.25>
ST_59 : Operation 539 [5/5] (7.25ns)   --->   "%tmp_57 = fadd float %tmp_81, %tmp_82" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 539 'fadd' 'tmp_57' <Predicate = (!exitcond_flatten13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 33> <Delay = 7.25>
ST_60 : Operation 540 [4/5] (7.25ns)   --->   "%tmp_57 = fadd float %tmp_81, %tmp_82" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 540 'fadd' 'tmp_57' <Predicate = (!exitcond_flatten13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 34> <Delay = 7.25>
ST_61 : Operation 541 [3/5] (7.25ns)   --->   "%tmp_57 = fadd float %tmp_81, %tmp_82" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 541 'fadd' 'tmp_57' <Predicate = (!exitcond_flatten13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 35> <Delay = 7.25>
ST_62 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_43_mid2_v = or i5 %tmp_40_mid2_v, 1" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 542 'or' 'tmp_43_mid2_v' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_62 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_116 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_43_mid2_v, i5 0)" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 543 'bitconcatenate' 'tmp_116' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_62 : Operation 544 [1/1] (0.00ns)   --->   "%p_shl20_cast = zext i10 %tmp_116 to i11" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 544 'zext' 'p_shl20_cast' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_62 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_117 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_43_mid2_v, i2 0)" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 545 'bitconcatenate' 'tmp_117' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_62 : Operation 546 [1/1] (0.00ns)   --->   "%p_shl21_cast = zext i7 %tmp_117 to i11" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 546 'zext' 'p_shl21_cast' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_62 : Operation 547 [1/1] (1.73ns)   --->   "%tmp_118 = sub i11 %p_shl20_cast, %p_shl21_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 547 'sub' 'tmp_118' <Predicate = (!exitcond_flatten13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 548 [1/1] (1.63ns)   --->   "%tmp_124 = add i11 %tmp_118, %tmp_47_mid2_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 548 'add' 'tmp_124' <Predicate = (!exitcond_flatten13)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_141_cast = sext i11 %tmp_124 to i64" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 549 'sext' 'tmp_141_cast' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_62 : Operation 550 [1/1] (0.00ns)   --->   "%conv1_buff_0_addr_3 = getelementptr [784 x float]* @conv1_buff_0, i64 0, i64 %tmp_141_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 550 'getelementptr' 'conv1_buff_0_addr_3' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_62 : Operation 551 [1/1] (0.00ns)   --->   "%conv1_buff_1_addr_3 = getelementptr [784 x float]* @conv1_buff_1, i64 0, i64 %tmp_141_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 551 'getelementptr' 'conv1_buff_1_addr_3' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_62 : Operation 552 [1/1] (0.00ns)   --->   "%conv1_buff_2_addr_3 = getelementptr [784 x float]* @conv1_buff_2, i64 0, i64 %tmp_141_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 552 'getelementptr' 'conv1_buff_2_addr_3' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_62 : Operation 553 [1/1] (0.00ns)   --->   "%conv1_buff_3_addr_3 = getelementptr [784 x float]* @conv1_buff_3, i64 0, i64 %tmp_141_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 553 'getelementptr' 'conv1_buff_3_addr_3' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_62 : Operation 554 [1/1] (0.00ns)   --->   "%conv1_buff_4_addr_3 = getelementptr [784 x float]* @conv1_buff_4, i64 0, i64 %tmp_141_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 554 'getelementptr' 'conv1_buff_4_addr_3' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_62 : Operation 555 [1/1] (0.00ns)   --->   "%conv1_buff_5_addr_3 = getelementptr [784 x float]* @conv1_buff_5, i64 0, i64 %tmp_141_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 555 'getelementptr' 'conv1_buff_5_addr_3' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_62 : Operation 556 [1/1] (1.63ns)   --->   "%tmp_126 = add i11 %tmp_118, %tmp_49_mid2_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 556 'add' 'tmp_126' <Predicate = (!exitcond_flatten13)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 557 [2/5] (7.25ns)   --->   "%tmp_57 = fadd float %tmp_81, %tmp_82" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 557 'fadd' 'tmp_57' <Predicate = (!exitcond_flatten13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 558 [2/2] (3.25ns)   --->   "%conv1_buff_0_load_3 = load float* %conv1_buff_0_addr_3, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 558 'load' 'conv1_buff_0_load_3' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_62 : Operation 559 [2/2] (3.25ns)   --->   "%conv1_buff_1_load_3 = load float* %conv1_buff_1_addr_3, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 559 'load' 'conv1_buff_1_load_3' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_62 : Operation 560 [2/2] (3.25ns)   --->   "%conv1_buff_2_load_3 = load float* %conv1_buff_2_addr_3, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 560 'load' 'conv1_buff_2_load_3' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_62 : Operation 561 [2/2] (3.25ns)   --->   "%conv1_buff_3_load_3 = load float* %conv1_buff_3_addr_3, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 561 'load' 'conv1_buff_3_load_3' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_62 : Operation 562 [2/2] (3.25ns)   --->   "%conv1_buff_4_load_3 = load float* %conv1_buff_4_addr_3, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 562 'load' 'conv1_buff_4_load_3' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_62 : Operation 563 [2/2] (3.25ns)   --->   "%conv1_buff_5_load_3 = load float* %conv1_buff_5_addr_3, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 563 'load' 'conv1_buff_5_load_3' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>

State 63 <SV = 36> <Delay = 7.25>
ST_63 : Operation 564 [1/5] (7.25ns)   --->   "%tmp_57 = fadd float %tmp_81, %tmp_82" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 564 'fadd' 'tmp_57' <Predicate = (!exitcond_flatten13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 565 [1/2] (3.25ns)   --->   "%conv1_buff_0_load_3 = load float* %conv1_buff_0_addr_3, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 565 'load' 'conv1_buff_0_load_3' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_63 : Operation 566 [1/2] (3.25ns)   --->   "%conv1_buff_1_load_3 = load float* %conv1_buff_1_addr_3, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 566 'load' 'conv1_buff_1_load_3' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_63 : Operation 567 [1/2] (3.25ns)   --->   "%conv1_buff_2_load_3 = load float* %conv1_buff_2_addr_3, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 567 'load' 'conv1_buff_2_load_3' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_63 : Operation 568 [1/2] (3.25ns)   --->   "%conv1_buff_3_load_3 = load float* %conv1_buff_3_addr_3, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 568 'load' 'conv1_buff_3_load_3' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_63 : Operation 569 [1/2] (3.25ns)   --->   "%conv1_buff_4_load_3 = load float* %conv1_buff_4_addr_3, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 569 'load' 'conv1_buff_4_load_3' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_63 : Operation 570 [1/2] (3.25ns)   --->   "%conv1_buff_5_load_3 = load float* %conv1_buff_5_addr_3, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 570 'load' 'conv1_buff_5_load_3' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_63 : Operation 571 [1/1] (2.32ns)   --->   "%tmp_83 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv1_buff_0_load_3, float %conv1_buff_1_load_3, float %conv1_buff_2_load_3, float %conv1_buff_3_load_3, float %conv1_buff_4_load_3, float %conv1_buff_5_load_3, i3 %chl_out6_mid2) nounwind" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 571 'mux' 'tmp_83' <Predicate = (!exitcond_flatten13)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 37> <Delay = 7.25>
ST_64 : Operation 572 [5/5] (7.25ns)   --->   "%tmp_58 = fadd float %tmp_57, %tmp_83" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 572 'fadd' 'tmp_58' <Predicate = (!exitcond_flatten13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 38> <Delay = 7.25>
ST_65 : Operation 573 [4/5] (7.25ns)   --->   "%tmp_58 = fadd float %tmp_57, %tmp_83" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 573 'fadd' 'tmp_58' <Predicate = (!exitcond_flatten13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 39> <Delay = 7.25>
ST_66 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_143_cast = sext i11 %tmp_126 to i64" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 574 'sext' 'tmp_143_cast' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_66 : Operation 575 [1/1] (0.00ns)   --->   "%conv1_buff_0_addr_5 = getelementptr [784 x float]* @conv1_buff_0, i64 0, i64 %tmp_143_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 575 'getelementptr' 'conv1_buff_0_addr_5' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_66 : Operation 576 [1/1] (0.00ns)   --->   "%conv1_buff_1_addr_5 = getelementptr [784 x float]* @conv1_buff_1, i64 0, i64 %tmp_143_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 576 'getelementptr' 'conv1_buff_1_addr_5' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_66 : Operation 577 [1/1] (0.00ns)   --->   "%conv1_buff_2_addr_5 = getelementptr [784 x float]* @conv1_buff_2, i64 0, i64 %tmp_143_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 577 'getelementptr' 'conv1_buff_2_addr_5' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_66 : Operation 578 [1/1] (0.00ns)   --->   "%conv1_buff_3_addr_5 = getelementptr [784 x float]* @conv1_buff_3, i64 0, i64 %tmp_143_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 578 'getelementptr' 'conv1_buff_3_addr_5' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_66 : Operation 579 [1/1] (0.00ns)   --->   "%conv1_buff_4_addr_5 = getelementptr [784 x float]* @conv1_buff_4, i64 0, i64 %tmp_143_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 579 'getelementptr' 'conv1_buff_4_addr_5' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_66 : Operation 580 [1/1] (0.00ns)   --->   "%conv1_buff_5_addr_5 = getelementptr [784 x float]* @conv1_buff_5, i64 0, i64 %tmp_143_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 580 'getelementptr' 'conv1_buff_5_addr_5' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_66 : Operation 581 [3/5] (7.25ns)   --->   "%tmp_58 = fadd float %tmp_57, %tmp_83" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 581 'fadd' 'tmp_58' <Predicate = (!exitcond_flatten13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 582 [2/2] (3.25ns)   --->   "%conv1_buff_0_load_4 = load float* %conv1_buff_0_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 582 'load' 'conv1_buff_0_load_4' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_66 : Operation 583 [2/2] (3.25ns)   --->   "%conv1_buff_1_load_4 = load float* %conv1_buff_1_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 583 'load' 'conv1_buff_1_load_4' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_66 : Operation 584 [2/2] (3.25ns)   --->   "%conv1_buff_2_load_4 = load float* %conv1_buff_2_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 584 'load' 'conv1_buff_2_load_4' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_66 : Operation 585 [2/2] (3.25ns)   --->   "%conv1_buff_3_load_4 = load float* %conv1_buff_3_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 585 'load' 'conv1_buff_3_load_4' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_66 : Operation 586 [2/2] (3.25ns)   --->   "%conv1_buff_4_load_4 = load float* %conv1_buff_4_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 586 'load' 'conv1_buff_4_load_4' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_66 : Operation 587 [2/2] (3.25ns)   --->   "%conv1_buff_5_load_4 = load float* %conv1_buff_5_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 587 'load' 'conv1_buff_5_load_4' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>

State 67 <SV = 40> <Delay = 7.25>
ST_67 : Operation 588 [2/5] (7.25ns)   --->   "%tmp_58 = fadd float %tmp_57, %tmp_83" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 588 'fadd' 'tmp_58' <Predicate = (!exitcond_flatten13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 589 [1/2] (3.25ns)   --->   "%conv1_buff_0_load_4 = load float* %conv1_buff_0_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 589 'load' 'conv1_buff_0_load_4' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_67 : Operation 590 [1/2] (3.25ns)   --->   "%conv1_buff_1_load_4 = load float* %conv1_buff_1_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 590 'load' 'conv1_buff_1_load_4' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_67 : Operation 591 [1/2] (3.25ns)   --->   "%conv1_buff_2_load_4 = load float* %conv1_buff_2_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 591 'load' 'conv1_buff_2_load_4' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_67 : Operation 592 [1/2] (3.25ns)   --->   "%conv1_buff_3_load_4 = load float* %conv1_buff_3_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 592 'load' 'conv1_buff_3_load_4' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_67 : Operation 593 [1/2] (3.25ns)   --->   "%conv1_buff_4_load_4 = load float* %conv1_buff_4_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 593 'load' 'conv1_buff_4_load_4' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_67 : Operation 594 [1/2] (3.25ns)   --->   "%conv1_buff_5_load_4 = load float* %conv1_buff_5_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 594 'load' 'conv1_buff_5_load_4' <Predicate = (!exitcond_flatten13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_67 : Operation 595 [1/1] (2.32ns)   --->   "%tmp_84 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv1_buff_0_load_4, float %conv1_buff_1_load_4, float %conv1_buff_2_load_4, float %conv1_buff_3_load_4, float %conv1_buff_4_load_4, float %conv1_buff_5_load_4, i3 %chl_out6_mid2) nounwind" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 595 'mux' 'tmp_84' <Predicate = (!exitcond_flatten13)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 41> <Delay = 7.25>
ST_68 : Operation 596 [1/5] (7.25ns)   --->   "%tmp_58 = fadd float %tmp_57, %tmp_83" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 596 'fadd' 'tmp_58' <Predicate = (!exitcond_flatten13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 42> <Delay = 7.25>
ST_69 : Operation 597 [5/5] (7.25ns)   --->   "%tmp_59 = fadd float %tmp_58, %tmp_84" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 597 'fadd' 'tmp_59' <Predicate = (!exitcond_flatten13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 43> <Delay = 7.25>
ST_70 : Operation 598 [4/5] (7.25ns)   --->   "%tmp_59 = fadd float %tmp_58, %tmp_84" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 598 'fadd' 'tmp_59' <Predicate = (!exitcond_flatten13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 44> <Delay = 7.25>
ST_71 : Operation 599 [3/5] (7.25ns)   --->   "%tmp_59 = fadd float %tmp_58, %tmp_84" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 599 'fadd' 'tmp_59' <Predicate = (!exitcond_flatten13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 45> <Delay = 7.25>
ST_72 : Operation 600 [2/5] (7.25ns)   --->   "%tmp_59 = fadd float %tmp_58, %tmp_84" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 600 'fadd' 'tmp_59' <Predicate = (!exitcond_flatten13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 46> <Delay = 7.25>
ST_73 : Operation 601 [1/5] (7.25ns)   --->   "%tmp_59 = fadd float %tmp_58, %tmp_84" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 601 'fadd' 'tmp_59' <Predicate = (!exitcond_flatten13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 47> <Delay = 5.70>
ST_74 : Operation 602 [4/4] (5.70ns)   --->   "%tmp_60 = fmul float %tmp_59, 2.500000e-01" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 602 'fmul' 'tmp_60' <Predicate = (!exitcond_flatten13)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 48> <Delay = 5.70>
ST_75 : Operation 603 [3/4] (5.70ns)   --->   "%tmp_60 = fmul float %tmp_59, 2.500000e-01" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 603 'fmul' 'tmp_60' <Predicate = (!exitcond_flatten13)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 49> <Delay = 5.70>
ST_76 : Operation 604 [2/4] (5.70ns)   --->   "%tmp_60 = fmul float %tmp_59, 2.500000e-01" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 604 'fmul' 'tmp_60' <Predicate = (!exitcond_flatten13)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 50> <Delay = 5.70>
ST_77 : Operation 605 [1/4] (5.70ns)   --->   "%tmp_60 = fmul float %tmp_59, 2.500000e-01" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 605 'fmul' 'tmp_60' <Predicate = (!exitcond_flatten13)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 51> <Delay = 6.95>
ST_78 : Operation 606 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_L_conv1_label3_str)"   --->   Operation 606 'specloopname' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_78 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_119 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_44_mid2_v, i4 0)" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 607 'bitconcatenate' 'tmp_119' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_78 : Operation 608 [1/1] (0.00ns)   --->   "%p_shl22_cast = zext i8 %tmp_119 to i9" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 608 'zext' 'p_shl22_cast' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_78 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_120 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_44_mid2_v, i1 false)" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 609 'bitconcatenate' 'tmp_120' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_78 : Operation 610 [1/1] (0.00ns)   --->   "%p_shl23_cast = zext i5 %tmp_120 to i9" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 610 'zext' 'p_shl23_cast' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_78 : Operation 611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_121 = sub i9 %p_shl22_cast, %p_shl23_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 611 'sub' 'tmp_121' <Predicate = (!exitcond_flatten13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 612 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @L_conv1_label3_str)"   --->   Operation 612 'specloopname' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_78 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_53_mid2_cast = zext i4 %tmp_53_mid2 to i9" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 613 'zext' 'tmp_53_mid2_cast' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_78 : Operation 614 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_127 = add i9 %tmp_121, %tmp_53_mid2_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 614 'add' 'tmp_127' <Predicate = (!exitcond_flatten13)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_144_cast = sext i9 %tmp_127 to i64" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 615 'sext' 'tmp_144_cast' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_78 : Operation 616 [1/1] (0.00ns)   --->   "%conv_out1_0_addr = getelementptr [196 x float]* @conv_out1_0, i64 0, i64 %tmp_144_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 616 'getelementptr' 'conv_out1_0_addr' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_78 : Operation 617 [1/1] (0.00ns)   --->   "%conv_out1_1_addr = getelementptr [196 x float]* @conv_out1_1, i64 0, i64 %tmp_144_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 617 'getelementptr' 'conv_out1_1_addr' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_78 : Operation 618 [1/1] (0.00ns)   --->   "%conv_out1_2_addr = getelementptr [196 x float]* @conv_out1_2, i64 0, i64 %tmp_144_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 618 'getelementptr' 'conv_out1_2_addr' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_78 : Operation 619 [1/1] (0.00ns)   --->   "%conv_out1_3_addr = getelementptr [196 x float]* @conv_out1_3, i64 0, i64 %tmp_144_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 619 'getelementptr' 'conv_out1_3_addr' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_78 : Operation 620 [1/1] (0.00ns)   --->   "%conv_out1_4_addr = getelementptr [196 x float]* @conv_out1_4, i64 0, i64 %tmp_144_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 620 'getelementptr' 'conv_out1_4_addr' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_78 : Operation 621 [1/1] (0.00ns)   --->   "%conv_out1_5_addr = getelementptr [196 x float]* @conv_out1_5, i64 0, i64 %tmp_144_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 621 'getelementptr' 'conv_out1_5_addr' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_78 : Operation 622 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 622 'specloopname' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_78 : Operation 623 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 623 'specpipeline' <Predicate = (!exitcond_flatten13)> <Delay = 0.00>
ST_78 : Operation 624 [1/1] (3.25ns)   --->   "store float %tmp_60, float* %conv_out1_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 624 'store' <Predicate = (chl_out6_mid2 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_78 : Operation 625 [1/1] (0.00ns)   --->   "br label %2" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 625 'br' <Predicate = (chl_out6_mid2 == 4)> <Delay = 0.00>
ST_78 : Operation 626 [1/1] (3.25ns)   --->   "store float %tmp_60, float* %conv_out1_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 626 'store' <Predicate = (chl_out6_mid2 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_78 : Operation 627 [1/1] (0.00ns)   --->   "br label %2" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 627 'br' <Predicate = (chl_out6_mid2 == 3)> <Delay = 0.00>
ST_78 : Operation 628 [1/1] (3.25ns)   --->   "store float %tmp_60, float* %conv_out1_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 628 'store' <Predicate = (chl_out6_mid2 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_78 : Operation 629 [1/1] (0.00ns)   --->   "br label %2" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 629 'br' <Predicate = (chl_out6_mid2 == 2)> <Delay = 0.00>
ST_78 : Operation 630 [1/1] (3.25ns)   --->   "store float %tmp_60, float* %conv_out1_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 630 'store' <Predicate = (chl_out6_mid2 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_78 : Operation 631 [1/1] (0.00ns)   --->   "br label %2" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 631 'br' <Predicate = (chl_out6_mid2 == 1)> <Delay = 0.00>
ST_78 : Operation 632 [1/1] (3.25ns)   --->   "store float %tmp_60, float* %conv_out1_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 632 'store' <Predicate = (chl_out6_mid2 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_78 : Operation 633 [1/1] (0.00ns)   --->   "br label %2" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 633 'br' <Predicate = (chl_out6_mid2 == 0)> <Delay = 0.00>
ST_78 : Operation 634 [1/1] (3.25ns)   --->   "store float %tmp_60, float* %conv_out1_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 634 'store' <Predicate = (chl_out6_mid2 == 7) | (chl_out6_mid2 == 6) | (chl_out6_mid2 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_78 : Operation 635 [1/1] (0.00ns)   --->   "br label %2" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 635 'br' <Predicate = (chl_out6_mid2 == 7) | (chl_out6_mid2 == 6) | (chl_out6_mid2 == 5)> <Delay = 0.00>

State 79 <SV = 30> <Delay = 8.75>
ST_79 : Operation 636 [1/1] (8.75ns)   --->   "%FM_DDR_BUFF2_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 636 'writereq' 'FM_DDR_BUFF2_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 637 [1/1] (1.76ns)   --->   "br label %burst.wr.header" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 637 'br' <Predicate = true> <Delay = 1.76>

State 80 <SV = 31> <Delay = 4.21>
ST_80 : Operation 638 [1/1] (0.00ns)   --->   "%indvar4 = phi i11 [ %indvar_next6, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 638 'phi' 'indvar4' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 639 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i22 [ %next_mul3, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]"   --->   Operation 639 'phi' 'phi_mul3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 640 [1/1] (0.00ns)   --->   "%phi_urem3 = phi i11 [ %idx_urem3, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]"   --->   Operation 640 'phi' 'phi_urem3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 641 [1/1] (1.88ns)   --->   "%exitcond10 = icmp eq i11 %indvar4, -872" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 641 'icmp' 'exitcond10' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 642 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176) nounwind"   --->   Operation 642 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 643 [1/1] (1.63ns)   --->   "%indvar_next6 = add i11 %indvar4, 1" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 643 'add' 'indvar_next6' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 644 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %memcpy.tail, label %burst.wr.body" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 644 'br' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 645 [1/1] (1.63ns)   --->   "%next_urem3 = add i11 1, %phi_urem3"   --->   Operation 645 'add' 'next_urem3' <Predicate = (!exitcond10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 646 [1/1] (1.88ns)   --->   "%tmp_128 = icmp ult i11 %next_urem3, 196"   --->   Operation 646 'icmp' 'tmp_128' <Predicate = (!exitcond10)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 647 [1/1] (0.69ns)   --->   "%idx_urem3 = select i1 %tmp_128, i11 %next_urem3, i11 0"   --->   Operation 647 'select' 'idx_urem3' <Predicate = (!exitcond10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 648 [1/1] (2.25ns)   --->   "%next_mul3 = add i22 2675, %phi_mul3"   --->   Operation 648 'add' 'next_mul3' <Predicate = (!exitcond10)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_129 = trunc i11 %phi_urem3 to i8" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 649 'trunc' 'tmp_129' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_80 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_130 = zext i8 %tmp_129 to i64" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 650 'zext' 'tmp_130' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_80 : Operation 651 [1/1] (0.00ns)   --->   "%conv_out1_0_addr_2 = getelementptr [196 x float]* @conv_out1_0, i64 0, i64 %tmp_130" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 651 'getelementptr' 'conv_out1_0_addr_2' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_80 : Operation 652 [1/1] (0.00ns)   --->   "%conv_out1_1_addr_2 = getelementptr [196 x float]* @conv_out1_1, i64 0, i64 %tmp_130" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 652 'getelementptr' 'conv_out1_1_addr_2' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_80 : Operation 653 [1/1] (0.00ns)   --->   "%conv_out1_2_addr_2 = getelementptr [196 x float]* @conv_out1_2, i64 0, i64 %tmp_130" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 653 'getelementptr' 'conv_out1_2_addr_2' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_80 : Operation 654 [1/1] (0.00ns)   --->   "%conv_out1_3_addr_2 = getelementptr [196 x float]* @conv_out1_3, i64 0, i64 %tmp_130" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 654 'getelementptr' 'conv_out1_3_addr_2' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_80 : Operation 655 [1/1] (0.00ns)   --->   "%conv_out1_4_addr_2 = getelementptr [196 x float]* @conv_out1_4, i64 0, i64 %tmp_130" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 655 'getelementptr' 'conv_out1_4_addr_2' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_80 : Operation 656 [1/1] (0.00ns)   --->   "%conv_out1_5_addr_2 = getelementptr [196 x float]* @conv_out1_5, i64 0, i64 %tmp_130" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 656 'getelementptr' 'conv_out1_5_addr_2' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_80 : Operation 657 [1/1] (0.00ns)   --->   "%div54_t = call i3 @_ssdm_op_PartSelect.i3.i22.i32.i32(i22 %phi_mul3, i32 19, i32 21)" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 657 'partselect' 'div54_t' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_80 : Operation 658 [2/2] (3.25ns)   --->   "%conv_out1_0_load = load float* %conv_out1_0_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 658 'load' 'conv_out1_0_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_80 : Operation 659 [2/2] (3.25ns)   --->   "%conv_out1_1_load = load float* %conv_out1_1_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 659 'load' 'conv_out1_1_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_80 : Operation 660 [2/2] (3.25ns)   --->   "%conv_out1_2_load = load float* %conv_out1_2_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 660 'load' 'conv_out1_2_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_80 : Operation 661 [2/2] (3.25ns)   --->   "%conv_out1_3_load = load float* %conv_out1_3_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 661 'load' 'conv_out1_3_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_80 : Operation 662 [2/2] (3.25ns)   --->   "%conv_out1_4_load = load float* %conv_out1_4_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 662 'load' 'conv_out1_4_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_80 : Operation 663 [2/2] (3.25ns)   --->   "%conv_out1_5_load = load float* %conv_out1_5_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 663 'load' 'conv_out1_5_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>

State 81 <SV = 32> <Delay = 5.58>
ST_81 : Operation 664 [1/2] (3.25ns)   --->   "%conv_out1_0_load = load float* %conv_out1_0_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 664 'load' 'conv_out1_0_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_81 : Operation 665 [1/2] (3.25ns)   --->   "%conv_out1_1_load = load float* %conv_out1_1_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 665 'load' 'conv_out1_1_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_81 : Operation 666 [1/2] (3.25ns)   --->   "%conv_out1_2_load = load float* %conv_out1_2_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 666 'load' 'conv_out1_2_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_81 : Operation 667 [1/2] (3.25ns)   --->   "%conv_out1_3_load = load float* %conv_out1_3_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 667 'load' 'conv_out1_3_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_81 : Operation 668 [1/2] (3.25ns)   --->   "%conv_out1_4_load = load float* %conv_out1_4_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 668 'load' 'conv_out1_4_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_81 : Operation 669 [1/2] (3.25ns)   --->   "%conv_out1_5_load = load float* %conv_out1_5_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 669 'load' 'conv_out1_5_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_81 : Operation 670 [1/1] (2.32ns)   --->   "%tmp_78 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out1_0_load, float %conv_out1_1_load, float %conv_out1_2_load, float %conv_out1_3_load, float %conv_out1_4_load, float %conv_out1_5_load, i3 %div54_t) nounwind" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 670 'mux' 'tmp_78' <Predicate = (!exitcond10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 33> <Delay = 8.75>
ST_82 : Operation 671 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 671 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_82 : Operation 672 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17)" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 672 'specpipeline' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_82 : Operation 673 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_FM_DDR_BUF)" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 673 'specloopname' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_82 : Operation 674 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %FM_DDR_BUFF2, float %tmp_78, i4 -1) nounwind" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 674 'write' <Predicate = (!exitcond10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 675 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 675 'specregionend' 'burstwrite_rend' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_82 : Operation 676 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 676 'br' <Predicate = (!exitcond10)> <Delay = 0.00>

State 83 <SV = 32> <Delay = 8.75>
ST_83 : Operation 677 [5/5] (8.75ns)   --->   "%FM_DDR_BUFF2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 677 'writeresp' 'FM_DDR_BUFF2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 33> <Delay = 8.75>
ST_84 : Operation 678 [4/5] (8.75ns)   --->   "%FM_DDR_BUFF2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 678 'writeresp' 'FM_DDR_BUFF2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 34> <Delay = 8.75>
ST_85 : Operation 679 [3/5] (8.75ns)   --->   "%FM_DDR_BUFF2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 679 'writeresp' 'FM_DDR_BUFF2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 35> <Delay = 8.75>
ST_86 : Operation 680 [2/5] (8.75ns)   --->   "%FM_DDR_BUFF2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 680 'writeresp' 'FM_DDR_BUFF2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 36> <Delay = 8.75>
ST_87 : Operation 681 [1/5] (8.75ns)   --->   "%FM_DDR_BUFF2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 681 'writeresp' 'FM_DDR_BUFF2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 682 [1/1] (0.00ns)   --->   "ret void" [../2C_prj/lenet5/conv.cpp:75]   --->   Operation 682 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.75ns
The critical path consists of the following:
	bus request on port 'BIAS' (../2C_prj/lenet5/conv.cpp:39) [34]  (8.75 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'BIAS' (../2C_prj/lenet5/conv.cpp:39) [34]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'BIAS' (../2C_prj/lenet5/conv.cpp:39) [34]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'BIAS' (../2C_prj/lenet5/conv.cpp:39) [34]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'BIAS' (../2C_prj/lenet5/conv.cpp:39) [34]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'BIAS' (../2C_prj/lenet5/conv.cpp:39) [34]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'BIAS' (../2C_prj/lenet5/conv.cpp:39) [34]  (8.75 ns)

 <State 8>: 1.65ns
The critical path consists of the following:
	'phi' operation ('indvar', ../2C_prj/lenet5/conv.cpp:39) with incoming values : ('indvar_next', ../2C_prj/lenet5/conv.cpp:39) [37]  (0 ns)
	'add' operation ('indvar_next', ../2C_prj/lenet5/conv.cpp:39) [40]  (1.65 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus read on port 'BIAS' (../2C_prj/lenet5/conv.cpp:39) [46]  (8.75 ns)
	'store' operation (../2C_prj/lenet5/conv.cpp:39) of variable 'BIAS_read', ../2C_prj/lenet5/conv.cpp:39 on global variable 'B_CONV1_3' [52]  (0 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:40) [70]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:40) [70]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:40) [70]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:40) [70]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:40) [70]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:40) [70]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:40) [70]  (8.75 ns)

 <State 17>: 1.88ns
The critical path consists of the following:
	'phi' operation ('indvar8', ../2C_prj/lenet5/conv.cpp:40) with incoming values : ('indvar_next4', ../2C_prj/lenet5/conv.cpp:40) [73]  (0 ns)
	'icmp' operation ('exitcond7', ../2C_prj/lenet5/conv.cpp:40) [74]  (1.88 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus read on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:40) [83]  (8.75 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('pic_in_addr', ../2C_prj/lenet5/conv.cpp:40) [84]  (0 ns)
	'store' operation (../2C_prj/lenet5/conv.cpp:40) of variable 'FM_DDR_BUFF1_read', ../2C_prj/lenet5/conv.cpp:40 on array 'pic_in' [85]  (3.25 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus request on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:41) [89]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus request on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:41) [89]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus request on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:41) [89]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus request on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:41) [89]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus request on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:41) [89]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus request on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:41) [89]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus request on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:41) [89]  (8.75 ns)

 <State 27>: 4.71ns
The critical path consists of the following:
	'phi' operation ('phi_urem') with incoming values : ('idx_urem') [94]  (0 ns)
	'add' operation ('next_urem') [137]  (1.92 ns)
	'icmp' operation ('tmp_106') [138]  (1.55 ns)
	'select' operation ('idx_urem') [139]  (1.25 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus read on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:41) [103]  (8.75 ns)

 <State 29>: 5.32ns
The critical path consists of the following:
	'add' operation ('tmp_87', ../2C_prj/lenet5/conv.cpp:41) [107]  (1.78 ns)
	'select' operation ('tmp_66', ../2C_prj/lenet5/conv.cpp:41) [108]  (1.22 ns)
	'getelementptr' operation ('W_CONV1_3_addr', ../2C_prj/lenet5/conv.cpp:41) [113]  (0 ns)
	'store' operation (../2C_prj/lenet5/conv.cpp:41) of variable 'WEIGHT_read', ../2C_prj/lenet5/conv.cpp:41 on array 'W_CONV1_3' [122]  (2.32 ns)

 <State 30>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten9') with incoming values : ('indvar_flatten_next1_1') [145]  (1.77 ns)

 <State 31>: 6.58ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten1') with incoming values : ('indvar_flatten_next1') [147]  (0 ns)
	'icmp' operation ('exitcond_flatten8') [163]  (2.43 ns)
	'xor' operation ('not_exitcond_flatten', ../2C_prj/lenet5/conv.cpp:48) [173]  (0.978 ns)
	'and' operation ('exitcond_flatten32_m', ../2C_prj/lenet5/conv.cpp:48) [179]  (0.978 ns)
	'or' operation ('tmp_92', ../2C_prj/lenet5/conv.cpp:48) [182]  (0.978 ns)
	'select' operation ('r_mid', ../2C_prj/lenet5/conv.cpp:48) [183]  (1.22 ns)

 <State 32>: 8.57ns
The critical path consists of the following:
	'select' operation ('kr_cast_mid2', ../2C_prj/lenet5/conv.cpp:43) [165]  (0.98 ns)
	'add' operation ('tmp_90', ../2C_prj/lenet5/conv.cpp:49) [170]  (1.78 ns)
	'add' operation ('tmp_91', ../2C_prj/lenet5/conv.cpp:49) [171]  (0 ns)
	'add' operation ('tmp_93', ../2C_prj/lenet5/conv.cpp:49) [188]  (3.49 ns)
	'getelementptr' operation ('W_CONV1_0_addr_1', ../2C_prj/lenet5/conv.cpp:49) [190]  (0 ns)
	'load' operation ('W_CONV1_0_load', ../2C_prj/lenet5/conv.cpp:49) on array 'W_CONV1_0' [245]  (2.32 ns)

 <State 33>: 4.65ns
The critical path consists of the following:
	'load' operation ('W_CONV1_0_load', ../2C_prj/lenet5/conv.cpp:49) on array 'W_CONV1_0' [245]  (2.32 ns)
	'mux' operation ('tmp_68', ../2C_prj/lenet5/conv.cpp:49) [251]  (2.33 ns)

 <State 34>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_64', ../2C_prj/lenet5/conv.cpp:49) [252]  (5.7 ns)

 <State 35>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_64', ../2C_prj/lenet5/conv.cpp:49) [252]  (5.7 ns)

 <State 36>: 8.23ns
The critical path consists of the following:
	'select' operation ('tmp_63_mid2', ../2C_prj/lenet5/conv.cpp:49) [231]  (1.22 ns)
	'add' operation ('tmp_105', ../2C_prj/lenet5/conv.cpp:49) [233]  (3.76 ns)
	'getelementptr' operation ('conv1_buff_0_addr', ../2C_prj/lenet5/conv.cpp:49) [235]  (0 ns)
	'load' operation ('conv1_buff_0_load_5', ../2C_prj/lenet5/conv.cpp:49) on array 'conv1_buff_0' [253]  (3.25 ns)

 <State 37>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_64', ../2C_prj/lenet5/conv.cpp:49) [252]  (5.7 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_65', ../2C_prj/lenet5/conv.cpp:49) [260]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_65', ../2C_prj/lenet5/conv.cpp:49) [260]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_65', ../2C_prj/lenet5/conv.cpp:49) [260]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_65', ../2C_prj/lenet5/conv.cpp:49) [260]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_65', ../2C_prj/lenet5/conv.cpp:49) [260]  (7.26 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'store' operation (../2C_prj/lenet5/conv.cpp:49) of variable 'tmp_65', ../2C_prj/lenet5/conv.cpp:49 on array 'conv1_buff_4' [263]  (3.25 ns)

 <State 44>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten3') with incoming values : ('indvar_flatten_next1_3') [293]  (1.77 ns)

 <State 45>: 4.55ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten4') with incoming values : ('indvar_flatten_next1_2') [295]  (0 ns)
	'icmp' operation ('exitcond_flatten12') [304]  (1.55 ns)
	'select' operation ('c2_mid', ../2C_prj/lenet5/conv.cpp:60) [305]  (1.22 ns)
	'add' operation ('c_4', ../2C_prj/lenet5/conv.cpp:57) [315]  (1.78 ns)

 <State 46>: 8.23ns
The critical path consists of the following:
	'select' operation ('tmp_46_mid2', ../2C_prj/lenet5/conv.cpp:60) [319]  (1.22 ns)
	'add' operation ('tmp_111', ../2C_prj/lenet5/conv.cpp:60) [321]  (3.76 ns)
	'getelementptr' operation ('conv1_buff_0_addr_1', ../2C_prj/lenet5/conv.cpp:60) [323]  (0 ns)
	'load' operation ('conv1_buff_0_load', ../2C_prj/lenet5/conv.cpp:60) on array 'conv1_buff_0' [332]  (3.25 ns)

 <State 47>: 5.58ns
The critical path consists of the following:
	'load' operation ('conv1_buff_0_load', ../2C_prj/lenet5/conv.cpp:60) on array 'conv1_buff_0' [332]  (3.25 ns)
	'mux' operation ('tmp_71', ../2C_prj/lenet5/conv.cpp:60) [338]  (2.33 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_54', ../2C_prj/lenet5/conv.cpp:60) [355]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_54', ../2C_prj/lenet5/conv.cpp:60) [355]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_54', ../2C_prj/lenet5/conv.cpp:60) [355]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_54', ../2C_prj/lenet5/conv.cpp:60) [355]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_54', ../2C_prj/lenet5/conv.cpp:60) [355]  (7.26 ns)

 <State 53>: 7.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_77', ../2C_prj/lenet5/conv.cpp:61) [362]  (6.79 ns)
	'and' operation ('tmp_79', ../2C_prj/lenet5/conv.cpp:61) [363]  (0 ns)
	'select' operation ('tmp_56', ../2C_prj/lenet5/conv.cpp:61) [364]  (0.978 ns)

 <State 54>: 3.25ns
The critical path consists of the following:
	'store' operation (../2C_prj/lenet5/conv.cpp:61) of variable 'tmp_56', ../2C_prj/lenet5/conv.cpp:61 on array 'conv1_buff_4' [367]  (3.25 ns)

 <State 55>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten5') with incoming values : ('indvar_flatten_next1_5') [393]  (1.77 ns)

 <State 56>: 3ns
The critical path consists of the following:
	'phi' operation ('r4', ../2C_prj/lenet5/conv.cpp:70) with incoming values : ('tmp_40_mid2_v', ../2C_prj/lenet5/conv.cpp:70) [394]  (0 ns)
	'add' operation ('r', ../2C_prj/lenet5/conv.cpp:66) [404]  (1.78 ns)
	'select' operation ('tmp_40_mid2_v', ../2C_prj/lenet5/conv.cpp:70) [408]  (1.22 ns)

 <State 57>: 8.22ns
The critical path consists of the following:
	'icmp' operation ('exitcond6', ../2C_prj/lenet5/conv.cpp:69) [429]  (1.13 ns)
	'and' operation ('exitcond_mid', ../2C_prj/lenet5/conv.cpp:69) [430]  (0.978 ns)
	'select' operation ('tmp_47_mid2', ../2C_prj/lenet5/conv.cpp:70) [435]  (1.22 ns)
	'add' operation ('tmp_123', ../2C_prj/lenet5/conv.cpp:70) [437]  (1.64 ns)
	'getelementptr' operation ('conv1_buff_0_addr_2', ../2C_prj/lenet5/conv.cpp:70) [439]  (0 ns)
	'load' operation ('conv1_buff_0_load_1', ../2C_prj/lenet5/conv.cpp:70) on array 'conv1_buff_0' [486]  (3.25 ns)

 <State 58>: 5.58ns
The critical path consists of the following:
	'load' operation ('conv1_buff_0_load_1', ../2C_prj/lenet5/conv.cpp:70) on array 'conv1_buff_0' [486]  (3.25 ns)
	'mux' operation ('tmp_81', ../2C_prj/lenet5/conv.cpp:70) [492]  (2.33 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_57', ../2C_prj/lenet5/conv.cpp:70) [500]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_57', ../2C_prj/lenet5/conv.cpp:70) [500]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_57', ../2C_prj/lenet5/conv.cpp:70) [500]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_57', ../2C_prj/lenet5/conv.cpp:70) [500]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_57', ../2C_prj/lenet5/conv.cpp:70) [500]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_58', ../2C_prj/lenet5/conv.cpp:70) [508]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_58', ../2C_prj/lenet5/conv.cpp:70) [508]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_58', ../2C_prj/lenet5/conv.cpp:70) [508]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_58', ../2C_prj/lenet5/conv.cpp:70) [508]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_58', ../2C_prj/lenet5/conv.cpp:70) [508]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_59', ../2C_prj/lenet5/conv.cpp:70) [516]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_59', ../2C_prj/lenet5/conv.cpp:70) [516]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_59', ../2C_prj/lenet5/conv.cpp:70) [516]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_59', ../2C_prj/lenet5/conv.cpp:70) [516]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_59', ../2C_prj/lenet5/conv.cpp:70) [516]  (7.26 ns)

 <State 74>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_60', ../2C_prj/lenet5/conv.cpp:70) [517]  (5.7 ns)

 <State 75>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_60', ../2C_prj/lenet5/conv.cpp:70) [517]  (5.7 ns)

 <State 76>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_60', ../2C_prj/lenet5/conv.cpp:70) [517]  (5.7 ns)

 <State 77>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_60', ../2C_prj/lenet5/conv.cpp:70) [517]  (5.7 ns)

 <State 78>: 6.95ns
The critical path consists of the following:
	'sub' operation ('tmp_121', ../2C_prj/lenet5/conv.cpp:70) [425]  (0 ns)
	'add' operation ('tmp_127', ../2C_prj/lenet5/conv.cpp:70) [475]  (3.7 ns)
	'getelementptr' operation ('conv_out1_4_addr', ../2C_prj/lenet5/conv.cpp:70) [481]  (0 ns)
	'store' operation (../2C_prj/lenet5/conv.cpp:70) of variable 'tmp_60', ../2C_prj/lenet5/conv.cpp:70 on array 'conv_out1_4' [520]  (3.25 ns)

 <State 79>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:74) [544]  (8.75 ns)

 <State 80>: 4.21ns
The critical path consists of the following:
	'phi' operation ('phi_urem3') with incoming values : ('idx_urem3') [549]  (0 ns)
	'add' operation ('next_urem3') [555]  (1.64 ns)
	'icmp' operation ('tmp_128') [556]  (1.88 ns)
	'select' operation ('idx_urem3') [557]  (0.692 ns)

 <State 81>: 5.58ns
The critical path consists of the following:
	'load' operation ('conv_out1_0_load', ../2C_prj/lenet5/conv.cpp:74) on array 'conv_out1_0' [571]  (3.25 ns)
	'mux' operation ('tmp_78', ../2C_prj/lenet5/conv.cpp:74) [577]  (2.33 ns)

 <State 82>: 8.75ns
The critical path consists of the following:
	bus write on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:74) [578]  (8.75 ns)

 <State 83>: 8.75ns
The critical path consists of the following:
	bus access on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:74) [582]  (8.75 ns)

 <State 84>: 8.75ns
The critical path consists of the following:
	bus access on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:74) [582]  (8.75 ns)

 <State 85>: 8.75ns
The critical path consists of the following:
	bus access on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:74) [582]  (8.75 ns)

 <State 86>: 8.75ns
The critical path consists of the following:
	bus access on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:74) [582]  (8.75 ns)

 <State 87>: 8.75ns
The critical path consists of the following:
	bus access on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:74) [582]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
