I 000053 55 1618          1462729758679 sumatorsimux
(_unit VHDL (sumatorplusmux 0 6 (sumatorsimux 0 13 ))
  (_version v33)
  (_time 1462729758678 2016.05.08 20:49:18)
  (_source (\./src/Intregi_In_complement.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729758625)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmux ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ss ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimux 1 -1
  )
)
I 000054 55 1624          1462729821165 sumatorsimuxB
(_unit VHDL (sumatorplusmuxb 0 6 (sumatorsimuxb 0 13 ))
  (_version v33)
  (_time 1462729821164 2016.05.08 20:50:21)
  (_source (\./src/Intregi_in_complement_B.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729821146)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aB ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal tempB ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ssB ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimuxB 1 -1
  )
)
I 000050 55 9150          1462730004391 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 38 ))
  (_version v33)
  (_time 1462730004391 2016.05.08 20:53:24)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730004323)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 41 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1332 0 47 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1336 0 59 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 68 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1338 0 69 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1340 0 70 (_entity (_inout ))))
      )
    )
    (introducere_numere
      (_object
        (_port (_internal nr ~std_logic_vector{4~downto~0}~1348 0 89 (_entity (_inout ))))
        (_port (_internal switch ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1350 0 91 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1352 0 92 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 99 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 100 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALB))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 101 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALB))
    )
  )
  (_instantiation G9 0 102 (_component introducere_numere )
    (_port
      ((nr)(nr))
      ((switch)(switch))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1228 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal nr ~std_logic_vector{4~downto~0}~1228 0 24 (_entity (_inout ))))
    (_port (_internal switch ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1230 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1230 0 33 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_variable (_internal auxOp ~std_logic_vector{5~downto~0}~13 0 104 (_process 0 )))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 105 (_process 0 )))
    (_process
      (line__103(_architecture 0 0 103 (_process (_simple)(_target(17)(6)(5)(4)(7)(3)(2)(1)(0))(_sensitivity(19)(17)(10)(8)(9))(_read(18)(5)(4)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
  )
  (_model . unitarlog 1 -1
  )
)
I 000050 55 7622          1462730184550 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 32 ))
  (_version v33)
  (_time 1462730184550 2016.05.08 20:56:24)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730134584)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 35 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1330 0 36 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1332 0 42 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1334 0 43 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 51 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1336 0 52 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1338 0 53 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 78 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 79 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALb))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 80 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 26 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1228 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1228 0 27 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 83 (_process 0 )))
    (_process
      (line__82(_architecture 0 0 82 (_process (_simple)(_target(7)(15)(5)(3)(6)(2)(4)(0)(1))(_sensitivity(9)(15)(17)(8)(10))(_read(16)(5)(4)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
  )
  (_model . unitarlog 1 -1
  )
)
I 000053 55 1618          1462730340044 sumatorsimux
(_unit VHDL (sumatorplusmux 0 6 (sumatorsimux 0 13 ))
  (_version v33)
  (_time 1462730340043 2016.05.08 20:59:00)
  (_source (\./src/Intregi_In_complement.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729758625)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmux ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ss ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimux 1 -1
  )
)
I 000054 55 1624          1462730340210 sumatorsimuxB
(_unit VHDL (sumatorplusmuxb 0 6 (sumatorsimuxb 0 13 ))
  (_version v33)
  (_time 1462730340210 2016.05.08 20:59:00)
  (_source (\./src/Intregi_in_complement_B.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729821146)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aB ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal tempB ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ssB ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimuxB 1 -1
  )
)
I 000050 55 7622          1462730340326 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 32 ))
  (_version v33)
  (_time 1462730340326 2016.05.08 20:59:00)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730134584)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 35 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1330 0 36 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1332 0 42 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1334 0 43 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 51 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1336 0 52 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1338 0 53 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 78 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 79 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALb))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 80 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 26 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1228 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1228 0 27 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 83 (_process 0 )))
    (_process
      (line__82(_architecture 0 0 82 (_process (_simple)(_target(5)(4)(3)(1)(15)(7)(2)(6)(0))(_sensitivity(15)(17)(10)(8)(9))(_read(5)(4)(1)(16)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
  )
  (_model . unitarlog 1 -1
  )
)
I 000051 55 12678         1462730340442 Behavioral
(_unit VHDL (booth_con_rci 0 19 (behavioral 0 28 ))
  (_version v33)
  (_time 1462730340442 2016.05.08 20:59:00)
  (_source (\./src/Inmultire_BOOTH.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730340405)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~134 0 42 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~136 0 48 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~138 0 49 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G4 0 56 (_component Sumatorplusmux )
    (_port
      ((A)(ai))
      ((zmux)(X))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G5 0 57 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Y))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z ~std_logic_vector{9~downto~0}~12 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~12 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~122 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal A ~std_logic_vector{10~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{10~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal P ~std_logic_vector{10~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal P1 ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P1_SHIFT ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P2 ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P2_SHIFT ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P3 ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P3_SHIFT ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P4 ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P4_SHIFT ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P5 ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P5_SHIFT ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P6 ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal P6_SHIFT ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal X ~std_logic_vector{4~downto~0}~1310 0 53 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{4~downto~0}~1310 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1311 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~1312 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1313 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1314 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1315 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1317 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1319 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1321 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1324 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1323 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1325 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1326 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1327 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1328 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1330 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1329 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1331 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1332 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1333 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1334 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1336 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1335 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1337 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1338 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1339 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1340 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1341 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((A(d_10_6))(X)))(_target(3(d_10_6)))(_sensitivity(18)))))
      (line__60(_architecture 1 0 60 (_assignment (_simple)(_target(3(d_5_0))))))
      (line__61(_architecture 2 0 61 (_assignment (_simple)(_target(4(d_10_6)))(_sensitivity(18)))))
      (line__62(_architecture 3 0 62 (_assignment (_simple)(_target(4(d_5_0))))))
      (line__63(_architecture 4 0 63 (_assignment (_simple)(_target(5(d_10_6))))))
      (line__64(_architecture 5 0 64 (_assignment (_simple)(_alias((P(d_5_1))(Y)))(_target(5(d_5_1)))(_sensitivity(19)))))
      (line__64__1(_architecture 6 0 64 (_assignment (_simple)(_target(5(0))))))
      (line__65(_architecture 7 0 65 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(5)))))
      (line__68(_architecture 8 0 68 (_assignment (_simple)(_alias((P1_SHIFT(d_9_0))(P1(d_10_1))))(_target(7(d_9_0)))(_sensitivity(6(d_10_1))))))
      (line__69(_architecture 9 0 69 (_assignment (_simple)(_alias((P1_SHIFT(10))(P1(10))))(_target(7(10)))(_sensitivity(6(10))))))
      (line__70(_architecture 10 0 70 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(7)))))
      (line__73(_architecture 11 0 73 (_assignment (_simple)(_alias((P2_SHIFT(d_9_0))(P2(d_10_1))))(_target(9(d_9_0)))(_sensitivity(8(d_10_1))))))
      (line__74(_architecture 12 0 74 (_assignment (_simple)(_alias((P2_SHIFT(10))(P2(10))))(_target(9(10)))(_sensitivity(8(10))))))
      (line__75(_architecture 13 0 75 (_assignment (_simple)(_target(10))(_sensitivity(3)(4)(9)))))
      (line__78(_architecture 14 0 78 (_assignment (_simple)(_alias((P3_SHIFT(d_9_0))(P3(d_10_1))))(_target(11(d_9_0)))(_sensitivity(10(d_10_1))))))
      (line__79(_architecture 15 0 79 (_assignment (_simple)(_alias((P3_SHIFT(10))(P3(10))))(_target(11(10)))(_sensitivity(10(10))))))
      (line__81(_architecture 16 0 81 (_assignment (_simple)(_target(12))(_sensitivity(3)(4)(11)))))
      (line__84(_architecture 17 0 84 (_assignment (_simple)(_alias((P4_SHIFT(d_9_0))(P4(d_10_1))))(_target(13(d_9_0)))(_sensitivity(12(d_10_1))))))
      (line__85(_architecture 18 0 85 (_assignment (_simple)(_alias((P4_SHIFT(10))(P4(10))))(_target(13(10)))(_sensitivity(12(10))))))
      (line__86(_architecture 19 0 86 (_assignment (_simple)(_target(14))(_sensitivity(3)(4)(13)))))
      (line__89(_architecture 20 0 89 (_assignment (_simple)(_alias((P5_SHIFT(d_9_0))(P5(d_10_1))))(_target(15(d_9_0)))(_sensitivity(14(d_10_1))))))
      (line__90(_architecture 21 0 90 (_assignment (_simple)(_alias((P5_SHIFT(10))(P5(10))))(_target(15(10)))(_sensitivity(14(10))))))
      (line__91(_architecture 22 0 91 (_assignment (_simple)(_alias((Z)(P5_SHIFT(d_10_1))))(_target(0))(_sensitivity(15(d_10_1))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
  )
  (_model . Behavioral 23 -1
  )
)
I 000053 55 1618          1462733313107 sumatorsimux
(_unit VHDL (sumatorplusmux 0 6 (sumatorsimux 0 13 ))
  (_version v33)
  (_time 1462733313106 2016.05.08 21:48:33)
  (_source (\./src/Intregi_In_complement.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729758625)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmux ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ss ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimux 1 -1
  )
)
I 000050 55 7666          1462733716130 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 33 ))
  (_version v33)
  (_time 1462733716129 2016.05.08 21:55:16)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730134584)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 36 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1330 0 37 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1332 0 43 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1334 0 44 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1336 0 53 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1338 0 54 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 80 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 81 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALb))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 82 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . booth_con_rci)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 26 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1228 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1228 0 27 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 85 (_process 0 )))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(15)(7)(5)(6)(3)(4)(1)(0)(2))(_sensitivity(15)(17)(9)(10)(8))(_read(16)(5)(4)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
  )
  (_model . unitarlog 1 -1
  )
)
I 000061 55 6385          1462733869492 complementininintreg
(_unit VHDL (complementintreg 0 7 (complementininintreg 0 20 ))
  (_version v33)
  (_time 1462733869491 2016.05.08 21:57:49)
  (_source (\./src/Complement_In_Intreg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462733869468)
    (_use )
  )
  (_component
    (ual
      (_object
        (_port (_internal Y0 ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_inout ))))
        (_port (_internal Y1 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
        (_port (_internal Y2 ~std_logic_vector{4~downto~0}~138 0 25 (_entity (_inout ))))
        (_port (_internal Y3 ~std_logic_vector{4~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal Y0B ~std_logic_vector{4~downto~0}~1312 0 27 (_entity (_inout ))))
        (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1314 0 28 (_entity (_inout ))))
        (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1316 0 29 (_entity (_inout ))))
        (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1318 0 30 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1320 0 32 (_entity (_inout ))))
        (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1322 0 33 (_entity (_inout ))))
        (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1324 0 35 (_entity (_inout ))))
        (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1326 0 36 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1328 0 37 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1330 0 38 (_entity (_inout ))))
        (_port (_internal rezultat ~std_logic_vector{9~downto~0}~13 0 43 (_entity (_inout ))))
        (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1332 0 44 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G7 0 51 (_component ual )
    (_port
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((rezultat)(A))
    )
    (_use (_entity . ual)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Y ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((semn)(A(4))))(_target(5))(_sensitivity(0(4))))))
      (line__53(_architecture 1 0 53 (_process (_simple)(_target(1))(_sensitivity(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . complementininintreg 2 -1
  )
)
I 000053 55 1618          1462734591910 sumatorsimux
(_unit VHDL (sumatorplusmux 0 6 (sumatorsimux 0 13 ))
  (_version v33)
  (_time 1462734591909 2016.05.08 22:09:51)
  (_source (\./src/Intregi_In_complement.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729758625)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmux ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ss ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimux 1 -1
  )
)
I 000054 55 1624          1462734591988 sumatorsimuxB
(_unit VHDL (sumatorplusmuxb 0 6 (sumatorsimuxb 0 13 ))
  (_version v33)
  (_time 1462734591988 2016.05.08 22:09:51)
  (_source (\./src/Intregi_in_complement_B.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729821146)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aB ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal tempB ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ssB ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimuxB 1 -1
  )
)
I 000050 55 7666          1462734592058 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 33 ))
  (_version v33)
  (_time 1462734592057 2016.05.08 22:09:52)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730134584)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 36 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1330 0 37 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1332 0 43 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1334 0 44 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1336 0 53 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1338 0 54 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 80 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 81 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALb))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 82 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . booth_con_rci)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 26 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1228 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1228 0 27 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 85 (_process 0 )))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(1)(15)(0)(7)(2)(3)(4)(6)(5))(_sensitivity(15)(17)(10)(8)(9))(_read(1)(16)(0)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
  )
  (_model . unitarlog 1 -1
  )
)
I 000051 55 12678         1462734592145 Behavioral
(_unit VHDL (booth_con_rci 0 19 (behavioral 0 28 ))
  (_version v33)
  (_time 1462734592145 2016.05.08 22:09:52)
  (_source (\./src/Inmultire_BOOTH.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730340405)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~134 0 41 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~136 0 47 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~138 0 48 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G4 0 55 (_component Sumatorplusmux )
    (_port
      ((A)(ai))
      ((zmux)(X))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G5 0 56 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Y))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z ~std_logic_vector{9~downto~0}~12 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~12 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~122 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal A ~std_logic_vector{10~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{10~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal P ~std_logic_vector{10~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal P1 ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P1_SHIFT ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P2 ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P2_SHIFT ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P3 ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P3_SHIFT ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P4 ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P4_SHIFT ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P5 ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P5_SHIFT ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P6 ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal P6_SHIFT ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal X ~std_logic_vector{4~downto~0}~1310 0 52 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{4~downto~0}~1310 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1311 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1313 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~1}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1314 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1315 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1317 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1319 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1321 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1323 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1325 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1326 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1327 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1328 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1330 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1329 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1331 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1332 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1333 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1334 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1336 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1335 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1337 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1339 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1341 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((A(d_10_6))(X)))(_target(3(d_10_6)))(_sensitivity(18)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(3(d_5_0))))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_target(4(d_10_6)))(_sensitivity(18)))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_target(4(d_5_0))))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_target(5(d_10_6))))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((P(d_5_1))(Y)))(_target(5(d_5_1)))(_sensitivity(19)))))
      (line__63__1(_architecture 6 0 63 (_assignment (_simple)(_target(5(0))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(5)))))
      (line__67(_architecture 8 0 67 (_assignment (_simple)(_alias((P1_SHIFT(d_9_0))(P1(d_10_1))))(_target(7(d_9_0)))(_sensitivity(6(d_10_1))))))
      (line__68(_architecture 9 0 68 (_assignment (_simple)(_alias((P1_SHIFT(10))(P1(10))))(_target(7(10)))(_sensitivity(6(10))))))
      (line__69(_architecture 10 0 69 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(7)))))
      (line__72(_architecture 11 0 72 (_assignment (_simple)(_alias((P2_SHIFT(d_9_0))(P2(d_10_1))))(_target(9(d_9_0)))(_sensitivity(8(d_10_1))))))
      (line__73(_architecture 12 0 73 (_assignment (_simple)(_alias((P2_SHIFT(10))(P2(10))))(_target(9(10)))(_sensitivity(8(10))))))
      (line__74(_architecture 13 0 74 (_assignment (_simple)(_target(10))(_sensitivity(3)(4)(9)))))
      (line__77(_architecture 14 0 77 (_assignment (_simple)(_alias((P3_SHIFT(d_9_0))(P3(d_10_1))))(_target(11(d_9_0)))(_sensitivity(10(d_10_1))))))
      (line__78(_architecture 15 0 78 (_assignment (_simple)(_alias((P3_SHIFT(10))(P3(10))))(_target(11(10)))(_sensitivity(10(10))))))
      (line__80(_architecture 16 0 80 (_assignment (_simple)(_target(12))(_sensitivity(3)(4)(11)))))
      (line__83(_architecture 17 0 83 (_assignment (_simple)(_alias((P4_SHIFT(d_9_0))(P4(d_10_1))))(_target(13(d_9_0)))(_sensitivity(12(d_10_1))))))
      (line__84(_architecture 18 0 84 (_assignment (_simple)(_alias((P4_SHIFT(10))(P4(10))))(_target(13(10)))(_sensitivity(12(10))))))
      (line__85(_architecture 19 0 85 (_assignment (_simple)(_target(14))(_sensitivity(3)(4)(13)))))
      (line__88(_architecture 20 0 88 (_assignment (_simple)(_alias((P5_SHIFT(d_9_0))(P5(d_10_1))))(_target(15(d_9_0)))(_sensitivity(14(d_10_1))))))
      (line__89(_architecture 21 0 89 (_assignment (_simple)(_alias((P5_SHIFT(10))(P5(10))))(_target(15(10)))(_sensitivity(14(10))))))
      (line__90(_architecture 22 0 90 (_assignment (_simple)(_alias((Z)(P5_SHIFT(d_10_1))))(_target(0))(_sensitivity(15(d_10_1))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
  )
  (_model . Behavioral 23 -1
  )
)
I 000061 55 6385          1462734592215 complementininintreg
(_unit VHDL (complementintreg 0 7 (complementininintreg 0 20 ))
  (_version v33)
  (_time 1462734592214 2016.05.08 22:09:52)
  (_source (\./src/Complement_In_Intreg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462733869468)
    (_use )
  )
  (_component
    (ual
      (_object
        (_port (_internal Y0 ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_inout ))))
        (_port (_internal Y1 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
        (_port (_internal Y2 ~std_logic_vector{4~downto~0}~138 0 25 (_entity (_inout ))))
        (_port (_internal Y3 ~std_logic_vector{4~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal Y0B ~std_logic_vector{4~downto~0}~1312 0 27 (_entity (_inout ))))
        (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1314 0 28 (_entity (_inout ))))
        (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1316 0 29 (_entity (_inout ))))
        (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1318 0 30 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1320 0 32 (_entity (_inout ))))
        (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1322 0 33 (_entity (_inout ))))
        (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1324 0 35 (_entity (_inout ))))
        (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1326 0 36 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1328 0 37 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1330 0 38 (_entity (_inout ))))
        (_port (_internal rezultat ~std_logic_vector{9~downto~0}~13 0 43 (_entity (_inout ))))
        (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1332 0 44 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G7 0 51 (_component ual )
    (_port
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((rezultat)(A))
    )
    (_use (_entity . ual)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Y ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((semn)(A(4))))(_target(5))(_sensitivity(0(4))))))
      (line__53(_architecture 1 0 53 (_process (_simple)(_target(1))(_sensitivity(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . complementininintreg 2 -1
  )
)
I 000046 55 8186          1462734592283 x7seg
(_unit VHDL (x7seg 0 5 (x7seg 0 21 ))
  (_version v33)
  (_time 1462734592282 2016.05.08 22:09:52)
  (_source (\./src/7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592273)
    (_use )
  )
  (_component
    (bin2bcd_12bit
      (_object
        (_port (_internal binIN ~std_logic_vector{11~downto~0}~13 0 27 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 28 (_entity (_inout ))))
        (_port (_internal ones ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal tens ~std_logic_vector{3~downto~0}~134 0 30 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~136 0 32 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal hundreds ~std_logic_vector{3~downto~0}~138 0 37 (_entity (_inout ))))
        (_port (_internal thousands ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 49 (_component bin2bcd_12bit )
    (_port
      ((binIN)(_open))
      ((semn)(semn))
      ((ones)(x(d_3_0)))
      ((tens)(x(d_7_4)))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((sel)(sel))
      ((hundreds)(x(d_11_8)))
      ((thousands)(x(d_15_12)))
    )
    (_use (_entity . bin2bcd_12bit)
      (_port
        ((binIN)(binIN))
        ((semn)(semn))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((ones)(ones))
        ((tens)(tens))
        ((hundreds)(hundreds))
        ((sel)(sel))
        ((thousands)(thousands))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal x ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clr ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 14 (_entity (_inout ))))
    (_port (_internal dp ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~1312 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~1314 0 43 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~1314 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{19~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{19~downto~18}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 18))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1315 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1317 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(10))(_sensitivity(13(d_19_18))))))
      (line__52(_architecture 1 0 52 (_assignment (_simple)(_target(12)))))
      (line__53(_architecture 2 0 53 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(9)))))
      (line__56(_architecture 3 0 56 (_process (_simple)(_target(11))(_sensitivity(0)(10)))))
      (line__66(_architecture 4 0 66 (_process (_simple)(_target(3))(_sensitivity(11)))))
      (line__84(_architecture 5 0 84 (_process (_simple)(_target(5))(_sensitivity(10)(12)))))
      (line__93(_architecture 6 0 93 (_process (_simple)(_target(13))(_sensitivity(1)(2))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (5)
  )
  (_static
    (3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . x7seg 7 -1
  )
)
I 000051 55 7329          1462734615379 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 22 ))
  (_version v33)
  (_time 1462734615378 2016.05.08 22:10:15)
  (_source (\./src/Binar_in_BCD.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592265)
    (_use )
  )
  (_component
    (complementintreg
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 25 (_entity (_inout ))))
        (_port (_internal Y ~std_logic_vector{9~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 27 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1312 0 30 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 38 (_component complementintreg )
    (_port
      ((Y)(binIN(d_9_0)))
      ((semn)(semn))
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
    )
    (_use (_entity . complementintreg)
      (_port
        ((A)(A))
        ((Y)(Y))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((sel)(sel))
        ((semn)(semn))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal binIN ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ones ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal tens ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal hundreds ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal thousands ~std_logic_vector{3~downto~0}~128 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11{9~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~10}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{11~downto~0}~13 0 43 (_process 1 )))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 51 (_process 1 ((_others(i 2))))))
    (_type (_internal ~std_logic_vector{11{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1313 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1315 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1317 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{14~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_type (_internal ~std_logic_vector{11{10~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1319 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1320 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1321 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{15~downto~12}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0(d_11_10))))))
      (bcd1(_architecture 1 0 40 (_process (_simple)(_target(5)(8)(4)(6))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000050 55 7666          1462735180295 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 33 ))
  (_version v33)
  (_time 1462735180294 2016.05.08 22:19:40)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730134584)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 36 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1330 0 37 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1332 0 43 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1334 0 44 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1336 0 53 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1338 0 54 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 80 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 81 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALb))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 82 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . booth_con_rci)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 26 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1228 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1228 0 27 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 85 (_process 0 )))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(15)(7)(6)(5)(4)(3)(2)(1)(0))(_sensitivity(15)(17)(10)(8)(9))(_read(16)(5)(4)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
  )
  (_model . unitarlog 1 -1
  )
)
I 000044 55 4151          1462735968329 imp
(_unit VHDL (impartire 0 6 (imp 0 16 ))
  (_version v33)
  (_time 1462735968328 2016.05.08 22:32:48)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462735968296)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal divizor ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cat ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{3~downto~0}~126 0 12 (_entity (_out ))))
    (_port (_internal stop ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Q ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Diff ~std_logic_vector{4~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal Count ~std_logic_vector{2~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7{6~downto~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 3))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(8))(_sensitivity(7(d_6_3))(1)))))
      (line__23(_architecture 1 0 23 (_process (_simple)(_target(7))(_sensitivity(3)(2))(_read(7(d_2_0))(7(d_6_0))(8(d_3_0))(8(4))(9(2))(0)))))
      (line__38(_architecture 2 0 38 (_process (_simple)(_target(9))(_sensitivity(3))(_read(9)(2)))))
      (line__49(_architecture 3 0 49 (_assignment (_simple)(_alias((cat)(Q(d_3_0))))(_target(4))(_sensitivity(7(d_3_0))))))
      (line__50(_architecture 4 0 50 (_assignment (_simple)(_alias((Rest)(Q(d_7_4))))(_target(5))(_sensitivity(7(d_7_4))))))
      (line__51(_architecture 5 0 51 (_assignment (_simple)(_alias((stop)(Count(2))))(_target(6))(_sensitivity(9(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 )
  )
  (_model . imp 6 -1
  )
)
I 000053 55 1618          1462736673051 sumatorsimux
(_unit VHDL (sumatorplusmux 0 6 (sumatorsimux 0 13 ))
  (_version v33)
  (_time 1462736673050 2016.05.08 22:44:33)
  (_source (\./src/Intregi_In_complement.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729758625)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmux ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ss ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimux 1 -1
  )
)
I 000054 55 1624          1462736673112 sumatorsimuxB
(_unit VHDL (sumatorplusmuxb 0 6 (sumatorsimuxb 0 13 ))
  (_version v33)
  (_time 1462736673111 2016.05.08 22:44:33)
  (_source (\./src/Intregi_in_complement_B.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729821146)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aB ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal tempB ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ssB ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimuxB 1 -1
  )
)
I 000050 55 7666          1462736673179 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 33 ))
  (_version v33)
  (_time 1462736673178 2016.05.08 22:44:33)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730134584)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 36 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1330 0 37 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1332 0 43 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1334 0 44 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1336 0 53 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1338 0 54 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 80 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 81 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALb))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 82 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . booth_con_rci)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 26 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1228 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1228 0 27 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 85 (_process 0 )))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(3)(1)(0)(5)(4)(6)(2)(15)(7))(_sensitivity(17)(9)(8)(10)(15))(_read(16)(1)(0)(5)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
  )
  (_model . unitarlog 1 -1
  )
)
I 000051 55 12678         1462736673240 Behavioral
(_unit VHDL (booth_con_rci 0 19 (behavioral 0 28 ))
  (_version v33)
  (_time 1462736673239 2016.05.08 22:44:33)
  (_source (\./src/Inmultire_BOOTH.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730340405)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~134 0 41 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~136 0 47 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~138 0 48 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G4 0 55 (_component Sumatorplusmux )
    (_port
      ((A)(ai))
      ((zmux)(X))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G5 0 56 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Y))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z ~std_logic_vector{9~downto~0}~12 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~12 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~122 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal A ~std_logic_vector{10~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{10~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal P ~std_logic_vector{10~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal P1 ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P1_SHIFT ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P2 ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P2_SHIFT ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P3 ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P3_SHIFT ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P4 ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P4_SHIFT ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P5 ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P5_SHIFT ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P6 ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal P6_SHIFT ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal X ~std_logic_vector{4~downto~0}~1310 0 52 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{4~downto~0}~1310 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1311 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1313 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~1}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1314 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1315 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1317 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1319 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1321 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1323 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1325 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1326 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1327 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1328 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1330 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1329 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1331 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1332 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1333 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1334 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1336 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1335 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1337 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1339 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1341 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((A(d_10_6))(X)))(_target(3(d_10_6)))(_sensitivity(18)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(3(d_5_0))))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_target(4(d_10_6)))(_sensitivity(18)))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_target(4(d_5_0))))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_target(5(d_10_6))))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((P(d_5_1))(Y)))(_target(5(d_5_1)))(_sensitivity(19)))))
      (line__63__1(_architecture 6 0 63 (_assignment (_simple)(_target(5(0))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(5)))))
      (line__67(_architecture 8 0 67 (_assignment (_simple)(_alias((P1_SHIFT(d_9_0))(P1(d_10_1))))(_target(7(d_9_0)))(_sensitivity(6(d_10_1))))))
      (line__68(_architecture 9 0 68 (_assignment (_simple)(_alias((P1_SHIFT(10))(P1(10))))(_target(7(10)))(_sensitivity(6(10))))))
      (line__69(_architecture 10 0 69 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(7)))))
      (line__72(_architecture 11 0 72 (_assignment (_simple)(_alias((P2_SHIFT(d_9_0))(P2(d_10_1))))(_target(9(d_9_0)))(_sensitivity(8(d_10_1))))))
      (line__73(_architecture 12 0 73 (_assignment (_simple)(_alias((P2_SHIFT(10))(P2(10))))(_target(9(10)))(_sensitivity(8(10))))))
      (line__74(_architecture 13 0 74 (_assignment (_simple)(_target(10))(_sensitivity(3)(4)(9)))))
      (line__77(_architecture 14 0 77 (_assignment (_simple)(_alias((P3_SHIFT(d_9_0))(P3(d_10_1))))(_target(11(d_9_0)))(_sensitivity(10(d_10_1))))))
      (line__78(_architecture 15 0 78 (_assignment (_simple)(_alias((P3_SHIFT(10))(P3(10))))(_target(11(10)))(_sensitivity(10(10))))))
      (line__80(_architecture 16 0 80 (_assignment (_simple)(_target(12))(_sensitivity(3)(4)(11)))))
      (line__83(_architecture 17 0 83 (_assignment (_simple)(_alias((P4_SHIFT(d_9_0))(P4(d_10_1))))(_target(13(d_9_0)))(_sensitivity(12(d_10_1))))))
      (line__84(_architecture 18 0 84 (_assignment (_simple)(_alias((P4_SHIFT(10))(P4(10))))(_target(13(10)))(_sensitivity(12(10))))))
      (line__85(_architecture 19 0 85 (_assignment (_simple)(_target(14))(_sensitivity(3)(4)(13)))))
      (line__88(_architecture 20 0 88 (_assignment (_simple)(_alias((P5_SHIFT(d_9_0))(P5(d_10_1))))(_target(15(d_9_0)))(_sensitivity(14(d_10_1))))))
      (line__89(_architecture 21 0 89 (_assignment (_simple)(_alias((P5_SHIFT(10))(P5(10))))(_target(15(10)))(_sensitivity(14(10))))))
      (line__90(_architecture 22 0 90 (_assignment (_simple)(_alias((Z)(P5_SHIFT(d_10_1))))(_target(0))(_sensitivity(15(d_10_1))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
  )
  (_model . Behavioral 23 -1
  )
)
I 000061 55 6385          1462736673299 complementininintreg
(_unit VHDL (complementintreg 0 7 (complementininintreg 0 20 ))
  (_version v33)
  (_time 1462736673299 2016.05.08 22:44:33)
  (_source (\./src/Complement_In_Intreg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462733869468)
    (_use )
  )
  (_component
    (ual
      (_object
        (_port (_internal Y0 ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_inout ))))
        (_port (_internal Y1 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
        (_port (_internal Y2 ~std_logic_vector{4~downto~0}~138 0 25 (_entity (_inout ))))
        (_port (_internal Y3 ~std_logic_vector{4~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal Y0B ~std_logic_vector{4~downto~0}~1312 0 27 (_entity (_inout ))))
        (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1314 0 28 (_entity (_inout ))))
        (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1316 0 29 (_entity (_inout ))))
        (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1318 0 30 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1320 0 32 (_entity (_inout ))))
        (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1322 0 33 (_entity (_inout ))))
        (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1324 0 35 (_entity (_inout ))))
        (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1326 0 36 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1328 0 37 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1330 0 38 (_entity (_inout ))))
        (_port (_internal rezultat ~std_logic_vector{9~downto~0}~13 0 43 (_entity (_inout ))))
        (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1332 0 44 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G7 0 51 (_component ual )
    (_port
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((rezultat)(A))
    )
    (_use (_entity . ual)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Y ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((semn)(A(4))))(_target(5))(_sensitivity(0(4))))))
      (line__53(_architecture 1 0 53 (_process (_simple)(_target(1))(_sensitivity(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . complementininintreg 2 -1
  )
)
I 000051 55 7329          1462736673345 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 22 ))
  (_version v33)
  (_time 1462736673344 2016.05.08 22:44:33)
  (_source (\./src/Binar_in_BCD.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592265)
    (_use )
  )
  (_component
    (complementintreg
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 25 (_entity (_inout ))))
        (_port (_internal Y ~std_logic_vector{9~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 27 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1312 0 30 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 38 (_component complementintreg )
    (_port
      ((Y)(binIN(d_9_0)))
      ((semn)(semn))
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
    )
    (_use (_entity . complementintreg)
      (_port
        ((A)(A))
        ((Y)(Y))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((sel)(sel))
        ((semn)(semn))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal binIN ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ones ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal tens ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal hundreds ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal thousands ~std_logic_vector{3~downto~0}~128 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11{9~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~10}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{11~downto~0}~13 0 43 (_process 1 )))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 51 (_process 1 ((_others(i 2))))))
    (_type (_internal ~std_logic_vector{11{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1313 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1315 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1317 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{14~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_type (_internal ~std_logic_vector{11{10~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1319 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1320 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1321 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{15~downto~12}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0(d_11_10))))))
      (bcd1(_architecture 1 0 40 (_process (_simple)(_target(4)(8)(5)(6))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000046 55 8186          1462736673405 x7seg
(_unit VHDL (x7seg 0 5 (x7seg 0 21 ))
  (_version v33)
  (_time 1462736673404 2016.05.08 22:44:33)
  (_source (\./src/7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592273)
    (_use )
  )
  (_component
    (bin2bcd_12bit
      (_object
        (_port (_internal binIN ~std_logic_vector{11~downto~0}~13 0 27 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 28 (_entity (_inout ))))
        (_port (_internal ones ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal tens ~std_logic_vector{3~downto~0}~134 0 30 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~136 0 32 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal hundreds ~std_logic_vector{3~downto~0}~138 0 37 (_entity (_inout ))))
        (_port (_internal thousands ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 49 (_component bin2bcd_12bit )
    (_port
      ((binIN)(_open))
      ((semn)(semn))
      ((ones)(x(d_3_0)))
      ((tens)(x(d_7_4)))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((sel)(sel))
      ((hundreds)(x(d_11_8)))
      ((thousands)(x(d_15_12)))
    )
    (_use (_entity . bin2bcd_12bit)
      (_port
        ((binIN)(binIN))
        ((semn)(semn))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((ones)(ones))
        ((tens)(tens))
        ((hundreds)(hundreds))
        ((sel)(sel))
        ((thousands)(thousands))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal x ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clr ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 14 (_entity (_inout ))))
    (_port (_internal dp ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~1312 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~1314 0 43 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~1314 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{19~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{19~downto~18}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 18))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1315 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1317 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(10))(_sensitivity(13(d_19_18))))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_target(12)))))
      (line__54(_architecture 2 0 54 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(9)))))
      (line__57(_architecture 3 0 57 (_process (_simple)(_target(11))(_sensitivity(0)(10)))))
      (line__67(_architecture 4 0 67 (_process (_simple)(_target(3))(_sensitivity(11)))))
      (line__85(_architecture 5 0 85 (_process (_simple)(_target(5))(_sensitivity(10)(12)))))
      (line__94(_architecture 6 0 94 (_process (_simple)(_target(13))(_sensitivity(1)(2))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (5)
  )
  (_static
    (3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . x7seg 7 -1
  )
)
I 000044 55 4151          1462736673458 imp
(_unit VHDL (impartire 0 6 (imp 0 16 ))
  (_version v33)
  (_time 1462736673457 2016.05.08 22:44:33)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462735968296)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal divizor ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cat ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{3~downto~0}~126 0 12 (_entity (_out ))))
    (_port (_internal stop ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Q ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Diff ~std_logic_vector{4~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal Count ~std_logic_vector{2~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7{6~downto~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 3))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(8))(_sensitivity(1)(7(d_6_3))))))
      (line__23(_architecture 1 0 23 (_process (_simple)(_target(7))(_sensitivity(3)(2))(_read(0)(7(d_2_0))(7(d_6_0))(8(d_3_0))(8(4))(9(2))))))
      (line__38(_architecture 2 0 38 (_process (_simple)(_target(9))(_sensitivity(3))(_read(2)(9)))))
      (line__49(_architecture 3 0 49 (_assignment (_simple)(_alias((cat)(Q(d_3_0))))(_target(4))(_sensitivity(7(d_3_0))))))
      (line__50(_architecture 4 0 50 (_assignment (_simple)(_alias((Rest)(Q(d_7_4))))(_target(5))(_sensitivity(7(d_7_4))))))
      (line__51(_architecture 5 0 51 (_assignment (_simple)(_alias((stop)(Count(2))))(_target(6))(_sensitivity(9(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 )
  )
  (_model . imp 6 -1
  )
)
I 000051 55 7329          1462737073393 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 22 ))
  (_version v33)
  (_time 1462737073392 2016.05.08 22:51:13)
  (_source (\./src/Binar_in_BCD.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592265)
    (_use )
  )
  (_component
    (complementintreg
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 25 (_entity (_inout ))))
        (_port (_internal Y ~std_logic_vector{9~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 27 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1312 0 30 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 38 (_component complementintreg )
    (_port
      ((Y)(binIN(d_9_0)))
      ((semn)(semn))
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
    )
    (_use (_entity . complementintreg)
      (_port
        ((A)(A))
        ((Y)(Y))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((sel)(sel))
        ((semn)(semn))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal binIN ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ones ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal tens ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal hundreds ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal thousands ~std_logic_vector{3~downto~0}~128 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11{9~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~10}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{11~downto~0}~13 0 43 (_process 1 )))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 51 (_process 1 ((_others(i 2))))))
    (_type (_internal ~std_logic_vector{11{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1313 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1315 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1317 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{14~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_type (_internal ~std_logic_vector{11{10~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1319 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1320 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1321 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{15~downto~12}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0(d_11_10))))))
      (bcd1(_architecture 1 0 40 (_process (_simple)(_target(5)(8)(6)(4))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000053 55 1618          1462737151344 sumatorsimux
(_unit VHDL (sumatorplusmux 0 6 (sumatorsimux 0 13 ))
  (_version v33)
  (_time 1462737151343 2016.05.08 22:52:31)
  (_source (\./src/Intregi_In_complement.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729758625)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmux ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ss ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimux 1 -1
  )
)
I 000054 55 1624          1462737151406 sumatorsimuxB
(_unit VHDL (sumatorplusmuxb 0 6 (sumatorsimuxb 0 13 ))
  (_version v33)
  (_time 1462737151403 2016.05.08 22:52:31)
  (_source (\./src/Intregi_in_complement_B.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729821146)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aB ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal tempB ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ssB ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimuxB 1 -1
  )
)
I 000050 55 7666          1462737151474 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 33 ))
  (_version v33)
  (_time 1462737151473 2016.05.08 22:52:31)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730134584)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 36 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1330 0 37 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1332 0 43 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1334 0 44 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1336 0 53 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1338 0 54 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 80 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 81 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALb))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 82 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . booth_con_rci)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 26 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1228 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1228 0 27 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 85 (_process 0 )))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(7)(1)(0)(6)(3)(5)(2)(15)(4))(_sensitivity(8)(9)(10)(17)(15))(_read(1)(0)(5)(16)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
  )
  (_model . unitarlog 1 -1
  )
)
I 000051 55 12678         1462737151574 Behavioral
(_unit VHDL (booth_con_rci 0 19 (behavioral 0 28 ))
  (_version v33)
  (_time 1462737151573 2016.05.08 22:52:31)
  (_source (\./src/Inmultire_BOOTH.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730340405)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~134 0 41 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~136 0 47 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~138 0 48 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G4 0 55 (_component Sumatorplusmux )
    (_port
      ((A)(ai))
      ((zmux)(X))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G5 0 56 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Y))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z ~std_logic_vector{9~downto~0}~12 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~12 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~122 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal A ~std_logic_vector{10~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{10~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal P ~std_logic_vector{10~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal P1 ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P1_SHIFT ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P2 ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P2_SHIFT ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P3 ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P3_SHIFT ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P4 ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P4_SHIFT ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P5 ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P5_SHIFT ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P6 ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal P6_SHIFT ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal X ~std_logic_vector{4~downto~0}~1310 0 52 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{4~downto~0}~1310 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1311 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1313 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~1}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1314 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1315 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1317 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1319 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1321 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1323 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1325 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1326 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1327 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1328 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1330 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1329 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1331 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1332 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1333 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1334 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1336 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1335 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1337 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1339 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1341 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((A(d_10_6))(X)))(_target(3(d_10_6)))(_sensitivity(18)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(3(d_5_0))))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_target(4(d_10_6)))(_sensitivity(18)))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_target(4(d_5_0))))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_target(5(d_10_6))))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((P(d_5_1))(Y)))(_target(5(d_5_1)))(_sensitivity(19)))))
      (line__63__1(_architecture 6 0 63 (_assignment (_simple)(_target(5(0))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(5)))))
      (line__67(_architecture 8 0 67 (_assignment (_simple)(_alias((P1_SHIFT(d_9_0))(P1(d_10_1))))(_target(7(d_9_0)))(_sensitivity(6(d_10_1))))))
      (line__68(_architecture 9 0 68 (_assignment (_simple)(_alias((P1_SHIFT(10))(P1(10))))(_target(7(10)))(_sensitivity(6(10))))))
      (line__69(_architecture 10 0 69 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(7)))))
      (line__72(_architecture 11 0 72 (_assignment (_simple)(_alias((P2_SHIFT(d_9_0))(P2(d_10_1))))(_target(9(d_9_0)))(_sensitivity(8(d_10_1))))))
      (line__73(_architecture 12 0 73 (_assignment (_simple)(_alias((P2_SHIFT(10))(P2(10))))(_target(9(10)))(_sensitivity(8(10))))))
      (line__74(_architecture 13 0 74 (_assignment (_simple)(_target(10))(_sensitivity(3)(4)(9)))))
      (line__77(_architecture 14 0 77 (_assignment (_simple)(_alias((P3_SHIFT(d_9_0))(P3(d_10_1))))(_target(11(d_9_0)))(_sensitivity(10(d_10_1))))))
      (line__78(_architecture 15 0 78 (_assignment (_simple)(_alias((P3_SHIFT(10))(P3(10))))(_target(11(10)))(_sensitivity(10(10))))))
      (line__80(_architecture 16 0 80 (_assignment (_simple)(_target(12))(_sensitivity(3)(4)(11)))))
      (line__83(_architecture 17 0 83 (_assignment (_simple)(_alias((P4_SHIFT(d_9_0))(P4(d_10_1))))(_target(13(d_9_0)))(_sensitivity(12(d_10_1))))))
      (line__84(_architecture 18 0 84 (_assignment (_simple)(_alias((P4_SHIFT(10))(P4(10))))(_target(13(10)))(_sensitivity(12(10))))))
      (line__85(_architecture 19 0 85 (_assignment (_simple)(_target(14))(_sensitivity(3)(4)(13)))))
      (line__88(_architecture 20 0 88 (_assignment (_simple)(_alias((P5_SHIFT(d_9_0))(P5(d_10_1))))(_target(15(d_9_0)))(_sensitivity(14(d_10_1))))))
      (line__89(_architecture 21 0 89 (_assignment (_simple)(_alias((P5_SHIFT(10))(P5(10))))(_target(15(10)))(_sensitivity(14(10))))))
      (line__90(_architecture 22 0 90 (_assignment (_simple)(_alias((Z)(P5_SHIFT(d_10_1))))(_target(0))(_sensitivity(15(d_10_1))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
  )
  (_model . Behavioral 23 -1
  )
)
I 000061 55 6385          1462737151644 complementininintreg
(_unit VHDL (complementintreg 0 7 (complementininintreg 0 20 ))
  (_version v33)
  (_time 1462737151643 2016.05.08 22:52:31)
  (_source (\./src/Complement_In_Intreg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462733869468)
    (_use )
  )
  (_component
    (ual
      (_object
        (_port (_internal Y0 ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_inout ))))
        (_port (_internal Y1 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
        (_port (_internal Y2 ~std_logic_vector{4~downto~0}~138 0 25 (_entity (_inout ))))
        (_port (_internal Y3 ~std_logic_vector{4~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal Y0B ~std_logic_vector{4~downto~0}~1312 0 27 (_entity (_inout ))))
        (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1314 0 28 (_entity (_inout ))))
        (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1316 0 29 (_entity (_inout ))))
        (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1318 0 30 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1320 0 32 (_entity (_inout ))))
        (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1322 0 33 (_entity (_inout ))))
        (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1324 0 35 (_entity (_inout ))))
        (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1326 0 36 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1328 0 37 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1330 0 38 (_entity (_inout ))))
        (_port (_internal rezultat ~std_logic_vector{9~downto~0}~13 0 43 (_entity (_inout ))))
        (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1332 0 44 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G7 0 51 (_component ual )
    (_port
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((rezultat)(A))
    )
    (_use (_entity . ual)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Y ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((semn)(A(4))))(_target(5))(_sensitivity(0(4))))))
      (line__53(_architecture 1 0 53 (_process (_simple)(_target(1))(_sensitivity(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . complementininintreg 2 -1
  )
)
I 000051 55 7329          1462737151714 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 22 ))
  (_version v33)
  (_time 1462737151713 2016.05.08 22:52:31)
  (_source (\./src/Binar_in_BCD.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592265)
    (_use )
  )
  (_component
    (complementintreg
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 25 (_entity (_inout ))))
        (_port (_internal Y ~std_logic_vector{9~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 27 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1312 0 30 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 38 (_component complementintreg )
    (_port
      ((Y)(binIN(d_9_0)))
      ((semn)(semn))
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
    )
    (_use (_entity . complementintreg)
      (_port
        ((A)(A))
        ((Y)(Y))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((sel)(sel))
        ((semn)(semn))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal binIN ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ones ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal tens ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal hundreds ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal thousands ~std_logic_vector{3~downto~0}~128 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11{9~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~10}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{11~downto~0}~13 0 43 (_process 1 )))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 51 (_process 1 ((_others(i 2))))))
    (_type (_internal ~std_logic_vector{11{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1313 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1315 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1317 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{14~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_type (_internal ~std_logic_vector{11{10~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1319 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1320 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1321 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{15~downto~12}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0(d_11_10))))))
      (bcd1(_architecture 1 0 40 (_process (_simple)(_target(4)(8)(5)(6))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000046 55 8186          1462737151774 x7seg
(_unit VHDL (x7seg 0 5 (x7seg 0 21 ))
  (_version v33)
  (_time 1462737151773 2016.05.08 22:52:31)
  (_source (\./src/7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592273)
    (_use )
  )
  (_component
    (bin2bcd_12bit
      (_object
        (_port (_internal binIN ~std_logic_vector{11~downto~0}~13 0 27 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 28 (_entity (_inout ))))
        (_port (_internal ones ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal tens ~std_logic_vector{3~downto~0}~134 0 30 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~136 0 32 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal hundreds ~std_logic_vector{3~downto~0}~138 0 37 (_entity (_inout ))))
        (_port (_internal thousands ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 49 (_component bin2bcd_12bit )
    (_port
      ((binIN)(_open))
      ((semn)(semn))
      ((ones)(x(d_3_0)))
      ((tens)(x(d_7_4)))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((sel)(sel))
      ((hundreds)(x(d_11_8)))
      ((thousands)(x(d_15_12)))
    )
    (_use (_entity . bin2bcd_12bit)
      (_port
        ((binIN)(binIN))
        ((semn)(semn))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((ones)(ones))
        ((tens)(tens))
        ((hundreds)(hundreds))
        ((sel)(sel))
        ((thousands)(thousands))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal x ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clr ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 14 (_entity (_inout ))))
    (_port (_internal dp ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~1312 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~1314 0 43 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~1314 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{19~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{19~downto~18}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 18))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1315 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1317 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(10))(_sensitivity(13(d_19_18))))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_target(12)))))
      (line__54(_architecture 2 0 54 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(9)))))
      (line__57(_architecture 3 0 57 (_process (_simple)(_target(11))(_sensitivity(0)(10)))))
      (line__67(_architecture 4 0 67 (_process (_simple)(_target(3))(_sensitivity(11)))))
      (line__85(_architecture 5 0 85 (_process (_simple)(_target(5))(_sensitivity(10)(12)))))
      (line__94(_architecture 6 0 94 (_process (_simple)(_target(13))(_sensitivity(2)(1))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (5)
  )
  (_static
    (3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . x7seg 7 -1
  )
)
I 000044 55 4151          1462737151864 imp
(_unit VHDL (impartire 0 6 (imp 0 16 ))
  (_version v33)
  (_time 1462737151863 2016.05.08 22:52:31)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462735968296)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal deimpartit ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal divizor ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cat ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{3~downto~0}~126 0 12 (_entity (_out ))))
    (_port (_internal stop ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Q ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Diff ~std_logic_vector{4~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal Count ~std_logic_vector{2~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7{6~downto~3}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 3))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(8))(_sensitivity(1)(7(d_6_3))))))
      (line__23(_architecture 1 0 23 (_process (_simple)(_target(7))(_sensitivity(2)(3))(_read(0)(7(d_2_0))(7(d_6_0))(8(d_3_0))(8(4))(9(2))))))
      (line__38(_architecture 2 0 38 (_process (_simple)(_target(9))(_sensitivity(3))(_read(9)(2)))))
      (line__49(_architecture 3 0 49 (_assignment (_simple)(_alias((cat)(Q(d_3_0))))(_target(4))(_sensitivity(7(d_3_0))))))
      (line__50(_architecture 4 0 50 (_assignment (_simple)(_alias((Rest)(Q(d_7_4))))(_target(5))(_sensitivity(7(d_7_4))))))
      (line__51(_architecture 5 0 51 (_assignment (_simple)(_alias((stop)(Count(2))))(_target(6))(_sensitivity(9(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 )
  )
  (_model . imp 6 -1
  )
)
I 000061 55 6385          1462737348165 complementininintreg
(_unit VHDL (complementintreg 0 7 (complementininintreg 0 20 ))
  (_version v33)
  (_time 1462737348164 2016.05.08 22:55:48)
  (_source (\./src/Complement_In_Intreg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462733869468)
    (_use )
  )
  (_component
    (ual
      (_object
        (_port (_internal Y0 ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_inout ))))
        (_port (_internal Y1 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
        (_port (_internal Y2 ~std_logic_vector{4~downto~0}~138 0 25 (_entity (_inout ))))
        (_port (_internal Y3 ~std_logic_vector{4~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal Y0B ~std_logic_vector{4~downto~0}~1312 0 27 (_entity (_inout ))))
        (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1314 0 28 (_entity (_inout ))))
        (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1316 0 29 (_entity (_inout ))))
        (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1318 0 30 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1320 0 32 (_entity (_inout ))))
        (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1322 0 33 (_entity (_inout ))))
        (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1324 0 35 (_entity (_inout ))))
        (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1326 0 36 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1328 0 37 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1330 0 38 (_entity (_inout ))))
        (_port (_internal rezultat ~std_logic_vector{9~downto~0}~13 0 43 (_entity (_inout ))))
        (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1332 0 44 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G7 0 51 (_component ual )
    (_port
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((rezultat)(A))
    )
    (_use (_entity . ual)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Y ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((semn)(A(4))))(_target(5))(_sensitivity(0(4))))))
      (line__53(_architecture 1 0 53 (_process (_simple)(_target(1))(_sensitivity(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . complementininintreg 2 -1
  )
)
I 000061 55 6385          1462737350842 complementininintreg
(_unit VHDL (complementintreg 0 7 (complementininintreg 0 20 ))
  (_version v33)
  (_time 1462737350841 2016.05.08 22:55:50)
  (_source (\./src/Complement_In_Intreg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462733869468)
    (_use )
  )
  (_component
    (ual
      (_object
        (_port (_internal Y0 ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_inout ))))
        (_port (_internal Y1 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
        (_port (_internal Y2 ~std_logic_vector{4~downto~0}~138 0 25 (_entity (_inout ))))
        (_port (_internal Y3 ~std_logic_vector{4~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal Y0B ~std_logic_vector{4~downto~0}~1312 0 27 (_entity (_inout ))))
        (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1314 0 28 (_entity (_inout ))))
        (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1316 0 29 (_entity (_inout ))))
        (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1318 0 30 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1320 0 32 (_entity (_inout ))))
        (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1322 0 33 (_entity (_inout ))))
        (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1324 0 35 (_entity (_inout ))))
        (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1326 0 36 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1328 0 37 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1330 0 38 (_entity (_inout ))))
        (_port (_internal rezultat ~std_logic_vector{9~downto~0}~13 0 43 (_entity (_inout ))))
        (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1332 0 44 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G7 0 51 (_component ual )
    (_port
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((rezultat)(A))
    )
    (_use (_entity . ual)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Y ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((semn)(A(4))))(_target(5))(_sensitivity(0(4))))))
      (line__53(_architecture 1 0 53 (_process (_simple)(_target(1))(_sensitivity(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . complementininintreg 2 -1
  )
)
I 000044 55 2603          1462739033475 imp
(_unit VHDL (impartire 0 7 (imp 0 17 ))
  (_version v33)
  (_time 1462739033474 2016.05.08 23:23:53)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462739033439)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal operanda ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal operandb ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal errorsig ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal result_low ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal result_high ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{3~downto~0}~13 0 23 (_process 0 )))
    (_type (_internal ~UNSIGNED{3~downto~0}~138 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{3~downto~0}~138 0 24 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_process
      (UNLABELED(_architecture 0 0 21 (_process (_simple)(_target(4)(2)(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (68 105 118 105 115 105 111 110 32 98 121 32 90 101 114 111 32 69 120 99 101 112 116 105 111 110 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2603          1462739038311 imp
(_unit VHDL (impartire 0 7 (imp 0 17 ))
  (_version v33)
  (_time 1462739038310 2016.05.08 23:23:58)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462739033439)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal operanda ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal operandb ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal errorsig ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal result_low ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal result_high ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{3~downto~0}~13 0 23 (_process 0 )))
    (_type (_internal ~UNSIGNED{3~downto~0}~138 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{3~downto~0}~138 0 24 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_process
      (UNLABELED(_architecture 0 0 21 (_process (_simple)(_target(3)(4)(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (68 105 118 105 115 105 111 110 32 98 121 32 90 101 114 111 32 69 120 99 101 112 116 105 111 110 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2588          1462739515292 imp
(_unit VHDL (impartire 0 7 (imp 0 17 ))
  (_version v33)
  (_time 1462739515291 2016.05.08 23:31:55)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462739515274)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal operanda ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal operandb ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal errorsig ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal rest ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cat ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{3~downto~0}~13 0 23 (_process 0 )))
    (_type (_internal ~UNSIGNED{3~downto~0}~138 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{3~downto~0}~138 0 24 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{2~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(4)(2)(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (68 105 118 105 115 105 111 110 32 98 121 32 90 101 114 111 32 69 120 99 101 112 116 105 111 110 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2588          1462740464492 imp
(_unit VHDL (impartire 0 7 (imp 0 17 ))
  (_version v33)
  (_time 1462740464491 2016.05.08 23:47:44)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462739515274)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal operanda ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal operandb ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal errorsig ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal rest ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cat ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{3~downto~0}~13 0 23 (_process 0 )))
    (_type (_internal ~UNSIGNED{3~downto~0}~138 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{3~downto~0}~138 0 24 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(3)(4)(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (68 105 118 105 115 105 111 110 32 98 121 32 90 101 114 111 32 69 120 99 101 112 116 105 111 110 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2449          1462740528540 imp
(_unit VHDL (impartire 0 7 (imp 0 17 ))
  (_version v33)
  (_time 1462740528539 2016.05.08 23:48:48)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462739515274)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal operanda ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal operandb ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal errorsig ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal rest ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cat ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{3~downto~0}~13 0 23 (_process 0 )))
    (_type (_internal ~UNSIGNED{3~downto~0}~138 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{3~downto~0}~138 0 24 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2351          1462740642841 imp
(_unit VHDL (impartire 0 7 (imp 0 17 ))
  (_version v33)
  (_time 1462740642840 2016.05.08 23:50:42)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462740642832)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal operanda ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal operandb ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal rest ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cat ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{3~downto~0}~13 0 23 (_process 0 )))
    (_type (_internal ~UNSIGNED{3~downto~0}~138 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{3~downto~0}~138 0 24 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(3)(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2351          1462740646752 imp
(_unit VHDL (impartire 0 7 (imp 0 17 ))
  (_version v33)
  (_time 1462740646751 2016.05.08 23:50:46)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462740642832)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal operanda ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal operandb ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal rest ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cat ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{3~downto~0}~13 0 23 (_process 0 )))
    (_type (_internal ~UNSIGNED{3~downto~0}~138 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{3~downto~0}~138 0 24 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(3)(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2874          1462742470785 imp
(_unit VHDL (impartire 0 7 (imp 0 15 ))
  (_version v33)
  (_time 1462742470784 2016.05.09 00:21:10)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462740642832)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal operanda ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal operandb ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal rest ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cat ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{3~downto~0}~13 0 33 (_process 0 )))
    (_type (_internal ~UNSIGNED{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{3~downto~0}~1314 0 34 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{2~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_target(3)(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 2757          1462742853012 imp
(_unit VHDL (impartire 0 5 (imp 0 15 ))
  (_version v33)
  (_time 1462742853011 2016.05.09 00:27:33)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462742818913)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal rest ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cat ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ximp ~std_logic_vector{4~downto~0}~1310 0 29 (_architecture (_uni ))))
    (_signal (_internal Yimp ~std_logic_vector{4~downto~0}~1310 0 30 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{3~downto~0}~13 0 36 (_process 0 )))
    (_type (_internal ~UNSIGNED{3~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{3~downto~0}~1312 0 37 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{2~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(0)(1))(_sensitivity(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 4021          1462743658717 imp
(_unit VHDL (impartire 0 5 (imp 0 17 ))
  (_version v33)
  (_time 1462743658716 2016.05.09 00:40:58)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462743082310)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 20 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~136 0 21 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~138 0 27 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1310 0 28 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G10 0 36 (_component Sumatorplusmux )
    (_port
      ((a)(ai))
      ((zmux)(Ximp))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G11 0 37 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Yimp))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal rest ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cat ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ximp ~std_logic_vector{4~downto~0}~1312 0 32 (_architecture (_uni ))))
    (_signal (_internal Yimp ~std_logic_vector{4~downto~0}~1312 0 33 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{3~downto~0}~13 0 40 (_process 0 )))
    (_type (_internal ~UNSIGNED{3~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{3~downto~0}~1314 0 41 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(1)(0))(_sensitivity(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000053 55 1618          1462745249078 sumatorsimux
(_unit VHDL (sumatorplusmux 0 6 (sumatorsimux 0 13 ))
  (_version v33)
  (_time 1462745249077 2016.05.09 01:07:29)
  (_source (\./src/Intregi_In_complement.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729758625)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmux ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ss ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimux 1 -1
  )
)
I 000054 55 1624          1462745249150 sumatorsimuxB
(_unit VHDL (sumatorplusmuxb 0 6 (sumatorsimuxb 0 13 ))
  (_version v33)
  (_time 1462745249147 2016.05.09 01:07:29)
  (_source (\./src/Intregi_in_complement_B.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729821146)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aB ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal tempB ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ssB ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimuxB 1 -1
  )
)
I 000051 55 12678         1462745249299 Behavioral
(_unit VHDL (booth_con_rci 0 19 (behavioral 0 28 ))
  (_version v33)
  (_time 1462745249298 2016.05.09 01:07:29)
  (_source (\./src/Inmultire_BOOTH.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730340405)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~134 0 41 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~136 0 47 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~138 0 48 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G4 0 55 (_component Sumatorplusmux )
    (_port
      ((A)(ai))
      ((zmux)(X))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G5 0 56 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Y))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z ~std_logic_vector{9~downto~0}~12 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~12 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~122 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal A ~std_logic_vector{10~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{10~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal P ~std_logic_vector{10~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal P1 ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P1_SHIFT ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P2 ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P2_SHIFT ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P3 ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P3_SHIFT ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P4 ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P4_SHIFT ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P5 ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P5_SHIFT ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P6 ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal P6_SHIFT ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal X ~std_logic_vector{4~downto~0}~1310 0 52 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{4~downto~0}~1310 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1311 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1313 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~1}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1314 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1315 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1317 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1319 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1321 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1323 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1325 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1326 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1327 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1328 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1330 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1329 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1331 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1332 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1333 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1334 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1336 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1335 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1337 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1339 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1341 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((A(d_10_6))(X)))(_target(3(d_10_6)))(_sensitivity(18)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(3(d_5_0))))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_target(4(d_10_6)))(_sensitivity(18)))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_target(4(d_5_0))))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_target(5(d_10_6))))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((P(d_5_1))(Y)))(_target(5(d_5_1)))(_sensitivity(19)))))
      (line__63__1(_architecture 6 0 63 (_assignment (_simple)(_target(5(0))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(5)))))
      (line__67(_architecture 8 0 67 (_assignment (_simple)(_alias((P1_SHIFT(d_9_0))(P1(d_10_1))))(_target(7(d_9_0)))(_sensitivity(6(d_10_1))))))
      (line__68(_architecture 9 0 68 (_assignment (_simple)(_alias((P1_SHIFT(10))(P1(10))))(_target(7(10)))(_sensitivity(6(10))))))
      (line__69(_architecture 10 0 69 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(7)))))
      (line__72(_architecture 11 0 72 (_assignment (_simple)(_alias((P2_SHIFT(d_9_0))(P2(d_10_1))))(_target(9(d_9_0)))(_sensitivity(8(d_10_1))))))
      (line__73(_architecture 12 0 73 (_assignment (_simple)(_alias((P2_SHIFT(10))(P2(10))))(_target(9(10)))(_sensitivity(8(10))))))
      (line__74(_architecture 13 0 74 (_assignment (_simple)(_target(10))(_sensitivity(3)(4)(9)))))
      (line__77(_architecture 14 0 77 (_assignment (_simple)(_alias((P3_SHIFT(d_9_0))(P3(d_10_1))))(_target(11(d_9_0)))(_sensitivity(10(d_10_1))))))
      (line__78(_architecture 15 0 78 (_assignment (_simple)(_alias((P3_SHIFT(10))(P3(10))))(_target(11(10)))(_sensitivity(10(10))))))
      (line__80(_architecture 16 0 80 (_assignment (_simple)(_target(12))(_sensitivity(3)(4)(11)))))
      (line__83(_architecture 17 0 83 (_assignment (_simple)(_alias((P4_SHIFT(d_9_0))(P4(d_10_1))))(_target(13(d_9_0)))(_sensitivity(12(d_10_1))))))
      (line__84(_architecture 18 0 84 (_assignment (_simple)(_alias((P4_SHIFT(10))(P4(10))))(_target(13(10)))(_sensitivity(12(10))))))
      (line__85(_architecture 19 0 85 (_assignment (_simple)(_target(14))(_sensitivity(3)(4)(13)))))
      (line__88(_architecture 20 0 88 (_assignment (_simple)(_alias((P5_SHIFT(d_9_0))(P5(d_10_1))))(_target(15(d_9_0)))(_sensitivity(14(d_10_1))))))
      (line__89(_architecture 21 0 89 (_assignment (_simple)(_alias((P5_SHIFT(10))(P5(10))))(_target(15(10)))(_sensitivity(14(10))))))
      (line__90(_architecture 22 0 90 (_assignment (_simple)(_alias((Z)(P5_SHIFT(d_10_1))))(_target(0))(_sensitivity(15(d_10_1))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
  )
  (_model . Behavioral 23 -1
  )
)
I 000061 55 6613          1462745249369 complementininintreg
(_unit VHDL (complementintreg 0 7 (complementininintreg 0 20 ))
  (_version v33)
  (_time 1462745249368 2016.05.09 01:07:29)
  (_source (\./src/Complement_In_Intreg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462733869468)
    (_use )
  )
  (_component
    (ual
      (_object
        (_port (_internal Y0 ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_inout ))))
        (_port (_internal Y1 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
        (_port (_internal Y2 ~std_logic_vector{4~downto~0}~138 0 25 (_entity (_inout ))))
        (_port (_internal Y3 ~std_logic_vector{4~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal Y0B ~std_logic_vector{4~downto~0}~1312 0 27 (_entity (_inout ))))
        (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1314 0 28 (_entity (_inout ))))
        (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1316 0 29 (_entity (_inout ))))
        (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1318 0 30 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1320 0 32 (_entity (_inout ))))
        (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1322 0 33 (_entity (_inout ))))
        (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1324 0 35 (_entity (_inout ))))
        (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1326 0 36 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1328 0 37 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1330 0 38 (_entity (_inout ))))
        (_port (_internal rezultat ~std_logic_vector{9~downto~0}~13 0 43 (_entity (_inout ))))
        (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1332 0 44 (_entity (_inout ))))
        (_port (_internal rezultatimp ~std_logic_vector{7~downto~0}~13 0 45 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 46 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G7 0 52 (_component ual )
    (_port
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((rezultat)(A))
    )
    (_use (_entity . ual)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Y ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__53(_architecture 0 0 53 (_assignment (_simple)(_alias((semn)(A(4))))(_target(5))(_sensitivity(0(4))))))
      (line__54(_architecture 1 0 54 (_process (_simple)(_target(1))(_sensitivity(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . complementininintreg 2 -1
  )
)
I 000051 55 7329          1462745249439 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 22 ))
  (_version v33)
  (_time 1462745249438 2016.05.09 01:07:29)
  (_source (\./src/Binar_in_BCD.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592265)
    (_use )
  )
  (_component
    (complementintreg
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 25 (_entity (_inout ))))
        (_port (_internal Y ~std_logic_vector{9~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 27 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1312 0 30 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 38 (_component complementintreg )
    (_port
      ((Y)(binIN(d_9_0)))
      ((semn)(semn))
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
    )
    (_use (_entity . complementintreg)
      (_port
        ((A)(A))
        ((Y)(Y))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((sel)(sel))
        ((semn)(semn))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal binIN ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ones ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal tens ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal hundreds ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal thousands ~std_logic_vector{3~downto~0}~128 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11{9~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~10}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{11~downto~0}~13 0 43 (_process 1 )))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 51 (_process 1 ((_others(i 2))))))
    (_type (_internal ~std_logic_vector{11{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1313 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1315 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1317 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{14~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_type (_internal ~std_logic_vector{11{10~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1319 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1320 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1321 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{15~downto~12}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0(d_11_10))))))
      (bcd1(_architecture 1 0 40 (_process (_simple)(_target(4)(5)(8)(6))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000046 55 8186          1462745249499 x7seg
(_unit VHDL (x7seg 0 5 (x7seg 0 21 ))
  (_version v33)
  (_time 1462745249498 2016.05.09 01:07:29)
  (_source (\./src/7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592273)
    (_use )
  )
  (_component
    (bin2bcd_12bit
      (_object
        (_port (_internal binIN ~std_logic_vector{11~downto~0}~13 0 27 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 28 (_entity (_inout ))))
        (_port (_internal ones ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal tens ~std_logic_vector{3~downto~0}~134 0 30 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~136 0 32 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal hundreds ~std_logic_vector{3~downto~0}~138 0 37 (_entity (_inout ))))
        (_port (_internal thousands ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 49 (_component bin2bcd_12bit )
    (_port
      ((binIN)(_open))
      ((semn)(semn))
      ((ones)(x(d_3_0)))
      ((tens)(x(d_7_4)))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((sel)(sel))
      ((hundreds)(x(d_11_8)))
      ((thousands)(x(d_15_12)))
    )
    (_use (_entity . bin2bcd_12bit)
      (_port
        ((binIN)(binIN))
        ((semn)(semn))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((ones)(ones))
        ((tens)(tens))
        ((hundreds)(hundreds))
        ((sel)(sel))
        ((thousands)(thousands))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal x ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clr ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 14 (_entity (_inout ))))
    (_port (_internal dp ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~1312 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~1314 0 43 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~1314 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{19~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{19~downto~18}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 18))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1315 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1317 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(10))(_sensitivity(13(d_19_18))))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_target(12)))))
      (line__54(_architecture 2 0 54 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(9)))))
      (line__57(_architecture 3 0 57 (_process (_simple)(_target(11))(_sensitivity(0)(10)))))
      (line__67(_architecture 4 0 67 (_process (_simple)(_target(3))(_sensitivity(11)))))
      (line__85(_architecture 5 0 85 (_process (_simple)(_target(5))(_sensitivity(10)(12)))))
      (line__94(_architecture 6 0 94 (_process (_simple)(_target(13))(_sensitivity(1)(2))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (5)
  )
  (_static
    (3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . x7seg 7 -1
  )
)
I 000044 55 4021          1462745249569 imp
(_unit VHDL (impartire 0 5 (imp 0 17 ))
  (_version v33)
  (_time 1462745249568 2016.05.09 01:07:29)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462743082310)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 20 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~136 0 21 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~138 0 27 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1310 0 28 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G10 0 36 (_component Sumatorplusmux )
    (_port
      ((a)(ai))
      ((zmux)(Ximp))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G11 0 37 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Yimp))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal rest ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cat ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ximp ~std_logic_vector{4~downto~0}~1312 0 32 (_architecture (_uni ))))
    (_signal (_internal Yimp ~std_logic_vector{4~downto~0}~1312 0 33 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{3~downto~0}~13 0 40 (_process 0 )))
    (_type (_internal ~UNSIGNED{3~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{3~downto~0}~1314 0 41 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(1)(0))(_sensitivity(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000053 55 1618          1462745438920 sumatorsimux
(_unit VHDL (sumatorplusmux 0 6 (sumatorsimux 0 13 ))
  (_version v33)
  (_time 1462745438919 2016.05.09 01:10:38)
  (_source (\./src/Intregi_In_complement.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729758625)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmux ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ss ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimux 1 -1
  )
)
I 000054 55 1624          1462745438999 sumatorsimuxB
(_unit VHDL (sumatorplusmuxb 0 6 (sumatorsimuxb 0 13 ))
  (_version v33)
  (_time 1462745438998 2016.05.09 01:10:38)
  (_source (\./src/Intregi_in_complement_B.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729821146)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aB ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal tempB ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ssB ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimuxB 1 -1
  )
)
I 000051 55 12678         1462745439107 Behavioral
(_unit VHDL (booth_con_rci 0 19 (behavioral 0 28 ))
  (_version v33)
  (_time 1462745439107 2016.05.09 01:10:39)
  (_source (\./src/Inmultire_BOOTH.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730340405)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~134 0 41 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~136 0 47 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~138 0 48 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G4 0 55 (_component Sumatorplusmux )
    (_port
      ((A)(ai))
      ((zmux)(X))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G5 0 56 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Y))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z ~std_logic_vector{9~downto~0}~12 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~12 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~122 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal A ~std_logic_vector{10~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{10~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal P ~std_logic_vector{10~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal P1 ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P1_SHIFT ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P2 ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P2_SHIFT ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P3 ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P3_SHIFT ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P4 ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P4_SHIFT ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P5 ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P5_SHIFT ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P6 ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal P6_SHIFT ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal X ~std_logic_vector{4~downto~0}~1310 0 52 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{4~downto~0}~1310 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1311 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1313 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~1}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1314 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1315 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1317 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1319 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1321 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1323 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1325 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1326 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1327 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1328 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1330 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1329 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1331 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1332 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1333 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1334 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1336 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1335 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1337 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1339 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1341 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((A(d_10_6))(X)))(_target(3(d_10_6)))(_sensitivity(18)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(3(d_5_0))))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_target(4(d_10_6)))(_sensitivity(18)))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_target(4(d_5_0))))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_target(5(d_10_6))))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((P(d_5_1))(Y)))(_target(5(d_5_1)))(_sensitivity(19)))))
      (line__63__1(_architecture 6 0 63 (_assignment (_simple)(_target(5(0))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(5)))))
      (line__67(_architecture 8 0 67 (_assignment (_simple)(_alias((P1_SHIFT(d_9_0))(P1(d_10_1))))(_target(7(d_9_0)))(_sensitivity(6(d_10_1))))))
      (line__68(_architecture 9 0 68 (_assignment (_simple)(_alias((P1_SHIFT(10))(P1(10))))(_target(7(10)))(_sensitivity(6(10))))))
      (line__69(_architecture 10 0 69 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(7)))))
      (line__72(_architecture 11 0 72 (_assignment (_simple)(_alias((P2_SHIFT(d_9_0))(P2(d_10_1))))(_target(9(d_9_0)))(_sensitivity(8(d_10_1))))))
      (line__73(_architecture 12 0 73 (_assignment (_simple)(_alias((P2_SHIFT(10))(P2(10))))(_target(9(10)))(_sensitivity(8(10))))))
      (line__74(_architecture 13 0 74 (_assignment (_simple)(_target(10))(_sensitivity(3)(4)(9)))))
      (line__77(_architecture 14 0 77 (_assignment (_simple)(_alias((P3_SHIFT(d_9_0))(P3(d_10_1))))(_target(11(d_9_0)))(_sensitivity(10(d_10_1))))))
      (line__78(_architecture 15 0 78 (_assignment (_simple)(_alias((P3_SHIFT(10))(P3(10))))(_target(11(10)))(_sensitivity(10(10))))))
      (line__80(_architecture 16 0 80 (_assignment (_simple)(_target(12))(_sensitivity(3)(4)(11)))))
      (line__83(_architecture 17 0 83 (_assignment (_simple)(_alias((P4_SHIFT(d_9_0))(P4(d_10_1))))(_target(13(d_9_0)))(_sensitivity(12(d_10_1))))))
      (line__84(_architecture 18 0 84 (_assignment (_simple)(_alias((P4_SHIFT(10))(P4(10))))(_target(13(10)))(_sensitivity(12(10))))))
      (line__85(_architecture 19 0 85 (_assignment (_simple)(_target(14))(_sensitivity(3)(4)(13)))))
      (line__88(_architecture 20 0 88 (_assignment (_simple)(_alias((P5_SHIFT(d_9_0))(P5(d_10_1))))(_target(15(d_9_0)))(_sensitivity(14(d_10_1))))))
      (line__89(_architecture 21 0 89 (_assignment (_simple)(_alias((P5_SHIFT(10))(P5(10))))(_target(15(10)))(_sensitivity(14(10))))))
      (line__90(_architecture 22 0 90 (_assignment (_simple)(_alias((Z)(P5_SHIFT(d_10_1))))(_target(0))(_sensitivity(15(d_10_1))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
  )
  (_model . Behavioral 23 -1
  )
)
I 000061 55 6613          1462745439178 complementininintreg
(_unit VHDL (complementintreg 0 7 (complementininintreg 0 20 ))
  (_version v33)
  (_time 1462745439177 2016.05.09 01:10:39)
  (_source (\./src/Complement_In_Intreg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462733869468)
    (_use )
  )
  (_component
    (ual
      (_object
        (_port (_internal Y0 ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_inout ))))
        (_port (_internal Y1 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
        (_port (_internal Y2 ~std_logic_vector{4~downto~0}~138 0 25 (_entity (_inout ))))
        (_port (_internal Y3 ~std_logic_vector{4~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal Y0B ~std_logic_vector{4~downto~0}~1312 0 27 (_entity (_inout ))))
        (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1314 0 28 (_entity (_inout ))))
        (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1316 0 29 (_entity (_inout ))))
        (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1318 0 30 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1320 0 32 (_entity (_inout ))))
        (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1322 0 33 (_entity (_inout ))))
        (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1324 0 35 (_entity (_inout ))))
        (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1326 0 36 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1328 0 37 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1330 0 38 (_entity (_inout ))))
        (_port (_internal rezultat ~std_logic_vector{9~downto~0}~13 0 43 (_entity (_inout ))))
        (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1332 0 44 (_entity (_inout ))))
        (_port (_internal rezultatimp ~std_logic_vector{7~downto~0}~13 0 45 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 46 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G7 0 52 (_component ual )
    (_port
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((rezultat)(A))
    )
    (_use (_entity . ual)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Y ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__53(_architecture 0 0 53 (_assignment (_simple)(_alias((semn)(A(4))))(_target(5))(_sensitivity(0(4))))))
      (line__54(_architecture 1 0 54 (_process (_simple)(_target(1))(_sensitivity(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . complementininintreg 2 -1
  )
)
I 000051 55 7329          1462745439247 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 22 ))
  (_version v33)
  (_time 1462745439246 2016.05.09 01:10:39)
  (_source (\./src/Binar_in_BCD.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592265)
    (_use )
  )
  (_component
    (complementintreg
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 25 (_entity (_inout ))))
        (_port (_internal Y ~std_logic_vector{9~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 27 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1312 0 30 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 38 (_component complementintreg )
    (_port
      ((Y)(binIN(d_9_0)))
      ((semn)(semn))
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
    )
    (_use (_entity . complementintreg)
      (_port
        ((A)(A))
        ((Y)(Y))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((sel)(sel))
        ((semn)(semn))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal binIN ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ones ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal tens ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal hundreds ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal thousands ~std_logic_vector{3~downto~0}~128 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11{9~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~10}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{11~downto~0}~13 0 43 (_process 1 )))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 51 (_process 1 ((_others(i 2))))))
    (_type (_internal ~std_logic_vector{11{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1313 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1315 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1317 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{14~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_type (_internal ~std_logic_vector{11{10~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1319 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1320 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1321 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{15~downto~12}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0(d_11_10))))))
      (bcd1(_architecture 1 0 40 (_process (_simple)(_target(8)(5)(6)(4))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000046 55 8186          1462745439317 x7seg
(_unit VHDL (x7seg 0 5 (x7seg 0 21 ))
  (_version v33)
  (_time 1462745439316 2016.05.09 01:10:39)
  (_source (\./src/7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592273)
    (_use )
  )
  (_component
    (bin2bcd_12bit
      (_object
        (_port (_internal binIN ~std_logic_vector{11~downto~0}~13 0 27 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 28 (_entity (_inout ))))
        (_port (_internal ones ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal tens ~std_logic_vector{3~downto~0}~134 0 30 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~136 0 32 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal hundreds ~std_logic_vector{3~downto~0}~138 0 37 (_entity (_inout ))))
        (_port (_internal thousands ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 49 (_component bin2bcd_12bit )
    (_port
      ((binIN)(_open))
      ((semn)(semn))
      ((ones)(x(d_3_0)))
      ((tens)(x(d_7_4)))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((sel)(sel))
      ((hundreds)(x(d_11_8)))
      ((thousands)(x(d_15_12)))
    )
    (_use (_entity . bin2bcd_12bit)
      (_port
        ((binIN)(binIN))
        ((semn)(semn))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((ones)(ones))
        ((tens)(tens))
        ((hundreds)(hundreds))
        ((sel)(sel))
        ((thousands)(thousands))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal x ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clr ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 14 (_entity (_inout ))))
    (_port (_internal dp ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~1312 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~1314 0 43 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~1314 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{19~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{19~downto~18}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 18))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1315 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1317 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(10))(_sensitivity(13(d_19_18))))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_target(12)))))
      (line__54(_architecture 2 0 54 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(9)))))
      (line__57(_architecture 3 0 57 (_process (_simple)(_target(11))(_sensitivity(0)(10)))))
      (line__67(_architecture 4 0 67 (_process (_simple)(_target(3))(_sensitivity(11)))))
      (line__85(_architecture 5 0 85 (_process (_simple)(_target(5))(_sensitivity(10)(12)))))
      (line__94(_architecture 6 0 94 (_process (_simple)(_target(13))(_sensitivity(1)(2))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (5)
  )
  (_static
    (3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . x7seg 7 -1
  )
)
I 000044 55 4021          1462745439406 imp
(_unit VHDL (impartire 0 5 (imp 0 17 ))
  (_version v33)
  (_time 1462745439405 2016.05.09 01:10:39)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462743082310)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 20 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~136 0 21 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~138 0 27 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1310 0 28 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G10 0 36 (_component Sumatorplusmux )
    (_port
      ((a)(ai))
      ((zmux)(Ximp))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G11 0 37 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Yimp))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal rest ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cat ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ximp ~std_logic_vector{4~downto~0}~1312 0 32 (_architecture (_uni ))))
    (_signal (_internal Yimp ~std_logic_vector{4~downto~0}~1312 0 33 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{3~downto~0}~13 0 40 (_process 0 )))
    (_type (_internal ~UNSIGNED{3~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{3~downto~0}~1314 0 41 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(1)(0))(_sensitivity(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 4239          1462746442384 imp
(_unit VHDL (impartire 0 5 (imp 0 17 ))
  (_version v33)
  (_time 1462746442383 2016.05.09 01:27:22)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462746442365)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 20 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~136 0 21 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~138 0 27 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1310 0 28 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G10 0 36 (_component Sumatorplusmux )
    (_port
      ((a)(ai))
      ((zmux)(Ximp))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G11 0 37 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Yimp))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catrest ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal rest ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cat ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ximp ~std_logic_vector{4~downto~0}~1312 0 32 (_architecture (_uni ))))
    (_signal (_internal Yimp ~std_logic_vector{4~downto~0}~1312 0 33 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{3~downto~0}~13 0 40 (_process 0 )))
    (_type (_internal ~UNSIGNED{3~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{3~downto~0}~1314 0 41 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(2)(1))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 4259          1462746480217 imp
(_unit VHDL (impartire 0 5 (imp 0 17 ))
  (_version v33)
  (_time 1462746480216 2016.05.09 01:28:00)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462746480206)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 20 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~136 0 21 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~138 0 27 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1310 0 28 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G10 0 36 (_component Sumatorplusmux )
    (_port
      ((a)(ai))
      ((zmux)(Ximp))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G11 0 37 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Yimp))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catrest ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal rest ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cat ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ximp ~std_logic_vector{4~downto~0}~1312 0 32 (_architecture (_uni ))))
    (_signal (_internal Yimp ~std_logic_vector{4~downto~0}~1312 0 33 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{3~downto~0}~13 0 40 (_process 0 )))
    (_type (_internal ~UNSIGNED{3~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{3~downto~0}~1314 0 41 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(2)(1)(0))(_sensitivity(5)(6))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000050 55 8738          1462746549572 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 34 ))
  (_version v33)
  (_time 1462746549571 2016.05.09 01:29:09)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462745249199)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 37 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1330 0 38 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1332 0 44 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1334 0 45 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 53 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1338 0 55 (_entity (_inout ))))
      )
    )
    (impartire
      (_object
        (_port (_internal catrest ~std_logic_vector{7~downto~0}~13 0 59 (_entity (_inout ))))
        (_port (_internal rest ~std_logic_vector{3~downto~0}~13 0 60 (_entity (_inout ))))
        (_port (_internal cat ~std_logic_vector{3~downto~0}~1340 0 61 (_entity (_inout ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1342 0 62 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1344 0 63 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 79 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 80 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALb))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 81 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . booth_con_rci)
    )
  )
  (_instantiation G12 0 82 (_component impartire )
    (_port
      ((catrest)(rezultatimp))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . impartire)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 27 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1228 0 28 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rezultatimp ~std_logic_vector{7~downto~0}~12 0 29 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 85 (_process 0 )))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(15)(6)(5)(7)(4)(3)(2)(1)(0))(_sensitivity(18)(15)(8)(9)(10))(_read(16)(17)(5)(4)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . unitarlog 1 -1
  )
)
I 000044 55 4259          1462746936685 imp
(_unit VHDL (impartire 0 5 (imp 0 17 ))
  (_version v33)
  (_time 1462746936684 2016.05.09 01:35:36)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462746480206)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 20 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~136 0 21 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~138 0 27 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1310 0 28 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G10 0 36 (_component Sumatorplusmux )
    (_port
      ((a)(ai))
      ((zmux)(Ximp))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G11 0 37 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Yimp))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catrest ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal rest ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cat ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ximp ~std_logic_vector{4~downto~0}~1312 0 32 (_architecture (_uni ))))
    (_signal (_internal Yimp ~std_logic_vector{4~downto~0}~1312 0 33 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{3~downto~0}~13 0 40 (_process 0 )))
    (_type (_internal ~UNSIGNED{3~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{3~downto~0}~1314 0 41 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(1)(2)(0))(_sensitivity(5)(6))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000053 55 1618          1462747108024 sumatorsimux
(_unit VHDL (sumatorplusmux 0 6 (sumatorsimux 0 13 ))
  (_version v33)
  (_time 1462747108023 2016.05.09 01:38:28)
  (_source (\./src/Intregi_In_complement.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729758625)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmux ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ss ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimux 1 -1
  )
)
I 000054 55 1624          1462747108094 sumatorsimuxB
(_unit VHDL (sumatorplusmuxb 0 6 (sumatorsimuxb 0 13 ))
  (_version v33)
  (_time 1462747108093 2016.05.09 01:38:28)
  (_source (\./src/Intregi_in_complement_B.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729821146)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aB ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal tempB ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ssB ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimuxB 1 -1
  )
)
I 000051 55 12678         1462747108223 Behavioral
(_unit VHDL (booth_con_rci 0 19 (behavioral 0 28 ))
  (_version v33)
  (_time 1462747108223 2016.05.09 01:38:28)
  (_source (\./src/Inmultire_BOOTH.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730340405)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~134 0 41 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~136 0 47 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~138 0 48 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G4 0 55 (_component Sumatorplusmux )
    (_port
      ((A)(ai))
      ((zmux)(X))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G5 0 56 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Y))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z ~std_logic_vector{9~downto~0}~12 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~12 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~122 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal A ~std_logic_vector{10~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{10~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal P ~std_logic_vector{10~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal P1 ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P1_SHIFT ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P2 ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P2_SHIFT ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P3 ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P3_SHIFT ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P4 ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P4_SHIFT ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P5 ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P5_SHIFT ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P6 ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal P6_SHIFT ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal X ~std_logic_vector{4~downto~0}~1310 0 52 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{4~downto~0}~1310 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1311 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1313 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~1}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1314 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1315 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1317 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1319 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1321 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1323 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1325 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1326 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1327 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1328 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1330 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1329 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1331 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1332 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1333 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1334 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1336 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1335 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1337 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1339 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1341 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((A(d_10_6))(X)))(_target(3(d_10_6)))(_sensitivity(18)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(3(d_5_0))))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_target(4(d_10_6)))(_sensitivity(18)))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_target(4(d_5_0))))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_target(5(d_10_6))))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((P(d_5_1))(Y)))(_target(5(d_5_1)))(_sensitivity(19)))))
      (line__63__1(_architecture 6 0 63 (_assignment (_simple)(_target(5(0))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(5)))))
      (line__67(_architecture 8 0 67 (_assignment (_simple)(_alias((P1_SHIFT(d_9_0))(P1(d_10_1))))(_target(7(d_9_0)))(_sensitivity(6(d_10_1))))))
      (line__68(_architecture 9 0 68 (_assignment (_simple)(_alias((P1_SHIFT(10))(P1(10))))(_target(7(10)))(_sensitivity(6(10))))))
      (line__69(_architecture 10 0 69 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(7)))))
      (line__72(_architecture 11 0 72 (_assignment (_simple)(_alias((P2_SHIFT(d_9_0))(P2(d_10_1))))(_target(9(d_9_0)))(_sensitivity(8(d_10_1))))))
      (line__73(_architecture 12 0 73 (_assignment (_simple)(_alias((P2_SHIFT(10))(P2(10))))(_target(9(10)))(_sensitivity(8(10))))))
      (line__74(_architecture 13 0 74 (_assignment (_simple)(_target(10))(_sensitivity(3)(4)(9)))))
      (line__77(_architecture 14 0 77 (_assignment (_simple)(_alias((P3_SHIFT(d_9_0))(P3(d_10_1))))(_target(11(d_9_0)))(_sensitivity(10(d_10_1))))))
      (line__78(_architecture 15 0 78 (_assignment (_simple)(_alias((P3_SHIFT(10))(P3(10))))(_target(11(10)))(_sensitivity(10(10))))))
      (line__80(_architecture 16 0 80 (_assignment (_simple)(_target(12))(_sensitivity(3)(4)(11)))))
      (line__83(_architecture 17 0 83 (_assignment (_simple)(_alias((P4_SHIFT(d_9_0))(P4(d_10_1))))(_target(13(d_9_0)))(_sensitivity(12(d_10_1))))))
      (line__84(_architecture 18 0 84 (_assignment (_simple)(_alias((P4_SHIFT(10))(P4(10))))(_target(13(10)))(_sensitivity(12(10))))))
      (line__85(_architecture 19 0 85 (_assignment (_simple)(_target(14))(_sensitivity(3)(4)(13)))))
      (line__88(_architecture 20 0 88 (_assignment (_simple)(_alias((P5_SHIFT(d_9_0))(P5(d_10_1))))(_target(15(d_9_0)))(_sensitivity(14(d_10_1))))))
      (line__89(_architecture 21 0 89 (_assignment (_simple)(_alias((P5_SHIFT(10))(P5(10))))(_target(15(10)))(_sensitivity(14(10))))))
      (line__90(_architecture 22 0 90 (_assignment (_simple)(_alias((Z)(P5_SHIFT(d_10_1))))(_target(0))(_sensitivity(15(d_10_1))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
  )
  (_model . Behavioral 23 -1
  )
)
I 000061 55 6613          1462747108294 complementininintreg
(_unit VHDL (complementintreg 0 7 (complementininintreg 0 20 ))
  (_version v33)
  (_time 1462747108293 2016.05.09 01:38:28)
  (_source (\./src/Complement_In_Intreg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462733869468)
    (_use )
  )
  (_component
    (ual
      (_object
        (_port (_internal Y0 ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_inout ))))
        (_port (_internal Y1 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
        (_port (_internal Y2 ~std_logic_vector{4~downto~0}~138 0 25 (_entity (_inout ))))
        (_port (_internal Y3 ~std_logic_vector{4~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal Y0B ~std_logic_vector{4~downto~0}~1312 0 27 (_entity (_inout ))))
        (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1314 0 28 (_entity (_inout ))))
        (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1316 0 29 (_entity (_inout ))))
        (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1318 0 30 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1320 0 32 (_entity (_inout ))))
        (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1322 0 33 (_entity (_inout ))))
        (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1324 0 35 (_entity (_inout ))))
        (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1326 0 36 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1328 0 37 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1330 0 38 (_entity (_inout ))))
        (_port (_internal rezultat ~std_logic_vector{9~downto~0}~13 0 43 (_entity (_inout ))))
        (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1332 0 44 (_entity (_inout ))))
        (_port (_internal rezultatimp ~std_logic_vector{7~downto~0}~13 0 45 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 46 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G7 0 52 (_component ual )
    (_port
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((rezultat)(A))
    )
    (_use (_entity . ual)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Y ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__53(_architecture 0 0 53 (_assignment (_simple)(_alias((semn)(A(4))))(_target(5))(_sensitivity(0(4))))))
      (line__54(_architecture 1 0 54 (_process (_simple)(_target(1))(_sensitivity(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . complementininintreg 2 -1
  )
)
I 000051 55 7329          1462747108354 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 22 ))
  (_version v33)
  (_time 1462747108353 2016.05.09 01:38:28)
  (_source (\./src/Binar_in_BCD.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592265)
    (_use )
  )
  (_component
    (complementintreg
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 25 (_entity (_inout ))))
        (_port (_internal Y ~std_logic_vector{9~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 27 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1312 0 30 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 38 (_component complementintreg )
    (_port
      ((Y)(binIN(d_9_0)))
      ((semn)(semn))
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
    )
    (_use (_entity . complementintreg)
      (_port
        ((A)(A))
        ((Y)(Y))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((sel)(sel))
        ((semn)(semn))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal binIN ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ones ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal tens ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal hundreds ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal thousands ~std_logic_vector{3~downto~0}~128 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11{9~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~10}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{11~downto~0}~13 0 43 (_process 1 )))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 51 (_process 1 ((_others(i 2))))))
    (_type (_internal ~std_logic_vector{11{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1313 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1315 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1317 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{14~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_type (_internal ~std_logic_vector{11{10~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1319 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1320 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1321 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{15~downto~12}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0(d_11_10))))))
      (bcd1(_architecture 1 0 40 (_process (_simple)(_target(8)(4)(5)(6))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000046 55 8186          1462747108416 x7seg
(_unit VHDL (x7seg 0 5 (x7seg 0 21 ))
  (_version v33)
  (_time 1462747108413 2016.05.09 01:38:28)
  (_source (\./src/7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592273)
    (_use )
  )
  (_component
    (bin2bcd_12bit
      (_object
        (_port (_internal binIN ~std_logic_vector{11~downto~0}~13 0 27 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 28 (_entity (_inout ))))
        (_port (_internal ones ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal tens ~std_logic_vector{3~downto~0}~134 0 30 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~136 0 32 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal hundreds ~std_logic_vector{3~downto~0}~138 0 37 (_entity (_inout ))))
        (_port (_internal thousands ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 49 (_component bin2bcd_12bit )
    (_port
      ((binIN)(_open))
      ((semn)(semn))
      ((ones)(x(d_3_0)))
      ((tens)(x(d_7_4)))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((sel)(sel))
      ((hundreds)(x(d_11_8)))
      ((thousands)(x(d_15_12)))
    )
    (_use (_entity . bin2bcd_12bit)
      (_port
        ((binIN)(binIN))
        ((semn)(semn))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((ones)(ones))
        ((tens)(tens))
        ((hundreds)(hundreds))
        ((sel)(sel))
        ((thousands)(thousands))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal x ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clr ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 14 (_entity (_inout ))))
    (_port (_internal dp ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~1312 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~1314 0 43 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~1314 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{19~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{19~downto~18}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 18))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1315 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1317 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(10))(_sensitivity(13(d_19_18))))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_target(12)))))
      (line__54(_architecture 2 0 54 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(9)))))
      (line__57(_architecture 3 0 57 (_process (_simple)(_target(11))(_sensitivity(0)(10)))))
      (line__67(_architecture 4 0 67 (_process (_simple)(_target(3))(_sensitivity(11)))))
      (line__85(_architecture 5 0 85 (_process (_simple)(_target(5))(_sensitivity(10)(12)))))
      (line__94(_architecture 6 0 94 (_process (_simple)(_target(13))(_sensitivity(2)(1))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (5)
  )
  (_static
    (3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . x7seg 7 -1
  )
)
I 000044 55 4267          1462747108545 imp
(_unit VHDL (impartire 0 5 (imp 0 17 ))
  (_version v33)
  (_time 1462747108544 2016.05.09 01:38:28)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747108526)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 20 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~138 0 21 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1310 0 27 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1312 0 28 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G10 0 36 (_component Sumatorplusmux )
    (_port
      ((a)(ai))
      ((zmux)(Ximp))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G11 0 37 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Yimp))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal catrest ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rest ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal cat ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ximp ~std_logic_vector{4~downto~0}~1314 0 32 (_architecture (_uni ))))
    (_signal (_internal Yimp ~std_logic_vector{4~downto~0}~1314 0 33 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{4~downto~0}~13 0 40 (_process 0 )))
    (_type (_internal ~UNSIGNED{4~downto~0}~1317 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{4~downto~0}~1317 0 41 (_process 0 )))
    (_type (_internal ~UNSIGNED{4{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(0)(2)(1))(_sensitivity(5)(6))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000050 55 8738          1462747125078 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 34 ))
  (_version v33)
  (_time 1462747125077 2016.05.09 01:38:45)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747125058)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 37 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1332 0 38 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1334 0 44 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1336 0 45 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 53 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1338 0 54 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1340 0 55 (_entity (_inout ))))
      )
    )
    (impartire
      (_object
        (_port (_internal catrest ~std_logic_vector{9~downto~0}~1342 0 59 (_entity (_inout ))))
        (_port (_internal rest ~std_logic_vector{4~downto~0}~1344 0 60 (_entity (_inout ))))
        (_port (_internal cat ~std_logic_vector{4~downto~0}~1346 0 61 (_entity (_inout ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1348 0 62 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1350 0 63 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 79 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 80 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALb))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 81 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . booth_con_rci)
    )
  )
  (_instantiation G12 0 82 (_component impartire )
    (_port
      ((catrest)(rezultatimp))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . impartire)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 27 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1228 0 28 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1230 0 29 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 85 (_process 0 )))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(15)(7)(6)(5)(4)(3)(2)(1)(0))(_sensitivity(9)(10)(18)(15)(8))(_read(16)(17)(5)(4)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
  )
  (_model . unitarlog 1 -1
  )
)
I 000053 55 1618          1462747128804 sumatorsimux
(_unit VHDL (sumatorplusmux 0 6 (sumatorsimux 0 13 ))
  (_version v33)
  (_time 1462747128803 2016.05.09 01:38:48)
  (_source (\./src/Intregi_In_complement.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729758625)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmux ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ss ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimux 1 -1
  )
)
I 000054 55 1624          1462747128866 sumatorsimuxB
(_unit VHDL (sumatorplusmuxb 0 6 (sumatorsimuxb 0 13 ))
  (_version v33)
  (_time 1462747128863 2016.05.09 01:38:48)
  (_source (\./src/Intregi_in_complement_B.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729821146)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aB ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal tempB ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ssB ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimuxB 1 -1
  )
)
I 000050 55 8738          1462747128944 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 34 ))
  (_version v33)
  (_time 1462747128943 2016.05.09 01:38:48)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747125058)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 37 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1332 0 38 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1334 0 44 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1336 0 45 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 53 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1338 0 54 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1340 0 55 (_entity (_inout ))))
      )
    )
    (impartire
      (_object
        (_port (_internal catrest ~std_logic_vector{9~downto~0}~1342 0 59 (_entity (_inout ))))
        (_port (_internal rest ~std_logic_vector{4~downto~0}~1344 0 60 (_entity (_inout ))))
        (_port (_internal cat ~std_logic_vector{4~downto~0}~1346 0 61 (_entity (_inout ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1348 0 62 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1350 0 63 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 79 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 80 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALb))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 81 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . booth_con_rci)
    )
  )
  (_instantiation G12 0 82 (_component impartire )
    (_port
      ((catrest)(rezultatimp))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . impartire)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 27 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1228 0 28 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1230 0 29 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 85 (_process 0 )))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(1)(0)(7)(5)(6)(3)(2)(15)(4))(_sensitivity(18)(10)(9)(8)(15))(_read(17)(1)(0)(5)(16)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
  )
  (_model . unitarlog 1 -1
  )
)
I 000051 55 12678         1462747129044 Behavioral
(_unit VHDL (booth_con_rci 0 19 (behavioral 0 28 ))
  (_version v33)
  (_time 1462747129043 2016.05.09 01:38:49)
  (_source (\./src/Inmultire_BOOTH.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730340405)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~134 0 41 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~136 0 47 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~138 0 48 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G4 0 55 (_component Sumatorplusmux )
    (_port
      ((A)(ai))
      ((zmux)(X))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G5 0 56 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Y))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z ~std_logic_vector{9~downto~0}~12 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~12 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~122 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal A ~std_logic_vector{10~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{10~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal P ~std_logic_vector{10~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal P1 ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P1_SHIFT ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P2 ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P2_SHIFT ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P3 ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P3_SHIFT ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P4 ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P4_SHIFT ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P5 ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P5_SHIFT ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P6 ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal P6_SHIFT ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal X ~std_logic_vector{4~downto~0}~1310 0 52 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{4~downto~0}~1310 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1311 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1313 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~1}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1314 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1315 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1317 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1319 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1321 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1323 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1325 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1326 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1327 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1328 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1330 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1329 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1331 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1332 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1333 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1334 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1336 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1335 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1337 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1339 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1341 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((A(d_10_6))(X)))(_target(3(d_10_6)))(_sensitivity(18)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(3(d_5_0))))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_target(4(d_10_6)))(_sensitivity(18)))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_target(4(d_5_0))))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_target(5(d_10_6))))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((P(d_5_1))(Y)))(_target(5(d_5_1)))(_sensitivity(19)))))
      (line__63__1(_architecture 6 0 63 (_assignment (_simple)(_target(5(0))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(5)))))
      (line__67(_architecture 8 0 67 (_assignment (_simple)(_alias((P1_SHIFT(d_9_0))(P1(d_10_1))))(_target(7(d_9_0)))(_sensitivity(6(d_10_1))))))
      (line__68(_architecture 9 0 68 (_assignment (_simple)(_alias((P1_SHIFT(10))(P1(10))))(_target(7(10)))(_sensitivity(6(10))))))
      (line__69(_architecture 10 0 69 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(7)))))
      (line__72(_architecture 11 0 72 (_assignment (_simple)(_alias((P2_SHIFT(d_9_0))(P2(d_10_1))))(_target(9(d_9_0)))(_sensitivity(8(d_10_1))))))
      (line__73(_architecture 12 0 73 (_assignment (_simple)(_alias((P2_SHIFT(10))(P2(10))))(_target(9(10)))(_sensitivity(8(10))))))
      (line__74(_architecture 13 0 74 (_assignment (_simple)(_target(10))(_sensitivity(3)(4)(9)))))
      (line__77(_architecture 14 0 77 (_assignment (_simple)(_alias((P3_SHIFT(d_9_0))(P3(d_10_1))))(_target(11(d_9_0)))(_sensitivity(10(d_10_1))))))
      (line__78(_architecture 15 0 78 (_assignment (_simple)(_alias((P3_SHIFT(10))(P3(10))))(_target(11(10)))(_sensitivity(10(10))))))
      (line__80(_architecture 16 0 80 (_assignment (_simple)(_target(12))(_sensitivity(3)(4)(11)))))
      (line__83(_architecture 17 0 83 (_assignment (_simple)(_alias((P4_SHIFT(d_9_0))(P4(d_10_1))))(_target(13(d_9_0)))(_sensitivity(12(d_10_1))))))
      (line__84(_architecture 18 0 84 (_assignment (_simple)(_alias((P4_SHIFT(10))(P4(10))))(_target(13(10)))(_sensitivity(12(10))))))
      (line__85(_architecture 19 0 85 (_assignment (_simple)(_target(14))(_sensitivity(3)(4)(13)))))
      (line__88(_architecture 20 0 88 (_assignment (_simple)(_alias((P5_SHIFT(d_9_0))(P5(d_10_1))))(_target(15(d_9_0)))(_sensitivity(14(d_10_1))))))
      (line__89(_architecture 21 0 89 (_assignment (_simple)(_alias((P5_SHIFT(10))(P5(10))))(_target(15(10)))(_sensitivity(14(10))))))
      (line__90(_architecture 22 0 90 (_assignment (_simple)(_alias((Z)(P5_SHIFT(d_10_1))))(_target(0))(_sensitivity(15(d_10_1))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
  )
  (_model . Behavioral 23 -1
  )
)
I 000051 55 7329          1462747129134 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 22 ))
  (_version v33)
  (_time 1462747129133 2016.05.09 01:38:49)
  (_source (\./src/Binar_in_BCD.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592265)
    (_use )
  )
  (_component
    (complementintreg
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 25 (_entity (_inout ))))
        (_port (_internal Y ~std_logic_vector{9~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 27 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1312 0 30 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 38 (_component complementintreg )
    (_port
      ((Y)(binIN(d_9_0)))
      ((semn)(semn))
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
    )
    (_use (_entity . complementintreg)
      (_port
        ((A)(A))
        ((Y)(Y))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((sel)(sel))
        ((semn)(semn))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal binIN ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ones ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal tens ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal hundreds ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal thousands ~std_logic_vector{3~downto~0}~128 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11{9~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~10}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{11~downto~0}~13 0 43 (_process 1 )))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 51 (_process 1 ((_others(i 2))))))
    (_type (_internal ~std_logic_vector{11{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1313 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1315 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1317 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{14~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_type (_internal ~std_logic_vector{11{10~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1319 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1320 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1321 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{15~downto~12}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0(d_11_10))))))
      (bcd1(_architecture 1 0 40 (_process (_simple)(_target(4)(5)(6)(8))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000046 55 8186          1462747129194 x7seg
(_unit VHDL (x7seg 0 5 (x7seg 0 21 ))
  (_version v33)
  (_time 1462747129193 2016.05.09 01:38:49)
  (_source (\./src/7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592273)
    (_use )
  )
  (_component
    (bin2bcd_12bit
      (_object
        (_port (_internal binIN ~std_logic_vector{11~downto~0}~13 0 27 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 28 (_entity (_inout ))))
        (_port (_internal ones ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal tens ~std_logic_vector{3~downto~0}~134 0 30 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~136 0 32 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal hundreds ~std_logic_vector{3~downto~0}~138 0 37 (_entity (_inout ))))
        (_port (_internal thousands ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 49 (_component bin2bcd_12bit )
    (_port
      ((binIN)(_open))
      ((semn)(semn))
      ((ones)(x(d_3_0)))
      ((tens)(x(d_7_4)))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((sel)(sel))
      ((hundreds)(x(d_11_8)))
      ((thousands)(x(d_15_12)))
    )
    (_use (_entity . bin2bcd_12bit)
      (_port
        ((binIN)(binIN))
        ((semn)(semn))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((ones)(ones))
        ((tens)(tens))
        ((hundreds)(hundreds))
        ((sel)(sel))
        ((thousands)(thousands))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal x ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clr ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 14 (_entity (_inout ))))
    (_port (_internal dp ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~1312 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~1314 0 43 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~1314 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{19~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{19~downto~18}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 18))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1315 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1317 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(10))(_sensitivity(13(d_19_18))))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_target(12)))))
      (line__54(_architecture 2 0 54 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(9)))))
      (line__57(_architecture 3 0 57 (_process (_simple)(_target(11))(_sensitivity(0)(10)))))
      (line__67(_architecture 4 0 67 (_process (_simple)(_target(3))(_sensitivity(11)))))
      (line__85(_architecture 5 0 85 (_process (_simple)(_target(5))(_sensitivity(10)(12)))))
      (line__94(_architecture 6 0 94 (_process (_simple)(_target(13))(_sensitivity(2)(1))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (5)
  )
  (_static
    (3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . x7seg 7 -1
  )
)
I 000044 55 4267          1462747129264 imp
(_unit VHDL (impartire 0 5 (imp 0 17 ))
  (_version v33)
  (_time 1462747129263 2016.05.09 01:38:49)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747108526)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 20 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~138 0 21 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1310 0 27 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1312 0 28 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G10 0 36 (_component Sumatorplusmux )
    (_port
      ((a)(ai))
      ((zmux)(Ximp))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G11 0 37 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Yimp))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal catrest ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rest ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal cat ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ximp ~std_logic_vector{4~downto~0}~1314 0 32 (_architecture (_uni ))))
    (_signal (_internal Yimp ~std_logic_vector{4~downto~0}~1314 0 33 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{4~downto~0}~13 0 40 (_process 0 )))
    (_type (_internal ~UNSIGNED{4~downto~0}~1317 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{4~downto~0}~1317 0 41 (_process 0 )))
    (_type (_internal ~UNSIGNED{4{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(0)(2)(1))(_sensitivity(5)(6))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000061 55 6617          1462747165214 complementininintreg
(_unit VHDL (complementintreg 0 7 (complementininintreg 0 20 ))
  (_version v33)
  (_time 1462747165213 2016.05.09 01:39:25)
  (_source (\./src/Complement_In_Intreg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462733869468)
    (_use )
  )
  (_component
    (ual
      (_object
        (_port (_internal Y0 ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_inout ))))
        (_port (_internal Y1 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
        (_port (_internal Y2 ~std_logic_vector{4~downto~0}~138 0 25 (_entity (_inout ))))
        (_port (_internal Y3 ~std_logic_vector{4~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal Y0B ~std_logic_vector{4~downto~0}~1312 0 27 (_entity (_inout ))))
        (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1314 0 28 (_entity (_inout ))))
        (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1316 0 29 (_entity (_inout ))))
        (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1318 0 30 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1320 0 32 (_entity (_inout ))))
        (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1322 0 33 (_entity (_inout ))))
        (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1324 0 35 (_entity (_inout ))))
        (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1326 0 36 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1328 0 37 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1330 0 38 (_entity (_inout ))))
        (_port (_internal rezultat ~std_logic_vector{9~downto~0}~13 0 43 (_entity (_inout ))))
        (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1332 0 44 (_entity (_inout ))))
        (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1334 0 45 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 46 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G7 0 52 (_component ual )
    (_port
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((rezultat)(A))
    )
    (_use (_entity . ual)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Y ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__53(_architecture 0 0 53 (_assignment (_simple)(_alias((semn)(A(4))))(_target(5))(_sensitivity(0(4))))))
      (line__54(_architecture 1 0 54 (_process (_simple)(_target(1))(_sensitivity(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . complementininintreg 2 -1
  )
)
I 000053 55 1618          1462747169669 sumatorsimux
(_unit VHDL (sumatorplusmux 0 6 (sumatorsimux 0 13 ))
  (_version v33)
  (_time 1462747169669 2016.05.09 01:39:29)
  (_source (\./src/Intregi_In_complement.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729758625)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmux ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ss ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimux 1 -1
  )
)
I 000054 55 1624          1462747169728 sumatorsimuxB
(_unit VHDL (sumatorplusmuxb 0 6 (sumatorsimuxb 0 13 ))
  (_version v33)
  (_time 1462747169728 2016.05.09 01:39:29)
  (_source (\./src/Intregi_in_complement_B.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729821146)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aB ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal tempB ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ssB ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimuxB 1 -1
  )
)
I 000050 55 8738          1462747169788 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 34 ))
  (_version v33)
  (_time 1462747169787 2016.05.09 01:39:29)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747125058)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 37 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1332 0 38 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1334 0 44 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1336 0 45 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 53 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1338 0 54 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1340 0 55 (_entity (_inout ))))
      )
    )
    (impartire
      (_object
        (_port (_internal catrest ~std_logic_vector{9~downto~0}~1342 0 59 (_entity (_inout ))))
        (_port (_internal rest ~std_logic_vector{4~downto~0}~1344 0 60 (_entity (_inout ))))
        (_port (_internal cat ~std_logic_vector{4~downto~0}~1346 0 61 (_entity (_inout ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1348 0 62 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1350 0 63 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 79 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 80 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALb))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 81 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . booth_con_rci)
    )
  )
  (_instantiation G12 0 82 (_component impartire )
    (_port
      ((catrest)(rezultatimp))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . impartire)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 27 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1228 0 28 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1230 0 29 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 85 (_process 0 )))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(1)(0)(7)(5)(6)(3)(2)(15)(4))(_sensitivity(18)(10)(9)(8)(15))(_read(17)(1)(0)(5)(16)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
  )
  (_model . unitarlog 1 -1
  )
)
I 000051 55 12678         1462747169886 Behavioral
(_unit VHDL (booth_con_rci 0 19 (behavioral 0 28 ))
  (_version v33)
  (_time 1462747169885 2016.05.09 01:39:29)
  (_source (\./src/Inmultire_BOOTH.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730340405)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~134 0 41 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~136 0 47 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~138 0 48 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G4 0 55 (_component Sumatorplusmux )
    (_port
      ((A)(ai))
      ((zmux)(X))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G5 0 56 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Y))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z ~std_logic_vector{9~downto~0}~12 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~12 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~122 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal A ~std_logic_vector{10~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{10~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal P ~std_logic_vector{10~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal P1 ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P1_SHIFT ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P2 ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P2_SHIFT ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P3 ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P3_SHIFT ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P4 ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P4_SHIFT ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P5 ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P5_SHIFT ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P6 ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal P6_SHIFT ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal X ~std_logic_vector{4~downto~0}~1310 0 52 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{4~downto~0}~1310 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1311 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1313 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~1}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1314 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1315 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1317 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1319 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1321 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1323 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1325 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1326 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1327 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1328 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1330 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1329 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1331 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1332 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1333 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1334 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1336 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1335 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1337 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1339 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1341 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((A(d_10_6))(X)))(_target(3(d_10_6)))(_sensitivity(18)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(3(d_5_0))))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_target(4(d_10_6)))(_sensitivity(18)))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_target(4(d_5_0))))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_target(5(d_10_6))))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((P(d_5_1))(Y)))(_target(5(d_5_1)))(_sensitivity(19)))))
      (line__63__1(_architecture 6 0 63 (_assignment (_simple)(_target(5(0))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(5)))))
      (line__67(_architecture 8 0 67 (_assignment (_simple)(_alias((P1_SHIFT(d_9_0))(P1(d_10_1))))(_target(7(d_9_0)))(_sensitivity(6(d_10_1))))))
      (line__68(_architecture 9 0 68 (_assignment (_simple)(_alias((P1_SHIFT(10))(P1(10))))(_target(7(10)))(_sensitivity(6(10))))))
      (line__69(_architecture 10 0 69 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(7)))))
      (line__72(_architecture 11 0 72 (_assignment (_simple)(_alias((P2_SHIFT(d_9_0))(P2(d_10_1))))(_target(9(d_9_0)))(_sensitivity(8(d_10_1))))))
      (line__73(_architecture 12 0 73 (_assignment (_simple)(_alias((P2_SHIFT(10))(P2(10))))(_target(9(10)))(_sensitivity(8(10))))))
      (line__74(_architecture 13 0 74 (_assignment (_simple)(_target(10))(_sensitivity(3)(4)(9)))))
      (line__77(_architecture 14 0 77 (_assignment (_simple)(_alias((P3_SHIFT(d_9_0))(P3(d_10_1))))(_target(11(d_9_0)))(_sensitivity(10(d_10_1))))))
      (line__78(_architecture 15 0 78 (_assignment (_simple)(_alias((P3_SHIFT(10))(P3(10))))(_target(11(10)))(_sensitivity(10(10))))))
      (line__80(_architecture 16 0 80 (_assignment (_simple)(_target(12))(_sensitivity(3)(4)(11)))))
      (line__83(_architecture 17 0 83 (_assignment (_simple)(_alias((P4_SHIFT(d_9_0))(P4(d_10_1))))(_target(13(d_9_0)))(_sensitivity(12(d_10_1))))))
      (line__84(_architecture 18 0 84 (_assignment (_simple)(_alias((P4_SHIFT(10))(P4(10))))(_target(13(10)))(_sensitivity(12(10))))))
      (line__85(_architecture 19 0 85 (_assignment (_simple)(_target(14))(_sensitivity(3)(4)(13)))))
      (line__88(_architecture 20 0 88 (_assignment (_simple)(_alias((P5_SHIFT(d_9_0))(P5(d_10_1))))(_target(15(d_9_0)))(_sensitivity(14(d_10_1))))))
      (line__89(_architecture 21 0 89 (_assignment (_simple)(_alias((P5_SHIFT(10))(P5(10))))(_target(15(10)))(_sensitivity(14(10))))))
      (line__90(_architecture 22 0 90 (_assignment (_simple)(_alias((Z)(P5_SHIFT(d_10_1))))(_target(0))(_sensitivity(15(d_10_1))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
  )
  (_model . Behavioral 23 -1
  )
)
I 000061 55 6617          1462747169955 complementininintreg
(_unit VHDL (complementintreg 0 7 (complementininintreg 0 20 ))
  (_version v33)
  (_time 1462747169954 2016.05.09 01:39:29)
  (_source (\./src/Complement_In_Intreg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462733869468)
    (_use )
  )
  (_component
    (ual
      (_object
        (_port (_internal Y0 ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_inout ))))
        (_port (_internal Y1 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
        (_port (_internal Y2 ~std_logic_vector{4~downto~0}~138 0 25 (_entity (_inout ))))
        (_port (_internal Y3 ~std_logic_vector{4~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal Y0B ~std_logic_vector{4~downto~0}~1312 0 27 (_entity (_inout ))))
        (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1314 0 28 (_entity (_inout ))))
        (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1316 0 29 (_entity (_inout ))))
        (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1318 0 30 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1320 0 32 (_entity (_inout ))))
        (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1322 0 33 (_entity (_inout ))))
        (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1324 0 35 (_entity (_inout ))))
        (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1326 0 36 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1328 0 37 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1330 0 38 (_entity (_inout ))))
        (_port (_internal rezultat ~std_logic_vector{9~downto~0}~13 0 43 (_entity (_inout ))))
        (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1332 0 44 (_entity (_inout ))))
        (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1334 0 45 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 46 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G7 0 52 (_component ual )
    (_port
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((rezultat)(A))
    )
    (_use (_entity . ual)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Y ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__53(_architecture 0 0 53 (_assignment (_simple)(_alias((semn)(A(4))))(_target(5))(_sensitivity(0(4))))))
      (line__54(_architecture 1 0 54 (_process (_simple)(_target(1))(_sensitivity(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . complementininintreg 2 -1
  )
)
I 000051 55 7329          1462747170024 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 22 ))
  (_version v33)
  (_time 1462747170023 2016.05.09 01:39:30)
  (_source (\./src/Binar_in_BCD.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592265)
    (_use )
  )
  (_component
    (complementintreg
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 25 (_entity (_inout ))))
        (_port (_internal Y ~std_logic_vector{9~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 27 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1312 0 30 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 38 (_component complementintreg )
    (_port
      ((Y)(binIN(d_9_0)))
      ((semn)(semn))
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
    )
    (_use (_entity . complementintreg)
      (_port
        ((A)(A))
        ((Y)(Y))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((sel)(sel))
        ((semn)(semn))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal binIN ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ones ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal tens ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal hundreds ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal thousands ~std_logic_vector{3~downto~0}~128 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11{9~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~10}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{11~downto~0}~13 0 43 (_process 1 )))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 51 (_process 1 ((_others(i 2))))))
    (_type (_internal ~std_logic_vector{11{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1313 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1315 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1317 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{14~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_type (_internal ~std_logic_vector{11{10~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1319 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1320 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1321 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{15~downto~12}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0(d_11_10))))))
      (bcd1(_architecture 1 0 40 (_process (_simple)(_target(8)(6)(4)(5))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000046 55 8186          1462747170083 x7seg
(_unit VHDL (x7seg 0 5 (x7seg 0 21 ))
  (_version v33)
  (_time 1462747170082 2016.05.09 01:39:30)
  (_source (\./src/7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592273)
    (_use )
  )
  (_component
    (bin2bcd_12bit
      (_object
        (_port (_internal binIN ~std_logic_vector{11~downto~0}~13 0 27 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 28 (_entity (_inout ))))
        (_port (_internal ones ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal tens ~std_logic_vector{3~downto~0}~134 0 30 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~136 0 32 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal hundreds ~std_logic_vector{3~downto~0}~138 0 37 (_entity (_inout ))))
        (_port (_internal thousands ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 49 (_component bin2bcd_12bit )
    (_port
      ((binIN)(_open))
      ((semn)(semn))
      ((ones)(x(d_3_0)))
      ((tens)(x(d_7_4)))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((sel)(sel))
      ((hundreds)(x(d_11_8)))
      ((thousands)(x(d_15_12)))
    )
    (_use (_entity . bin2bcd_12bit)
      (_port
        ((binIN)(binIN))
        ((semn)(semn))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((ones)(ones))
        ((tens)(tens))
        ((hundreds)(hundreds))
        ((sel)(sel))
        ((thousands)(thousands))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal x ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clr ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 14 (_entity (_inout ))))
    (_port (_internal dp ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~1312 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~1314 0 43 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~1314 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{19~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{19~downto~18}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 18))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1315 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1317 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(10))(_sensitivity(13(d_19_18))))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_target(12)))))
      (line__54(_architecture 2 0 54 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(9)))))
      (line__57(_architecture 3 0 57 (_process (_simple)(_target(11))(_sensitivity(0)(10)))))
      (line__67(_architecture 4 0 67 (_process (_simple)(_target(3))(_sensitivity(11)))))
      (line__85(_architecture 5 0 85 (_process (_simple)(_target(5))(_sensitivity(10)(12)))))
      (line__94(_architecture 6 0 94 (_process (_simple)(_target(13))(_sensitivity(2)(1))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (5)
  )
  (_static
    (3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . x7seg 7 -1
  )
)
I 000044 55 4267          1462747170161 imp
(_unit VHDL (impartire 0 5 (imp 0 17 ))
  (_version v33)
  (_time 1462747170160 2016.05.09 01:39:30)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747108526)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 20 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~138 0 21 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1310 0 27 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1312 0 28 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G10 0 36 (_component Sumatorplusmux )
    (_port
      ((a)(ai))
      ((zmux)(Ximp))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G11 0 37 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Yimp))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal catrest ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rest ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal cat ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ximp ~std_logic_vector{4~downto~0}~1314 0 32 (_architecture (_uni ))))
    (_signal (_internal Yimp ~std_logic_vector{4~downto~0}~1314 0 33 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{4~downto~0}~13 0 40 (_process 0 )))
    (_type (_internal ~UNSIGNED{4~downto~0}~1317 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{4~downto~0}~1317 0 41 (_process 0 )))
    (_type (_internal ~UNSIGNED{4{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(2)(0)(1))(_sensitivity(5)(6))(_read(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 4267          1462747668939 imp
(_unit VHDL (impartire 0 5 (imp 0 17 ))
  (_version v33)
  (_time 1462747668938 2016.05.09 01:47:48)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747108526)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 20 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~138 0 21 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1310 0 27 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1312 0 28 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G10 0 36 (_component Sumatorplusmux )
    (_port
      ((a)(ai))
      ((zmux)(Ximp))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G11 0 37 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Yimp))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal catrest ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rest ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal cat ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ximp ~std_logic_vector{4~downto~0}~1314 0 32 (_architecture (_uni ))))
    (_signal (_internal Yimp ~std_logic_vector{4~downto~0}~1314 0 33 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{4~downto~0}~13 0 40 (_process 0 )))
    (_type (_internal ~UNSIGNED{4~downto~0}~1317 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{4~downto~0}~1317 0 41 (_process 0 )))
    (_type (_internal ~UNSIGNED{4{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(1)(2)(0))(_sensitivity(5)(6))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 4267          1462747679565 imp
(_unit VHDL (impartire 0 5 (imp 0 17 ))
  (_version v33)
  (_time 1462747679564 2016.05.09 01:47:59)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747108526)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 20 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~138 0 21 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1310 0 27 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1312 0 28 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G10 0 36 (_component Sumatorplusmux )
    (_port
      ((a)(ai))
      ((zmux)(Ximp))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G11 0 37 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Yimp))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal catrest ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rest ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal cat ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ximp ~std_logic_vector{4~downto~0}~1314 0 32 (_architecture (_uni ))))
    (_signal (_internal Yimp ~std_logic_vector{4~downto~0}~1314 0 33 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{4~downto~0}~13 0 40 (_process 0 )))
    (_type (_internal ~UNSIGNED{4~downto~0}~1317 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{4~downto~0}~1317 0 41 (_process 0 )))
    (_type (_internal ~UNSIGNED{4{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(1)(2)(0))(_sensitivity(5)(6))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 4267          1462747702838 imp
(_unit VHDL (impartire 0 5 (imp 0 17 ))
  (_version v33)
  (_time 1462747702837 2016.05.09 01:48:22)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747108526)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 20 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~138 0 21 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1310 0 27 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1312 0 28 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G10 0 36 (_component Sumatorplusmux )
    (_port
      ((a)(ai))
      ((zmux)(Ximp))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G11 0 37 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Yimp))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal catrest ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rest ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal cat ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ximp ~std_logic_vector{4~downto~0}~1314 0 32 (_architecture (_uni ))))
    (_signal (_internal Yimp ~std_logic_vector{4~downto~0}~1314 0 33 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{4~downto~0}~13 0 40 (_process 0 )))
    (_type (_internal ~UNSIGNED{4~downto~0}~1317 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{4~downto~0}~1317 0 41 (_process 0 )))
    (_type (_internal ~UNSIGNED{4{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(1)(2)(0))(_sensitivity(5)(6))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 4267          1462748008111 imp
(_unit VHDL (impartire 0 5 (imp 0 17 ))
  (_version v33)
  (_time 1462748008110 2016.05.09 01:53:28)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747108526)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 20 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~138 0 21 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1310 0 27 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1312 0 28 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G10 0 36 (_component Sumatorplusmux )
    (_port
      ((a)(ai))
      ((zmux)(Ximp))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G11 0 37 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Yimp))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal catrest ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rest ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal cat ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ximp ~std_logic_vector{4~downto~0}~1314 0 32 (_architecture (_uni ))))
    (_signal (_internal Yimp ~std_logic_vector{4~downto~0}~1314 0 33 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{4~downto~0}~13 0 40 (_process 0 )))
    (_type (_internal ~UNSIGNED{4~downto~0}~1317 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{4~downto~0}~1317 0 41 (_process 0 )))
    (_type (_internal ~UNSIGNED{4{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(1)(2)(0))(_sensitivity(5)(6))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . imp 1 -1
  )
)
I 000044 55 4377          1462748536119 imp
(_unit VHDL (impartire 0 5 (imp 0 17 ))
  (_version v33)
  (_time 1462748536118 2016.05.09 02:02:16)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747108526)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 20 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~138 0 21 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1310 0 27 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1312 0 28 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G10 0 36 (_component Sumatorplusmux )
    (_port
      ((a)(ai))
      ((zmux)(Ximp))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G11 0 37 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Yimp))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal catrest ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rest ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal cat ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ximp ~std_logic_vector{4~downto~0}~1314 0 32 (_architecture (_uni ))))
    (_signal (_internal Yimp ~std_logic_vector{4~downto~0}~1314 0 33 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{4~downto~0}~13 0 40 (_process 0 )))
    (_type (_internal ~UNSIGNED{4~downto~0}~1317 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{4~downto~0}~1317 0 41 (_process 0 )))
    (_type (_internal ~UNSIGNED{4{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(1)(2))(_sensitivity(5)(6)))))
      (line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((catrest)(cat)(rest)))(_target(0))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . imp 2 -1
  )
)
I 000050 55 8766          1462749805762 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 34 ))
  (_version v33)
  (_time 1462749805761 2016.05.09 02:23:25)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747125058)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 37 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1332 0 38 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1334 0 44 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1336 0 45 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 53 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1338 0 54 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1340 0 55 (_entity (_inout ))))
      )
    )
    (impartire
      (_object
        (_port (_internal catrest ~std_logic_vector{9~downto~0}~1342 0 59 (_entity (_inout ))))
        (_port (_internal rest ~std_logic_vector{4~downto~0}~1344 0 60 (_entity (_inout ))))
        (_port (_internal cat ~std_logic_vector{4~downto~0}~1346 0 61 (_entity (_inout ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1348 0 62 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1350 0 63 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 79 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 80 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALb))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 81 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . booth_con_rci)
    )
  )
  (_instantiation G12 0 82 (_component impartire )
    (_port
      ((catrest)(rezultatimp))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . impartire)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 27 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1228 0 28 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1230 0 29 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 85 (_process 0 )))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(15)(7)(6)(5)(4)(3)(2)(1)(0))(_sensitivity(18)(15)(9)(10)(8))(_read(16)(17)(5)(4)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . unitarlog 1 -1
  )
)
I 000050 55 8766          1462749824409 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 34 ))
  (_version v33)
  (_time 1462749824408 2016.05.09 02:23:44)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747125058)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 37 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1332 0 38 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1334 0 44 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1336 0 45 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 53 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1338 0 54 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1340 0 55 (_entity (_inout ))))
      )
    )
    (impartire
      (_object
        (_port (_internal catrest ~std_logic_vector{9~downto~0}~1342 0 59 (_entity (_inout ))))
        (_port (_internal rest ~std_logic_vector{4~downto~0}~1344 0 60 (_entity (_inout ))))
        (_port (_internal cat ~std_logic_vector{4~downto~0}~1346 0 61 (_entity (_inout ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1348 0 62 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1350 0 63 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 79 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 80 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALb))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 81 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . booth_con_rci)
    )
  )
  (_instantiation G12 0 82 (_component impartire )
    (_port
      ((catrest)(rezultatimp))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . impartire)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 27 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1228 0 28 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1230 0 29 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 85 (_process 0 )))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(15)(7)(6)(5)(4)(3)(2)(1)(0))(_sensitivity(18)(15)(9)(10)(8))(_read(16)(17)(5)(4)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . unitarlog 1 -1
  )
)
I 000050 55 8766          1462749867820 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 34 ))
  (_version v33)
  (_time 1462749867819 2016.05.09 02:24:27)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747125058)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 37 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1332 0 38 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1334 0 44 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1336 0 45 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 53 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1338 0 54 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1340 0 55 (_entity (_inout ))))
      )
    )
    (impartire
      (_object
        (_port (_internal catrest ~std_logic_vector{9~downto~0}~1342 0 59 (_entity (_inout ))))
        (_port (_internal rest ~std_logic_vector{4~downto~0}~1344 0 60 (_entity (_inout ))))
        (_port (_internal cat ~std_logic_vector{4~downto~0}~1346 0 61 (_entity (_inout ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1348 0 62 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1350 0 63 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 79 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 80 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALb))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 81 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . booth_con_rci)
    )
  )
  (_instantiation G12 0 82 (_component impartire )
    (_port
      ((catrest)(rezultatimp))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . impartire)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 27 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1228 0 28 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1230 0 29 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 85 (_process 0 )))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(15)(7)(6)(5)(4)(3)(2)(1)(0))(_sensitivity(18)(15)(9)(10)(8))(_read(16)(17)(5)(4)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . unitarlog 1 -1
  )
)
I 000053 55 1749          1462750679309 sumatorsimux
(_unit VHDL (sumatorplusmux 0 6 (sumatorsimux 0 13 ))
  (_version v33)
  (_time 1462750679308 2016.05.09 02:37:59)
  (_source (\./src/Intregi_In_complement.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729758625)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmux ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ss ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimux 1 -1
  )
)
I 000054 55 1755          1462750698326 sumatorsimuxB
(_unit VHDL (sumatorplusmuxb 0 6 (sumatorsimuxb 0 13 ))
  (_version v33)
  (_time 1462750698325 2016.05.09 02:38:18)
  (_source (\./src/Intregi_in_complement_B.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729821146)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aB ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal tempB ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ssB ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimuxB 1 -1
  )
)
I 000053 55 1618          1462750850499 sumatorsimux
(_unit VHDL (sumatorplusmux 0 6 (sumatorsimux 0 13 ))
  (_version v33)
  (_time 1462750850498 2016.05.09 02:40:50)
  (_source (\./src/Intregi_In_complement.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729758625)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmux ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ss ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimux 1 -1
  )
)
I 000053 55 1618          1462750880716 sumatorsimux
(_unit VHDL (sumatorplusmux 0 6 (sumatorsimux 0 13 ))
  (_version v33)
  (_time 1462750880715 2016.05.09 02:41:20)
  (_source (\./src/Intregi_In_complement.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729758625)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmux ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ss ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimux 1 -1
  )
)
I 000050 55 8766          1462750880806 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 34 ))
  (_version v33)
  (_time 1462750880805 2016.05.09 02:41:20)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747125058)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 37 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1332 0 38 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1334 0 44 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1336 0 45 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 53 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1338 0 54 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1340 0 55 (_entity (_inout ))))
      )
    )
    (impartire
      (_object
        (_port (_internal catrest ~std_logic_vector{9~downto~0}~1342 0 59 (_entity (_inout ))))
        (_port (_internal rest ~std_logic_vector{4~downto~0}~1344 0 60 (_entity (_inout ))))
        (_port (_internal cat ~std_logic_vector{4~downto~0}~1346 0 61 (_entity (_inout ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1348 0 62 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1350 0 63 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 79 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 80 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALb))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 81 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . booth_con_rci)
    )
  )
  (_instantiation G12 0 82 (_component impartire )
    (_port
      ((catrest)(rezultatimp))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . impartire)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 27 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1228 0 28 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1230 0 29 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 85 (_process 0 )))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(6)(7)(0)(2)(1)(5)(3)(4)(15))(_sensitivity(10)(9)(8)(18)(15))(_read(0)(1)(5)(4)(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . unitarlog 1 -1
  )
)
I 000051 55 12678         1462750881034 Behavioral
(_unit VHDL (booth_con_rci 0 19 (behavioral 0 28 ))
  (_version v33)
  (_time 1462750881033 2016.05.09 02:41:21)
  (_source (\./src/Inmultire_BOOTH.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730340405)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~134 0 41 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~136 0 47 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~138 0 48 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G4 0 55 (_component Sumatorplusmux )
    (_port
      ((A)(ai))
      ((zmux)(X))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G5 0 56 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Y))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z ~std_logic_vector{9~downto~0}~12 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~12 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~122 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal A ~std_logic_vector{10~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{10~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal P ~std_logic_vector{10~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal P1 ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P1_SHIFT ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P2 ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P2_SHIFT ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P3 ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P3_SHIFT ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P4 ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P4_SHIFT ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P5 ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P5_SHIFT ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P6 ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal P6_SHIFT ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal X ~std_logic_vector{4~downto~0}~1310 0 52 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{4~downto~0}~1310 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1311 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1313 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~1}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1314 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1315 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1317 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1319 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1321 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1323 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1325 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1326 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1327 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1328 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1330 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1329 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1331 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1332 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1333 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1334 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1336 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1335 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1337 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1339 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1341 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((A(d_10_6))(X)))(_target(3(d_10_6)))(_sensitivity(18)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(3(d_5_0))))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_target(4(d_10_6)))(_sensitivity(18)))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_target(4(d_5_0))))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_target(5(d_10_6))))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((P(d_5_1))(Y)))(_target(5(d_5_1)))(_sensitivity(19)))))
      (line__63__1(_architecture 6 0 63 (_assignment (_simple)(_target(5(0))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(5)))))
      (line__67(_architecture 8 0 67 (_assignment (_simple)(_alias((P1_SHIFT(d_9_0))(P1(d_10_1))))(_target(7(d_9_0)))(_sensitivity(6(d_10_1))))))
      (line__68(_architecture 9 0 68 (_assignment (_simple)(_alias((P1_SHIFT(10))(P1(10))))(_target(7(10)))(_sensitivity(6(10))))))
      (line__69(_architecture 10 0 69 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(7)))))
      (line__72(_architecture 11 0 72 (_assignment (_simple)(_alias((P2_SHIFT(d_9_0))(P2(d_10_1))))(_target(9(d_9_0)))(_sensitivity(8(d_10_1))))))
      (line__73(_architecture 12 0 73 (_assignment (_simple)(_alias((P2_SHIFT(10))(P2(10))))(_target(9(10)))(_sensitivity(8(10))))))
      (line__74(_architecture 13 0 74 (_assignment (_simple)(_target(10))(_sensitivity(3)(4)(9)))))
      (line__77(_architecture 14 0 77 (_assignment (_simple)(_alias((P3_SHIFT(d_9_0))(P3(d_10_1))))(_target(11(d_9_0)))(_sensitivity(10(d_10_1))))))
      (line__78(_architecture 15 0 78 (_assignment (_simple)(_alias((P3_SHIFT(10))(P3(10))))(_target(11(10)))(_sensitivity(10(10))))))
      (line__80(_architecture 16 0 80 (_assignment (_simple)(_target(12))(_sensitivity(3)(4)(11)))))
      (line__83(_architecture 17 0 83 (_assignment (_simple)(_alias((P4_SHIFT(d_9_0))(P4(d_10_1))))(_target(13(d_9_0)))(_sensitivity(12(d_10_1))))))
      (line__84(_architecture 18 0 84 (_assignment (_simple)(_alias((P4_SHIFT(10))(P4(10))))(_target(13(10)))(_sensitivity(12(10))))))
      (line__85(_architecture 19 0 85 (_assignment (_simple)(_target(14))(_sensitivity(3)(4)(13)))))
      (line__88(_architecture 20 0 88 (_assignment (_simple)(_alias((P5_SHIFT(d_9_0))(P5(d_10_1))))(_target(15(d_9_0)))(_sensitivity(14(d_10_1))))))
      (line__89(_architecture 21 0 89 (_assignment (_simple)(_alias((P5_SHIFT(10))(P5(10))))(_target(15(10)))(_sensitivity(14(10))))))
      (line__90(_architecture 22 0 90 (_assignment (_simple)(_alias((Z)(P5_SHIFT(d_10_1))))(_target(0))(_sensitivity(15(d_10_1))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
  )
  (_model . Behavioral 23 -1
  )
)
I 000061 55 6617          1462750881113 complementininintreg
(_unit VHDL (complementintreg 0 7 (complementininintreg 0 20 ))
  (_version v33)
  (_time 1462750881112 2016.05.09 02:41:21)
  (_source (\./src/Complement_In_Intreg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462733869468)
    (_use )
  )
  (_component
    (ual
      (_object
        (_port (_internal Y0 ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_inout ))))
        (_port (_internal Y1 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
        (_port (_internal Y2 ~std_logic_vector{4~downto~0}~138 0 25 (_entity (_inout ))))
        (_port (_internal Y3 ~std_logic_vector{4~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal Y0B ~std_logic_vector{4~downto~0}~1312 0 27 (_entity (_inout ))))
        (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1314 0 28 (_entity (_inout ))))
        (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1316 0 29 (_entity (_inout ))))
        (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1318 0 30 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1320 0 32 (_entity (_inout ))))
        (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1322 0 33 (_entity (_inout ))))
        (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1324 0 35 (_entity (_inout ))))
        (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1326 0 36 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1328 0 37 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1330 0 38 (_entity (_inout ))))
        (_port (_internal rezultat ~std_logic_vector{9~downto~0}~13 0 43 (_entity (_inout ))))
        (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1332 0 44 (_entity (_inout ))))
        (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1334 0 45 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 46 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G7 0 52 (_component ual )
    (_port
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((rezultat)(A))
    )
    (_use (_entity . ual)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Y ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__53(_architecture 0 0 53 (_assignment (_simple)(_alias((semn)(A(4))))(_target(5))(_sensitivity(0(4))))))
      (line__54(_architecture 1 0 54 (_process (_simple)(_target(1))(_sensitivity(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . complementininintreg 2 -1
  )
)
I 000051 55 7329          1462750881182 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 22 ))
  (_version v33)
  (_time 1462750881181 2016.05.09 02:41:21)
  (_source (\./src/Binar_in_BCD.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592265)
    (_use )
  )
  (_component
    (complementintreg
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 25 (_entity (_inout ))))
        (_port (_internal Y ~std_logic_vector{9~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 27 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1312 0 30 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 38 (_component complementintreg )
    (_port
      ((Y)(binIN(d_9_0)))
      ((semn)(semn))
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
    )
    (_use (_entity . complementintreg)
      (_port
        ((A)(A))
        ((Y)(Y))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((sel)(sel))
        ((semn)(semn))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal binIN ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ones ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal tens ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal hundreds ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal thousands ~std_logic_vector{3~downto~0}~128 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11{9~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~10}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{11~downto~0}~13 0 43 (_process 1 )))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 51 (_process 1 ((_others(i 2))))))
    (_type (_internal ~std_logic_vector{11{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1313 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1315 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1317 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{14~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_type (_internal ~std_logic_vector{11{10~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1319 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1320 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1321 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{15~downto~12}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0(d_11_10))))))
      (bcd1(_architecture 1 0 40 (_process (_simple)(_target(8)(5)(6)(4))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000046 55 8186          1462750881242 x7seg
(_unit VHDL (x7seg 0 5 (x7seg 0 21 ))
  (_version v33)
  (_time 1462750881241 2016.05.09 02:41:21)
  (_source (\./src/7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592273)
    (_use )
  )
  (_component
    (bin2bcd_12bit
      (_object
        (_port (_internal binIN ~std_logic_vector{11~downto~0}~13 0 27 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 28 (_entity (_inout ))))
        (_port (_internal ones ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal tens ~std_logic_vector{3~downto~0}~134 0 30 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~136 0 32 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal hundreds ~std_logic_vector{3~downto~0}~138 0 37 (_entity (_inout ))))
        (_port (_internal thousands ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 49 (_component bin2bcd_12bit )
    (_port
      ((binIN)(_open))
      ((semn)(semn))
      ((ones)(x(d_3_0)))
      ((tens)(x(d_7_4)))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((sel)(sel))
      ((hundreds)(x(d_11_8)))
      ((thousands)(x(d_15_12)))
    )
    (_use (_entity . bin2bcd_12bit)
      (_port
        ((binIN)(binIN))
        ((semn)(semn))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((ones)(ones))
        ((tens)(tens))
        ((hundreds)(hundreds))
        ((sel)(sel))
        ((thousands)(thousands))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal x ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clr ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 14 (_entity (_inout ))))
    (_port (_internal dp ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~1312 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~1314 0 43 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~1314 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{19~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{19~downto~18}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 18))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1315 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1317 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(10))(_sensitivity(13(d_19_18))))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_target(12)))))
      (line__54(_architecture 2 0 54 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(9)))))
      (line__57(_architecture 3 0 57 (_process (_simple)(_target(11))(_sensitivity(0)(10)))))
      (line__67(_architecture 4 0 67 (_process (_simple)(_target(3))(_sensitivity(11)))))
      (line__85(_architecture 5 0 85 (_process (_simple)(_target(5))(_sensitivity(10)(12)))))
      (line__94(_architecture 6 0 94 (_process (_simple)(_target(13))(_sensitivity(2)(1))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (5)
  )
  (_static
    (3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . x7seg 7 -1
  )
)
I 000044 55 4377          1462750881321 imp
(_unit VHDL (impartire 0 5 (imp 0 17 ))
  (_version v33)
  (_time 1462750881320 2016.05.09 02:41:21)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747108526)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 20 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~138 0 21 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1310 0 27 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1312 0 28 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G10 0 36 (_component Sumatorplusmux )
    (_port
      ((a)(ai))
      ((zmux)(Ximp))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G11 0 37 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Yimp))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal catrest ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rest ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal cat ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ximp ~std_logic_vector{4~downto~0}~1314 0 32 (_architecture (_uni ))))
    (_signal (_internal Yimp ~std_logic_vector{4~downto~0}~1314 0 33 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{4~downto~0}~13 0 40 (_process 0 )))
    (_type (_internal ~UNSIGNED{4~downto~0}~1317 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{4~downto~0}~1317 0 41 (_process 0 )))
    (_type (_internal ~UNSIGNED{4{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(1)(2))(_sensitivity(5)(6)))))
      (line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((catrest)(cat)(rest)))(_target(0))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . imp 2 -1
  )
)
I 000054 55 1624          1462750904584 sumatorsimuxB
(_unit VHDL (sumatorplusmuxb 0 6 (sumatorsimuxb 0 13 ))
  (_version v33)
  (_time 1462750904583 2016.05.09 02:41:44)
  (_source (\./src/Intregi_in_complement_B.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729821146)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aB ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal tempB ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ssB ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimuxB 1 -1
  )
)
I 000050 55 8738          1462752434746 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 34 ))
  (_version v33)
  (_time 1462752434746 2016.05.09 03:07:14)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747125058)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 37 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1332 0 38 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1334 0 44 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1336 0 45 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 53 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1338 0 54 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1340 0 55 (_entity (_inout ))))
      )
    )
    (impartire
      (_object
        (_port (_internal catrest ~std_logic_vector{9~downto~0}~1342 0 59 (_entity (_inout ))))
        (_port (_internal rest ~std_logic_vector{4~downto~0}~1344 0 60 (_entity (_inout ))))
        (_port (_internal cat ~std_logic_vector{4~downto~0}~1346 0 61 (_entity (_inout ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1348 0 62 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1350 0 63 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 79 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 80 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALb))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 81 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . booth_con_rci)
    )
  )
  (_instantiation G12 0 82 (_component impartire )
    (_port
      ((catrest)(rezultatimp))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . impartire)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 27 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1228 0 28 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1230 0 29 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 85 (_process 0 )))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(15)(7)(6)(5)(4)(3)(2)(1)(0))(_sensitivity(18)(15)(9)(10)(8))(_read(16)(17)(5)(4)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
  )
  (_model . unitarlog 1 -1
  )
)
I 000050 55 8738          1462752933685 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 34 ))
  (_version v33)
  (_time 1462752933684 2016.05.09 03:15:33)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747125058)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 37 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1332 0 38 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1334 0 44 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1336 0 45 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 53 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1338 0 54 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1340 0 55 (_entity (_inout ))))
      )
    )
    (impartire
      (_object
        (_port (_internal catrest ~std_logic_vector{9~downto~0}~1342 0 59 (_entity (_inout ))))
        (_port (_internal rest ~std_logic_vector{4~downto~0}~1344 0 60 (_entity (_inout ))))
        (_port (_internal cat ~std_logic_vector{4~downto~0}~1346 0 61 (_entity (_inout ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1348 0 62 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1350 0 63 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 79 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 80 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALb))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 81 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . booth_con_rci)
    )
  )
  (_instantiation G12 0 82 (_component impartire )
    (_port
      ((catrest)(rezultatimp))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . impartire)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 27 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1228 0 28 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1230 0 29 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 85 (_process 0 )))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(15)(7)(6)(5)(4)(3)(2)(1)(0))(_sensitivity(18)(15)(9)(10)(8))(_read(16)(17)(5)(4)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
  )
  (_model . unitarlog 1 -1
  )
)
I 000061 55 6617          1462754115513 complementininintreg
(_unit VHDL (complementintreg 0 7 (complementininintreg 0 20 ))
  (_version v33)
  (_time 1462754115512 2016.05.09 03:35:15)
  (_source (\./src/Complement_In_Intreg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462733869468)
    (_use )
  )
  (_component
    (ual
      (_object
        (_port (_internal Y0 ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_inout ))))
        (_port (_internal Y1 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
        (_port (_internal Y2 ~std_logic_vector{4~downto~0}~138 0 25 (_entity (_inout ))))
        (_port (_internal Y3 ~std_logic_vector{4~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal Y0B ~std_logic_vector{4~downto~0}~1312 0 27 (_entity (_inout ))))
        (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1314 0 28 (_entity (_inout ))))
        (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1316 0 29 (_entity (_inout ))))
        (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1318 0 30 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1320 0 32 (_entity (_inout ))))
        (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1322 0 33 (_entity (_inout ))))
        (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1324 0 35 (_entity (_inout ))))
        (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1326 0 36 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1328 0 37 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1330 0 38 (_entity (_inout ))))
        (_port (_internal rezultat ~std_logic_vector{9~downto~0}~13 0 43 (_entity (_inout ))))
        (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1332 0 44 (_entity (_inout ))))
        (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1334 0 45 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 46 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G7 0 52 (_component ual )
    (_port
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((rezultat)(A))
    )
    (_use (_entity . ual)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Y ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__53(_architecture 0 0 53 (_assignment (_simple)(_alias((semn)(A(4))))(_target(5))(_sensitivity(0(4))))))
      (line__54(_architecture 1 0 54 (_process (_simple)(_target(1))(_sensitivity(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . complementininintreg 2 -1
  )
)
I 000053 55 1618          1462754869438 sumatorsimux
(_unit VHDL (sumatorplusmux 0 6 (sumatorsimux 0 13 ))
  (_version v33)
  (_time 1462754869438 2016.05.09 03:47:49)
  (_source (\./src/Intregi_In_complement.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729758625)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmux ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ss ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimux 1 -1
  )
)
I 000054 55 1624          1462754869509 sumatorsimuxB
(_unit VHDL (sumatorplusmuxb 0 6 (sumatorsimuxb 0 13 ))
  (_version v33)
  (_time 1462754869508 2016.05.09 03:47:49)
  (_source (\./src/Intregi_in_complement_B.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729821146)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aB ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal tempB ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ssB ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimuxB 1 -1
  )
)
I 000050 55 8738          1462754869589 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 34 ))
  (_version v33)
  (_time 1462754869588 2016.05.09 03:47:49)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747125058)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 37 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1332 0 38 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1334 0 44 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1336 0 45 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 53 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1338 0 54 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1340 0 55 (_entity (_inout ))))
      )
    )
    (impartire
      (_object
        (_port (_internal catrest ~std_logic_vector{9~downto~0}~1342 0 59 (_entity (_inout ))))
        (_port (_internal rest ~std_logic_vector{4~downto~0}~1344 0 60 (_entity (_inout ))))
        (_port (_internal cat ~std_logic_vector{4~downto~0}~1346 0 61 (_entity (_inout ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1348 0 62 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1350 0 63 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 79 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 80 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALb))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 81 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . booth_con_rci)
    )
  )
  (_instantiation G12 0 82 (_component impartire )
    (_port
      ((catrest)(rezultatimp))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . impartire)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 27 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1228 0 28 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1230 0 29 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 85 (_process 0 )))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(0)(2)(1)(7)(5)(3)(4)(15)(6))(_sensitivity(18)(10)(9)(15)(8))(_read(17)(0)(1)(5)(4)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
  )
  (_model . unitarlog 1 -1
  )
)
I 000051 55 12678         1462754869679 Behavioral
(_unit VHDL (booth_con_rci 0 19 (behavioral 0 28 ))
  (_version v33)
  (_time 1462754869678 2016.05.09 03:47:49)
  (_source (\./src/Inmultire_BOOTH.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730340405)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~134 0 41 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~136 0 47 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~138 0 48 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G4 0 55 (_component Sumatorplusmux )
    (_port
      ((A)(ai))
      ((zmux)(X))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G5 0 56 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Y))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z ~std_logic_vector{9~downto~0}~12 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~12 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~122 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal A ~std_logic_vector{10~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{10~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal P ~std_logic_vector{10~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal P1 ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P1_SHIFT ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P2 ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P2_SHIFT ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P3 ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P3_SHIFT ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P4 ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P4_SHIFT ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P5 ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P5_SHIFT ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P6 ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal P6_SHIFT ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal X ~std_logic_vector{4~downto~0}~1310 0 52 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{4~downto~0}~1310 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1311 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1313 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~1}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1314 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1315 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1317 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1319 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1321 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1323 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1325 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1326 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1327 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1328 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1330 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1329 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1331 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1332 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1333 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1334 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1336 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1335 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1337 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1339 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1341 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((A(d_10_6))(X)))(_target(3(d_10_6)))(_sensitivity(18)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(3(d_5_0))))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_target(4(d_10_6)))(_sensitivity(18)))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_target(4(d_5_0))))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_target(5(d_10_6))))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((P(d_5_1))(Y)))(_target(5(d_5_1)))(_sensitivity(19)))))
      (line__63__1(_architecture 6 0 63 (_assignment (_simple)(_target(5(0))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(5)))))
      (line__67(_architecture 8 0 67 (_assignment (_simple)(_alias((P1_SHIFT(d_9_0))(P1(d_10_1))))(_target(7(d_9_0)))(_sensitivity(6(d_10_1))))))
      (line__68(_architecture 9 0 68 (_assignment (_simple)(_alias((P1_SHIFT(10))(P1(10))))(_target(7(10)))(_sensitivity(6(10))))))
      (line__69(_architecture 10 0 69 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(7)))))
      (line__72(_architecture 11 0 72 (_assignment (_simple)(_alias((P2_SHIFT(d_9_0))(P2(d_10_1))))(_target(9(d_9_0)))(_sensitivity(8(d_10_1))))))
      (line__73(_architecture 12 0 73 (_assignment (_simple)(_alias((P2_SHIFT(10))(P2(10))))(_target(9(10)))(_sensitivity(8(10))))))
      (line__74(_architecture 13 0 74 (_assignment (_simple)(_target(10))(_sensitivity(3)(4)(9)))))
      (line__77(_architecture 14 0 77 (_assignment (_simple)(_alias((P3_SHIFT(d_9_0))(P3(d_10_1))))(_target(11(d_9_0)))(_sensitivity(10(d_10_1))))))
      (line__78(_architecture 15 0 78 (_assignment (_simple)(_alias((P3_SHIFT(10))(P3(10))))(_target(11(10)))(_sensitivity(10(10))))))
      (line__80(_architecture 16 0 80 (_assignment (_simple)(_target(12))(_sensitivity(3)(4)(11)))))
      (line__83(_architecture 17 0 83 (_assignment (_simple)(_alias((P4_SHIFT(d_9_0))(P4(d_10_1))))(_target(13(d_9_0)))(_sensitivity(12(d_10_1))))))
      (line__84(_architecture 18 0 84 (_assignment (_simple)(_alias((P4_SHIFT(10))(P4(10))))(_target(13(10)))(_sensitivity(12(10))))))
      (line__85(_architecture 19 0 85 (_assignment (_simple)(_target(14))(_sensitivity(3)(4)(13)))))
      (line__88(_architecture 20 0 88 (_assignment (_simple)(_alias((P5_SHIFT(d_9_0))(P5(d_10_1))))(_target(15(d_9_0)))(_sensitivity(14(d_10_1))))))
      (line__89(_architecture 21 0 89 (_assignment (_simple)(_alias((P5_SHIFT(10))(P5(10))))(_target(15(10)))(_sensitivity(14(10))))))
      (line__90(_architecture 22 0 90 (_assignment (_simple)(_alias((Z)(P5_SHIFT(d_10_1))))(_target(0))(_sensitivity(15(d_10_1))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
  )
  (_model . Behavioral 23 -1
  )
)
I 000061 55 6617          1462754869749 complementininintreg
(_unit VHDL (complementintreg 0 7 (complementininintreg 0 20 ))
  (_version v33)
  (_time 1462754869748 2016.05.09 03:47:49)
  (_source (\./src/Complement_In_Intreg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462733869468)
    (_use )
  )
  (_component
    (ual
      (_object
        (_port (_internal Y0 ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_inout ))))
        (_port (_internal Y1 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
        (_port (_internal Y2 ~std_logic_vector{4~downto~0}~138 0 25 (_entity (_inout ))))
        (_port (_internal Y3 ~std_logic_vector{4~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal Y0B ~std_logic_vector{4~downto~0}~1312 0 27 (_entity (_inout ))))
        (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1314 0 28 (_entity (_inout ))))
        (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1316 0 29 (_entity (_inout ))))
        (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1318 0 30 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1320 0 32 (_entity (_inout ))))
        (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1322 0 33 (_entity (_inout ))))
        (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1324 0 35 (_entity (_inout ))))
        (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1326 0 36 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1328 0 37 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1330 0 38 (_entity (_inout ))))
        (_port (_internal rezultat ~std_logic_vector{9~downto~0}~13 0 43 (_entity (_inout ))))
        (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1332 0 44 (_entity (_inout ))))
        (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1334 0 45 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 46 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G7 0 52 (_component ual )
    (_port
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((rezultat)(A))
    )
    (_use (_entity . ual)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Y ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__53(_architecture 0 0 53 (_assignment (_simple)(_alias((semn)(A(4))))(_target(5))(_sensitivity(0(4))))))
      (line__54(_architecture 1 0 54 (_process (_simple)(_target(1))(_sensitivity(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . complementininintreg 2 -1
  )
)
I 000051 55 7329          1462754869819 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 22 ))
  (_version v33)
  (_time 1462754869818 2016.05.09 03:47:49)
  (_source (\./src/Binar_in_BCD.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592265)
    (_use )
  )
  (_component
    (complementintreg
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 25 (_entity (_inout ))))
        (_port (_internal Y ~std_logic_vector{9~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 27 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1312 0 30 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 38 (_component complementintreg )
    (_port
      ((Y)(binIN(d_9_0)))
      ((semn)(semn))
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
    )
    (_use (_entity . complementintreg)
      (_port
        ((A)(A))
        ((Y)(Y))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((sel)(sel))
        ((semn)(semn))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal binIN ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ones ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal tens ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal hundreds ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal thousands ~std_logic_vector{3~downto~0}~128 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11{9~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~10}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{11~downto~0}~13 0 43 (_process 1 )))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 51 (_process 1 ((_others(i 2))))))
    (_type (_internal ~std_logic_vector{11{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1313 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1315 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1317 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{14~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_type (_internal ~std_logic_vector{11{10~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1319 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1320 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1321 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{15~downto~12}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0(d_11_10))))))
      (bcd1(_architecture 1 0 40 (_process (_simple)(_target(6)(8)(5)(4))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000046 55 8186          1462754869889 x7seg
(_unit VHDL (x7seg 0 5 (x7seg 0 21 ))
  (_version v33)
  (_time 1462754869888 2016.05.09 03:47:49)
  (_source (\./src/7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592273)
    (_use )
  )
  (_component
    (bin2bcd_12bit
      (_object
        (_port (_internal binIN ~std_logic_vector{11~downto~0}~13 0 27 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 28 (_entity (_inout ))))
        (_port (_internal ones ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal tens ~std_logic_vector{3~downto~0}~134 0 30 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~136 0 32 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal hundreds ~std_logic_vector{3~downto~0}~138 0 37 (_entity (_inout ))))
        (_port (_internal thousands ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 49 (_component bin2bcd_12bit )
    (_port
      ((binIN)(_open))
      ((semn)(semn))
      ((ones)(x(d_3_0)))
      ((tens)(x(d_7_4)))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((sel)(sel))
      ((hundreds)(x(d_11_8)))
      ((thousands)(x(d_15_12)))
    )
    (_use (_entity . bin2bcd_12bit)
      (_port
        ((binIN)(binIN))
        ((semn)(semn))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((ones)(ones))
        ((tens)(tens))
        ((hundreds)(hundreds))
        ((sel)(sel))
        ((thousands)(thousands))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal x ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clr ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 14 (_entity (_inout ))))
    (_port (_internal dp ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~1312 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~1314 0 43 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~1314 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{19~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{19~downto~18}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 18))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1315 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1317 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(10))(_sensitivity(13(d_19_18))))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_target(12)))))
      (line__54(_architecture 2 0 54 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(9)))))
      (line__57(_architecture 3 0 57 (_process (_simple)(_target(11))(_sensitivity(0)(10)))))
      (line__67(_architecture 4 0 67 (_process (_simple)(_target(3))(_sensitivity(11)))))
      (line__85(_architecture 5 0 85 (_process (_simple)(_target(5))(_sensitivity(10)(12)))))
      (line__94(_architecture 6 0 94 (_process (_simple)(_target(13))(_sensitivity(1)(2))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (5)
  )
  (_static
    (3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . x7seg 7 -1
  )
)
I 000044 55 4377          1462754869970 imp
(_unit VHDL (impartire 0 5 (imp 0 17 ))
  (_version v33)
  (_time 1462754869969 2016.05.09 03:47:49)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747108526)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 20 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~138 0 21 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1310 0 27 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1312 0 28 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G10 0 36 (_component Sumatorplusmux )
    (_port
      ((a)(ai))
      ((zmux)(Ximp))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G11 0 37 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Yimp))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal catrest ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rest ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal cat ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ximp ~std_logic_vector{4~downto~0}~1314 0 32 (_architecture (_uni ))))
    (_signal (_internal Yimp ~std_logic_vector{4~downto~0}~1314 0 33 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{4~downto~0}~13 0 40 (_process 0 )))
    (_type (_internal ~UNSIGNED{4~downto~0}~1317 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{4~downto~0}~1317 0 41 (_process 0 )))
    (_type (_internal ~UNSIGNED{4{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(1)(2))(_sensitivity(5)(6)))))
      (line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((catrest)(cat)(rest)))(_target(0))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . imp 2 -1
  )
)
I 000061 55 6617          1462759302232 complementininintreg
(_unit VHDL (complementintreg 0 7 (complementininintreg 0 20 ))
  (_version v33)
  (_time 1462759302231 2016.05.09 05:01:42)
  (_source (\./src/Complement_In_Intreg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462733869468)
    (_use )
  )
  (_component
    (ual
      (_object
        (_port (_internal Y0 ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_inout ))))
        (_port (_internal Y1 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
        (_port (_internal Y2 ~std_logic_vector{4~downto~0}~138 0 25 (_entity (_inout ))))
        (_port (_internal Y3 ~std_logic_vector{4~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal Y0B ~std_logic_vector{4~downto~0}~1312 0 27 (_entity (_inout ))))
        (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1314 0 28 (_entity (_inout ))))
        (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1316 0 29 (_entity (_inout ))))
        (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1318 0 30 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1320 0 32 (_entity (_inout ))))
        (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1322 0 33 (_entity (_inout ))))
        (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1324 0 35 (_entity (_inout ))))
        (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1326 0 36 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1328 0 37 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1330 0 38 (_entity (_inout ))))
        (_port (_internal rezultat ~std_logic_vector{9~downto~0}~13 0 43 (_entity (_inout ))))
        (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1332 0 44 (_entity (_inout ))))
        (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1334 0 45 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 46 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G7 0 52 (_component ual )
    (_port
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((rezultat)(A))
    )
    (_use (_entity . ual)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Y ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__53(_architecture 0 0 53 (_assignment (_simple)(_alias((semn)(A(4))))(_target(5))(_sensitivity(0(4))))))
      (line__54(_architecture 1 0 54 (_process (_simple)(_target(1))(_sensitivity(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . complementininintreg 2 -1
  )
)
I 000053 55 1618          1462759370029 sumatorsimux
(_unit VHDL (sumatorplusmux 0 6 (sumatorsimux 0 13 ))
  (_version v33)
  (_time 1462759370028 2016.05.09 05:02:50)
  (_source (\./src/Intregi_In_complement.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729758625)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmux ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ss ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimux 1 -1
  )
)
I 000054 55 1624          1462759370131 sumatorsimuxB
(_unit VHDL (sumatorplusmuxb 0 6 (sumatorsimuxb 0 13 ))
  (_version v33)
  (_time 1462759370128 2016.05.09 05:02:50)
  (_source (\./src/Intregi_in_complement_B.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729821146)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aB ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal tempB ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ssB ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimuxB 1 -1
  )
)
I 000050 55 8738          1462759370230 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 34 ))
  (_version v33)
  (_time 1462759370229 2016.05.09 05:02:50)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747125058)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 37 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1332 0 38 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1334 0 44 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1336 0 45 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 53 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1338 0 54 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1340 0 55 (_entity (_inout ))))
      )
    )
    (impartire
      (_object
        (_port (_internal catrest ~std_logic_vector{9~downto~0}~1342 0 59 (_entity (_inout ))))
        (_port (_internal rest ~std_logic_vector{4~downto~0}~1344 0 60 (_entity (_inout ))))
        (_port (_internal cat ~std_logic_vector{4~downto~0}~1346 0 61 (_entity (_inout ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1348 0 62 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1350 0 63 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 79 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 80 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALb))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 81 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . booth_con_rci)
    )
  )
  (_instantiation G12 0 82 (_component impartire )
    (_port
      ((catrest)(rezultatimp))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . impartire)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 27 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1228 0 28 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1230 0 29 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 85 (_process 0 )))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(0)(2)(1)(7)(5)(3)(4)(15)(6))(_sensitivity(18)(10)(9)(15)(8))(_read(17)(0)(1)(5)(4)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
  )
  (_model . unitarlog 1 -1
  )
)
I 000051 55 12678         1462759370310 Behavioral
(_unit VHDL (booth_con_rci 0 19 (behavioral 0 28 ))
  (_version v33)
  (_time 1462759370309 2016.05.09 05:02:50)
  (_source (\./src/Inmultire_BOOTH.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730340405)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~134 0 41 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~136 0 47 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~138 0 48 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G4 0 55 (_component Sumatorplusmux )
    (_port
      ((A)(ai))
      ((zmux)(X))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G5 0 56 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Y))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z ~std_logic_vector{9~downto~0}~12 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~12 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~122 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal A ~std_logic_vector{10~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{10~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal P ~std_logic_vector{10~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal P1 ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P1_SHIFT ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P2 ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P2_SHIFT ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P3 ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P3_SHIFT ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P4 ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P4_SHIFT ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P5 ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P5_SHIFT ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P6 ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal P6_SHIFT ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal X ~std_logic_vector{4~downto~0}~1310 0 52 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{4~downto~0}~1310 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1311 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1313 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~1}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1314 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1315 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1317 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1319 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1321 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1323 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1325 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1326 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1327 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1328 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1330 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1329 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1331 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1332 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1333 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1334 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1336 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1335 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1337 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1339 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1341 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((A(d_10_6))(X)))(_target(3(d_10_6)))(_sensitivity(18)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(3(d_5_0))))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_target(4(d_10_6)))(_sensitivity(18)))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_target(4(d_5_0))))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_target(5(d_10_6))))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((P(d_5_1))(Y)))(_target(5(d_5_1)))(_sensitivity(19)))))
      (line__63__1(_architecture 6 0 63 (_assignment (_simple)(_target(5(0))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(5)))))
      (line__67(_architecture 8 0 67 (_assignment (_simple)(_alias((P1_SHIFT(d_9_0))(P1(d_10_1))))(_target(7(d_9_0)))(_sensitivity(6(d_10_1))))))
      (line__68(_architecture 9 0 68 (_assignment (_simple)(_alias((P1_SHIFT(10))(P1(10))))(_target(7(10)))(_sensitivity(6(10))))))
      (line__69(_architecture 10 0 69 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(7)))))
      (line__72(_architecture 11 0 72 (_assignment (_simple)(_alias((P2_SHIFT(d_9_0))(P2(d_10_1))))(_target(9(d_9_0)))(_sensitivity(8(d_10_1))))))
      (line__73(_architecture 12 0 73 (_assignment (_simple)(_alias((P2_SHIFT(10))(P2(10))))(_target(9(10)))(_sensitivity(8(10))))))
      (line__74(_architecture 13 0 74 (_assignment (_simple)(_target(10))(_sensitivity(3)(4)(9)))))
      (line__77(_architecture 14 0 77 (_assignment (_simple)(_alias((P3_SHIFT(d_9_0))(P3(d_10_1))))(_target(11(d_9_0)))(_sensitivity(10(d_10_1))))))
      (line__78(_architecture 15 0 78 (_assignment (_simple)(_alias((P3_SHIFT(10))(P3(10))))(_target(11(10)))(_sensitivity(10(10))))))
      (line__80(_architecture 16 0 80 (_assignment (_simple)(_target(12))(_sensitivity(3)(4)(11)))))
      (line__83(_architecture 17 0 83 (_assignment (_simple)(_alias((P4_SHIFT(d_9_0))(P4(d_10_1))))(_target(13(d_9_0)))(_sensitivity(12(d_10_1))))))
      (line__84(_architecture 18 0 84 (_assignment (_simple)(_alias((P4_SHIFT(10))(P4(10))))(_target(13(10)))(_sensitivity(12(10))))))
      (line__85(_architecture 19 0 85 (_assignment (_simple)(_target(14))(_sensitivity(3)(4)(13)))))
      (line__88(_architecture 20 0 88 (_assignment (_simple)(_alias((P5_SHIFT(d_9_0))(P5(d_10_1))))(_target(15(d_9_0)))(_sensitivity(14(d_10_1))))))
      (line__89(_architecture 21 0 89 (_assignment (_simple)(_alias((P5_SHIFT(10))(P5(10))))(_target(15(10)))(_sensitivity(14(10))))))
      (line__90(_architecture 22 0 90 (_assignment (_simple)(_alias((Z)(P5_SHIFT(d_10_1))))(_target(0))(_sensitivity(15(d_10_1))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
  )
  (_model . Behavioral 23 -1
  )
)
I 000061 55 6617          1462759370380 complementininintreg
(_unit VHDL (complementintreg 0 7 (complementininintreg 0 20 ))
  (_version v33)
  (_time 1462759370379 2016.05.09 05:02:50)
  (_source (\./src/Complement_In_Intreg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462733869468)
    (_use )
  )
  (_component
    (ual
      (_object
        (_port (_internal Y0 ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_inout ))))
        (_port (_internal Y1 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
        (_port (_internal Y2 ~std_logic_vector{4~downto~0}~138 0 25 (_entity (_inout ))))
        (_port (_internal Y3 ~std_logic_vector{4~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal Y0B ~std_logic_vector{4~downto~0}~1312 0 27 (_entity (_inout ))))
        (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1314 0 28 (_entity (_inout ))))
        (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1316 0 29 (_entity (_inout ))))
        (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1318 0 30 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1320 0 32 (_entity (_inout ))))
        (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1322 0 33 (_entity (_inout ))))
        (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1324 0 35 (_entity (_inout ))))
        (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1326 0 36 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1328 0 37 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1330 0 38 (_entity (_inout ))))
        (_port (_internal rezultat ~std_logic_vector{9~downto~0}~13 0 43 (_entity (_inout ))))
        (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1332 0 44 (_entity (_inout ))))
        (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1334 0 45 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 46 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G7 0 52 (_component ual )
    (_port
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((rezultat)(A))
    )
    (_use (_entity . ual)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Y ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__53(_architecture 0 0 53 (_assignment (_simple)(_alias((semn)(A(4))))(_target(5))(_sensitivity(0(4))))))
      (line__54(_architecture 1 0 54 (_process (_simple)(_target(1))(_sensitivity(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . complementininintreg 2 -1
  )
)
I 000051 55 7329          1462759370450 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 22 ))
  (_version v33)
  (_time 1462759370449 2016.05.09 05:02:50)
  (_source (\./src/Binar_in_BCD.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592265)
    (_use )
  )
  (_component
    (complementintreg
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 25 (_entity (_inout ))))
        (_port (_internal Y ~std_logic_vector{9~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 27 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1312 0 30 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 38 (_component complementintreg )
    (_port
      ((Y)(binIN(d_9_0)))
      ((semn)(semn))
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
    )
    (_use (_entity . complementintreg)
      (_port
        ((A)(A))
        ((Y)(Y))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((sel)(sel))
        ((semn)(semn))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal binIN ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ones ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal tens ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal hundreds ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal thousands ~std_logic_vector{3~downto~0}~128 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11{9~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~10}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{11~downto~0}~13 0 43 (_process 1 )))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 51 (_process 1 ((_others(i 2))))))
    (_type (_internal ~std_logic_vector{11{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1313 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1315 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1317 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{14~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_type (_internal ~std_logic_vector{11{10~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1319 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1320 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1321 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{15~downto~12}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0(d_11_10))))))
      (bcd1(_architecture 1 0 40 (_process (_simple)(_target(6)(8)(5)(4))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000046 55 8186          1462759370529 x7seg
(_unit VHDL (x7seg 0 5 (x7seg 0 21 ))
  (_version v33)
  (_time 1462759370529 2016.05.09 05:02:50)
  (_source (\./src/7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592273)
    (_use )
  )
  (_component
    (bin2bcd_12bit
      (_object
        (_port (_internal binIN ~std_logic_vector{11~downto~0}~13 0 27 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 28 (_entity (_inout ))))
        (_port (_internal ones ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal tens ~std_logic_vector{3~downto~0}~134 0 30 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~136 0 32 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal hundreds ~std_logic_vector{3~downto~0}~138 0 37 (_entity (_inout ))))
        (_port (_internal thousands ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 49 (_component bin2bcd_12bit )
    (_port
      ((binIN)(_open))
      ((semn)(semn))
      ((ones)(x(d_3_0)))
      ((tens)(x(d_7_4)))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((sel)(sel))
      ((hundreds)(x(d_11_8)))
      ((thousands)(x(d_15_12)))
    )
    (_use (_entity . bin2bcd_12bit)
      (_port
        ((binIN)(binIN))
        ((semn)(semn))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((ones)(ones))
        ((tens)(tens))
        ((hundreds)(hundreds))
        ((sel)(sel))
        ((thousands)(thousands))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal x ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clr ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 14 (_entity (_inout ))))
    (_port (_internal dp ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~1312 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~1314 0 43 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~1314 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{19~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{19~downto~18}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 18))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1315 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1317 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(10))(_sensitivity(13(d_19_18))))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_target(12)))))
      (line__54(_architecture 2 0 54 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(9)))))
      (line__57(_architecture 3 0 57 (_process (_simple)(_target(11))(_sensitivity(0)(10)))))
      (line__67(_architecture 4 0 67 (_process (_simple)(_target(3))(_sensitivity(11)))))
      (line__85(_architecture 5 0 85 (_process (_simple)(_target(5))(_sensitivity(10)(12)))))
      (line__94(_architecture 6 0 94 (_process (_simple)(_target(13))(_sensitivity(1)(2))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (5)
  )
  (_static
    (3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . x7seg 7 -1
  )
)
I 000044 55 4377          1462759370600 imp
(_unit VHDL (impartire 0 5 (imp 0 16 ))
  (_version v33)
  (_time 1462759370599 2016.05.09 05:02:50)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747108526)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 19 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~138 0 20 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1312 0 27 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G10 0 35 (_component Sumatorplusmux )
    (_port
      ((a)(ai))
      ((zmux)(Ximp))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G11 0 36 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Yimp))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal catrest ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rest ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal cat ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ximp ~std_logic_vector{4~downto~0}~1314 0 31 (_architecture (_uni ))))
    (_signal (_internal Yimp ~std_logic_vector{4~downto~0}~1314 0 32 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{4~downto~0}~13 0 39 (_process 0 )))
    (_type (_internal ~UNSIGNED{4~downto~0}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{4~downto~0}~1317 0 40 (_process 0 )))
    (_type (_internal ~UNSIGNED{4{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(1)(2))(_sensitivity(5)(6)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((catrest)(cat)(rest)))(_target(0))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . imp 2 -1
  )
)
I 000053 55 1618          1462776523693 sumatorsimux
(_unit VHDL (sumatorplusmux 0 6 (sumatorsimux 0 13 ))
  (_version v33)
  (_time 1462776523692 2016.05.09 09:48:43)
  (_source (\./src/Intregi_In_complement.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729758625)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmux ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ss ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimux 1 -1
  )
)
I 000054 55 1624          1462776523783 sumatorsimuxB
(_unit VHDL (sumatorplusmuxb 0 6 (sumatorsimuxb 0 13 ))
  (_version v33)
  (_time 1462776523782 2016.05.09 09:48:43)
  (_source (\./src/Intregi_in_complement_B.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729821146)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aB ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal tempB ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ssB ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimuxB 1 -1
  )
)
I 000050 55 8738          1462776523873 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 34 ))
  (_version v33)
  (_time 1462776523872 2016.05.09 09:48:43)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747125058)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 37 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1332 0 38 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1334 0 44 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1336 0 45 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 53 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1338 0 54 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1340 0 55 (_entity (_inout ))))
      )
    )
    (impartire
      (_object
        (_port (_internal catrest ~std_logic_vector{9~downto~0}~1342 0 59 (_entity (_inout ))))
        (_port (_internal rest ~std_logic_vector{4~downto~0}~1344 0 60 (_entity (_inout ))))
        (_port (_internal cat ~std_logic_vector{4~downto~0}~1346 0 61 (_entity (_inout ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1348 0 62 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1350 0 63 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 79 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 80 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALb))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 81 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . booth_con_rci)
    )
  )
  (_instantiation G12 0 82 (_component impartire )
    (_port
      ((catrest)(rezultatimp))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . impartire)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 27 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1228 0 28 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1230 0 29 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 85 (_process 0 )))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(0)(2)(1)(7)(5)(3)(4)(15)(6))(_sensitivity(18)(10)(9)(15)(8))(_read(17)(0)(1)(5)(4)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
  )
  (_model . unitarlog 1 -1
  )
)
I 000051 55 12678         1462776523975 Behavioral
(_unit VHDL (booth_con_rci 0 19 (behavioral 0 28 ))
  (_version v33)
  (_time 1462776523974 2016.05.09 09:48:43)
  (_source (\./src/Inmultire_BOOTH.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730340405)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~134 0 41 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~136 0 47 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~138 0 48 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G4 0 55 (_component Sumatorplusmux )
    (_port
      ((A)(ai))
      ((zmux)(X))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G5 0 56 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Y))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z ~std_logic_vector{9~downto~0}~12 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~12 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~122 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal A ~std_logic_vector{10~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{10~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal P ~std_logic_vector{10~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal P1 ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P1_SHIFT ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P2 ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P2_SHIFT ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P3 ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P3_SHIFT ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P4 ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P4_SHIFT ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P5 ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P5_SHIFT ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P6 ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal P6_SHIFT ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal X ~std_logic_vector{4~downto~0}~1310 0 52 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{4~downto~0}~1310 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1311 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1313 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~1}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1314 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1315 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1317 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1319 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1321 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1323 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1325 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1326 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1327 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1328 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1330 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1329 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1331 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1332 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1333 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1334 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1336 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1335 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1337 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1339 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1341 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((A(d_10_6))(X)))(_target(3(d_10_6)))(_sensitivity(18)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(3(d_5_0))))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_target(4(d_10_6)))(_sensitivity(18)))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_target(4(d_5_0))))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_target(5(d_10_6))))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((P(d_5_1))(Y)))(_target(5(d_5_1)))(_sensitivity(19)))))
      (line__63__1(_architecture 6 0 63 (_assignment (_simple)(_target(5(0))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(5)))))
      (line__67(_architecture 8 0 67 (_assignment (_simple)(_alias((P1_SHIFT(d_9_0))(P1(d_10_1))))(_target(7(d_9_0)))(_sensitivity(6(d_10_1))))))
      (line__68(_architecture 9 0 68 (_assignment (_simple)(_alias((P1_SHIFT(10))(P1(10))))(_target(7(10)))(_sensitivity(6(10))))))
      (line__69(_architecture 10 0 69 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(7)))))
      (line__72(_architecture 11 0 72 (_assignment (_simple)(_alias((P2_SHIFT(d_9_0))(P2(d_10_1))))(_target(9(d_9_0)))(_sensitivity(8(d_10_1))))))
      (line__73(_architecture 12 0 73 (_assignment (_simple)(_alias((P2_SHIFT(10))(P2(10))))(_target(9(10)))(_sensitivity(8(10))))))
      (line__74(_architecture 13 0 74 (_assignment (_simple)(_target(10))(_sensitivity(3)(4)(9)))))
      (line__77(_architecture 14 0 77 (_assignment (_simple)(_alias((P3_SHIFT(d_9_0))(P3(d_10_1))))(_target(11(d_9_0)))(_sensitivity(10(d_10_1))))))
      (line__78(_architecture 15 0 78 (_assignment (_simple)(_alias((P3_SHIFT(10))(P3(10))))(_target(11(10)))(_sensitivity(10(10))))))
      (line__80(_architecture 16 0 80 (_assignment (_simple)(_target(12))(_sensitivity(3)(4)(11)))))
      (line__83(_architecture 17 0 83 (_assignment (_simple)(_alias((P4_SHIFT(d_9_0))(P4(d_10_1))))(_target(13(d_9_0)))(_sensitivity(12(d_10_1))))))
      (line__84(_architecture 18 0 84 (_assignment (_simple)(_alias((P4_SHIFT(10))(P4(10))))(_target(13(10)))(_sensitivity(12(10))))))
      (line__85(_architecture 19 0 85 (_assignment (_simple)(_target(14))(_sensitivity(3)(4)(13)))))
      (line__88(_architecture 20 0 88 (_assignment (_simple)(_alias((P5_SHIFT(d_9_0))(P5(d_10_1))))(_target(15(d_9_0)))(_sensitivity(14(d_10_1))))))
      (line__89(_architecture 21 0 89 (_assignment (_simple)(_alias((P5_SHIFT(10))(P5(10))))(_target(15(10)))(_sensitivity(14(10))))))
      (line__90(_architecture 22 0 90 (_assignment (_simple)(_alias((Z)(P5_SHIFT(d_10_1))))(_target(0))(_sensitivity(15(d_10_1))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
  )
  (_model . Behavioral 23 -1
  )
)
I 000061 55 6617          1462776524054 complementininintreg
(_unit VHDL (complementintreg 0 7 (complementininintreg 0 20 ))
  (_version v33)
  (_time 1462776524053 2016.05.09 09:48:44)
  (_source (\./src/Complement_In_Intreg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462733869468)
    (_use )
  )
  (_component
    (ual
      (_object
        (_port (_internal Y0 ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_inout ))))
        (_port (_internal Y1 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
        (_port (_internal Y2 ~std_logic_vector{4~downto~0}~138 0 25 (_entity (_inout ))))
        (_port (_internal Y3 ~std_logic_vector{4~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal Y0B ~std_logic_vector{4~downto~0}~1312 0 27 (_entity (_inout ))))
        (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1314 0 28 (_entity (_inout ))))
        (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1316 0 29 (_entity (_inout ))))
        (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1318 0 30 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1320 0 32 (_entity (_inout ))))
        (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1322 0 33 (_entity (_inout ))))
        (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1324 0 35 (_entity (_inout ))))
        (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1326 0 36 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1328 0 37 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1330 0 38 (_entity (_inout ))))
        (_port (_internal rezultat ~std_logic_vector{9~downto~0}~13 0 43 (_entity (_inout ))))
        (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1332 0 44 (_entity (_inout ))))
        (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1334 0 45 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 46 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G7 0 52 (_component ual )
    (_port
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((rezultat)(A))
    )
    (_use (_entity . ual)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Y ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__53(_architecture 0 0 53 (_assignment (_simple)(_alias((semn)(A(4))))(_target(5))(_sensitivity(0(4))))))
      (line__54(_architecture 1 0 54 (_process (_simple)(_target(1))(_sensitivity(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . complementininintreg 2 -1
  )
)
I 000051 55 7329          1462776524133 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 22 ))
  (_version v33)
  (_time 1462776524132 2016.05.09 09:48:44)
  (_source (\./src/Binar_in_BCD.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592265)
    (_use )
  )
  (_component
    (complementintreg
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 25 (_entity (_inout ))))
        (_port (_internal Y ~std_logic_vector{9~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 27 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1312 0 30 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 38 (_component complementintreg )
    (_port
      ((Y)(binIN(d_9_0)))
      ((semn)(semn))
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
    )
    (_use (_entity . complementintreg)
      (_port
        ((A)(A))
        ((Y)(Y))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((sel)(sel))
        ((semn)(semn))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal binIN ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ones ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal tens ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal hundreds ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal thousands ~std_logic_vector{3~downto~0}~128 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11{9~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~10}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{11~downto~0}~13 0 43 (_process 1 )))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 51 (_process 1 ((_others(i 2))))))
    (_type (_internal ~std_logic_vector{11{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1313 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1315 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1317 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{14~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_type (_internal ~std_logic_vector{11{10~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1319 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1320 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1321 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{15~downto~12}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0(d_11_10))))))
      (bcd1(_architecture 1 0 40 (_process (_simple)(_target(6)(8)(5)(4))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000046 55 8186          1462776524224 x7seg
(_unit VHDL (x7seg 0 5 (x7seg 0 21 ))
  (_version v33)
  (_time 1462776524223 2016.05.09 09:48:44)
  (_source (\./src/7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592273)
    (_use )
  )
  (_component
    (bin2bcd_12bit
      (_object
        (_port (_internal binIN ~std_logic_vector{11~downto~0}~13 0 25 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 26 (_entity (_inout ))))
        (_port (_internal ones ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_inout ))))
        (_port (_internal tens ~std_logic_vector{3~downto~0}~134 0 28 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~136 0 30 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal hundreds ~std_logic_vector{3~downto~0}~138 0 35 (_entity (_inout ))))
        (_port (_internal thousands ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 47 (_component bin2bcd_12bit )
    (_port
      ((binIN)(_open))
      ((semn)(semn))
      ((ones)(x(d_3_0)))
      ((tens)(x(d_7_4)))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((sel)(sel))
      ((hundreds)(x(d_11_8)))
      ((thousands)(x(d_15_12)))
    )
    (_use (_entity . bin2bcd_12bit)
      (_port
        ((binIN)(binIN))
        ((semn)(semn))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((ones)(ones))
        ((tens)(tens))
        ((hundreds)(hundreds))
        ((sel)(sel))
        ((thousands)(thousands))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal x ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clr ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 14 (_entity (_inout ))))
    (_port (_internal dp ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~1312 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~1314 0 41 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~1314 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{19~downto~0}~13 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{19~downto~18}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 18))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1315 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1317 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(10))(_sensitivity(13(d_19_18))))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_target(12)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(9)))))
      (line__55(_architecture 3 0 55 (_process (_simple)(_target(11))(_sensitivity(0)(10)))))
      (line__65(_architecture 4 0 65 (_process (_simple)(_target(3))(_sensitivity(11)))))
      (line__83(_architecture 5 0 83 (_process (_simple)(_target(5))(_sensitivity(10)(12)))))
      (line__92(_architecture 6 0 92 (_process (_simple)(_target(13))(_sensitivity(1)(2))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (5)
  )
  (_static
    (3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . x7seg 7 -1
  )
)
I 000044 55 4377          1462776524302 imp
(_unit VHDL (impartire 0 5 (imp 0 16 ))
  (_version v33)
  (_time 1462776524302 2016.05.09 09:48:44)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747108526)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 19 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~138 0 20 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1312 0 27 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G10 0 35 (_component Sumatorplusmux )
    (_port
      ((a)(ai))
      ((zmux)(Ximp))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G11 0 36 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Yimp))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal catrest ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rest ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal cat ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ximp ~std_logic_vector{4~downto~0}~1314 0 31 (_architecture (_uni ))))
    (_signal (_internal Yimp ~std_logic_vector{4~downto~0}~1314 0 32 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{4~downto~0}~13 0 39 (_process 0 )))
    (_type (_internal ~UNSIGNED{4~downto~0}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{4~downto~0}~1317 0 40 (_process 0 )))
    (_type (_internal ~UNSIGNED{4{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(1)(2))(_sensitivity(5)(6)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((catrest)(cat)(rest)))(_target(0))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . imp 2 -1
  )
)
V 000053 55 1618          1462777019980 sumatorsimux
(_unit VHDL (sumatorplusmux 0 6 (sumatorsimux 0 13 ))
  (_version v33)
  (_time 1462777019979 2016.05.09 09:56:59)
  (_source (\./src/Intregi_In_complement.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729758625)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmux ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ss ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimux 1 -1
  )
)
V 000054 55 1624          1462777020049 sumatorsimuxB
(_unit VHDL (sumatorplusmuxb 0 6 (sumatorsimuxb 0 13 ))
  (_version v33)
  (_time 1462777020048 2016.05.09 09:57:00)
  (_source (\./src/Intregi_in_complement_B.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462729821146)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aB ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal tempB ~std_logic_vector{4~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal ssB ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 3 )
  )
  (_model . sumatorsimuxB 1 -1
  )
)
V 000050 55 8738          1462777020127 unitarlog
(_unit VHDL (ual 0 6 (unitarlog 0 34 ))
  (_version v33)
  (_time 1462777020126 2016.05.09 09:57:00)
  (_source (\./src/UAL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747125058)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 37 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~1332 0 38 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1334 0 44 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1336 0 45 (_entity (_inout ))))
      )
    )
    (Booth_Con_RCI
      (_object
        (_port (_internal Z ~std_logic_vector{9~downto~0}~13 0 53 (_entity (_out ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1338 0 54 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1340 0 55 (_entity (_inout ))))
      )
    )
    (impartire
      (_object
        (_port (_internal catrest ~std_logic_vector{9~downto~0}~1342 0 59 (_entity (_inout ))))
        (_port (_internal rest ~std_logic_vector{4~downto~0}~1344 0 60 (_entity (_inout ))))
        (_port (_internal cat ~std_logic_vector{4~downto~0}~1346 0 61 (_entity (_inout ))))
        (_port (_internal ai ~std_logic_vector{4~downto~0}~1348 0 62 (_entity (_inout ))))
        (_port (_internal aiB ~std_logic_vector{4~downto~0}~1350 0 63 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G1 0 79 (_component Sumatorplusmux )
    (_port
      ((a)(aUAL))
      ((zmux)(Op1))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G2 0 80 (_component SumatorplusmuxB )
    (_port
      ((aB)(aUALb))
      ((zmuxB)(Op2))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_instantiation G3 0 81 (_component Booth_Con_RCI )
    (_port
      ((Z)(rezultati))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . booth_con_rci)
    )
  )
  (_instantiation G12 0 82 (_component impartire )
    (_port
      ((catrest)(rezultatimp))
      ((ai)(aUAL))
      ((aiB)(aUALb))
    )
    (_use (_entity . impartire)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2 ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3 ~std_logic_vector{4~downto~0}~126 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y0B ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1210 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1212 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1214 0 15 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 16 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1216 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1218 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1220 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1222 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1222 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1224 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1224 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1226 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1226 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultat ~std_logic_vector{9~downto~0}~12 0 27 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1228 0 28 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1230 0 29 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal semn ~extieee.std_logic_1164.std_logic 0 85 (_process 0 )))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(0)(2)(1)(7)(5)(3)(4)(15)(6))(_sensitivity(18)(10)(9)(15)(8))(_read(17)(0)(1)(5)(4)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
    (2 3 )
    (2 2 2 2 2 )
    (3 2 )
    (3 3 )
  )
  (_model . unitarlog 1 -1
  )
)
V 000051 55 12678         1462777020205 Behavioral
(_unit VHDL (booth_con_rci 0 19 (behavioral 0 28 ))
  (_version v33)
  (_time 1462777020204 2016.05.09 09:57:00)
  (_source (\./src/Inmultire_BOOTH.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462730340405)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~134 0 41 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~136 0 47 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~138 0 48 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G4 0 55 (_component Sumatorplusmux )
    (_port
      ((A)(ai))
      ((zmux)(X))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G5 0 56 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Y))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Z ~std_logic_vector{9~downto~0}~12 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~12 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~122 0 23 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal A ~std_logic_vector{10~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{10~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal P ~std_logic_vector{10~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal P1 ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P1_SHIFT ~std_logic_vector{10~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal P2 ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P2_SHIFT ~std_logic_vector{10~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal P3 ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P3_SHIFT ~std_logic_vector{10~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal P4 ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P4_SHIFT ~std_logic_vector{10~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal P5 ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P5_SHIFT ~std_logic_vector{10~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal P6 ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal P6_SHIFT ~std_logic_vector{10~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal X ~std_logic_vector{4~downto~0}~1310 0 52 (_architecture (_uni ))))
    (_signal (_internal Y ~std_logic_vector{4~downto~0}~1310 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1311 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~6}~1313 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 6))))))
    (_type (_internal ~std_logic_vector{10{5~downto~1}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1314 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1315 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1317 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1319 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1321 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1323 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1325 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1326 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1327 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1328 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1330 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1329 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1331 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1332 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1333 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1334 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1336 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1335 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1337 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{1~downto~0}~1338 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{10{9~downto~0}~1339 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~std_logic_vector{10{10~downto~1}~1341 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((A(d_10_6))(X)))(_target(3(d_10_6)))(_sensitivity(18)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(3(d_5_0))))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_target(4(d_10_6)))(_sensitivity(18)))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_target(4(d_5_0))))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_target(5(d_10_6))))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((P(d_5_1))(Y)))(_target(5(d_5_1)))(_sensitivity(19)))))
      (line__63__1(_architecture 6 0 63 (_assignment (_simple)(_target(5(0))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(5)))))
      (line__67(_architecture 8 0 67 (_assignment (_simple)(_alias((P1_SHIFT(d_9_0))(P1(d_10_1))))(_target(7(d_9_0)))(_sensitivity(6(d_10_1))))))
      (line__68(_architecture 9 0 68 (_assignment (_simple)(_alias((P1_SHIFT(10))(P1(10))))(_target(7(10)))(_sensitivity(6(10))))))
      (line__69(_architecture 10 0 69 (_assignment (_simple)(_target(8))(_sensitivity(3)(4)(7)))))
      (line__72(_architecture 11 0 72 (_assignment (_simple)(_alias((P2_SHIFT(d_9_0))(P2(d_10_1))))(_target(9(d_9_0)))(_sensitivity(8(d_10_1))))))
      (line__73(_architecture 12 0 73 (_assignment (_simple)(_alias((P2_SHIFT(10))(P2(10))))(_target(9(10)))(_sensitivity(8(10))))))
      (line__74(_architecture 13 0 74 (_assignment (_simple)(_target(10))(_sensitivity(3)(4)(9)))))
      (line__77(_architecture 14 0 77 (_assignment (_simple)(_alias((P3_SHIFT(d_9_0))(P3(d_10_1))))(_target(11(d_9_0)))(_sensitivity(10(d_10_1))))))
      (line__78(_architecture 15 0 78 (_assignment (_simple)(_alias((P3_SHIFT(10))(P3(10))))(_target(11(10)))(_sensitivity(10(10))))))
      (line__80(_architecture 16 0 80 (_assignment (_simple)(_target(12))(_sensitivity(3)(4)(11)))))
      (line__83(_architecture 17 0 83 (_assignment (_simple)(_alias((P4_SHIFT(d_9_0))(P4(d_10_1))))(_target(13(d_9_0)))(_sensitivity(12(d_10_1))))))
      (line__84(_architecture 18 0 84 (_assignment (_simple)(_alias((P4_SHIFT(10))(P4(10))))(_target(13(10)))(_sensitivity(12(10))))))
      (line__85(_architecture 19 0 85 (_assignment (_simple)(_target(14))(_sensitivity(3)(4)(13)))))
      (line__88(_architecture 20 0 88 (_assignment (_simple)(_alias((P5_SHIFT(d_9_0))(P5(d_10_1))))(_target(15(d_9_0)))(_sensitivity(14(d_10_1))))))
      (line__89(_architecture 21 0 89 (_assignment (_simple)(_alias((P5_SHIFT(10))(P5(10))))(_target(15(10)))(_sensitivity(14(10))))))
      (line__90(_architecture 22 0 90 (_assignment (_simple)(_alias((Z)(P5_SHIFT(d_10_1))))(_target(0))(_sensitivity(15(d_10_1))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 3 )
    (3 2 )
  )
  (_model . Behavioral 23 -1
  )
)
V 000061 55 6617          1462777020265 complementininintreg
(_unit VHDL (complementintreg 0 7 (complementininintreg 0 20 ))
  (_version v33)
  (_time 1462777020264 2016.05.09 09:57:00)
  (_source (\./src/Complement_In_Intreg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462733869468)
    (_use )
  )
  (_component
    (ual
      (_object
        (_port (_internal Y0 ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_inout ))))
        (_port (_internal Y1 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
        (_port (_internal Y2 ~std_logic_vector{4~downto~0}~138 0 25 (_entity (_inout ))))
        (_port (_internal Y3 ~std_logic_vector{4~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal Y0B ~std_logic_vector{4~downto~0}~1312 0 27 (_entity (_inout ))))
        (_port (_internal Y1B ~std_logic_vector{4~downto~0}~1314 0 28 (_entity (_inout ))))
        (_port (_internal Y2B ~std_logic_vector{4~downto~0}~1316 0 29 (_entity (_inout ))))
        (_port (_internal Y3B ~std_logic_vector{4~downto~0}~1318 0 30 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Op1 ~std_logic_vector{4~downto~0}~1320 0 32 (_entity (_inout ))))
        (_port (_internal Op2 ~std_logic_vector{4~downto~0}~1322 0 33 (_entity (_inout ))))
        (_port (_internal Opi1 ~std_logic_vector{4~downto~0}~1324 0 35 (_entity (_inout ))))
        (_port (_internal Opi2 ~std_logic_vector{4~downto~0}~1326 0 36 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~1328 0 37 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1330 0 38 (_entity (_inout ))))
        (_port (_internal rezultat ~std_logic_vector{9~downto~0}~13 0 43 (_entity (_inout ))))
        (_port (_internal rezultati ~std_logic_vector{9~downto~0}~1332 0 44 (_entity (_inout ))))
        (_port (_internal rezultatimp ~std_logic_vector{9~downto~0}~1334 0 45 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 46 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G7 0 52 (_component ual )
    (_port
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((rezultat)(A))
    )
    (_use (_entity . ual)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Y ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__53(_architecture 0 0 53 (_assignment (_simple)(_alias((semn)(A(4))))(_target(5))(_sensitivity(0(4))))))
      (line__54(_architecture 1 0 54 (_process (_simple)(_target(1))(_sensitivity(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . complementininintreg 2 -1
  )
)
V 000051 55 7329          1462777020326 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 22 ))
  (_version v33)
  (_time 1462777020325 2016.05.09 09:57:00)
  (_source (\./src/Binar_in_BCD.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592265)
    (_use )
  )
  (_component
    (complementintreg
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 25 (_entity (_inout ))))
        (_port (_internal Y ~std_logic_vector{9~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 27 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~1312 0 30 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 38 (_component complementintreg )
    (_port
      ((Y)(binIN(d_9_0)))
      ((semn)(semn))
      ((sel)(sel))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
    )
    (_use (_entity . complementintreg)
      (_port
        ((A)(A))
        ((Y)(Y))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((sel)(sel))
        ((semn)(semn))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal binIN ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ones ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal tens ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal hundreds ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 14 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal thousands ~std_logic_vector{3~downto~0}~128 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11{9~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~10}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{11~downto~0}~13 0 43 (_process 1 )))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 51 (_process 1 ((_others(i 2))))))
    (_type (_internal ~std_logic_vector{11{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1313 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1315 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1317 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{14~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_type (_internal ~std_logic_vector{11{10~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1319 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1320 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1321 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{15~downto~12}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_target(0(d_11_10))))))
      (bcd1(_architecture 1 0 40 (_process (_simple)(_target(6)(8)(5)(4))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
V 000046 55 8186          1462777020387 x7seg
(_unit VHDL (x7seg 0 5 (x7seg 0 21 ))
  (_version v33)
  (_time 1462777020386 2016.05.09 09:57:00)
  (_source (\./src/7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462734592273)
    (_use )
  )
  (_component
    (bin2bcd_12bit
      (_object
        (_port (_internal binIN ~std_logic_vector{11~downto~0}~13 0 25 (_entity (_inout ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 26 (_entity (_inout ))))
        (_port (_internal ones ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_inout ))))
        (_port (_internal tens ~std_logic_vector{3~downto~0}~134 0 28 (_entity (_inout ))))
        (_port (_internal aUAL ~std_logic_vector{4~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal aUALB ~std_logic_vector{4~downto~0}~136 0 30 (_entity (_inout ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal hundreds ~std_logic_vector{3~downto~0}~138 0 35 (_entity (_inout ))))
        (_port (_internal thousands ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G8 0 47 (_component bin2bcd_12bit )
    (_port
      ((binIN)(_open))
      ((semn)(semn))
      ((ones)(x(d_3_0)))
      ((tens)(x(d_7_4)))
      ((aUAL)(aUAL))
      ((aUALB)(aUALB))
      ((sel)(sel))
      ((hundreds)(x(d_11_8)))
      ((thousands)(x(d_15_12)))
    )
    (_use (_entity . bin2bcd_12bit)
      (_port
        ((binIN)(binIN))
        ((semn)(semn))
        ((aUAL)(aUAL))
        ((aUALB)(aUALB))
        ((ones)(ones))
        ((tens)(tens))
        ((hundreds)(hundreds))
        ((sel)(sel))
        ((thousands)(thousands))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal x ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clr ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUAL ~std_logic_vector{4~downto~0}~12 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aUALB ~std_logic_vector{4~downto~0}~122 0 14 (_entity (_inout ))))
    (_port (_internal dp ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~1312 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~1314 0 41 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~1314 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{19~downto~0}~13 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{19~downto~18}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 18))))))
    (_type (_internal ~std_logic_vector{15{3~downto~0}~1315 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1317 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(10))(_sensitivity(13(d_19_18))))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_target(12)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(9)))))
      (line__55(_architecture 3 0 55 (_process (_simple)(_target(11))(_sensitivity(0)(10)))))
      (line__65(_architecture 4 0 65 (_process (_simple)(_target(3))(_sensitivity(11)))))
      (line__83(_architecture 5 0 83 (_process (_simple)(_target(5))(_sensitivity(10)(12)))))
      (line__92(_architecture 6 0 92 (_process (_simple)(_target(13))(_sensitivity(1)(2))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (5)
  )
  (_static
    (3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . x7seg 7 -1
  )
)
V 000044 55 4377          1462777020447 imp
(_unit VHDL (impartire 0 5 (imp 0 16 ))
  (_version v33)
  (_time 1462777020446 2016.05.09 09:57:00)
  (_source (\./src/Impartire.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462747108526)
    (_use )
  )
  (_component
    (Sumatorplusmux
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~13 0 19 (_entity (_inout ))))
        (_port (_internal zmux ~std_logic_vector{4~downto~0}~138 0 20 (_entity (_inout ))))
      )
    )
    (SumatorplusmuxB
      (_object
        (_port (_internal aB ~std_logic_vector{4~downto~0}~1310 0 26 (_entity (_inout ))))
        (_port (_internal zmuxB ~std_logic_vector{4~downto~0}~1312 0 27 (_entity (_inout ))))
      )
    )
  )
  (_instantiation G10 0 35 (_component Sumatorplusmux )
    (_port
      ((a)(ai))
      ((zmux)(Ximp))
    )
    (_use (_entity . sumatorplusmux)
    )
  )
  (_instantiation G11 0 36 (_component SumatorplusmuxB )
    (_port
      ((aB)(aiB))
      ((zmuxB)(Yimp))
    )
    (_use (_entity . sumatorplusmuxb)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal catrest ~std_logic_vector{9~downto~0}~12 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rest ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal cat ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ai ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal aiB ~std_logic_vector{4~downto~0}~126 0 13 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Ximp ~std_logic_vector{4~downto~0}~1314 0 31 (_architecture (_uni ))))
    (_signal (_internal Yimp ~std_logic_vector{4~downto~0}~1314 0 32 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal quotient ~UNSIGNED{4~downto~0}~13 0 39 (_process 0 )))
    (_type (_internal ~UNSIGNED{4~downto~0}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal remainder ~UNSIGNED{4~downto~0}~1317 0 40 (_process 0 )))
    (_type (_internal ~UNSIGNED{4{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(1)(2))(_sensitivity(5)(6)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((catrest)(cat)(rest)))(_target(0))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . imp 2 -1
  )
)
