-- -------------------------------------------------------------
-- 
-- File Name: C:\Users\wickh\Documents\NIH\simulink_models\models\fft_filters\hdlsrc\fft_filters\fft_filters_TWDLROM_block1.vhd
-- 
-- Generated by MATLAB 9.7 and HDL Coder 3.15
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: fft_filters_TWDLROM_block1
-- Source Path: fft_filters/dataplane/FFT_Analysis_Synthesis_Right/Analysis/FFT/TWDLROM
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.fft_filters_dataplane_pkg.ALL;

ENTITY fft_filters_TWDLROM_block1 IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_16_0                        :   IN    std_logic;
        dMemOutDly_vld                    :   IN    std_logic;
        stage                             :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        initIC                            :   IN    std_logic;
        syncReset                         :   IN    std_logic;
        twdl_re                           :   OUT   std_logic_vector(30 DOWNTO 0);  -- sfix31_En29
        twdl_im                           :   OUT   std_logic_vector(30 DOWNTO 0)  -- sfix31_En29
        );
END fft_filters_TWDLROM_block1;


ARCHITECTURE rtl OF fft_filters_TWDLROM_block1 IS

  -- Constants
  CONSTANT Twiddle_re_table_data          : vector_of_signed31(0 TO 15) := 
    (to_signed(16#20000000#, 31), to_signed(16#1FF621E3#, 31), to_signed(16#1FD88DA4#, 31),
     to_signed(16#1FA7557F#, 31), to_signed(16#1F6297D0#, 31), to_signed(16#1F0A7EFC#, 31),
     to_signed(16#1E9F4157#, 31), to_signed(16#1E212105#, 31), to_signed(16#1D906BCF#, 31),
     to_signed(16#1CED7AF4#, 31), to_signed(16#1C38B2F2#, 31), to_signed(16#1B728345#, 31),
     to_signed(16#1A9B6629#, 31), to_signed(16#19B3E048#, 31), to_signed(16#18BC806B#, 31),
     to_signed(16#17B5DF22#, 31));  -- sfix31 [16]
  CONSTANT Twiddle_im_table_data          : vector_of_signed31(0 TO 15) := 
    (to_signed(16#00000000#, 31), to_signed(-16#0191F65F#, 31), to_signed(-16#0322F4D8#, 31),
     to_signed(-16#04B2041C#, 31), to_signed(-16#063E2E0F#, 31), to_signed(-16#07C67E5F#, 31),
     to_signed(-16#094A0317#, 31), to_signed(-16#0AC7CD3B#, 31), to_signed(-16#0C3EF153#, 31),
     to_signed(-16#0DAE8805#, 31), to_signed(-16#0F15AE9C#, 31), to_signed(-16#10738799#, 31),
     to_signed(-16#11C73B3A#, 31), to_signed(-16#130FF7FD#, 31), to_signed(-16#144CF325#, 31),
     to_signed(-16#157D6935#, 31));  -- sfix31 [16]

  -- Functions
  -- HDLCODER_TO_STDLOGIC 
  FUNCTION hdlcoder_to_stdlogic(arg: boolean) RETURN std_logic IS
  BEGIN
    IF arg THEN
      RETURN '1';
    ELSE
      RETURN '0';
    END IF;
  END FUNCTION;


  -- Signals
  SIGNAL stage_unsigned                   : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL minResRX2FFTTwdlMapping_baseAddr : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL minResRX2FFTTwdlMapping_cnt      : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL minResRX2FFTTwdlMapping_octantReg1 : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL minResRX2FFTTwdlMapping_twdlAddr_raw : unsigned(6 DOWNTO 0);  -- ufix7
  SIGNAL minResRX2FFTTwdlMapping_twdlAddrMap : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minResRX2FFTTwdlMapping_twdl45Reg : std_logic;
  SIGNAL minResRX2FFTTwdlMapping_dvldReg1 : std_logic;
  SIGNAL minResRX2FFTTwdlMapping_dvldReg2 : std_logic;
  SIGNAL minResRX2FFTTwdlMapping_maxCnt   : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL minResRX2FFTTwdlMapping_baseAddr_next : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL minResRX2FFTTwdlMapping_cnt_next : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL minResRX2FFTTwdlMapping_octantReg1_next : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL minResRX2FFTTwdlMapping_twdlAddr_raw_next : unsigned(6 DOWNTO 0);  -- ufix7
  SIGNAL minResRX2FFTTwdlMapping_twdlAddrMap_next : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL minResRX2FFTTwdlMapping_twdl45Reg_next : std_logic;
  SIGNAL minResRX2FFTTwdlMapping_dvldReg1_next : std_logic;
  SIGNAL minResRX2FFTTwdlMapping_dvldReg2_next : std_logic;
  SIGNAL minResRX2FFTTwdlMapping_maxCnt_next : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL twdlAddr                         : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL twdlAddrVld                      : std_logic;
  SIGNAL twdlOctant                       : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL twdl45                           : std_logic;
  SIGNAL twiddleS_re                      : signed(30 DOWNTO 0);  -- sfix31_En29
  SIGNAL twiddleReg_re                    : signed(30 DOWNTO 0);  -- sfix31_En29
  SIGNAL twiddleS_im                      : signed(30 DOWNTO 0);  -- sfix31_En29
  SIGNAL twiddleReg_im                    : signed(30 DOWNTO 0);  -- sfix31_En29
  SIGNAL twdlOctantReg                    : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL twdl45Reg                        : std_logic;
  SIGNAL twdl_re_tmp                      : signed(30 DOWNTO 0);  -- sfix31_En29
  SIGNAL twdl_im_tmp                      : signed(30 DOWNTO 0);  -- sfix31_En29

BEGIN
  stage_unsigned <= unsigned(stage);

  -- minResRX2FFTTwdlMapping
  minResRX2FFTTwdlMapping_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      minResRX2FFTTwdlMapping_octantReg1 <= to_unsigned(16#0#, 3);
      minResRX2FFTTwdlMapping_twdlAddr_raw <= to_unsigned(16#00#, 7);
      minResRX2FFTTwdlMapping_twdlAddrMap <= to_unsigned(16#0#, 4);
      minResRX2FFTTwdlMapping_twdl45Reg <= '0';
      minResRX2FFTTwdlMapping_dvldReg1 <= '0';
      minResRX2FFTTwdlMapping_dvldReg2 <= '0';
      minResRX2FFTTwdlMapping_baseAddr <= to_unsigned(16#00#, 6);
      minResRX2FFTTwdlMapping_cnt <= to_unsigned(16#3F#, 6);
      minResRX2FFTTwdlMapping_maxCnt <= to_unsigned(16#00#, 6);
    ELSIF rising_edge(clk) THEN
      IF enb_1_16_0 = '1' THEN
        minResRX2FFTTwdlMapping_baseAddr <= minResRX2FFTTwdlMapping_baseAddr_next;
        minResRX2FFTTwdlMapping_cnt <= minResRX2FFTTwdlMapping_cnt_next;
        minResRX2FFTTwdlMapping_octantReg1 <= minResRX2FFTTwdlMapping_octantReg1_next;
        minResRX2FFTTwdlMapping_twdlAddr_raw <= minResRX2FFTTwdlMapping_twdlAddr_raw_next;
        minResRX2FFTTwdlMapping_twdlAddrMap <= minResRX2FFTTwdlMapping_twdlAddrMap_next;
        minResRX2FFTTwdlMapping_twdl45Reg <= minResRX2FFTTwdlMapping_twdl45Reg_next;
        minResRX2FFTTwdlMapping_dvldReg1 <= minResRX2FFTTwdlMapping_dvldReg1_next;
        minResRX2FFTTwdlMapping_dvldReg2 <= minResRX2FFTTwdlMapping_dvldReg2_next;
        minResRX2FFTTwdlMapping_maxCnt <= minResRX2FFTTwdlMapping_maxCnt_next;
      END IF;
    END IF;
  END PROCESS minResRX2FFTTwdlMapping_process;

  minResRX2FFTTwdlMapping_output : PROCESS (dMemOutDly_vld, initIC, minResRX2FFTTwdlMapping_baseAddr,
       minResRX2FFTTwdlMapping_cnt, minResRX2FFTTwdlMapping_dvldReg1,
       minResRX2FFTTwdlMapping_dvldReg2, minResRX2FFTTwdlMapping_maxCnt,
       minResRX2FFTTwdlMapping_octantReg1, minResRX2FFTTwdlMapping_twdl45Reg,
       minResRX2FFTTwdlMapping_twdlAddrMap,
       minResRX2FFTTwdlMapping_twdlAddr_raw, stage_unsigned)
    VARIABLE octant : unsigned(2 DOWNTO 0);
    VARIABLE sub_cast : signed(15 DOWNTO 0);
    VARIABLE sub_temp : signed(15 DOWNTO 0);
    VARIABLE sub_cast_0 : signed(8 DOWNTO 0);
    VARIABLE sub_temp_0 : signed(8 DOWNTO 0);
    VARIABLE sub_cast_1 : signed(8 DOWNTO 0);
    VARIABLE sub_temp_1 : signed(8 DOWNTO 0);
    VARIABLE sub_cast_2 : signed(15 DOWNTO 0);
    VARIABLE sub_temp_2 : signed(15 DOWNTO 0);
    VARIABLE sub_cast_3 : signed(15 DOWNTO 0);
    VARIABLE sub_temp_3 : signed(15 DOWNTO 0);
  BEGIN
    minResRX2FFTTwdlMapping_baseAddr_next <= minResRX2FFTTwdlMapping_baseAddr;
    minResRX2FFTTwdlMapping_cnt_next <= minResRX2FFTTwdlMapping_cnt;
    minResRX2FFTTwdlMapping_twdlAddrMap_next <= minResRX2FFTTwdlMapping_twdlAddrMap;
    minResRX2FFTTwdlMapping_twdl45Reg_next <= minResRX2FFTTwdlMapping_twdl45Reg;
    minResRX2FFTTwdlMapping_maxCnt_next <= minResRX2FFTTwdlMapping_maxCnt;
    minResRX2FFTTwdlMapping_dvldReg2_next <= minResRX2FFTTwdlMapping_dvldReg1;
    minResRX2FFTTwdlMapping_dvldReg1_next <= dMemOutDly_vld;
    CASE minResRX2FFTTwdlMapping_twdlAddr_raw IS
      WHEN "0010000" =>
        octant := to_unsigned(16#0#, 3);
        minResRX2FFTTwdlMapping_twdl45Reg_next <= '1';
      WHEN "0100000" =>
        octant := to_unsigned(16#1#, 3);
        minResRX2FFTTwdlMapping_twdl45Reg_next <= '0';
      WHEN "0110000" =>
        octant := to_unsigned(16#2#, 3);
        minResRX2FFTTwdlMapping_twdl45Reg_next <= '1';
      WHEN "1000000" =>
        octant := to_unsigned(16#3#, 3);
        minResRX2FFTTwdlMapping_twdl45Reg_next <= '0';
      WHEN "1010000" =>
        octant := to_unsigned(16#4#, 3);
        minResRX2FFTTwdlMapping_twdl45Reg_next <= '1';
      WHEN OTHERS => 
        octant := minResRX2FFTTwdlMapping_twdlAddr_raw(6 DOWNTO 4);
        minResRX2FFTTwdlMapping_twdl45Reg_next <= '0';
    END CASE;
    minResRX2FFTTwdlMapping_octantReg1_next <= octant;
    CASE octant IS
      WHEN "000" =>
        minResRX2FFTTwdlMapping_twdlAddrMap_next <= minResRX2FFTTwdlMapping_twdlAddr_raw(3 DOWNTO 0);
      WHEN "001" =>
        sub_cast_0 := signed(resize(minResRX2FFTTwdlMapping_twdlAddr_raw, 9));
        sub_temp_0 := to_signed(16#020#, 9) - sub_cast_0;
        minResRX2FFTTwdlMapping_twdlAddrMap_next <= unsigned(sub_temp_0(3 DOWNTO 0));
      WHEN "010" =>
        sub_cast_1 := signed(resize(minResRX2FFTTwdlMapping_twdlAddr_raw, 9));
        sub_temp_1 := sub_cast_1 - to_signed(16#020#, 9);
        minResRX2FFTTwdlMapping_twdlAddrMap_next <= unsigned(sub_temp_1(3 DOWNTO 0));
      WHEN "011" =>
        sub_cast_2 := signed(resize(minResRX2FFTTwdlMapping_twdlAddr_raw & '0' & '0' & '0' & '0', 16));
        sub_temp_2 := to_signed(16#0400#, 16) - sub_cast_2;
        minResRX2FFTTwdlMapping_twdlAddrMap_next <= unsigned(sub_temp_2(7 DOWNTO 4));
      WHEN "100" =>
        sub_cast_3 := signed(resize(minResRX2FFTTwdlMapping_twdlAddr_raw & '0' & '0' & '0' & '0', 16));
        sub_temp_3 := sub_cast_3 - to_signed(16#0400#, 16);
        minResRX2FFTTwdlMapping_twdlAddrMap_next <= unsigned(sub_temp_3(7 DOWNTO 4));
      WHEN OTHERS => 
        sub_cast := signed(resize(minResRX2FFTTwdlMapping_twdlAddr_raw & '0' & '0' & '0' & '0', 16));
        sub_temp := to_signed(16#0600#, 16) - sub_cast;
        minResRX2FFTTwdlMapping_twdlAddrMap_next <= unsigned(sub_temp(7 DOWNTO 4));
    END CASE;
    minResRX2FFTTwdlMapping_twdlAddr_raw_next <= resize(unsigned'(minResRX2FFTTwdlMapping_baseAddr(0) & minResRX2FFTTwdlMapping_baseAddr(1) & minResRX2FFTTwdlMapping_baseAddr(2) & minResRX2FFTTwdlMapping_baseAddr(3) & minResRX2FFTTwdlMapping_baseAddr(4) & minResRX2FFTTwdlMapping_baseAddr(5)), 7);
    IF ( NOT initIC) = '1' THEN 
      IF (dMemOutDly_vld AND hdlcoder_to_stdlogic(minResRX2FFTTwdlMapping_cnt = to_unsigned(16#00#, 6))) = '1' THEN 
        minResRX2FFTTwdlMapping_baseAddr_next <= minResRX2FFTTwdlMapping_baseAddr + to_unsigned(16#01#, 6);
      END IF;
    ELSE 
      minResRX2FFTTwdlMapping_baseAddr_next <= to_unsigned(16#00#, 6);
    END IF;
    IF ( NOT initIC) = '1' THEN 
      IF dMemOutDly_vld = '1' THEN 
        IF minResRX2FFTTwdlMapping_cnt = to_unsigned(16#00#, 6) THEN 
          minResRX2FFTTwdlMapping_cnt_next <= minResRX2FFTTwdlMapping_maxCnt;
        ELSE 
          minResRX2FFTTwdlMapping_cnt_next <= minResRX2FFTTwdlMapping_cnt - to_unsigned(16#01#, 6);
        END IF;
      END IF;
    ELSIF stage_unsigned = to_unsigned(16#0#, 3) THEN 
      minResRX2FFTTwdlMapping_maxCnt_next <= to_unsigned(16#3F#, 6);
      minResRX2FFTTwdlMapping_cnt_next <= to_unsigned(16#3F#, 6);
    ELSE 
      minResRX2FFTTwdlMapping_cnt_next <= minResRX2FFTTwdlMapping_maxCnt srl 1;
      minResRX2FFTTwdlMapping_maxCnt_next <= minResRX2FFTTwdlMapping_maxCnt srl 1;
    END IF;
    twdlAddr <= minResRX2FFTTwdlMapping_twdlAddrMap;
    twdlAddrVld <= minResRX2FFTTwdlMapping_dvldReg2;
    twdlOctant <= minResRX2FFTTwdlMapping_octantReg1;
    twdl45 <= minResRX2FFTTwdlMapping_twdl45Reg;
  END PROCESS minResRX2FFTTwdlMapping_output;


  -- Twiddle ROM1
  twiddleS_re <= Twiddle_re_table_data(to_integer(twdlAddr));

  TWIDDLEROM_RE_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      twiddleReg_re <= to_signed(16#00000000#, 31);
    ELSIF rising_edge(clk) THEN
      IF enb_1_16_0 = '1' THEN
        twiddleReg_re <= twiddleS_re;
      END IF;
    END IF;
  END PROCESS TWIDDLEROM_RE_process;


  -- Twiddle ROM2
  twiddleS_im <= Twiddle_im_table_data(to_integer(twdlAddr));

  TWIDDLEROM_IM_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      twiddleReg_im <= to_signed(16#00000000#, 31);
    ELSIF rising_edge(clk) THEN
      IF enb_1_16_0 = '1' THEN
        twiddleReg_im <= twiddleS_im;
      END IF;
    END IF;
  END PROCESS TWIDDLEROM_IM_process;


  intdelay_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      twdlOctantReg <= to_unsigned(16#0#, 3);
    ELSIF rising_edge(clk) THEN
      IF enb_1_16_0 = '1' THEN
        twdlOctantReg <= twdlOctant;
      END IF;
    END IF;
  END PROCESS intdelay_process;


  intdelay_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      twdl45Reg <= '0';
    ELSIF rising_edge(clk) THEN
      IF enb_1_16_0 = '1' THEN
        twdl45Reg <= twdl45;
      END IF;
    END IF;
  END PROCESS intdelay_1_process;


  -- Radix22TwdlOctCorr
  Radix22TwdlOctCorr_output : PROCESS (twdl45Reg, twdlOctantReg, twiddleReg_im, twiddleReg_re)
    VARIABLE twdlIn_re : signed(30 DOWNTO 0);
    VARIABLE twdlIn_im : signed(30 DOWNTO 0);
    VARIABLE cast : signed(31 DOWNTO 0);
    VARIABLE cast_0 : signed(31 DOWNTO 0);
    VARIABLE cast_1 : signed(31 DOWNTO 0);
    VARIABLE cast_2 : signed(31 DOWNTO 0);
    VARIABLE cast_3 : signed(31 DOWNTO 0);
    VARIABLE cast_4 : signed(31 DOWNTO 0);
    VARIABLE cast_5 : signed(31 DOWNTO 0);
    VARIABLE cast_6 : signed(31 DOWNTO 0);
    VARIABLE cast_7 : signed(31 DOWNTO 0);
    VARIABLE cast_8 : signed(31 DOWNTO 0);
    VARIABLE cast_9 : signed(31 DOWNTO 0);
    VARIABLE cast_10 : signed(31 DOWNTO 0);
  BEGIN
    twdlIn_re := twiddleReg_re;
    twdlIn_im := twiddleReg_im;
    IF twdl45Reg = '1' THEN 
      CASE twdlOctantReg IS
        WHEN "000" =>
          twdlIn_re := to_signed(16#16A09E66#, 31);
          twdlIn_im := to_signed(-16#16A09E66#, 31);
        WHEN "010" =>
          twdlIn_re := to_signed(-16#16A09E66#, 31);
          twdlIn_im := to_signed(-16#16A09E66#, 31);
        WHEN "100" =>
          twdlIn_re := to_signed(-16#16A09E66#, 31);
          twdlIn_im := to_signed(16#16A09E66#, 31);
        WHEN OTHERS => 
          twdlIn_re := to_signed(16#16A09E66#, 31);
          twdlIn_im := to_signed(-16#16A09E66#, 31);
      END CASE;
    ELSE 
      CASE twdlOctantReg IS
        WHEN "000" =>
          NULL;
        WHEN "001" =>
          cast := resize(twiddleReg_im, 32);
          cast_0 :=  - (cast);
          twdlIn_re := cast_0(30 DOWNTO 0);
          cast_5 := resize(twiddleReg_re, 32);
          cast_6 :=  - (cast_5);
          twdlIn_im := cast_6(30 DOWNTO 0);
        WHEN "010" =>
          twdlIn_re := twiddleReg_im;
          cast_7 := resize(twiddleReg_re, 32);
          cast_8 :=  - (cast_7);
          twdlIn_im := cast_8(30 DOWNTO 0);
        WHEN "011" =>
          cast_1 := resize(twiddleReg_re, 32);
          cast_2 :=  - (cast_1);
          twdlIn_re := cast_2(30 DOWNTO 0);
          twdlIn_im := twiddleReg_im;
        WHEN "100" =>
          cast_3 := resize(twiddleReg_re, 32);
          cast_4 :=  - (cast_3);
          twdlIn_re := cast_4(30 DOWNTO 0);
          cast_9 := resize(twiddleReg_im, 32);
          cast_10 :=  - (cast_9);
          twdlIn_im := cast_10(30 DOWNTO 0);
        WHEN OTHERS => 
          twdlIn_re := twiddleReg_im;
          twdlIn_im := twiddleReg_re;
      END CASE;
    END IF;
    twdl_re_tmp <= twdlIn_re;
    twdl_im_tmp <= twdlIn_im;
  END PROCESS Radix22TwdlOctCorr_output;


  twdl_re <= std_logic_vector(twdl_re_tmp);

  twdl_im <= std_logic_vector(twdl_im_tmp);

END rtl;

