Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Dec  8 00:20:42 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_75_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 ModCount591_instance/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No31_instance/Y_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.225ns (6.728%)  route 3.119ns (93.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 7.400 - 4.000 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 2.037ns, distribution 1.112ns)
  Clock Net Delay (Destination): 2.799ns (routing 1.849ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    T14                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.541     0.541 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    clk_IBUF_inst/OUT
    T14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.864    clk_IBUF
    BUFGCE_X0Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=63424, routed)       3.149     4.041    ModCount591_instance/clk_IBUF_BUFG
    SLR Crossing[3->1]   
    SLICE_X132Y405       FDCE                                         r  ModCount591_instance/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y405       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.120 r  ModCount591_instance/count_reg[5]/Q
                         net (fo=594, routed)         3.070     7.190    MUX_Sum10_0_impl_1_instance/Q[2]
    SLICE_X170Y465       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     7.336 r  MUX_Sum10_0_impl_1_instance/Y[21]_i_1/O
                         net (fo=1, routed)           0.049     7.385    Delay1No31_instance/count_reg[5][21]
    SLICE_X170Y465       FDCE                                         r  Delay1No31_instance/Y_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    T14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    T14                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.290     4.290 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.290    clk_IBUF_inst/OUT
    T14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.290 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.577    clk_IBUF
    BUFGCE_X0Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.601 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=63424, routed)       2.799     7.400    Delay1No31_instance/clk_IBUF_BUFG
    SLR Crossing[3->1]   
    SLICE_X170Y465       FDCE                                         r  Delay1No31_instance/Y_reg[21]/C
                         clock pessimism              0.478     7.879    
                         clock uncertainty           -0.035     7.843    
    SLICE_X170Y465       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.868    Delay1No31_instance/Y_reg[21]
  -------------------------------------------------------------------
                         required time                          7.868    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  0.484    




