timestamp 1481248605
version 8.0
tech scmos
style AMI0.5um(amic5)from:T01X
scale 1000 1 30
resistclasses 82100 102500 827000 827000 1 26000 26500 26500 90 90 50
use decoder_full decoder_full_0 0 -1 -180 1 0 58
use register_file register_file_0 1 0 -17 0 1 25
node "Dd0" 2 6281.1 372 -17 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1092 376
node "Ad0" 0 1986.3 352 -17 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 330 122
node "m3_339_3#" 0 261.3 339 3 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36 24
node "iso_sel1" 0 415.5 342 127 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42 26
node "Dd1" 2 6555.9 325 -18 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1098 378
node "Ad1" 0 2022 305 -18 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 336 124
node "Dd2" 2 6555.9 278 -18 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1098 378
node "Ad2" 0 2022 258 -18 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 336 124
node "Dd3" 2 6555.9 231 -18 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1098 378
node "Ad3" 0 2022 211 -18 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 336 124
node "Dd4" 2 6555.9 184 -18 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1098 378
node "Ad4" 0 1950.6 164 -18 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 336 124
node "Dd5" 2 6555.9 137 -18 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1098 378
node "Ad5" 0 2022 117 -18 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 336 124
node "Dd6" 2 6555.9 90 -18 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1098 378
node "Ad6" 0 2057.7 70 -19 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 342 126
node "Dd7" 2 6555.9 43 -18 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1098 378
node "Ad7" 0 2022 23 -18 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 336 124
node "m3_n152_2#" 2 6289.95 -152 2 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1428 488
node "Ds" 0 1129.5 371 168 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 246 94
node "m3_n143_69#" 2 7473.45 -143 69 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1482 506
node "Ds" 0 843.9 -142 781 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 180 72
node "As" 0 826.05 -152 781 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 180 72
node "As" 9 19358.3 0 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1604 810 0 0
node "D0" 0 1529.22 -327 387 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 246 94
node "D1" 1 2243.22 -313 397 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 366 134
node "D2" 1 2528.82 -299 417 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 414 150
node "A0" 0 1600.62 -326 758 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 258 98
node "Pc" 0 349.92 22 775 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "A1" 1 2330.82 -312 768 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 390 138
node "A2" 1 2564.52 -298 788 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 420 152
node "m1_n221_60#" 2 10378.8 -221 60 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1050 282 0 0 0 0
node "m1_n58_130#" 2 3969.57 -58 130 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 32 24 1344 460
node "m1_n58_223#" 2 1924.32 -58 223 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 32 24 888 308
node "m1_n58_313#" 2 1932.42 -58 313 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 32 24 978 338
node "m1_n58_403#" 1 1924.32 -58 403 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 32 24 534 190
node "m1_n58_493#" 1 2642.37 -58 493 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 32 24 636 224
node "m1_n59_553#" 1 1960.02 -59 553 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 32 24 372 136
node "m1_376_179#" 7 50596.9 376 179 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 441 196 9239 1556 0 0
node "m1_n58_659#" 1 1924.32 -58 659 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 32 24 366 134
node "m1_n58_703#" 1 2533.92 -58 703 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 32 24 534 190
node "Bl" 0 691.2 333 733 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
node "m1_4_733#" 0 691.2 4 733 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
node "PreV" 0 655.2 43 782 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48 28 0 0 0 0
node "m1_374_723#" 6 79574.4 374 723 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11171 1682 0 0 0 0
node "GND" 22 129317 -331 431 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1049 510 29261 4680 0 0
node "VDD" 10 156665 -287 37 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23004 3156 0 0 0 0
node "w_163_36#" 4135 66.6 163 36 nw 0 0 0 0 20 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_333_733#" 827 53.28 333 733 nw 0 0 0 0 16 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_4_733#" 827 53.28 4 733 nw 0 0 0 0 16 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_43_782#" 1103 159.84 43 782 nw 0 0 0 0 48 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_n221_60#" "m3_n143_69#" 187.2
cap "w_43_782#" "PreV" 172.8
cap "GND" "A1" 781.92
cap "m1_n58_403#" "GND" 2327.4
cap "As" "Dd5" 385.44
cap "m1_n58_493#" "GND" 3095.28
cap "As" "Ad6" 385.44
cap "m1_n58_313#" "VDD" 3680.28
cap "A2" "GND" 781.92
cap "Dd1" "As" 385.44
cap "As" "Dd2" 385.44
cap "Ad1" "As" 385.44
cap "As" "Ad2" 385.44
cap "m1_n221_60#" "m3_n152_2#" 438.48
cap "As" "Dd3" 385.44
cap "As" "Ad3" 385.44
cap "m1_n58_659#" "VDD" 666.36
cap "As" "GND" 435
cap "Ds" "GND" 435
cap "w_163_36#" "Ad4" 71.4
cap "m1_n59_553#" "GND" 1248.12
cap "Dd7" "As" 385.44
cap "As" "m3_n152_2#" 682.14
cap "D1" "GND" 781.92
cap "m1_n58_223#" "GND" 5559.84
cap "m1_n58_130#" "GND" 8903.64
cap "w_4_733#" "m1_4_733#" 57.6
cap "m1_n58_703#" "VDD" 1312.2
cap "As" "Ad5" 385.44
cap "Ad7" "As" 385.44
cap "m3_n143_69#" "GND" 930.6
cap "Ds" "m1_374_723#" 604.08
cap "Dd0" "m1_374_723#" 499.68
cap "As" "Dd6" 385.44
cap "m1_n58_403#" "VDD" 997.56
cap "m1_n58_493#" "VDD" 769.68
cap "m3_n152_2#" "GND" 1712.52
cap "As" "Ad4" 385.44
cap "A0" "GND" 781.92
cap "As" "VDD" 367.38
cap "Ds" "VDD" 339.12
cap "m1_n59_553#" "VDD" 666.36
cap "GND" "D2" 781.92
cap "As" "Dd0" 385.44
cap "m1_n58_313#" "GND" 1763.22
cap "m1_n58_223#" "VDD" 666.36
cap "m1_376_179#" "m1_374_723#" 6928.32
cap "m1_n58_130#" "VDD" 992.88
cap "m1_n58_659#" "GND" 1248.12
cap "Ad0" "As" 385.44
cap "As" "Dd4" 385.44
cap "m3_339_3#" "As" 236.76
cap "m3_n143_69#" "VDD" 1098.18
cap "w_333_733#" "Bl" 57.6
cap "D0" "GND" 781.92
cap "m1_n58_703#" "GND" 1202.94
cap "m3_n152_2#" "VDD" 869.04
cap "GND" "VDD" 57820.2
cap "decoder_full_0/andor_7/nand_0/a_n12_n50#" "decoder_full_0/Clk" 30.78
cap "decoder_full_0/andor_7/nand_0/A" "decoder_full_0/Clk" 12.6
cap "decoder_full_0/andor_7/GND" "decoder_full_0/Clk" 107.46
cap "decoder_full_0/andor_7/nand_2/B" "decoder_full_0/Clk" 6.3
cap "decoder_full_0/andor_7/nand_2/a_n12_n50#" "decoder_full_0/Clk" 5.13
cap "decoder_full_0/andor_7/nand_2/A" "decoder_full_0/Clk" 5.04
cap "decoder_full_0/andor_7/nand_1/OUT" "decoder_full_0/Clk" 208.17
cap "decoder_full_0/andor_7/nand_1/B" "decoder_full_0/Clk" 12.6
cap "decoder_full_0/andor_7/nand_1/a_n12_n50#" "decoder_full_0/Clk" 30.78
cap "decoder_full_0/andor_7/nand_1/A" "decoder_full_0/Clk" 12.6
cap "decoder_full_0/andor_7/nand_0/OUT" "decoder_full_0/Clk" 39.15
cap "decoder_full_0/andor_7/nand_0/B" "decoder_full_0/Clk" 12.6
cap "Ad7" "m3_n143_69#" 36.72
cap "decoder_full_0/andor_7/nand_2/a_n19_n60#" "register_file_0/reg_bit_0/As" 34.2
cap "Ad7" "decoder_full_0/andor_7/nand_2/a_n19_n60#" 92.34
cap "Ad7" "register_file_0/reg_bit_0/diffamp_0/a_92_n2#" 204.66
cap "Ad7" "register_file_0/reg_bit_0/As" 6.3
cap "register_file_0/reg_bit_0/A_" "Ad7" 19.44
cap "m3_n143_69#" "decoder_full_0/andor_7/nand_2/OUT" 39.15
cap "m3_n143_69#" "decoder_full_0/andor_7/nand_2/B" 6.3
cap "m3_n143_69#" "register_file_0/reg_bit_0/Vdd" 63.72
cap "register_file_0/reg_bit_0/As" "register_file_0/reg_bit_0/Vdd" 5.68434e-14
cap "register_file_0/reg_bit_1/A_" "Ad6" 19.44
cap "register_file_0/reg_bit_1/A_" "Dd6" 134.64
cap "register_file_0/reg_bit_1/Vdd" "Dd6" 315.9
cap "Ad6" "register_file_0/reg_bit_1/Gnd" 92.34
cap "Ad6" "register_file_0/reg_bit_1/As" 6.3
cap "register_file_0/reg_bit_1/Vdd" "Dd7" 315.9
cap "Ad6" "register_file_0/reg_bit_1/diffamp_0/a_92_n2#" 204.66
cap "register_file_0/reg_bit_1/Vdd" "register_file_0/reg_bit_1/As" 5.68434e-14
cap "register_file_0/reg_bit_1/Gnd" "Dd6" 68.04
cap "register_file_0/reg_bit_1/Gnd" "Dd7" 68.04
cap "register_file_0/reg_bit_0/A_" "Dd7" 134.64
cap "register_file_0/reg_bit_1/As" "register_file_0/reg_bit_1/Gnd" 68.4
cap "Ad5" "register_file_0/reg_bit_1/Gnd" 92.34
cap "Ad5" "register_file_0/reg_bit_1/As" 6.3
cap "Ad5" "register_file_0/reg_bit_2/diffamp_0/a_92_n2#" 204.66
cap "register_file_0/reg_bit_2/A_" "Ad5" 19.44
cap "register_file_0/reg_bit_3/Gnd" "Dd3" 56.7
cap "register_file_0/reg_bit_3/Gnd" "Dd4" 68.04
cap "register_file_0/reg_bit_3/Gnd" "Dd5" 68.04
cap "register_file_0/reg_bit_4/A_" "Dd3" 134.64
cap "register_file_0/reg_bit_2/A_" "Dd5" 134.64
cap "register_file_0/reg_bit_3/As" "register_file_0/reg_bit_3/Gnd" 68.4
cap "register_file_0/reg_bit_3/Vdd" "Dd3" 253.26
cap "Ad3" "register_file_0/reg_bit_3/Gnd" 92.34
cap "Ad3" "register_file_0/reg_bit_3/As" 6.3
cap "register_file_0/reg_bit_3/A_" "Dd4" 134.64
cap "register_file_0/reg_bit_3/Vdd" "Dd4" 315.9
cap "Ad3" "register_file_0/reg_bit_4/diffamp_0/a_92_n2#" 204.66
cap "Ad4" "register_file_0/reg_bit_3/Gnd" 92.34
cap "Ad4" "register_file_0/reg_bit_3/As" 6.3
cap "register_file_0/reg_bit_3/Vdd" "register_file_0/reg_bit_3/As" 5.68434e-14
cap "register_file_0/reg_bit_3/Vdd" "Dd5" 315.9
cap "Ad4" "register_file_0/reg_bit_3/diffamp_0/a_92_n2#" 204.66
cap "register_file_0/reg_bit_4/A_" "Ad3" 19.44
cap "register_file_0/reg_bit_3/A_" "Ad4" 19.44
cap "register_file_0/reg_bit_3/Vdd" "Ad4" -16.2
cap "register_file_0/reg_bit_6/A_" "Ad1" 19.44
cap "register_file_0/reg_bit_5/A_" "Ad2" 19.44
cap "register_file_0/reg_bit_6/A_" "Dd1" 134.64
cap "register_file_0/Vdd" "Dd1" 315.9
cap "Ad1" "register_file_0/reg_bit_5/Gnd" 92.34
cap "register_file_0/reg_bit_5/A_" "Dd2" 134.64
cap "Ad1" "register_file_0/reg_bit_6/diffamp_0/a_92_n2#" 204.66
cap "Ad1" "register_file_0/reg_bit_5/As" 6.3
cap "register_file_0/Vdd" "Dd2" 315.9
cap "Ad2" "register_file_0/reg_bit_5/Gnd" 92.34
cap "Ad2" "register_file_0/reg_bit_5/diffamp_0/a_92_n2#" 204.66
cap "Ad2" "register_file_0/reg_bit_5/As" 6.3
cap "register_file_0/Vdd" "register_file_0/reg_bit_5/As" 5.68434e-14
cap "register_file_0/Vdd" "Dd3" 62.64
cap "register_file_0/reg_bit_5/Gnd" "Dd1" 68.04
cap "register_file_0/reg_bit_5/Gnd" "Dd2" 68.04
cap "register_file_0/reg_bit_5/Gnd" "Dd3" 11.34
cap "register_file_0/reg_bit_5/As" "register_file_0/reg_bit_5/Gnd" 68.4
cap "Ad0" "register_file_0/reg_bit_7/diffamp_0/a_92_n2#" 204.66
cap "register_file_0/reg_bit_7/A_" "Ad0" 19.44
cap "register_file_0/reg_bit_7/A_" "Dd0" 134.64
cap "register_file_0/Vdd" "Dd0" 306.18
cap "Ad0" "register_file_0/reg_bit_7/Gnd" 92.34
cap "Ad0" "As" 6.3
cap "register_file_0/reg_bit_7/Gnd" "Dd0" 56.7
cap "As" "register_file_0/reg_bit_7/Gnd" 34.2
cap "register_file_0/reg_bit_0/Ds" "register_file_0/reg_bit_0/isolation_0/Bl" 24.48
cap "register_file_0/reg_bit_0/Ds" "register_file_0/reg_bit_0/Bl" 119.34
cap "decoder_full_0/andor_0/nand_2/a_n20_20#" "register_file_0/reg_bit_0/Ds" 92.61
cap "register_file_0/Dd7" "register_file_0/reg_bit_0/isolation_0/Bl_" 24.48
cap "register_file_0/Dd6" "register_file_0/reg_bit_1/isolation_0/Bl_" 24.48
cap "register_file_0/Dd6" "register_file_0/reg_bit_1/Bl_" 85.68
cap "register_file_0/Dd6" "register_file_0/reg_bit_1/Vdd" 56.7
cap "register_file_0/Dd7" "register_file_0/reg_bit_0/Bl_" 85.68
cap "register_file_0/Dd7" "register_file_0/reg_bit_1/Vdd" 56.7
cap "register_file_0/reg_bit_1/Vdd" "register_file_0/Dd6" 68.85
cap "register_file_0/reg_bit_1/Vdd" "register_file_0/Dd7" 68.85
cap "register_file_0/Dd3" "register_file_0/reg_bit_4/isolation_0/Bl_" 24.48
cap "register_file_0/Dd5" "register_file_0/reg_bit_2/isolation_0/Bl_" 24.48
cap "register_file_0/Dd3" "register_file_0/reg_bit_4/Bl_" 85.68
cap "register_file_0/Dd4" "register_file_0/reg_bit_3/isolation_0/Bl_" 24.48
cap "register_file_0/Dd4" "register_file_0/reg_bit_3/Bl_" 85.68
cap "register_file_0/Dd3" "register_file_0/reg_bit_3/Vdd" 45.36
cap "register_file_0/Dd4" "register_file_0/reg_bit_3/Vdd" 56.7
cap "register_file_0/Dd5" "register_file_0/reg_bit_2/Bl_" 85.68
cap "register_file_0/Dd5" "register_file_0/reg_bit_3/Vdd" 56.7
cap "register_file_0/reg_bit_3/Vdd" "register_file_0/Dd3" 55.35
cap "register_file_0/reg_bit_3/Vdd" "register_file_0/Dd4" 68.85
cap "register_file_0/reg_bit_3/Vdd" "register_file_0/Dd5" 68.85
cap "register_file_0/Dd1" "register_file_0/reg_bit_6/isolation_0/Bl_" 24.48
cap "register_file_0/Dd1" "register_file_0/reg_bit_6/Bl_" 85.68
cap "register_file_0/Dd2" "register_file_0/reg_bit_5/isolation_0/Bl_" 24.48
cap "register_file_0/Dd2" "register_file_0/reg_bit_5/Bl_" 85.68
cap "register_file_0/Dd1" "register_file_0/Vdd" 56.7
cap "register_file_0/Dd2" "register_file_0/Vdd" 56.7
cap "register_file_0/Dd3" "register_file_0/Vdd" 11.34
cap "register_file_0/Vdd" "register_file_0/Dd1" 68.85
cap "register_file_0/Vdd" "register_file_0/Dd2" 68.85
cap "register_file_0/Vdd" "register_file_0/Dd3" 13.5
cap "register_file_0/Vdd" "register_file_0/Dd0" 80.19
cap "register_file_0/Dd0" "register_file_0/reg_bit_7/Bl_" 85.68
cap "register_file_0/Dd0" "register_file_0/reg_bit_7/isolation_0/Bl_" 24.48
cap "register_file_0/reg_bit_0/sram_4/Vdd" "m1_n58_130#" 3.55271e-15
cap "register_file_0/reg_bit_0/sram_4/Gnd" "register_file_0/En6" 1.13687e-13
cap "register_file_0/reg_bit_0/sram_3/Gnd" "decoder_full_0/andor_3/nand_2/OUT" 1.13687e-13
cap "decoder_full_0/andor_4/En" "register_file_0/reg_bit_0/sram_3/Gnd" 5.68434e-14
cap "decoder_full_0/andor_5/En" "decoder_full_0/andor_5/nand_2/a_n19_n60#" 5.68434e-14
cap "PreV" "register_file_0/reg_bit_0/precharge_0/Bl" -57.6
cap "PreV" "decoder_full_0/andor_6/En" 90.72
cap "PreV" "GND" -1.13687e-13
cap "register_file_0/Vdd" "Bl" -43.2
cap "register_file_0/Vdd" "Bl" -14.4
cap "A2" "decoder_full_0/decoder_1/3nor_7/VDD" 5.94
merge "register_file_0/En4" "decoder_full_0/andor_2/En" -614.52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 -14 24 0 -36 -24
merge "decoder_full_0/andor_2/En" "decoder_full_0/andor_2/nand_2/OUT"
merge "decoder_full_0/andor_2/nand_2/OUT" "m1_n58_403#"
merge "register_file_0/Dd5" "Dd5" -533.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -30 -24
merge "register_file_0/reg_bit_0/precharge_0/w_n25_n17#" "register_file_0/reg_bit_0/sram_7/Vdd" -44783.7 0 0 0 0 -21 -44 0 0 0 0 0 0 0 0 0 0 -3843 -1295 0 0 0 0
merge "register_file_0/reg_bit_0/sram_7/Vdd" "w_43_782#"
merge "w_43_782#" "w_4_733#"
merge "w_4_733#" "PreV"
merge "PreV" "decoder_full_0/andor_6/nand_2/a_n20_20#"
merge "decoder_full_0/andor_6/nand_2/a_n20_20#" "decoder_full_0/andor_5/VDD"
merge "decoder_full_0/andor_5/VDD" "decoder_full_0/decoder_1/3nor_7/VDD"
merge "decoder_full_0/decoder_1/3nor_7/VDD" "register_file_0/reg_bit_0/sram_6/Vdd"
merge "register_file_0/reg_bit_0/sram_6/Vdd" "decoder_full_0/andor_5/nand_2/a_n20_20#"
merge "decoder_full_0/andor_5/nand_2/a_n20_20#" "decoder_full_0/andor_4/nand_2/a_n20_20#"
merge "decoder_full_0/andor_4/nand_2/a_n20_20#" "register_file_0/reg_bit_0/sram_3/Vdd"
merge "register_file_0/reg_bit_0/sram_3/Vdd" "register_file_0/reg_bit_0/sram_1/Vdd"
merge "register_file_0/reg_bit_0/sram_1/Vdd" "decoder_full_0/andor_2/nand_2/a_n20_20#"
merge "decoder_full_0/andor_2/nand_2/a_n20_20#" "register_file_0/reg_bit_0/sram_4/Vdd"
merge "register_file_0/reg_bit_0/sram_4/Vdd" "decoder_full_0/andor_0/nand_2/a_n20_20#"
merge "decoder_full_0/andor_0/nand_2/a_n20_20#" "register_file_0/reg_bit_0/Vdd"
merge "register_file_0/reg_bit_0/Vdd" "decoder_full_0/decoder_0/VDD"
merge "decoder_full_0/decoder_0/VDD" "decoder_full_0/decoder_0/inv_0/Vdd"
merge "decoder_full_0/decoder_0/inv_0/Vdd" "VDD"
merge "register_file_0/reg_bit_1/A" "Ad6" -682.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -24
merge "register_file_0/Dd6" "Dd6" -541.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -24
merge "register_file_0/En3" "decoder_full_0/andor_3/nand_2/OUT" -664.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 -14 0 0 -36 -24
merge "decoder_full_0/andor_3/nand_2/OUT" "m1_n58_493#"
merge "decoder_full_0/andor_6/Clk_" "register_file_0/reg_bit_7/As" -2148.48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -80 -48 -18 -54
merge "register_file_0/reg_bit_7/As" "register_file_0/reg_bit_6/As"
merge "register_file_0/reg_bit_6/As" "register_file_0/reg_bit_5/As"
merge "register_file_0/reg_bit_5/As" "register_file_0/reg_bit_4/As"
merge "register_file_0/reg_bit_4/As" "register_file_0/reg_bit_3/As"
merge "register_file_0/reg_bit_3/As" "register_file_0/reg_bit_2/As"
merge "register_file_0/reg_bit_2/As" "register_file_0/reg_bit_1/As"
merge "register_file_0/reg_bit_1/As" "register_file_0/reg_bit_0/As"
merge "register_file_0/reg_bit_0/As" "As"
merge "As" "decoder_full_0/Clk_"
merge "decoder_full_0/Clk_" "m3_n152_2#"
merge "m3_n152_2#" "m3_339_3#"
merge "register_file_0/Dd7" "Dd7" -485.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6 -24
merge "register_file_0/En5" "decoder_full_0/andor_1/En" -664.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 -14 0 0 -36 -24
merge "decoder_full_0/andor_1/En" "decoder_full_0/andor_1/nand_2/OUT"
merge "decoder_full_0/andor_1/nand_2/OUT" "m1_n58_313#"
merge "register_file_0/En1" "decoder_full_0/andor_5/En" -664.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 -14 0 0 -36 -24
merge "decoder_full_0/andor_5/En" "m1_n58_659#"
merge "decoder_full_0/andor_6/m1_0_5#" "decoder_full_0/decoder_1/3nor_7/GND" -39295.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -323 -384 -4874 -1148 0 0
merge "decoder_full_0/decoder_1/3nor_7/GND" "register_file_0/reg_bit_0/sram_7/Gnd"
merge "register_file_0/reg_bit_0/sram_7/Gnd" "decoder_full_0/andor_5/nand_2/a_n19_n60#"
merge "decoder_full_0/andor_5/nand_2/a_n19_n60#" "register_file_0/reg_bit_0/sram_5/Gnd"
merge "register_file_0/reg_bit_0/sram_5/Gnd" "register_file_0/reg_bit_0/sram_2/Gnd"
merge "register_file_0/reg_bit_0/sram_2/Gnd" "decoder_full_0/andor_3/nand_2/a_n19_n60#"
merge "decoder_full_0/andor_3/nand_2/a_n19_n60#" "decoder_full_0/decoder_1/GND"
merge "decoder_full_0/decoder_1/GND" "register_file_0/reg_bit_0/sram_0/Gnd"
merge "register_file_0/reg_bit_0/sram_0/Gnd" "decoder_full_0/andor_1/nand_2/a_n19_n60#"
merge "decoder_full_0/andor_1/nand_2/a_n19_n60#" "register_file_0/reg_bit_0/Gnd"
merge "register_file_0/reg_bit_0/Gnd" "decoder_full_0/andor_7/nand_2/a_n19_n60#"
merge "decoder_full_0/andor_7/nand_2/a_n19_n60#" "decoder_full_0/decoder_0/GND"
merge "decoder_full_0/decoder_0/GND" "GND"
merge "register_file_0/reg_bit_5/A" "Ad2" -682.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -24
merge "register_file_0/reg_bit_7/sram_7/Gnd" "register_file_0/reg_bit_7/sram_5/Gnd" -2948.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -126 0 0 0 0
merge "register_file_0/reg_bit_7/sram_5/Gnd" "register_file_0/reg_bit_7/sram_2/Gnd"
merge "register_file_0/reg_bit_7/sram_2/Gnd" "register_file_0/reg_bit_7/sram_0/Gnd"
merge "register_file_0/reg_bit_7/sram_0/Gnd" "register_file_0/Gnd"
merge "register_file_0/Gnd" "m1_376_179#"
merge "decoder_full_0/andor_6/En" "register_file_0/En0" -1325.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 -14 0 0 -470 -24
merge "register_file_0/En0" "m1_n58_703#"
merge "register_file_0/reg_bit_0/sram_4/En" "decoder_full_0/andor_7/En" -4723.95 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 -14 0 0 -858 -304
merge "decoder_full_0/andor_7/En" "m1_n58_130#"
merge "register_file_0/En6" "decoder_full_0/andor_0/En" -614.52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 -14 24 0 -36 -24
merge "decoder_full_0/andor_0/En" "decoder_full_0/andor_0/nand_2/OUT"
merge "decoder_full_0/andor_0/nand_2/OUT" "m1_n58_223#"
merge "register_file_0/En2" "decoder_full_0/andor_4/En" -602.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 -14 0 0 12 -24
merge "decoder_full_0/andor_4/En" "m1_n59_553#"
merge "register_file_0/reg_bit_0/Ds" "decoder_full_0/Clk" -904.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -118 -54
merge "decoder_full_0/Clk" "m3_n143_69#"
merge "m3_n143_69#" "decoder_full_0/andor_6/Clk"
merge "decoder_full_0/andor_6/Clk" "register_file_0/reg_bit_6/write_driver_0/Ds"
merge "register_file_0/reg_bit_6/write_driver_0/Ds" "Ds"
merge "register_file_0/reg_bit_7/sram_6/Vdd" "register_file_0/reg_bit_7/sram_3/Vdd" -596.88 0 0 0 0 -16 -16 0 0 0 0 0 0 0 0 0 0 -21 -20 0 0 0 0
merge "register_file_0/reg_bit_7/sram_3/Vdd" "register_file_0/reg_bit_7/sram_1/Vdd"
merge "register_file_0/reg_bit_7/sram_1/Vdd" "register_file_0/Vdd"
merge "register_file_0/Vdd" "m1_374_723#"
merge "m1_374_723#" "w_333_733#"
merge "register_file_0/reg_bit_0/diffamp_0/Ad" "register_file_0/reg_bit_0/A" -625.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6 -24
merge "register_file_0/reg_bit_0/A" "Ad7"
merge "register_file_0/Pc" "Pc" -333.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -16 0 0
merge "register_file_0/reg_bit_6/write_driver_0/Dd" "register_file_0/Dd1" -501.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6 -24
merge "register_file_0/Dd1" "Dd1"
merge "register_file_0/reg_bit_7/iso_sel" "iso_sel1" -358.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -26
merge "register_file_0/reg_bit_4/A" "Ad3" -682.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -24
merge "register_file_0/reg_bit_3/Vdd" "w_163_36#" -66.6 0 0 0 0 -20 -24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "decoder_full_0/decoder_0/i0" "D0" -165.15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "register_file_0/reg_bit_7/A" "Ad0" -682.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -24
merge "register_file_0/reg_bit_3/A" "Ad4" -666 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -24
merge "decoder_full_0/decoder_0/i1" "D1" -165.15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "decoder_full_0/decoder_1/i0" "A0" -165.15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "register_file_0/reg_bit_6/A" "Ad1" -682.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -24
merge "decoder_full_0/decoder_0/i2" "D2" -165.15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "register_file_0/Dd0" "Dd0" -504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -24
merge "decoder_full_0/decoder_1/i1" "A1" 72.45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 176 0
merge "decoder_full_0/decoder_1/i2" "A2" -165.15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "register_file_0/reg_bit_7/precharge_0/Bl" "Bl" -691.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16 0 0
merge "register_file_0/Dd2" "Dd2" -541.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -24
merge "register_file_0/Dd3" "Dd3" -541.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -24
merge "register_file_0/reg_bit_2/A" "Ad5" -682.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -24
merge "register_file_0/Dd4" "Dd4" -541.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -24
merge "decoder_full_0/decoder_0/3nor_0/GND" "decoder_full_0/andor_7/GND" -3124.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -231 -98 0 0 0 0
merge "decoder_full_0/andor_7/GND" "m1_n221_60#"
merge "register_file_0/reg_bit_0/precharge_0/Bl" "m1_4_733#" -691.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16 0 0
