* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Jun 2 2020 04:44:27

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: D:\ProgramFiles\Lattice\sbt_backend\bin\win32\opt\packer.exe  D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/netlist/oadb-top  --outdir  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/packer  --package  TQ144  --basename  HoloBlade  --src_sdc_file  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/placer/top_pl.sdc  --dst_sdc_file  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/top_pk.sdc  --translator  D:/ProgramFiles/Lattice/sbt_backend/bin/sdc_translator.tcl  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: top
Used Logic Cell: 2525/3520
Used Logic Tile: 346/440
Used IO Cell:    83/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: FIFO_CLK_c
Clock Source: FIFO_CLK 
Clock Driver: FIFO_CLK_pad (ICE_GB_IO)
Driver Position: (0, 10, 1)
Fanout to FF: 1054
Fanout to Tile: 218

Clock Domain: DEBUG_6_c
Clock Source: GB_BUFFER_pll_clk_unbuf_THRU_CO 
Clock Driver: clk_gb (ICE_GB)
Driver Position: (0, 11, 0)
Fanout to FF: 356
Fanout to Tile: 101


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 0 0 0 1 7 1 8 8 2 8 8 8 8 6 8 5 0 0 0 0 0 0   
19|   0 0 0 0 0 0 0 8 7 7 8 2 8 8 8 8 8 8 4 1 0 0 0 0   
18|   0 0 0 0 8 0 8 7 8 8 7 8 8 8 8 7 8 8 3 0 0 0 0 0   
17|   0 0 0 0 0 1 8 8 8 8 8 8 8 8 8 8 8 8 1 0 0 0 0 0   
16|   1 0 0 0 7 8 7 8 8 8 8 8 8 8 8 8 8 8 8 3 0 0 0 0   
15|   0 0 0 0 8 8 8 6 8 8 2 6 2 6 7 8 8 8 8 4 0 0 0 0   
14|   1 8 8 0 8 7 7 8 8 8 8 8 8 8 2 8 8 2 8 8 0 7 0 0   
13|   7 7 7 0 8 8 8 8 8 8 8 7 8 8 7 8 8 8 8 8 0 8 8 1   
12|   1 8 7 0 8 8 7 8 8 8 8 8 8 7 8 8 7 8 8 7 0 8 8 8   
11|   8 8 8 0 8 8 8 8 8 7 8 8 8 8 8 8 8 8 8 8 0 8 1 1   
10|   8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 7 8 6   
 9|   7 7 7 0 8 8 8 8 8 8 7 8 8 8 8 7 8 8 7 8 0 8 2 0   
 8|   8 8 8 0 8 8 8 8 8 8 8 8 8 8 7 8 8 8 8 8 0 7 1 0   
 7|   7 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 7 0 8 8 0   
 6|   8 8 8 0 8 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 2 8 0   
 5|   0 0 0 0 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 6 0 7 8 0   
 4|   0 0 0 0 0 7 8 8 8 8 8 8 7 8 8 8 8 8 8 6 0 1 0 0   
 3|   0 0 0 0 0 8 8 8 8 7 8 8 8 8 7 8 7 8 8 1 0 0 0 0   
 2|   0 0 0 0 0 8 8 8 8 7 8 8 8 8 8 8 6 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 1 6 8 8 6 2 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 7.30

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  1  6  4 14 12  5 18 12 16 16 21 17 20  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0 11 17 21 17  4 19 14 17 14 17 14  7  2  0  0  0  0    
18|     0  0  0  0 18  0 22 20 19 21 22 16 16 18 16 22 17 20  7  0  0  0  0  0    
17|     0  0  0  0  0  1 19 18 22 21 22 17 16 13 19 18 17 15  4  0  0  0  0  0    
16|     1  0  0  0 22 21 19 20 20 19 20 19 16 13 17 20 12 17 17  7  0  0  0  0    
15|     0  0  0  0 22 17 19 20 16 17  3 11  3  9 14 15 17 15 15  9  0  0  0  0    
14|     1 17 19  0 15 19 22 18 21 21 20 15 20 18  3 13 18  4 19 18  0 11  0  0    
13|    17 22 21  0 18 21 21 22 20 18 10 16 19 16 19 10 17 16 20 17  0 12 15  3    
12|     4 21 21  0 20 19 21 21 20 17 21 21 21 22 21 12 14 18 15 21  0 22 13 18    
11|    15 18 16  0 20 21 17 22 21 22 21 15  8 17 17 19 16 16 15  7  0 15  3  3    
10|    15 21 22  0 22 20 22 22 18 19 22 13 16 16 21 14 14 20 17 20  0 14 16 13    
 9|    21 22 22  0 18 22 19 22 22 19 22 20 21 19 18 21 20 12 21 19  0 16  7  0    
 8|    20 21 22  0 19 21 21 20 22 17 19 19 21 14 22 20 19 17 22 18  0 17  2  0    
 7|    22 22 16  0 18 20 20 20 16 22 19 21 19 21 20 20 20 22 19 21  0 16 16  0    
 6|    16 18 22  0 13 18 21 17 19 20 21 16 18 20 20 20 22 20 17 21  0  7 16  0    
 5|     0  0  0  0 22 21 22 20 22 22 21 22 21 19 21 21 22 20 22 20  0 21 16  0    
 4|     0  0  0  0  0 21 18 21 22 18 18 21 21 19 18 17 18 22 21 13  0  4  0  0    
 3|     0  0  0  0  0 20 20 16 21 21 21 20 18 19 22 19 21 20 20  3  0  0  0  0    
 2|     0  0  0  0  0 13 19 17 21 22 22 20 17 22 19 17 20  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  4 13 21 22 19  7  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 17.32

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  1 23  4 30 28  6 27 23 24 23 21 24 20  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0 24 27 26 23  4 29 26 26 32 24 32 10  2  0  0  0  0    
18|     0  0  0  0 28  0 26 26 30 28 24 16 27 32 32 28 24 32 10  0  0  0  0  0    
17|     0  0  0  0  0  1 28 28 29 27 30 30 28 24 32 32 23 25  4  0  0  0  0  0    
16|     1  0  0  0 28 28 23 25 29 26 26 30 29 30 28 27 24 24 26  8  0  0  0  0    
15|     0  0  0  0 30 30 26 24 32 30  5 14  5  9 23 28 26 22 22 13  0  0  0  0    
14|     1 24 29  0 30 24 27 25 30 30 28 29 27 23  5 26 26  4 25 31  0 22  0  0    
13|    24 27 26  0 30 31 29 29 30 25 24 21 27 21 19 29 23 16 31 29  0 26 30  3    
12|     4 29 27  0 28 26 25 29 29 30 27 26 29 26 24 21 14 25 27 25  0 29 27 30    
11|    28 29 28  0 31 28 30 26 30 27 28 29 31 30 20 29 26 21 32 25  0 27  3  3    
10|    30 27 31  0 31 27 29 28 28 28 29 28 30 16 25 19 30 30 31 27  0 27 31 22    
 9|    26 27 26  0 29 29 30 31 31 28 27 26 28 24 23 28 29 17 27 27  0 26  7  0    
 8|    28 26 27  0 28 29 29 31 31 28 30 26 29 26 25 28 29 31 27 28  0 26  2  0    
 7|    26 29 31  0 29 28 29 32 28 31 28 29 30 32 32 31 30 27 30 26  0 29 16  0    
 6|    29 28 28  0 28 25 28 32 32 30 29 26 28 30 31 29 27 27 25 30  0  7 16  0    
 5|     0  0  0  0 27 27 26 30 29 32 30 28 26 27 30 31 31 28 29 24  0 26 16  0    
 4|     0  0  0  0  0 25 28 28 30 29 29 30 25 26 27 27 31 29 28 20  0  4  0  0    
 3|     0  0  0  0  0 32 29 29 31 26 28 29 30 29 26 29 26 28 29  3  0  0  0  0    
 2|     0  0  0  0  0 31 28 31 30 27 30 31 31 29 30 30 24  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  4 24 31 31 24  7  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 25.43

***** Run Time Info *****
Run Time:  2
