============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 28 2025  10:00:23 pm
  Module:                 riscv_core
  Library domain:         worst
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         best
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

    Instance          Module        Cell Count  Cell Area  Net Area   Combinational   Buffer   Inverter     Flop     Latch   Clock-Gate   Memory   Macro   Total Area 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
riscv_core                               18561  50644.728 27199.785       31102.506  615.600    894.672  18031.950   0.000        0.000    0.000   0.000    77844.513 
  u_div         biriscv_divider           1255   3561.246  1464.973        1861.164    1.710     66.348   1632.024   0.000        0.000    0.000   0.000     5026.219 
  u_exec0_u_alu biriscv_alu                795   1497.618   948.811        1414.854    1.710     81.054      0.000   0.000        0.000    0.000   0.000     2446.429 
  u_mul         biriscv_multiplier        2028   6150.186  3147.183        5382.396    9.234     89.262    669.294   0.000        0.000    0.000   0.000     9297.369 
