Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sun Feb 21 17:39:37 2016
| Host         : DETI-PC0018 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TestSeqProc_timing_summary_routed.rpt -rpx TestSeqProc_timing_summary_routed.rpx
| Design       : TestSeqProc
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: divided_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.706        0.000                      0                   32        0.260        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.706        0.000                      0                   32        0.260        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 internal_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divided_clk_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.886ns (39.072%)  route 1.382ns (60.928%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns = ( 8.808 - 5.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.324     4.059    clk_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  internal_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDRE (Prop_fdre_C_Q)         0.393     4.452 r  internal_clock_reg[7]/Q
                         net (fo=2, routed)           0.787     5.238    internal_clock_reg[7]
    SLICE_X89Y63         LUT6 (Prop_lut6_I0_O)        0.097     5.335 r  divided_clk_i_22/O
                         net (fo=1, routed)           0.000     5.335    divided_clk_i_22_n_0
    SLICE_X89Y63         MUXF7 (Prop_muxf7_I1_O)      0.167     5.502 r  divided_clk_reg_i_6/O
                         net (fo=1, routed)           0.595     6.097    divided_clk_reg_i_6_n_0
    SLICE_X89Y67         LUT6 (Prop_lut6_I4_O)        0.229     6.326 r  divided_clk_i_1/O
                         net (fo=1, routed)           0.000     6.326    divided_clk_i_1_n_0
    SLICE_X89Y67         FDRE                                         r  divided_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255     7.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.590 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.218     8.808    clk_IBUF_BUFG
    SLICE_X89Y67         FDRE                                         r  divided_clk_reg/C  (IS_INVERTED)
                         clock pessimism              0.223     9.031    
                         clock uncertainty           -0.035     8.995    
    SLICE_X89Y67         FDRE (Setup_fdre_C_D)        0.037     9.032    divided_clk_reg
  -------------------------------------------------------------------
                         required time                          9.032    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             8.010ns  (required time - arrival time)
  Source:                 internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 1.644ns (81.498%)  route 0.373ns (18.502%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.325     4.060    clk_IBUF_BUFG
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDRE (Prop_fdre_C_Q)         0.393     4.453 f  internal_clock_reg[0]/Q
                         net (fo=2, routed)           0.373     4.826    internal_clock_reg[0]
    SLICE_X88Y62         LUT1 (Prop_lut1_I0_O)        0.097     4.923 r  internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     4.923    internal_clock[0]_i_5_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.302 r  internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.302    internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.394 r  internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.394    internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.486 r  internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.486    internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.578 r  internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.578    internal_clock_reg[12]_i_1_n_0
    SLICE_X88Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.670 r  internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.670    internal_clock_reg[16]_i_1_n_0
    SLICE_X88Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.762 r  internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.762    internal_clock_reg[20]_i_1_n_0
    SLICE_X88Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.854 r  internal_clock_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.854    internal_clock_reg[24]_i_1_n_0
    SLICE_X88Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.077 r  internal_clock_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.077    internal_clock_reg[28]_i_1_n_6
    SLICE_X88Y69         FDRE                                         r  internal_clock_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.216    13.806    clk_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  internal_clock_reg[29]/C
                         clock pessimism              0.223    14.029    
                         clock uncertainty           -0.035    13.993    
    SLICE_X88Y69         FDRE (Setup_fdre_C_D)        0.094    14.087    internal_clock_reg[29]
  -------------------------------------------------------------------
                         required time                         14.087    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                  8.010    

Slack (MET) :             8.053ns  (required time - arrival time)
  Source:                 internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 1.601ns (81.095%)  route 0.373ns (18.905%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.325     4.060    clk_IBUF_BUFG
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDRE (Prop_fdre_C_Q)         0.393     4.453 f  internal_clock_reg[0]/Q
                         net (fo=2, routed)           0.373     4.826    internal_clock_reg[0]
    SLICE_X88Y62         LUT1 (Prop_lut1_I0_O)        0.097     4.923 r  internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     4.923    internal_clock[0]_i_5_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.302 r  internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.302    internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.394 r  internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.394    internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.486 r  internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.486    internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.578 r  internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.578    internal_clock_reg[12]_i_1_n_0
    SLICE_X88Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.670 r  internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.670    internal_clock_reg[16]_i_1_n_0
    SLICE_X88Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.762 r  internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.762    internal_clock_reg[20]_i_1_n_0
    SLICE_X88Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.854 r  internal_clock_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.854    internal_clock_reg[24]_i_1_n_0
    SLICE_X88Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.034 r  internal_clock_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.034    internal_clock_reg[28]_i_1_n_5
    SLICE_X88Y69         FDRE                                         r  internal_clock_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.216    13.806    clk_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  internal_clock_reg[30]/C
                         clock pessimism              0.223    14.029    
                         clock uncertainty           -0.035    13.993    
    SLICE_X88Y69         FDRE (Setup_fdre_C_D)        0.094    14.087    internal_clock_reg[30]
  -------------------------------------------------------------------
                         required time                         14.087    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  8.053    

Slack (MET) :             8.076ns  (required time - arrival time)
  Source:                 internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 1.578ns (80.873%)  route 0.373ns (19.127%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.325     4.060    clk_IBUF_BUFG
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDRE (Prop_fdre_C_Q)         0.393     4.453 f  internal_clock_reg[0]/Q
                         net (fo=2, routed)           0.373     4.826    internal_clock_reg[0]
    SLICE_X88Y62         LUT1 (Prop_lut1_I0_O)        0.097     4.923 r  internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     4.923    internal_clock[0]_i_5_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.302 r  internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.302    internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.394 r  internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.394    internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.486 r  internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.486    internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.578 r  internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.578    internal_clock_reg[12]_i_1_n_0
    SLICE_X88Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.670 r  internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.670    internal_clock_reg[16]_i_1_n_0
    SLICE_X88Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.762 r  internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.762    internal_clock_reg[20]_i_1_n_0
    SLICE_X88Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.854 r  internal_clock_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.854    internal_clock_reg[24]_i_1_n_0
    SLICE_X88Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.011 r  internal_clock_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.011    internal_clock_reg[28]_i_1_n_7
    SLICE_X88Y69         FDRE                                         r  internal_clock_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.216    13.806    clk_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  internal_clock_reg[28]/C
                         clock pessimism              0.223    14.029    
                         clock uncertainty           -0.035    13.993    
    SLICE_X88Y69         FDRE (Setup_fdre_C_D)        0.094    14.087    internal_clock_reg[28]
  -------------------------------------------------------------------
                         required time                         14.087    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                  8.076    

Slack (MET) :             8.089ns  (required time - arrival time)
  Source:                 internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 1.566ns (80.754%)  route 0.373ns (19.246%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 13.807 - 10.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.325     4.060    clk_IBUF_BUFG
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDRE (Prop_fdre_C_Q)         0.393     4.453 f  internal_clock_reg[0]/Q
                         net (fo=2, routed)           0.373     4.826    internal_clock_reg[0]
    SLICE_X88Y62         LUT1 (Prop_lut1_I0_O)        0.097     4.923 r  internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     4.923    internal_clock[0]_i_5_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.302 r  internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.302    internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.394 r  internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.394    internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.486 r  internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.486    internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.578 r  internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.578    internal_clock_reg[12]_i_1_n_0
    SLICE_X88Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.670 r  internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.670    internal_clock_reg[16]_i_1_n_0
    SLICE_X88Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.762 r  internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.762    internal_clock_reg[20]_i_1_n_0
    SLICE_X88Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.999 r  internal_clock_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.999    internal_clock_reg[24]_i_1_n_4
    SLICE_X88Y68         FDRE                                         r  internal_clock_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.217    13.807    clk_IBUF_BUFG
    SLICE_X88Y68         FDRE                                         r  internal_clock_reg[27]/C
                         clock pessimism              0.223    14.030    
                         clock uncertainty           -0.035    13.994    
    SLICE_X88Y68         FDRE (Setup_fdre_C_D)        0.094    14.088    internal_clock_reg[27]
  -------------------------------------------------------------------
                         required time                         14.088    
                         arrival time                          -5.999    
  -------------------------------------------------------------------
                         slack                                  8.089    

Slack (MET) :             8.103ns  (required time - arrival time)
  Source:                 internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 1.552ns (80.614%)  route 0.373ns (19.386%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 13.807 - 10.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.325     4.060    clk_IBUF_BUFG
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDRE (Prop_fdre_C_Q)         0.393     4.453 f  internal_clock_reg[0]/Q
                         net (fo=2, routed)           0.373     4.826    internal_clock_reg[0]
    SLICE_X88Y62         LUT1 (Prop_lut1_I0_O)        0.097     4.923 r  internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     4.923    internal_clock[0]_i_5_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.302 r  internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.302    internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.394 r  internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.394    internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.486 r  internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.486    internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.578 r  internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.578    internal_clock_reg[12]_i_1_n_0
    SLICE_X88Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.670 r  internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.670    internal_clock_reg[16]_i_1_n_0
    SLICE_X88Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.762 r  internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.762    internal_clock_reg[20]_i_1_n_0
    SLICE_X88Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.985 r  internal_clock_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.985    internal_clock_reg[24]_i_1_n_6
    SLICE_X88Y68         FDRE                                         r  internal_clock_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.217    13.807    clk_IBUF_BUFG
    SLICE_X88Y68         FDRE                                         r  internal_clock_reg[25]/C
                         clock pessimism              0.223    14.030    
                         clock uncertainty           -0.035    13.994    
    SLICE_X88Y68         FDRE (Setup_fdre_C_D)        0.094    14.088    internal_clock_reg[25]
  -------------------------------------------------------------------
                         required time                         14.088    
                         arrival time                          -5.985    
  -------------------------------------------------------------------
                         slack                                  8.103    

Slack (MET) :             8.146ns  (required time - arrival time)
  Source:                 internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 1.509ns (80.171%)  route 0.373ns (19.829%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 13.807 - 10.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.325     4.060    clk_IBUF_BUFG
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDRE (Prop_fdre_C_Q)         0.393     4.453 f  internal_clock_reg[0]/Q
                         net (fo=2, routed)           0.373     4.826    internal_clock_reg[0]
    SLICE_X88Y62         LUT1 (Prop_lut1_I0_O)        0.097     4.923 r  internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     4.923    internal_clock[0]_i_5_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.302 r  internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.302    internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.394 r  internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.394    internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.486 r  internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.486    internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.578 r  internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.578    internal_clock_reg[12]_i_1_n_0
    SLICE_X88Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.670 r  internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.670    internal_clock_reg[16]_i_1_n_0
    SLICE_X88Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.762 r  internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.762    internal_clock_reg[20]_i_1_n_0
    SLICE_X88Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.942 r  internal_clock_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.942    internal_clock_reg[24]_i_1_n_5
    SLICE_X88Y68         FDRE                                         r  internal_clock_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.217    13.807    clk_IBUF_BUFG
    SLICE_X88Y68         FDRE                                         r  internal_clock_reg[26]/C
                         clock pessimism              0.223    14.030    
                         clock uncertainty           -0.035    13.994    
    SLICE_X88Y68         FDRE (Setup_fdre_C_D)        0.094    14.088    internal_clock_reg[26]
  -------------------------------------------------------------------
                         required time                         14.088    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                  8.146    

Slack (MET) :             8.169ns  (required time - arrival time)
  Source:                 internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 1.486ns (79.926%)  route 0.373ns (20.074%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 13.807 - 10.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.325     4.060    clk_IBUF_BUFG
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDRE (Prop_fdre_C_Q)         0.393     4.453 f  internal_clock_reg[0]/Q
                         net (fo=2, routed)           0.373     4.826    internal_clock_reg[0]
    SLICE_X88Y62         LUT1 (Prop_lut1_I0_O)        0.097     4.923 r  internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     4.923    internal_clock[0]_i_5_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.302 r  internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.302    internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.394 r  internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.394    internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.486 r  internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.486    internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.578 r  internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.578    internal_clock_reg[12]_i_1_n_0
    SLICE_X88Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.670 r  internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.670    internal_clock_reg[16]_i_1_n_0
    SLICE_X88Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.762 r  internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.762    internal_clock_reg[20]_i_1_n_0
    SLICE_X88Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.919 r  internal_clock_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.919    internal_clock_reg[24]_i_1_n_7
    SLICE_X88Y68         FDRE                                         r  internal_clock_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.217    13.807    clk_IBUF_BUFG
    SLICE_X88Y68         FDRE                                         r  internal_clock_reg[24]/C
                         clock pessimism              0.223    14.030    
                         clock uncertainty           -0.035    13.994    
    SLICE_X88Y68         FDRE (Setup_fdre_C_D)        0.094    14.088    internal_clock_reg[24]
  -------------------------------------------------------------------
                         required time                         14.088    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  8.169    

Slack (MET) :             8.182ns  (required time - arrival time)
  Source:                 internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 1.474ns (79.796%)  route 0.373ns (20.204%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns = ( 13.808 - 10.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.325     4.060    clk_IBUF_BUFG
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDRE (Prop_fdre_C_Q)         0.393     4.453 f  internal_clock_reg[0]/Q
                         net (fo=2, routed)           0.373     4.826    internal_clock_reg[0]
    SLICE_X88Y62         LUT1 (Prop_lut1_I0_O)        0.097     4.923 r  internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     4.923    internal_clock[0]_i_5_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.302 r  internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.302    internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.394 r  internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.394    internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.486 r  internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.486    internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.578 r  internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.578    internal_clock_reg[12]_i_1_n_0
    SLICE_X88Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.670 r  internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.670    internal_clock_reg[16]_i_1_n_0
    SLICE_X88Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.907 r  internal_clock_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.907    internal_clock_reg[20]_i_1_n_4
    SLICE_X88Y67         FDRE                                         r  internal_clock_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.218    13.808    clk_IBUF_BUFG
    SLICE_X88Y67         FDRE                                         r  internal_clock_reg[23]/C
                         clock pessimism              0.223    14.031    
                         clock uncertainty           -0.035    13.995    
    SLICE_X88Y67         FDRE (Setup_fdre_C_D)        0.094    14.089    internal_clock_reg[23]
  -------------------------------------------------------------------
                         required time                         14.089    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  8.182    

Slack (MET) :             8.196ns  (required time - arrival time)
  Source:                 internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 1.460ns (79.641%)  route 0.373ns (20.359%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns = ( 13.808 - 10.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.325     4.060    clk_IBUF_BUFG
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDRE (Prop_fdre_C_Q)         0.393     4.453 f  internal_clock_reg[0]/Q
                         net (fo=2, routed)           0.373     4.826    internal_clock_reg[0]
    SLICE_X88Y62         LUT1 (Prop_lut1_I0_O)        0.097     4.923 r  internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     4.923    internal_clock[0]_i_5_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.302 r  internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.302    internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.394 r  internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.394    internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.486 r  internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.486    internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.578 r  internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.578    internal_clock_reg[12]_i_1_n_0
    SLICE_X88Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.670 r  internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.670    internal_clock_reg[16]_i_1_n_0
    SLICE_X88Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.893 r  internal_clock_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.893    internal_clock_reg[20]_i_1_n_6
    SLICE_X88Y67         FDRE                                         r  internal_clock_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.218    13.808    clk_IBUF_BUFG
    SLICE_X88Y67         FDRE                                         r  internal_clock_reg[21]/C
                         clock pessimism              0.223    14.031    
                         clock uncertainty           -0.035    13.995    
    SLICE_X88Y67         FDRE (Setup_fdre_C_D)        0.094    14.089    internal_clock_reg[21]
  -------------------------------------------------------------------
                         required time                         14.089    
                         arrival time                          -5.893    
  -------------------------------------------------------------------
                         slack                                  8.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 internal_clock_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.274ns (69.458%)  route 0.120ns (30.542%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.603     1.436    clk_IBUF_BUFG
    SLICE_X88Y65         FDRE                                         r  internal_clock_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  internal_clock_reg[14]/Q
                         net (fo=2, routed)           0.120     1.721    internal_clock_reg[14]
    SLICE_X88Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  internal_clock_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    internal_clock_reg[12]_i_1_n_5
    SLICE_X88Y65         FDRE                                         r  internal_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.873     1.942    clk_IBUF_BUFG
    SLICE_X88Y65         FDRE                                         r  internal_clock_reg[14]/C
                         clock pessimism             -0.505     1.436    
    SLICE_X88Y65         FDRE (Hold_fdre_C_D)         0.134     1.570    internal_clock_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 internal_clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.274ns (69.458%)  route 0.120ns (30.542%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.600     1.433    clk_IBUF_BUFG
    SLICE_X88Y68         FDRE                                         r  internal_clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  internal_clock_reg[26]/Q
                         net (fo=2, routed)           0.120     1.718    internal_clock_reg[26]
    SLICE_X88Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.828 r  internal_clock_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    internal_clock_reg[24]_i_1_n_5
    SLICE_X88Y68         FDRE                                         r  internal_clock_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.870     1.939    clk_IBUF_BUFG
    SLICE_X88Y68         FDRE                                         r  internal_clock_reg[26]/C
                         clock pessimism             -0.505     1.433    
    SLICE_X88Y68         FDRE (Hold_fdre_C_D)         0.134     1.567    internal_clock_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 internal_clock_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.274ns (69.458%)  route 0.120ns (30.542%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.434    clk_IBUF_BUFG
    SLICE_X88Y67         FDRE                                         r  internal_clock_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  internal_clock_reg[22]/Q
                         net (fo=2, routed)           0.120     1.719    internal_clock_reg[22]
    SLICE_X88Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.829 r  internal_clock_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    internal_clock_reg[20]_i_1_n_5
    SLICE_X88Y67         FDRE                                         r  internal_clock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.871     1.940    clk_IBUF_BUFG
    SLICE_X88Y67         FDRE                                         r  internal_clock_reg[22]/C
                         clock pessimism             -0.505     1.434    
    SLICE_X88Y67         FDRE (Hold_fdre_C_D)         0.134     1.568    internal_clock_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 internal_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.274ns (69.458%)  route 0.120ns (30.542%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.603     1.436    clk_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  internal_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  internal_clock_reg[6]/Q
                         net (fo=2, routed)           0.120     1.721    internal_clock_reg[6]
    SLICE_X88Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  internal_clock_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    internal_clock_reg[4]_i_1_n_5
    SLICE_X88Y63         FDRE                                         r  internal_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.874     1.943    clk_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  internal_clock_reg[6]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X88Y63         FDRE (Hold_fdre_C_D)         0.134     1.570    internal_clock_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 internal_clock_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.247%)  route 0.122ns (30.753%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.603     1.436    clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  internal_clock_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  internal_clock_reg[10]/Q
                         net (fo=2, routed)           0.122     1.722    internal_clock_reg[10]
    SLICE_X88Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.832 r  internal_clock_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    internal_clock_reg[8]_i_1_n_5
    SLICE_X88Y64         FDRE                                         r  internal_clock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.874     1.943    clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  internal_clock_reg[10]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X88Y64         FDRE (Hold_fdre_C_D)         0.134     1.570    internal_clock_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 internal_clock_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.247%)  route 0.122ns (30.753%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.602     1.435    clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  internal_clock_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  internal_clock_reg[18]/Q
                         net (fo=2, routed)           0.122     1.721    internal_clock_reg[18]
    SLICE_X88Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  internal_clock_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    internal_clock_reg[16]_i_1_n_5
    SLICE_X88Y66         FDRE                                         r  internal_clock_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     1.941    clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  internal_clock_reg[18]/C
                         clock pessimism             -0.505     1.435    
    SLICE_X88Y66         FDRE (Hold_fdre_C_D)         0.134     1.569    internal_clock_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 internal_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.247%)  route 0.122ns (30.753%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.604     1.437    clk_IBUF_BUFG
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  internal_clock_reg[2]/Q
                         net (fo=2, routed)           0.122     1.723    internal_clock_reg[2]
    SLICE_X88Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  internal_clock_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    internal_clock_reg[0]_i_1_n_5
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.875     1.944    clk_IBUF_BUFG
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[2]/C
                         clock pessimism             -0.506     1.437    
    SLICE_X88Y62         FDRE (Hold_fdre_C_D)         0.134     1.571    internal_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 internal_clock_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.247%)  route 0.122ns (30.753%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.599     1.432    clk_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  internal_clock_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  internal_clock_reg[30]/Q
                         net (fo=2, routed)           0.122     1.718    internal_clock_reg[30]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.828 r  internal_clock_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    internal_clock_reg[28]_i_1_n_5
    SLICE_X88Y69         FDRE                                         r  internal_clock_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.869     1.938    clk_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  internal_clock_reg[30]/C
                         clock pessimism             -0.505     1.432    
    SLICE_X88Y69         FDRE (Hold_fdre_C_D)         0.134     1.566    internal_clock_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 internal_clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.310ns (72.012%)  route 0.120ns (27.988%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.600     1.433    clk_IBUF_BUFG
    SLICE_X88Y68         FDRE                                         r  internal_clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  internal_clock_reg[26]/Q
                         net (fo=2, routed)           0.120     1.718    internal_clock_reg[26]
    SLICE_X88Y68         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.864 r  internal_clock_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    internal_clock_reg[24]_i_1_n_4
    SLICE_X88Y68         FDRE                                         r  internal_clock_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.870     1.939    clk_IBUF_BUFG
    SLICE_X88Y68         FDRE                                         r  internal_clock_reg[27]/C
                         clock pessimism             -0.505     1.433    
    SLICE_X88Y68         FDRE (Hold_fdre_C_D)         0.134     1.567    internal_clock_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 internal_clock_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.310ns (72.012%)  route 0.120ns (27.988%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.603     1.436    clk_IBUF_BUFG
    SLICE_X88Y65         FDRE                                         r  internal_clock_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  internal_clock_reg[14]/Q
                         net (fo=2, routed)           0.120     1.721    internal_clock_reg[14]
    SLICE_X88Y65         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.867 r  internal_clock_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    internal_clock_reg[12]_i_1_n_4
    SLICE_X88Y65         FDRE                                         r  internal_clock_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.873     1.942    clk_IBUF_BUFG
    SLICE_X88Y65         FDRE                                         r  internal_clock_reg[15]/C
                         clock pessimism             -0.505     1.436    
    SLICE_X88Y65         FDRE (Hold_fdre_C_D)         0.134     1.570    internal_clock_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y67    divided_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y62    internal_clock_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y64    internal_clock_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y64    internal_clock_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y65    internal_clock_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y65    internal_clock_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y65    internal_clock_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y65    internal_clock_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y66    internal_clock_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y67    divided_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    internal_clock_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    internal_clock_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    internal_clock_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    internal_clock_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    internal_clock_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    internal_clock_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    internal_clock_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    internal_clock_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    internal_clock_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    internal_clock_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    internal_clock_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    internal_clock_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    internal_clock_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    internal_clock_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y65    internal_clock_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y65    internal_clock_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y65    internal_clock_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y65    internal_clock_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y65    internal_clock_reg[14]/C



