<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>VCademy</title>
    <link rel="stylesheet" href="style.css">
    <script src="https://kit.fontawesome.com/e2a5af85b3.js" crossorigin="anonymous"></script>
    <script src="script.js" defer></script>
</head>
<body>
    <nav class="nav-container">
        <div class="nav-logo-container">
            <a href="index.html" class="nav-logo"><i class="fa-solid fa-code"></i></a>
        </div>
        <div class="nav-menu">
            <ul class="nav-menu-list">
                <li class="nav-items hoverable">
                    <a href="index.html" class="nav-link" target="_blank">Home</a>
                </li>
                <li class="nav-items hoverable">
                    <a href="aboutus.html" class="nav-link" target="_blank">About Us</a>
                </li>
                <li class="nav-items" id="contact-menu">
                    <a href="contact.html" id="contactPage" class="nav-link" target="_blank">Contact</a>
                </li>
            </ul>
        </div>
    </nav>
    <a href="forthSem.html" id="back-container"><div class="back-container"><i class="fa-solid fa-angle-left"></i></div></a>
    <div class="subject-container">
        <h1>Computer Architecture and Organization</h1>
        <div class="accordian">
            <div class="module">
                <h2>Module 1: <span class="module-topic">Introduction To Computer Architecture and Organization</span></h2>
                <i class="icon fa-solid fa-caret-down"></i>
            </div>
            <div class="module-inside">
                <div class="syllabus">
                    <span>Syllabus: </span>Overview of Organization and Architecture –Functional components of a computer: 
                    Registers and register files - Interconnection of components - Overview of IAS computer 
                    function - Organization of the von Neumann machine - Harvard architecture - CISC & RISC 
                    Architectures
                </div>
                <div class="notes">
                    <span>Download Notes: </span> <a href="#">Download</a>
                </div>
                <div class="vidoes">
                    <span>Video: </span><a href="#">Video Link</a>
                </div>
            </div>
        </div>
        
        <div class="accordian">
            <div class="module">
                <h2>Module 2: <span class="module-topic">Data Representation and Computer Arithmetic</span></h2>
                <i class="icon fa-solid fa-caret-down"></i>
            </div>
            <div class="module-inside">
                <div class="syllabus">
                    <span>Syllabus: </span>Algorithms for fixed point arithmetic operations: Multiplication (Booths, Modified Booths), 
                    Division (restoring and non-restoring) - Algorithms for floating point arithmetic operations - 
                    Representation of nonnumeric data (character codes)
                </div>
                <div class="notes">
                    <span>Download Notes: </span> <a href="#">Download</a>
                </div>
                <div class="vidoes">
                    <span>Video: </span><a href="#">Video Link</a>
                </div>
            </div>
        </div>
        
        <div class="accordian">
            <div class="module">
                <h2>Module 3: <span class="module-topic">Instruction Sets and Control Unit </span></h2>
                <i class="icon fa-solid fa-caret-down"></i>
            </div>
            <div class="module-inside">
                <div class="syllabus">
                    <span>Syllabus: </span> Computer Instructions: Instruction sets, Instruction Set Architecture, Instruction formats, 
                    Instruction set categories - Addressing modes - Phases of instruction cycle – ALU - Data
                    path and control unit: Hardwired control unit and Micro programmed control unit - 
                    Performance metrics: Execution time calculation, MIPS, MFLOPS
                </div>
                <div class="notes">
                    <span>Download Notes: </span> <a href="#">Download</a>
                </div>
                <div class="vidoes">
                    <span>Video: </span><a href="#">Video Link</a>
                </div>
            </div>
        </div>
        
        <div class="accordian">
            <div class="module">
                <h2>Module 4: <span class="module-topic"> Memory System Organization and Architecture </span></h2>
                <i class="icon fa-solid fa-caret-down"></i>
            </div>
            <div class="module-inside">
                <div class="syllabus">
                    <span>Syllabus: </span> Memory systems hierarchy: Characteristics, Byte Storage methods, Conceptual view of 
                    memory cell - Design of scalable memory using RAM's- ROM's chips - Construction of larger 
                    size memories - Memory Interleaving - Memory interface address map- Cache memory: 
                    principles, Cache memory management techniques, Types of caches, caches misses, Mean memory access time evaluation of cache
                </div>
                <div class="notes">
                    <span>Download Notes: </span> <a href="#">Download</a>
                </div>
                <div class="vidoes">
                    <span>Video: </span><a href="#">Video Link</a>
                </div>
            </div>
        </div>
        
        <div class="accordian">
            <div class="module">
                <h2>Module 5: <span class="module-topic">Interfacing and Communication </span></h2>
                <i class="icon fa-solid fa-caret-down"></i>
            </div>
            <div class="module-inside">
                <div class="syllabus">
                    <span>Syllabus: </span>I/O fundamentals: handshaking, buffering, I/O Modules - I/O techniques: Programmed I/O, 
                    Interrupt-driven I/O, Direct Memory Access, Direct Cache Access - Interrupt structures: 
                    Vectored and Prioritized-interrupt overhead - Buses: Synchronous and asynchronous - 
                    Arbitration
                </div>
                <div class="notes">
                    <span>Download Notes: </span> <a href="#">Download</a>
                </div>
                <div class="vidoes">
                    <span>Video: </span><a href="#">Video Link</a>
                </div>
            </div>
        </div>
        
        <div class="accordian">
            <div class="module">
                <h2>Module 6: <span class="module-topic">Subsystems </span></h2>
                <i class="icon fa-solid fa-caret-down"></i>
            </div>
            <div class="module-inside">
                <div class="syllabus">
                    <span>Syllabus: </span> External storage systems: Solid state drivers - Organization and Structure of disk drives: 
                    Electronic- magnetic and optical technologies - Reliability of memory systems - Error 
                    detecting and error correcting systems-RAID Levels-I/O Performance</div>
                <div class="notes">
                    <span>Download Notes: </span> <a href="#">Download</a>
                </div>
                <div class="vidoes">
                    <span>Video: </span><a href="#">Video Link</a>
                </div>
            </div>
        </div>
        
        <div class="accordian">
            <div class="module">
                <h2>Module 7: <span class="module-topic">High Performance Processors </span></h2>
                <i class="icon fa-solid fa-caret-down"></i>
            </div>
            <div class="module-inside">
                <div class="syllabus">
                    <span>Syllabus: </span>Classification of models - Flynn’s taxonomy of parallel machine models (SISD, SIMD, MISD, 
                    MIMD) - Pipelining: Two stages, Multi stage pipelining, Basic performance issues in 
                    pipelining, Hazards, Methods to prevent and resolve hazards and their drawbacks - 
                    Approaches to deal branches - Superscalar architecture: Limitations of scalar pipelines, 
                    superscalar versus super pipeline architecture, superscalar techniques, performance 
                    evaluation of superscalar architecture - performance evaluation of parallel processors: 
                    Amdahl’s law, speed-up and efficiency 
                </div>
                <div class="notes">
                    <span>Download Notes: </span> <a href="#">Download</a>
                </div>
                <div class="vidoes">
                    <span>Video: </span><a href="#">Video Link</a>
                </div>
            </div>
        </div>
        <div class="pyq-segment">
            <a href="assets/pyq/cao.pdf" type="download">Click to download PYQ</a>
        </div>
    </div>
</body>
</html>