0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/vhall/Desktop/new_board/new_board.sim/sim_1/impl/timing/xsim/design_1_wrapper_time_impl.v,1518171119,verilog,,,,design_1;design_1_cam_reg_config_0_0;design_1_cam_reg_config_0_0_cam_reg_config;design_1_camera_reg_0_0;design_1_camera_reg_0_0_camera_reg;design_1_clk_wiz_0_1;design_1_clk_wiz_0_1_design_1_clk_wiz_0_1_clk_wiz;design_1_sccb_interface_0_0;design_1_sccb_interface_0_0_sccb_interface;design_1_wrapper;glbl,,,../../../../../new_board.srcs/sources_1/bd/design_1/ipshared/4868,,,,,
