#include "vlsim.h"
#include "verilated.h"
#include <unistd.h>
#include <XsimTop.h>
#include <ConnectalProjectConfig.h>

#ifdef BSV_POSITIVE_RESET
  #define BSV_RESET_VALUE 1
  #define BSV_RESET_EDGE 0 //posedge
#else
  #define BSV_RESET_VALUE 0
  #define BSV_RESET_EDGE 1 //negedge
#endif

#if VM_TRACE
# include <verilated_vcd_c.h>   // Trace file format header
#endif

bool dump_vcd = false;
const char *vcd_file_name = "dump.vcd";

void parseArgs(int argc, char **argv)
{
    signed char opt;
    while ((opt = getopt(argc, argv, "ht:")) != -1) {
      switch (opt) {
      case 't':
	dump_vcd = true;
	vcd_file_name = optarg;
	break;
      }
    }
}

vluint64_t main_time = 0;
vluint64_t derived_time = 0;
int main(int argc, char **argv, char **env)
{
  fprintf(stderr, "vlsim::main\n");
  Verilated::commandArgs(argc, argv);
  parseArgs(argc, argv);

  vlsim* top = new vlsim;

  fprintf(stderr, "vlsim calling dpi_init\n");
  dpi_init();

#if VM_TRACE                    // If verilator was invoked with --trace
  VerilatedVcdC* tfp = 0;
  if (dump_vcd) {
        Verilated::traceEverOn(true);       // Verilator must compute traced signals
	VL_PRINTF("Enabling vcd waves to %s\n", vcd_file_name);
	tfp = new VerilatedVcdC;
	top->trace (tfp, 4);       // Trace 4 levels of hierarchy
	tfp->open (vcd_file_name); // Open the dump file
  }
#endif

  fprintf(stderr, "starting simulation\n");
  top->CLK = 0;
  top->RST_N = BSV_RESET_VALUE;
  top->CLK_derivedClock = 0;
  top->CLK_sys_clk = 0;
  top->RST_N_derivedReset = BSV_RESET_VALUE;
  while (!Verilated::gotFinish()) {
    if (main_time >= 10) {
      if ((top->CLK == BSV_RESET_EDGE) && (top->RST_N == BSV_RESET_VALUE)) {
	fprintf(stderr, "time=%ld leaving reset new value %d\n", (long)main_time, !BSV_RESET_VALUE);
	top->RST_N = !BSV_RESET_VALUE;
      }
    }
    if (derived_time >= 10) {
      if ((top->CLK_derivedClock == BSV_RESET_EDGE) && (top->RST_N_derivedReset == BSV_RESET_VALUE)) {
	fprintf(stderr, "time=%ld deasserting derivedReset new value %d\n", (long)main_time, !BSV_RESET_VALUE);
	top->RST_N_derivedReset = !BSV_RESET_VALUE;
      }
    }

    if (dpi_cycle())
      vl_finish(__FILE__, __LINE__, "vlsim");

    top->CLK = main_time % 2;
    top->CLK_derivedClock = derived_time % 2;
    top->CLK_sys_clk = main_time % 2;
    top->eval();

#if VM_TRACE
    if (tfp) tfp->dump (main_time); // Create waveform trace for this timestamp                                                                
#endif

    main_time++;
    if (main_time & 1)
      derived_time++;
  }
  top->final();
#if VM_TRACE
  if (tfp) tfp->close();
#endif                                                                                                                                             

  delete top;
  exit(0);
}
