set_property PACKAGE_PIN H1 [get_ports hdmi_out_clk]
set_property PACKAGE_PIN G3 [get_ports {hdmi_out_data[0]}]
set_property PACKAGE_PIN H3 [get_ports {hdmi_out_data[1]}]
set_property PACKAGE_PIN H4 [get_ports {hdmi_out_data[2]}]
set_property PACKAGE_PIN G7 [get_ports {hdmi_out_data[3]}]
set_property PACKAGE_PIN G8 [get_ports {hdmi_out_data[4]}]
set_property PACKAGE_PIN G1 [get_ports {hdmi_out_data[5]}]
set_property PACKAGE_PIN H5 [get_ports {hdmi_out_data[6]}]
set_property PACKAGE_PIN H6 [get_ports {hdmi_out_data[7]}]
set_property PACKAGE_PIN G4 [get_ports {hdmi_out_data[8]}]
set_property PACKAGE_PIN F4 [get_ports {hdmi_out_data[9]}]
set_property PACKAGE_PIN F5 [get_ports {hdmi_out_data[10]}]
set_property PACKAGE_PIN E5 [get_ports {hdmi_out_data[11]}]
set_property PACKAGE_PIN G6 [get_ports {hdmi_out_data[12]}]
set_property PACKAGE_PIN F6 [get_ports {hdmi_out_data[13]}]
set_property PACKAGE_PIN E7 [get_ports {hdmi_out_data[14]}]
set_property PACKAGE_PIN F7 [get_ports {hdmi_out_data[15]}]
set_property PACKAGE_PIN D3 [get_ports {hdmi_out_data[16]}]
set_property PACKAGE_PIN C3 [get_ports {hdmi_out_data[17]}]
set_property PACKAGE_PIN C4 [get_ports {hdmi_out_data[18]}]
set_property PACKAGE_PIN D5 [get_ports {hdmi_out_data[19]}]
set_property PACKAGE_PIN C5 [get_ports {hdmi_out_data[20]}]
set_property PACKAGE_PIN C6 [get_ports {hdmi_out_data[21]}]
set_property PACKAGE_PIN E8 [get_ports {hdmi_out_data[22]}]
set_property PACKAGE_PIN D8 [get_ports {hdmi_out_data[23]}]
set_property PACKAGE_PIN G2 [get_ports hdmi_out_de]
set_property PACKAGE_PIN E4 [get_ports hdmi_out_hs]
set_property PACKAGE_PIN L4 [get_ports {hdmi_rstn_tri_o[0]}]
set_property PACKAGE_PIN E3 [get_ports hdmi_out_vs]
set_property PACKAGE_PIN J8 [get_ports hdmi_i2c_scl_io]
set_property PACKAGE_PIN K8 [get_ports hdmi_i2c_sda_io]

set_property IOSTANDARD LVCMOS33 [get_ports hdmi_i2c_scl_io]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_i2c_sda_io]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_out_clk]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_out_de]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_out_hs]
set_property IOSTANDARD LVCMOS33 [get_ports {hdmi_out_data[*]}]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_out_vs]
set_property IOSTANDARD LVCMOS33 [get_ports {hdmi_rstn_tri_o[0]}]

set_property SLEW FAST [get_ports {hdmi_out_data[*]}]
set_property DRIVE 8 [get_ports {hdmi_out_data[*]}]
set_property SLEW FAST [get_ports hdmi_out_clk]
set_property SLEW FAST [get_ports hdmi_out_de]
set_property SLEW FAST [get_ports hdmi_out_hs]
set_property SLEW FAST [get_ports hdmi_out_vs]


set_property PACKAGE_PIN M2 [get_ports {ad7606_os[0]}]
set_property PACKAGE_PIN M1 [get_ports {ad7606_os[1]}]
set_property PACKAGE_PIN Y12 [get_ports {ad7606_os[2]}]
set_property PACKAGE_PIN Y13 [get_ports ad7606_convstab]
set_property PACKAGE_PIN P3 [get_ports ad7606_reset]
set_property PACKAGE_PIN P2 [get_ports ad7606_rd]
set_property PACKAGE_PIN P7 [get_ports ad7606_cs]
set_property PACKAGE_PIN R7 [get_ports ad7606_busy]
set_property PACKAGE_PIN N8 [get_ports ad7606_first_data]
set_property PACKAGE_PIN R4 [get_ports {ad7606_data[0]}]
set_property PACKAGE_PIN R5 [get_ports {ad7606_data[1]}]
set_property PACKAGE_PIN M7 [get_ports {ad7606_data[2]}]
set_property PACKAGE_PIN M8 [get_ports {ad7606_data[3]}]
set_property PACKAGE_PIN M3 [get_ports {ad7606_data[4]}]
set_property PACKAGE_PIN M4 [get_ports {ad7606_data[5]}]
set_property PACKAGE_PIN U14 [get_ports {ad7606_data[6]}]
set_property PACKAGE_PIN U13 [get_ports {ad7606_data[7]}]
set_property PACKAGE_PIN AB14 [get_ports {ad7606_data[8]}]
set_property PACKAGE_PIN AB13 [get_ports {ad7606_data[9]}]
set_property PACKAGE_PIN W15 [get_ports {ad7606_data[10]}]
set_property PACKAGE_PIN V15 [get_ports {ad7606_data[11]}]
set_property PACKAGE_PIN Y17 [get_ports {ad7606_data[12]}]
set_property PACKAGE_PIN W17 [get_ports {ad7606_data[13]}]
set_property PACKAGE_PIN W18 [get_ports {ad7606_data[14]}]
set_property PACKAGE_PIN V18 [get_ports {ad7606_data[15]}]



set_property IOSTANDARD LVCMOS33 [get_ports ad7606_convstab]
set_property IOSTANDARD LVCMOS33 [get_ports ad7606_reset]
set_property IOSTANDARD LVCMOS33 [get_ports ad7606_rd]
set_property IOSTANDARD LVCMOS33 [get_ports ad7606_cs]
set_property IOSTANDARD LVCMOS33 [get_ports ad7606_busy]
set_property IOSTANDARD LVCMOS33 [get_ports ad7606_first_data]
set_property IOSTANDARD LVCMOS33 [get_ports {ad7606_os[*]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad7606_data[*]}]


set_false_path -reset_path -from [get_pins {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/slv_reg1_reg[*]/C}] -to [get_pins {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[*]/D}]





#create_debug_core u_ila_0 ila
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
#set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
#set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
#set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
#set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
#set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_0]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
#set_property port_width 1 [get_debug_ports u_ila_0/clk]
#connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK2]]
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
#set_property port_width 3 [get_debug_ports u_ila_0/probe0]
#connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state[0]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state[1]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state[2]}]]
#create_debug_core u_ila_1 ila
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
#set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
#set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
#set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_1]
#set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
#set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_1]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
#set_property port_width 1 [get_debug_ports u_ila_1/clk]
#connect_debug_port u_ila_1/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK1]]
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
#set_property port_width 32 [get_debug_ports u_ila_1/probe0]
#connect_debug_port u_ila_1/probe0 [get_nets [list {design_1_i/axi_dma_0/m_axi_sg_awaddr[0]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[1]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[2]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[3]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[4]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[5]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[6]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[7]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[8]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[9]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[10]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[11]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[12]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[13]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[14]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[15]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[16]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[17]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[18]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[19]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[20]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[21]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[22]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[23]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[24]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[25]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[26]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[27]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[28]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[29]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[30]} {design_1_i/axi_dma_0/m_axi_sg_awaddr[31]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
#set_property port_width 16 [get_debug_ports u_ila_0/probe1]
#connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[0]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[1]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[2]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[3]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[4]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[5]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[6]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[7]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[8]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[9]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[10]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[11]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[12]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[13]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[14]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data[15]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
#set_property port_width 3 [get_debug_ports u_ila_0/probe2]
#connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_os[0]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_os[1]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_os[2]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
#set_property port_width 4 [get_debug_ports u_ila_0/probe3]
#connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/write_cnt[0]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/write_cnt[1]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/write_cnt[2]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/write_cnt[3]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
#set_property port_width 32 [get_debug_ports u_ila_0/probe4]
#connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[1]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[2]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[3]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[4]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[5]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[6]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[7]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[8]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[9]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[10]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[11]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[12]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[13]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[14]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[15]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[16]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[17]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[18]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[19]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[20]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[21]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[22]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[23]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[24]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[25]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[26]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[27]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[28]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[29]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[30]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[31]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
#set_property port_width 32 [get_debug_ports u_ila_0/probe5]
#connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[1]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[2]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[3]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[4]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[5]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[6]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[7]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[8]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[9]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[10]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[11]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[12]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[13]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[14]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[15]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[16]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[17]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[18]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[19]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[20]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[21]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[22]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[23]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[24]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[25]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[26]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[27]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[28]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[29]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[30]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[31]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
#set_property port_width 16 [get_debug_ports u_ila_0/probe6]
#connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_data[0]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_data[1]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_data[2]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_data[3]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_data[4]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_data[5]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_data[6]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_data[7]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_data[8]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_data[9]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_data[10]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_data[11]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_data[12]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_data[13]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_data[14]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_data[15]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
#set_property port_width 8 [get_debug_ports u_ila_0/probe7]
#connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ch_sel_d2[0]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ch_sel_d2[1]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ch_sel_d2[2]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ch_sel_d2[3]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ch_sel_d2[4]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ch_sel_d2[5]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ch_sel_d2[6]} {design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ch_sel_d2[7]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
#set_property port_width 1 [get_debug_ports u_ila_0/probe8]
#connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_busy]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
#set_property port_width 1 [get_debug_ports u_ila_0/probe9]
#connect_debug_port u_ila_0/probe9 [get_nets [list design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_convstab]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
#set_property port_width 1 [get_debug_ports u_ila_0/probe10]
#connect_debug_port u_ila_0/probe10 [get_nets [list design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_cs]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
#set_property port_width 1 [get_debug_ports u_ila_0/probe11]
#connect_debug_port u_ila_0/probe11 [get_nets [list design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_first_data]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
#set_property port_width 1 [get_debug_ports u_ila_0/probe12]
#connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_rd]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
#set_property port_width 1 [get_debug_ports u_ila_0/probe13]
#connect_debug_port u_ila_0/probe13 [get_nets [list design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad_data_valid]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
#set_property port_width 1 [get_debug_ports u_ila_0/probe14]
#connect_debug_port u_ila_0/probe14 [get_nets [list design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_en]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
#set_property port_width 1 [get_debug_ports u_ila_0/probe15]
#connect_debug_port u_ila_0/probe15 [get_nets [list design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_wr]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
#set_property port_width 1 [get_debug_ports u_ila_0/probe16]
#connect_debug_port u_ila_0/probe16 [get_nets [list design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d2]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
#set_property port_width 32 [get_debug_ports u_ila_1/probe1]
#connect_debug_port u_ila_1/probe1 [get_nets [list {design_1_i/axi_dma_0/m_axi_sg_rdata[0]} {design_1_i/axi_dma_0/m_axi_sg_rdata[1]} {design_1_i/axi_dma_0/m_axi_sg_rdata[2]} {design_1_i/axi_dma_0/m_axi_sg_rdata[3]} {design_1_i/axi_dma_0/m_axi_sg_rdata[4]} {design_1_i/axi_dma_0/m_axi_sg_rdata[5]} {design_1_i/axi_dma_0/m_axi_sg_rdata[6]} {design_1_i/axi_dma_0/m_axi_sg_rdata[7]} {design_1_i/axi_dma_0/m_axi_sg_rdata[8]} {design_1_i/axi_dma_0/m_axi_sg_rdata[9]} {design_1_i/axi_dma_0/m_axi_sg_rdata[10]} {design_1_i/axi_dma_0/m_axi_sg_rdata[11]} {design_1_i/axi_dma_0/m_axi_sg_rdata[12]} {design_1_i/axi_dma_0/m_axi_sg_rdata[13]} {design_1_i/axi_dma_0/m_axi_sg_rdata[14]} {design_1_i/axi_dma_0/m_axi_sg_rdata[15]} {design_1_i/axi_dma_0/m_axi_sg_rdata[16]} {design_1_i/axi_dma_0/m_axi_sg_rdata[17]} {design_1_i/axi_dma_0/m_axi_sg_rdata[18]} {design_1_i/axi_dma_0/m_axi_sg_rdata[19]} {design_1_i/axi_dma_0/m_axi_sg_rdata[20]} {design_1_i/axi_dma_0/m_axi_sg_rdata[21]} {design_1_i/axi_dma_0/m_axi_sg_rdata[22]} {design_1_i/axi_dma_0/m_axi_sg_rdata[23]} {design_1_i/axi_dma_0/m_axi_sg_rdata[24]} {design_1_i/axi_dma_0/m_axi_sg_rdata[25]} {design_1_i/axi_dma_0/m_axi_sg_rdata[26]} {design_1_i/axi_dma_0/m_axi_sg_rdata[27]} {design_1_i/axi_dma_0/m_axi_sg_rdata[28]} {design_1_i/axi_dma_0/m_axi_sg_rdata[29]} {design_1_i/axi_dma_0/m_axi_sg_rdata[30]} {design_1_i/axi_dma_0/m_axi_sg_rdata[31]}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
#set_property port_width 32 [get_debug_ports u_ila_1/probe2]
#connect_debug_port u_ila_1/probe2 [get_nets [list {design_1_i/axi_dma_0/m_axi_sg_wdata[0]} {design_1_i/axi_dma_0/m_axi_sg_wdata[1]} {design_1_i/axi_dma_0/m_axi_sg_wdata[2]} {design_1_i/axi_dma_0/m_axi_sg_wdata[3]} {design_1_i/axi_dma_0/m_axi_sg_wdata[4]} {design_1_i/axi_dma_0/m_axi_sg_wdata[5]} {design_1_i/axi_dma_0/m_axi_sg_wdata[6]} {design_1_i/axi_dma_0/m_axi_sg_wdata[7]} {design_1_i/axi_dma_0/m_axi_sg_wdata[8]} {design_1_i/axi_dma_0/m_axi_sg_wdata[9]} {design_1_i/axi_dma_0/m_axi_sg_wdata[10]} {design_1_i/axi_dma_0/m_axi_sg_wdata[11]} {design_1_i/axi_dma_0/m_axi_sg_wdata[12]} {design_1_i/axi_dma_0/m_axi_sg_wdata[13]} {design_1_i/axi_dma_0/m_axi_sg_wdata[14]} {design_1_i/axi_dma_0/m_axi_sg_wdata[15]} {design_1_i/axi_dma_0/m_axi_sg_wdata[16]} {design_1_i/axi_dma_0/m_axi_sg_wdata[17]} {design_1_i/axi_dma_0/m_axi_sg_wdata[18]} {design_1_i/axi_dma_0/m_axi_sg_wdata[19]} {design_1_i/axi_dma_0/m_axi_sg_wdata[20]} {design_1_i/axi_dma_0/m_axi_sg_wdata[21]} {design_1_i/axi_dma_0/m_axi_sg_wdata[22]} {design_1_i/axi_dma_0/m_axi_sg_wdata[23]} {design_1_i/axi_dma_0/m_axi_sg_wdata[24]} {design_1_i/axi_dma_0/m_axi_sg_wdata[25]} {design_1_i/axi_dma_0/m_axi_sg_wdata[26]} {design_1_i/axi_dma_0/m_axi_sg_wdata[27]} {design_1_i/axi_dma_0/m_axi_sg_wdata[28]} {design_1_i/axi_dma_0/m_axi_sg_wdata[29]} {design_1_i/axi_dma_0/m_axi_sg_wdata[30]} {design_1_i/axi_dma_0/m_axi_sg_wdata[31]}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
#set_property port_width 32 [get_debug_ports u_ila_1/probe3]
#connect_debug_port u_ila_1/probe3 [get_nets [list {design_1_i/axi_dma_0/m_axi_sg_araddr[0]} {design_1_i/axi_dma_0/m_axi_sg_araddr[1]} {design_1_i/axi_dma_0/m_axi_sg_araddr[2]} {design_1_i/axi_dma_0/m_axi_sg_araddr[3]} {design_1_i/axi_dma_0/m_axi_sg_araddr[4]} {design_1_i/axi_dma_0/m_axi_sg_araddr[5]} {design_1_i/axi_dma_0/m_axi_sg_araddr[6]} {design_1_i/axi_dma_0/m_axi_sg_araddr[7]} {design_1_i/axi_dma_0/m_axi_sg_araddr[8]} {design_1_i/axi_dma_0/m_axi_sg_araddr[9]} {design_1_i/axi_dma_0/m_axi_sg_araddr[10]} {design_1_i/axi_dma_0/m_axi_sg_araddr[11]} {design_1_i/axi_dma_0/m_axi_sg_araddr[12]} {design_1_i/axi_dma_0/m_axi_sg_araddr[13]} {design_1_i/axi_dma_0/m_axi_sg_araddr[14]} {design_1_i/axi_dma_0/m_axi_sg_araddr[15]} {design_1_i/axi_dma_0/m_axi_sg_araddr[16]} {design_1_i/axi_dma_0/m_axi_sg_araddr[17]} {design_1_i/axi_dma_0/m_axi_sg_araddr[18]} {design_1_i/axi_dma_0/m_axi_sg_araddr[19]} {design_1_i/axi_dma_0/m_axi_sg_araddr[20]} {design_1_i/axi_dma_0/m_axi_sg_araddr[21]} {design_1_i/axi_dma_0/m_axi_sg_araddr[22]} {design_1_i/axi_dma_0/m_axi_sg_araddr[23]} {design_1_i/axi_dma_0/m_axi_sg_araddr[24]} {design_1_i/axi_dma_0/m_axi_sg_araddr[25]} {design_1_i/axi_dma_0/m_axi_sg_araddr[26]} {design_1_i/axi_dma_0/m_axi_sg_araddr[27]} {design_1_i/axi_dma_0/m_axi_sg_araddr[28]} {design_1_i/axi_dma_0/m_axi_sg_araddr[29]} {design_1_i/axi_dma_0/m_axi_sg_araddr[30]} {design_1_i/axi_dma_0/m_axi_sg_araddr[31]}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
#set_property port_width 1 [get_debug_ports u_ila_1/probe4]
#connect_debug_port u_ila_1/probe4 [get_nets [list design_1_i/axi_dma_0/m_axi_sg_wready]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
#set_property port_width 1 [get_debug_ports u_ila_1/probe5]
#connect_debug_port u_ila_1/probe5 [get_nets [list design_1_i/axi_dma_0/m_axi_sg_wvalid]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
#set_property port_width 1 [get_debug_ports u_ila_1/probe6]
#connect_debug_port u_ila_1/probe6 [get_nets [list design_1_i/axi_dma_0/m_axi_sg_wlast]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
#set_property port_width 1 [get_debug_ports u_ila_1/probe7]
#connect_debug_port u_ila_1/probe7 [get_nets [list design_1_i/axi_dma_0/m_axi_sg_rvalid]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
#set_property port_width 1 [get_debug_ports u_ila_1/probe8]
#connect_debug_port u_ila_1/probe8 [get_nets [list design_1_i/axi_dma_0/m_axi_sg_rready]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
#set_property port_width 1 [get_debug_ports u_ila_1/probe9]
#connect_debug_port u_ila_1/probe9 [get_nets [list design_1_i/axi_dma_0/m_axi_sg_rlast]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
#set_property port_width 1 [get_debug_ports u_ila_1/probe10]
#connect_debug_port u_ila_1/probe10 [get_nets [list design_1_i/axi_dma_0/s2mm_introut]]
#set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
#set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
#set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
#connect_debug_port dbg_hub/clk [get_nets u_ila_1_FCLK_CLK1]
