// Seed: 3089224347
`default_nettype id_3 `timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  assign id_2[1] = id_4[(1)];
  assign id_2[1] = id_4;
  wire  id_6;
  logic id_7;
  type_14(
      1 == 1'h0
  );
  assign id_2 = id_1;
  type_15(
      id_6[""], id_1, id_4
  );
  logic id_8;
  wor   id_9 = id_6;
  defparam id_10.id_11 = 1 - id_8;
endmodule
