<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Top_Design.twx Top_Design.ncd -o Top_Design.twr
Top_Design.pcf -ucf CONSTRAINTS.ucf

</twCmdLine><twDesign>Top_Design.ncd</twDesign><twDesignPath>Top_Design.ncd</twDesignPath><twPCF>Top_Design.pcf</twPCF><twPcfPath>Top_Design.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_osc_clk_pin = PERIOD &quot;osc_clk_pin&quot; 50 MHz HIGH 50% INPUT_JITTER 200 ps;" ScopeName="">TS_osc_clk_pin = PERIOD TIMEGRP &quot;osc_clk_pin&quot; 50 MHz HIGH 50% INPUT_JITTER 0.2         ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_osc_clk_pin = PERIOD TIMEGRP &quot;osc_clk_pin&quot; 50 MHz HIGH 50% INPUT_JITTER 0.2
        ns;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tdcmper_CLKFX" slack="3.667" period="6.667" constraintValue="6.667" deviceLimit="3.000" freqLimit="333.333" physResource="inst_Pre_DCM/dcm_sp_inst/CLKFX" logResource="inst_Pre_DCM/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y2.CLKFX" clockNet="inst_Pre_DCM/clkfx"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="inst_Pre_DCM/dcm_sp_inst/CLKIN" logResource="inst_Pre_DCM/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="inst_Pre_DCM/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="inst_Pre_DCM/dcm_sp_inst/CLKIN" logResource="inst_Pre_DCM/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="inst_Pre_DCM/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD &quot;sys_clk_pin&quot; 75 MHz HIGH 50% INPUT_JITTER 200 ps;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 75 MHz HIGH 50% INPUT_JITTER 0.2         ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 75 MHz HIGH 50% INPUT_JITTER 0.2
        ns;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="3.676" period="6.667" constraintValue="6.667" deviceLimit="2.990" freqLimit="334.448" physResource="Inst_Post_DCM/dcm_sp_inst/CLK2X" logResource="Inst_Post_DCM/dcm_sp_inst/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="Inst_Post_DCM/clk2x"/><twPinLimit anchorID="13" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="5.332" period="13.333" constraintValue="6.666" deviceLimit="4.000" physResource="Inst_Post_DCM/dcm_sp_inst/CLKIN" logResource="Inst_Post_DCM/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="Inst_Post_DCM/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="14" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="5.332" period="13.333" constraintValue="6.666" deviceLimit="4.000" physResource="Inst_Post_DCM/dcm_sp_inst/CLKIN" logResource="Inst_Post_DCM/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="Inst_Post_DCM/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_AD_CTRL_clk = PERIOD &quot;AD_CTRL_clk&quot; 37.5 MHz HIGH 50% INPUT_JITTER 200 ps;" ScopeName="">TS_AD_CTRL_clk = PERIOD TIMEGRP &quot;AD_CTRL_clk&quot; 37.5 MHz HIGH 50% INPUT_JITTER         0.2 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.000</twMinPer></twConstHead><twPinLimitRpt anchorID="16"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_CTRL_clk = PERIOD TIMEGRP &quot;AD_CTRL_clk&quot; 37.5 MHz HIGH 50% INPUT_JITTER
        0.2 ns;</twPinLimitBanner><twPinLimit anchorID="17" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="10.666" period="26.666" constraintValue="13.333" deviceLimit="8.000" physResource="inst_ADSPI_DCM/dcm_sp_inst/CLKIN" logResource="inst_ADSPI_DCM/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y3.CLKIN" clockNet="inst_ADSPI_DCM/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="18" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="10.666" period="26.666" constraintValue="13.333" deviceLimit="8.000" physResource="inst_ADSPI_DCM/dcm_sp_inst/CLKIN" logResource="inst_ADSPI_DCM/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y3.CLKIN" clockNet="inst_ADSPI_DCM/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="19" type="MINPERIOD" name="Tdcmper_CLKIN" slack="22.666" period="26.666" constraintValue="26.666" deviceLimit="4.000" freqLimit="250.000" physResource="inst_ADSPI_DCM/dcm_sp_inst/CLKIN" logResource="inst_ADSPI_DCM/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y3.CLKIN" clockNet="inst_ADSPI_DCM/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_osc_clk_pin = PERIOD &quot;osc_clk_pin&quot; 50 MHz HIGH 50% INPUT_JITTER 200 ps;" ScopeName="">TS_inst_Pre_DCM_clkfx = PERIOD TIMEGRP &quot;inst_Pre_DCM_clkfx&quot; TS_osc_clk_pin * 3         HIGH 50% INPUT_JITTER 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point AD_clk_synth (SLICE_X12Y45.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.373</twSlack><twSrc BELType="FF">AD_clk_synth</twSrc><twDest BELType="FF">AD_clk_synth</twDest><twTotPathDel>1.020</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.273</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AD_clk_synth</twSrc><twDest BELType='FF'>AD_clk_synth</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_Pre_150M</twSrcClk><twPathDel><twSite>SLICE_X12Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>AD_clk_synth</twComp><twBEL>AD_clk_synth</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>AD_clk_synth</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>AD_clk_synth</twComp><twBEL>AD_clk_synth_INV_30_o1_INV_0</twBEL><twBEL>AD_clk_synth</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>1.020</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">CLK_Pre_150M</twDestClk><twPctLog>84.7</twPctLog><twPctRoute>15.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_inst_Pre_DCM_clkfx = PERIOD TIMEGRP &quot;inst_Pre_DCM_clkfx&quot; TS_osc_clk_pin * 3
        HIGH 50% INPUT_JITTER 0.2 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point AD_clk_synth (SLICE_X12Y45.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.458</twSlack><twSrc BELType="FF">AD_clk_synth</twSrc><twDest BELType="FF">AD_clk_synth</twDest><twTotPathDel>0.458</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>AD_clk_synth</twSrc><twDest BELType='FF'>AD_clk_synth</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_Pre_150M</twSrcClk><twPathDel><twSite>SLICE_X12Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>AD_clk_synth</twComp><twBEL>AD_clk_synth</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>AD_clk_synth</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>AD_clk_synth</twComp><twBEL>AD_clk_synth_INV_30_o1_INV_0</twBEL><twBEL>AD_clk_synth</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLK_Pre_150M</twDestClk><twPctLog>94.1</twPctLog><twPctRoute>5.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="25"><twPinLimitBanner>Component Switching Limit Checks: TS_inst_Pre_DCM_clkfx = PERIOD TIMEGRP &quot;inst_Pre_DCM_clkfx&quot; TS_osc_clk_pin * 3
        HIGH 50% INPUT_JITTER 0.2 ns;</twPinLimitBanner><twPinLimit anchorID="26" type="MINPERIOD" name="Tbcper_I" slack="4.000" period="6.666" constraintValue="6.666" deviceLimit="2.666" freqLimit="375.094" physResource="inst_Pre_DCM/clkout1_buf/I0" logResource="inst_Pre_DCM/clkout1_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="inst_Pre_DCM/clkfx"/><twPinLimit anchorID="27" type="MINPERIOD" name="Tcp" slack="6.186" period="6.666" constraintValue="6.666" deviceLimit="0.480" freqLimit="2083.333" physResource="AD_clk_synth/CLK" logResource="AD_clk_synth/CK" locationPin="SLICE_X12Y45.CLK" clockNet="CLK_Pre_150M"/></twPinLimitRpt></twConst><twConst anchorID="28" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD &quot;sys_clk_pin&quot; 75 MHz HIGH 50% INPUT_JITTER 200 ps;" ScopeName="">TS_Inst_Post_DCM_clk2x = PERIOD TIMEGRP &quot;Inst_Post_DCM_clk2x&quot; TS_sys_clk_pin *         2 HIGH 50% INPUT_JITTER 0.2 ns;</twConstName><twItemCnt>23</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>23</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.328</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point test_sig_cntr_3 (SLICE_X18Y58.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.338</twSlack><twSrc BELType="FF">AD_pwup</twSrc><twDest BELType="FF">test_sig_cntr_3</twDest><twTotPathDel>2.150</twTotPathDel><twClkSkew dest = "1.742" src = "2.447">0.705</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.333" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.473</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AD_pwup</twSrc><twDest BELType='FF'>test_sig_cntr_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_75M</twSrcClk><twPathDel><twSite>SLICE_X13Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>AD_pwup</twComp><twBEL>AD_pwup</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y58.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>AD_pwup</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>Test_sig_Rx</twComp><twBEL>test_sig_cntr_3_rstpot</twBEL><twBEL>test_sig_cntr_3</twBEL></twPathDel><twLogDel>0.779</twLogDel><twRouteDel>1.371</twRouteDel><twTotDel>2.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">CLK_150M</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point test_sig_cntr_2 (SLICE_X18Y58.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.453</twSlack><twSrc BELType="FF">AD_pwup</twSrc><twDest BELType="FF">test_sig_cntr_2</twDest><twTotPathDel>2.035</twTotPathDel><twClkSkew dest = "1.742" src = "2.447">0.705</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.333" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.473</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AD_pwup</twSrc><twDest BELType='FF'>test_sig_cntr_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_75M</twSrcClk><twPathDel><twSite>SLICE_X13Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>AD_pwup</twComp><twBEL>AD_pwup</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>AD_pwup</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>Test_sig_Rx</twComp><twBEL>test_sig_cntr_2_rstpot</twBEL><twBEL>test_sig_cntr_2</twBEL></twPathDel><twLogDel>0.779</twLogDel><twRouteDel>1.256</twRouteDel><twTotDel>2.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">CLK_150M</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point test_sig_cntr_0 (SLICE_X18Y58.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.466</twSlack><twSrc BELType="FF">AD_pwup</twSrc><twDest BELType="FF">test_sig_cntr_0</twDest><twTotPathDel>2.022</twTotPathDel><twClkSkew dest = "1.742" src = "2.447">0.705</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.333" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.473</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AD_pwup</twSrc><twDest BELType='FF'>test_sig_cntr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_75M</twSrcClk><twPathDel><twSite>SLICE_X13Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>AD_pwup</twComp><twBEL>AD_pwup</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y58.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>AD_pwup</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Test_sig_Rx</twComp><twBEL>test_sig_cntr_0_rstpot</twBEL><twBEL>test_sig_cntr_0</twBEL></twPathDel><twLogDel>0.651</twLogDel><twRouteDel>1.371</twRouteDel><twTotDel>2.022</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">CLK_150M</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_Post_DCM_clk2x = PERIOD TIMEGRP &quot;Inst_Post_DCM_clk2x&quot; TS_sys_clk_pin *
        2 HIGH 50% INPUT_JITTER 0.2 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Test_sig_Rx (SLICE_X18Y58.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.151</twSlack><twSrc BELType="FF">AD_pwup</twSrc><twDest BELType="FF">Test_sig_Rx</twDest><twTotPathDel>0.953</twTotPathDel><twClkSkew dest = "1.141" src = "0.812">-0.329</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.333" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.473</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>AD_pwup</twSrc><twDest BELType='FF'>Test_sig_Rx</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_75M</twSrcClk><twPathDel><twSite>SLICE_X13Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>AD_pwup</twComp><twBEL>AD_pwup</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y58.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.565</twDelInfo><twComp>AD_pwup</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Test_sig_Rx</twComp><twBEL>Test_sig_Rx_rstpot1</twBEL><twBEL>Test_sig_Rx</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.565</twRouteDel><twTotDel>0.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLK_150M</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point test_sig_cntr_1 (SLICE_X18Y58.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.163</twSlack><twSrc BELType="FF">AD_pwup</twSrc><twDest BELType="FF">test_sig_cntr_1</twDest><twTotPathDel>0.965</twTotPathDel><twClkSkew dest = "1.141" src = "0.812">-0.329</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.333" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.473</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>AD_pwup</twSrc><twDest BELType='FF'>test_sig_cntr_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_75M</twSrcClk><twPathDel><twSite>SLICE_X13Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>AD_pwup</twComp><twBEL>AD_pwup</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.646</twDelInfo><twComp>AD_pwup</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>Test_sig_Rx</twComp><twBEL>test_sig_cntr_1_rstpot</twBEL><twBEL>test_sig_cntr_1</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.646</twRouteDel><twTotDel>0.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLK_150M</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point test_sig_cntr_0 (SLICE_X18Y58.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.225</twSlack><twSrc BELType="FF">AD_pwup</twSrc><twDest BELType="FF">test_sig_cntr_0</twDest><twTotPathDel>1.027</twTotPathDel><twClkSkew dest = "1.141" src = "0.812">-0.329</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.333" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.473</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>AD_pwup</twSrc><twDest BELType='FF'>test_sig_cntr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_75M</twSrcClk><twPathDel><twSite>SLICE_X13Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>AD_pwup</twComp><twBEL>AD_pwup</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y58.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.708</twDelInfo><twComp>AD_pwup</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>Test_sig_Rx</twComp><twBEL>test_sig_cntr_0_rstpot</twBEL><twBEL>test_sig_cntr_0</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.708</twRouteDel><twTotDel>1.027</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLK_150M</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="41"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_Post_DCM_clk2x = PERIOD TIMEGRP &quot;Inst_Post_DCM_clk2x&quot; TS_sys_clk_pin *
        2 HIGH 50% INPUT_JITTER 0.2 ns;</twPinLimitBanner><twPinLimit anchorID="42" type="MINPERIOD" name="Tbcper_I" slack="4.000" period="6.666" constraintValue="6.666" deviceLimit="2.666" freqLimit="375.094" physResource="Inst_Post_DCM/clkout2_buf/I0" logResource="Inst_Post_DCM/clkout2_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="Inst_Post_DCM/clk2x"/><twPinLimit anchorID="43" type="MINPERIOD" name="Tcp" slack="6.191" period="6.666" constraintValue="6.666" deviceLimit="0.475" freqLimit="2105.263" physResource="Test_sig_Rx/CLK" logResource="test_sig_cntr_1/CK" locationPin="SLICE_X18Y58.CLK" clockNet="CLK_150M"/><twPinLimit anchorID="44" type="MINPERIOD" name="Tcp" slack="6.191" period="6.666" constraintValue="6.666" deviceLimit="0.475" freqLimit="2105.263" physResource="Test_sig_Rx/CLK" logResource="test_sig_cntr_2/CK" locationPin="SLICE_X18Y58.CLK" clockNet="CLK_150M"/></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD &quot;sys_clk_pin&quot; 75 MHz HIGH 50% INPUT_JITTER 200 ps;" ScopeName="">TS_Inst_Post_DCM_clk0 = PERIOD TIMEGRP &quot;Inst_Post_DCM_clk0&quot; TS_sys_clk_pin         HIGH 50% INPUT_JITTER 0.2 ns;</twConstName><twItemCnt>681</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>272</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.233</twMinPer></twConstHead><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point Ram_Waddr_cntr_2 (SLICE_X11Y41.C1), 15 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.100</twSlack><twSrc BELType="FF">Timer_cntr_15</twSrc><twDest BELType="FF">Ram_Waddr_cntr_2</twDest><twTotPathDel>4.959</twTotPathDel><twClkSkew dest = "0.618" src = "0.686">0.068</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.206</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Timer_cntr_15</twSrc><twDest BELType='FF'>Ram_Waddr_cntr_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_75M</twSrcClk><twPathDel><twSite>SLICE_X12Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Timer_cntr&lt;15&gt;</twComp><twBEL>Timer_cntr_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>Timer_cntr&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>AD_clk_synth</twComp><twBEL>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y49.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_pwup</twComp><twBEL>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Ram_Waddr_cntr&lt;3&gt;</twComp><twBEL>Ram_Waddr_cntr_2_rstpot</twBEL><twBEL>Ram_Waddr_cntr_2</twBEL></twPathDel><twLogDel>1.411</twLogDel><twRouteDel>3.548</twRouteDel><twTotDel>4.959</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">CLK_75M</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.201</twSlack><twSrc BELType="FF">Timer_cntr_2</twSrc><twDest BELType="FF">Ram_Waddr_cntr_2</twDest><twTotPathDel>4.921</twTotPathDel><twClkSkew dest = "0.618" src = "0.623">0.005</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.206</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Timer_cntr_2</twSrc><twDest BELType='FF'>Ram_Waddr_cntr_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_75M</twSrcClk><twPathDel><twSite>SLICE_X12Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Timer_cntr&lt;3&gt;</twComp><twBEL>Timer_cntr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>Timer_cntr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>AD_clk_synth</twComp><twBEL>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y49.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_pwup</twComp><twBEL>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Ram_Waddr_cntr&lt;3&gt;</twComp><twBEL>Ram_Waddr_cntr_2_rstpot</twBEL><twBEL>Ram_Waddr_cntr_2</twBEL></twPathDel><twLogDel>1.411</twLogDel><twRouteDel>3.510</twRouteDel><twTotDel>4.921</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">CLK_75M</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.218</twSlack><twSrc BELType="FF">Timer_cntr_8</twSrc><twDest BELType="FF">Ram_Waddr_cntr_2</twDest><twTotPathDel>4.841</twTotPathDel><twClkSkew dest = "0.618" src = "0.686">0.068</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.206</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Timer_cntr_8</twSrc><twDest BELType='FF'>Ram_Waddr_cntr_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_75M</twSrcClk><twPathDel><twSite>SLICE_X12Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Timer_cntr&lt;11&gt;</twComp><twBEL>Timer_cntr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>Timer_cntr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;12</twComp><twBEL>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y49.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_pwup</twComp><twBEL>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Ram_Waddr_cntr&lt;3&gt;</twComp><twBEL>Ram_Waddr_cntr_2_rstpot</twBEL><twBEL>Ram_Waddr_cntr_2</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>3.425</twRouteDel><twTotDel>4.841</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">CLK_75M</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point Ram_Waddr_cntr_1 (SLICE_X11Y41.B4), 15 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.255</twSlack><twSrc BELType="FF">Timer_cntr_15</twSrc><twDest BELType="FF">Ram_Waddr_cntr_1</twDest><twTotPathDel>4.804</twTotPathDel><twClkSkew dest = "0.618" src = "0.686">0.068</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.206</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Timer_cntr_15</twSrc><twDest BELType='FF'>Ram_Waddr_cntr_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_75M</twSrcClk><twPathDel><twSite>SLICE_X12Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Timer_cntr&lt;15&gt;</twComp><twBEL>Timer_cntr_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>Timer_cntr&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>AD_clk_synth</twComp><twBEL>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y49.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_pwup</twComp><twBEL>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.808</twDelInfo><twComp>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Ram_Waddr_cntr&lt;3&gt;</twComp><twBEL>Ram_Waddr_cntr_1_rstpot</twBEL><twBEL>Ram_Waddr_cntr_1</twBEL></twPathDel><twLogDel>1.411</twLogDel><twRouteDel>3.393</twRouteDel><twTotDel>4.804</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">CLK_75M</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.356</twSlack><twSrc BELType="FF">Timer_cntr_2</twSrc><twDest BELType="FF">Ram_Waddr_cntr_1</twDest><twTotPathDel>4.766</twTotPathDel><twClkSkew dest = "0.618" src = "0.623">0.005</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.206</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Timer_cntr_2</twSrc><twDest BELType='FF'>Ram_Waddr_cntr_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_75M</twSrcClk><twPathDel><twSite>SLICE_X12Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Timer_cntr&lt;3&gt;</twComp><twBEL>Timer_cntr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>Timer_cntr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>AD_clk_synth</twComp><twBEL>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y49.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_pwup</twComp><twBEL>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.808</twDelInfo><twComp>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Ram_Waddr_cntr&lt;3&gt;</twComp><twBEL>Ram_Waddr_cntr_1_rstpot</twBEL><twBEL>Ram_Waddr_cntr_1</twBEL></twPathDel><twLogDel>1.411</twLogDel><twRouteDel>3.355</twRouteDel><twTotDel>4.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">CLK_75M</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.373</twSlack><twSrc BELType="FF">Timer_cntr_8</twSrc><twDest BELType="FF">Ram_Waddr_cntr_1</twDest><twTotPathDel>4.686</twTotPathDel><twClkSkew dest = "0.618" src = "0.686">0.068</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.206</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Timer_cntr_8</twSrc><twDest BELType='FF'>Ram_Waddr_cntr_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_75M</twSrcClk><twPathDel><twSite>SLICE_X12Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Timer_cntr&lt;11&gt;</twComp><twBEL>Timer_cntr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>Timer_cntr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;12</twComp><twBEL>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y49.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_pwup</twComp><twBEL>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.808</twDelInfo><twComp>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Ram_Waddr_cntr&lt;3&gt;</twComp><twBEL>Ram_Waddr_cntr_1_rstpot</twBEL><twBEL>Ram_Waddr_cntr_1</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>3.270</twRouteDel><twTotDel>4.686</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">CLK_75M</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point Ram_Waddr_cntr_0 (SLICE_X11Y41.A4), 15 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.309</twSlack><twSrc BELType="FF">Timer_cntr_15</twSrc><twDest BELType="FF">Ram_Waddr_cntr_0</twDest><twTotPathDel>4.750</twTotPathDel><twClkSkew dest = "0.618" src = "0.686">0.068</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.206</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Timer_cntr_15</twSrc><twDest BELType='FF'>Ram_Waddr_cntr_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_75M</twSrcClk><twPathDel><twSite>SLICE_X12Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Timer_cntr&lt;15&gt;</twComp><twBEL>Timer_cntr_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>Timer_cntr&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>AD_clk_synth</twComp><twBEL>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y49.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_pwup</twComp><twBEL>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.754</twDelInfo><twComp>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Ram_Waddr_cntr&lt;3&gt;</twComp><twBEL>Ram_Waddr_cntr_0_rstpot</twBEL><twBEL>Ram_Waddr_cntr_0</twBEL></twPathDel><twLogDel>1.411</twLogDel><twRouteDel>3.339</twRouteDel><twTotDel>4.750</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">CLK_75M</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.410</twSlack><twSrc BELType="FF">Timer_cntr_2</twSrc><twDest BELType="FF">Ram_Waddr_cntr_0</twDest><twTotPathDel>4.712</twTotPathDel><twClkSkew dest = "0.618" src = "0.623">0.005</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.206</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Timer_cntr_2</twSrc><twDest BELType='FF'>Ram_Waddr_cntr_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_75M</twSrcClk><twPathDel><twSite>SLICE_X12Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Timer_cntr&lt;3&gt;</twComp><twBEL>Timer_cntr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>Timer_cntr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>AD_clk_synth</twComp><twBEL>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y49.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_pwup</twComp><twBEL>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.754</twDelInfo><twComp>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Ram_Waddr_cntr&lt;3&gt;</twComp><twBEL>Ram_Waddr_cntr_0_rstpot</twBEL><twBEL>Ram_Waddr_cntr_0</twBEL></twPathDel><twLogDel>1.411</twLogDel><twRouteDel>3.301</twRouteDel><twTotDel>4.712</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">CLK_75M</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.427</twSlack><twSrc BELType="FF">Timer_cntr_8</twSrc><twDest BELType="FF">Ram_Waddr_cntr_0</twDest><twTotPathDel>4.632</twTotPathDel><twClkSkew dest = "0.618" src = "0.686">0.068</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.206</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Timer_cntr_8</twSrc><twDest BELType='FF'>Ram_Waddr_cntr_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_75M</twSrcClk><twPathDel><twSite>SLICE_X12Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Timer_cntr&lt;11&gt;</twComp><twBEL>Timer_cntr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>Timer_cntr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;12</twComp><twBEL>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y49.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_pwup</twComp><twBEL>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.754</twDelInfo><twComp>Timer_cntr[15]_GND_4_o_equal_56_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Ram_Waddr_cntr&lt;3&gt;</twComp><twBEL>Ram_Waddr_cntr_0_rstpot</twBEL><twBEL>Ram_Waddr_cntr_0</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>3.216</twRouteDel><twTotDel>4.632</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">CLK_75M</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_Post_DCM_clk0 = PERIOD TIMEGRP &quot;Inst_Post_DCM_clk0&quot; TS_sys_clk_pin
        HIGH 50% INPUT_JITTER 0.2 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point inst_RAM_block1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y18.DIA3), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.389</twSlack><twSrc BELType="FF">RAM1_WData_3</twSrc><twDest BELType="RAM">inst_RAM_block1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.396</twTotPathDel><twClkSkew dest = "0.070" src = "0.063">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAM1_WData_3</twSrc><twDest BELType='RAM'>inst_RAM_block1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">CLK_75M</twSrcClk><twPathDel><twSite>SLICE_X18Y38.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>RAM1_WData&lt;3&gt;</twComp><twBEL>RAM1_WData_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.DIA3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.249</twDelInfo><twComp>RAM1_WData&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y18.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>inst_RAM_block1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>inst_RAM_block1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.249</twRouteDel><twTotDel>0.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">CLK_75M</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point inst_RAM_block1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y18.WEA1), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">RAM1_WE_0</twSrc><twDest BELType="RAM">inst_RAM_block1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.401</twTotPathDel><twClkSkew dest = "0.070" src = "0.061">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAM1_WE_0</twSrc><twDest BELType='RAM'>inst_RAM_block1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">CLK_75M</twSrcClk><twPathDel><twSite>SLICE_X18Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>RAM1_WE_0</twComp><twBEL>RAM1_WE_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.WEA1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>RAM1_WE_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y18.CLKA</twSite><twDelType>Trckc_WEA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>inst_RAM_block1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>inst_RAM_block1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.254</twRouteDel><twTotDel>0.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">CLK_75M</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point inst_RAM_block1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y18.WEA2), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">RAM1_WE_0</twSrc><twDest BELType="RAM">inst_RAM_block1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.401</twTotPathDel><twClkSkew dest = "0.070" src = "0.061">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAM1_WE_0</twSrc><twDest BELType='RAM'>inst_RAM_block1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">CLK_75M</twSrcClk><twPathDel><twSite>SLICE_X18Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>RAM1_WE_0</twComp><twBEL>RAM1_WE_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.WEA2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>RAM1_WE_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y18.CLKA</twSite><twDelType>Trckc_WEA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>inst_RAM_block1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>inst_RAM_block1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.254</twRouteDel><twTotDel>0.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">CLK_75M</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="70"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_Post_DCM_clk0 = PERIOD TIMEGRP &quot;Inst_Post_DCM_clk0&quot; TS_sys_clk_pin
        HIGH 50% INPUT_JITTER 0.2 ns;</twPinLimitBanner><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.763" period="13.333" constraintValue="13.333" deviceLimit="3.570" freqLimit="280.112" physResource="inst_RAM_block1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="inst_RAM_block1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="CLK_75M"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="9.763" period="13.333" constraintValue="13.333" deviceLimit="3.570" freqLimit="280.112" physResource="inst_RAM_block1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="inst_RAM_block1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y18.CLKB" clockNet="CLK_75M"/><twPinLimit anchorID="73" type="MINPERIOD" name="Tbcper_I" slack="10.667" period="13.333" constraintValue="13.333" deviceLimit="2.666" freqLimit="375.094" physResource="Inst_Post_DCM/clkout1_buf/I0" logResource="Inst_Post_DCM/clkout1_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="Inst_Post_DCM/clk0"/></twPinLimitRpt></twConst><twConst anchorID="74" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_AD_CTRL_clk = PERIOD &quot;AD_CTRL_clk&quot; 37.5 MHz HIGH 50% INPUT_JITTER 200 ps;" ScopeName="">TS_inst_ADSPI_DCM_clk0 = PERIOD TIMEGRP &quot;inst_ADSPI_DCM_clk0&quot; TS_AD_CTRL_clk         HIGH 50% INPUT_JITTER 0.2 ns;</twConstName><twItemCnt>1243</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>318</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.257</twMinPer></twConstHead><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point AD_SPI_reg_9 (SLICE_X15Y29.D5), 17 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.409</twSlack><twSrc BELType="FF">AD_SPI_cntr_0</twSrc><twDest BELType="FF">AD_SPI_reg_9</twDest><twTotPathDel>4.022</twTotPathDel><twClkSkew dest = "0.689" src = "0.718">0.029</twClkSkew><twDelConst>26.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.206</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AD_SPI_cntr_0</twSrc><twDest BELType='FF'>AD_SPI_reg_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_37M</twSrcClk><twPathDel><twSite>SLICE_X17Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>AD_SPI_cntr&lt;5&gt;</twComp><twBEL>AD_SPI_cntr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>AD_SPI_cntr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_SDIO_dir</twComp><twBEL>GND_4_o_AD_SPI_cntr[6]_equal_19_o&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y32.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>GND_4_o_AD_SPI_cntr[6]_equal_19_o&lt;6&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>AD_SPI_cntr&lt;6&gt;</twComp><twBEL>out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>out1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_SPI_reg&lt;9&gt;</twComp><twBEL>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>N11</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>AD_SPI_reg&lt;9&gt;</twComp><twBEL>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;9&gt;</twBEL><twBEL>AD_SPI_reg_9</twBEL></twPathDel><twLogDel>1.575</twLogDel><twRouteDel>2.447</twRouteDel><twTotDel>4.022</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">CLK_37M</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.410</twSlack><twSrc BELType="FF">AD_SPI_cntr_3</twSrc><twDest BELType="FF">AD_SPI_reg_9</twDest><twTotPathDel>4.021</twTotPathDel><twClkSkew dest = "0.689" src = "0.718">0.029</twClkSkew><twDelConst>26.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.206</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AD_SPI_cntr_3</twSrc><twDest BELType='FF'>AD_SPI_reg_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_37M</twSrcClk><twPathDel><twSite>SLICE_X17Y32.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>AD_SPI_cntr&lt;5&gt;</twComp><twBEL>AD_SPI_cntr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>AD_SPI_cntr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_SDIO_dir</twComp><twBEL>GND_4_o_AD_SPI_cntr[6]_equal_19_o&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y32.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>GND_4_o_AD_SPI_cntr[6]_equal_19_o&lt;6&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>AD_SPI_cntr&lt;6&gt;</twComp><twBEL>out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>out1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_SPI_reg&lt;9&gt;</twComp><twBEL>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>N11</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>AD_SPI_reg&lt;9&gt;</twComp><twBEL>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;9&gt;</twBEL><twBEL>AD_SPI_reg_9</twBEL></twPathDel><twLogDel>1.663</twLogDel><twRouteDel>2.358</twRouteDel><twTotDel>4.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">CLK_37M</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.660</twSlack><twSrc BELType="FF">AD_SPI_cntr_2</twSrc><twDest BELType="FF">AD_SPI_reg_9</twDest><twTotPathDel>3.771</twTotPathDel><twClkSkew dest = "0.689" src = "0.718">0.029</twClkSkew><twDelConst>26.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.206</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AD_SPI_cntr_2</twSrc><twDest BELType='FF'>AD_SPI_reg_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_37M</twSrcClk><twPathDel><twSite>SLICE_X17Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>AD_SPI_cntr&lt;5&gt;</twComp><twBEL>AD_SPI_cntr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>AD_SPI_cntr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_SDIO_dir</twComp><twBEL>GND_4_o_AD_SPI_cntr[6]_equal_19_o&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y32.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>GND_4_o_AD_SPI_cntr[6]_equal_19_o&lt;6&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>AD_SPI_cntr&lt;6&gt;</twComp><twBEL>out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>out1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_SPI_reg&lt;9&gt;</twComp><twBEL>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>N11</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>AD_SPI_reg&lt;9&gt;</twComp><twBEL>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;9&gt;</twBEL><twBEL>AD_SPI_reg_9</twBEL></twPathDel><twLogDel>1.575</twLogDel><twRouteDel>2.196</twRouteDel><twTotDel>3.771</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">CLK_37M</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point AD_SPI_reg_9 (SLICE_X15Y29.D3), 9 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.425</twSlack><twSrc BELType="FF">AD_SPI_cntr_0</twSrc><twDest BELType="FF">AD_SPI_reg_9</twDest><twTotPathDel>4.006</twTotPathDel><twClkSkew dest = "0.689" src = "0.718">0.029</twClkSkew><twDelConst>26.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.206</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AD_SPI_cntr_0</twSrc><twDest BELType='FF'>AD_SPI_reg_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_37M</twSrcClk><twPathDel><twSite>SLICE_X17Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>AD_SPI_cntr&lt;5&gt;</twComp><twBEL>AD_SPI_cntr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>AD_SPI_cntr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_SDIO_dir</twComp><twBEL>GND_4_o_AD_SPI_cntr[6]_equal_19_o&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>GND_4_o_AD_SPI_cntr[6]_equal_19_o&lt;6&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_SDIO_out</twComp><twBEL>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>AD_SPI_reg&lt;9&gt;</twComp><twBEL>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;9&gt;</twBEL><twBEL>AD_SPI_reg_9</twBEL></twPathDel><twLogDel>1.321</twLogDel><twRouteDel>2.685</twRouteDel><twTotDel>4.006</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">CLK_37M</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.426</twSlack><twSrc BELType="FF">AD_SPI_cntr_3</twSrc><twDest BELType="FF">AD_SPI_reg_9</twDest><twTotPathDel>4.005</twTotPathDel><twClkSkew dest = "0.689" src = "0.718">0.029</twClkSkew><twDelConst>26.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.206</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AD_SPI_cntr_3</twSrc><twDest BELType='FF'>AD_SPI_reg_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_37M</twSrcClk><twPathDel><twSite>SLICE_X17Y32.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>AD_SPI_cntr&lt;5&gt;</twComp><twBEL>AD_SPI_cntr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>AD_SPI_cntr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_SDIO_dir</twComp><twBEL>GND_4_o_AD_SPI_cntr[6]_equal_19_o&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>GND_4_o_AD_SPI_cntr[6]_equal_19_o&lt;6&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_SDIO_out</twComp><twBEL>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>AD_SPI_reg&lt;9&gt;</twComp><twBEL>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;9&gt;</twBEL><twBEL>AD_SPI_reg_9</twBEL></twPathDel><twLogDel>1.409</twLogDel><twRouteDel>2.596</twRouteDel><twTotDel>4.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">CLK_37M</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.485</twSlack><twSrc BELType="FF">AD_Readback_flag</twSrc><twDest BELType="FF">AD_SPI_reg_9</twDest><twTotPathDel>3.958</twTotPathDel><twClkSkew dest = "0.297" src = "0.314">0.017</twClkSkew><twDelConst>26.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.206</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AD_Readback_flag</twSrc><twDest BELType='FF'>AD_SPI_reg_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_37M</twSrcClk><twPathDel><twSite>SLICE_X17Y30.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>AD_SDIO_dir</twComp><twBEL>AD_Readback_flag</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>AD_Readback_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>AD_SPI_cntr[0]_AD_Readback_flag_AND_2_o</twComp><twBEL>AD_SPI_cntr[0]_AD_Readback_flag_AND_2_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>AD_SPI_cntr[0]_AD_Readback_flag_AND_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_SDIO_out</twComp><twBEL>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>AD_SPI_reg&lt;9&gt;</twComp><twBEL>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;9&gt;</twBEL><twBEL>AD_SPI_reg_9</twBEL></twPathDel><twLogDel>1.385</twLogDel><twRouteDel>2.573</twRouteDel><twTotDel>3.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">CLK_37M</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point AD_SPI_reg_12 (SLICE_X12Y31.B6), 24 paths
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.474</twSlack><twSrc BELType="FF">AD_SPI_cntr_0</twSrc><twDest BELType="FF">AD_SPI_reg_12</twDest><twTotPathDel>3.956</twTotPathDel><twClkSkew dest = "0.688" src = "0.718">0.030</twClkSkew><twDelConst>26.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.206</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AD_SPI_cntr_0</twSrc><twDest BELType='FF'>AD_SPI_reg_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_37M</twSrcClk><twPathDel><twSite>SLICE_X17Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>AD_SPI_cntr&lt;5&gt;</twComp><twBEL>AD_SPI_cntr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>AD_SPI_cntr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_SDIO_dir</twComp><twBEL>GND_4_o_AD_SPI_cntr[6]_equal_19_o&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>GND_4_o_AD_SPI_cntr[6]_equal_19_o&lt;6&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_SDIO_dir</twComp><twBEL>GND_4_o_AD_SPI_cntr[6]_equal_19_o&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>GND_4_o_AD_SPI_cntr[6]_equal_19_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>AD_SPI_reg&lt;14&gt;</twComp><twBEL>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;12&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;12&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>AD_SPI_reg&lt;14&gt;</twComp><twBEL>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;12&gt;3</twBEL><twBEL>AD_SPI_reg_12</twBEL></twPathDel><twLogDel>1.541</twLogDel><twRouteDel>2.415</twRouteDel><twTotDel>3.956</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">CLK_37M</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.475</twSlack><twSrc BELType="FF">AD_SPI_cntr_3</twSrc><twDest BELType="FF">AD_SPI_reg_12</twDest><twTotPathDel>3.955</twTotPathDel><twClkSkew dest = "0.688" src = "0.718">0.030</twClkSkew><twDelConst>26.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.206</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AD_SPI_cntr_3</twSrc><twDest BELType='FF'>AD_SPI_reg_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_37M</twSrcClk><twPathDel><twSite>SLICE_X17Y32.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>AD_SPI_cntr&lt;5&gt;</twComp><twBEL>AD_SPI_cntr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>AD_SPI_cntr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_SDIO_dir</twComp><twBEL>GND_4_o_AD_SPI_cntr[6]_equal_19_o&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>GND_4_o_AD_SPI_cntr[6]_equal_19_o&lt;6&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_SDIO_dir</twComp><twBEL>GND_4_o_AD_SPI_cntr[6]_equal_19_o&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>GND_4_o_AD_SPI_cntr[6]_equal_19_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>AD_SPI_reg&lt;14&gt;</twComp><twBEL>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;12&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;12&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>AD_SPI_reg&lt;14&gt;</twComp><twBEL>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;12&gt;3</twBEL><twBEL>AD_SPI_reg_12</twBEL></twPathDel><twLogDel>1.629</twLogDel><twRouteDel>2.326</twRouteDel><twTotDel>3.955</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">CLK_37M</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.534</twSlack><twSrc BELType="FF">AD_SPI_cntr_0</twSrc><twDest BELType="FF">AD_SPI_reg_12</twDest><twTotPathDel>3.896</twTotPathDel><twClkSkew dest = "0.688" src = "0.718">0.030</twClkSkew><twDelConst>26.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.200" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.206</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AD_SPI_cntr_0</twSrc><twDest BELType='FF'>AD_SPI_reg_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_37M</twSrcClk><twPathDel><twSite>SLICE_X17Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>AD_SPI_cntr&lt;5&gt;</twComp><twBEL>AD_SPI_cntr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>AD_SPI_cntr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_SDIO_dir</twComp><twBEL>GND_4_o_AD_SPI_cntr[6]_equal_19_o&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>GND_4_o_AD_SPI_cntr[6]_equal_19_o&lt;6&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>AD_SDIO_dir</twComp><twBEL>GND_4_o_AD_SPI_cntr[6]_equal_16_o&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>GND_4_o_AD_SPI_cntr[6]_equal_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>AD_SPI_reg&lt;14&gt;</twComp><twBEL>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;12&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;12&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>AD_SPI_reg&lt;14&gt;</twComp><twBEL>GND_4_o_AD_reg_idx[3]_select_22_OUT&lt;12&gt;3</twBEL><twBEL>AD_SPI_reg_12</twBEL></twPathDel><twLogDel>1.541</twLogDel><twRouteDel>2.355</twRouteDel><twTotDel>3.896</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">CLK_37M</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_inst_ADSPI_DCM_clk0 = PERIOD TIMEGRP &quot;inst_ADSPI_DCM_clk0&quot; TS_AD_CTRL_clk
        HIGH 50% INPUT_JITTER 0.2 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point AD_SPI_reg_5 (SLICE_X16Y29.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.420</twSlack><twSrc BELType="FF">AD_init</twSrc><twDest BELType="FF">AD_SPI_reg_5</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew dest = "0.043" src = "0.042">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>AD_init</twSrc><twDest BELType='FF'>AD_SPI_reg_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_37M</twSrcClk><twPathDel><twSite>SLICE_X16Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>AD_init</twComp><twBEL>AD_init</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>AD_init</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y29.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>AD_SPI_reg&lt;5&gt;</twComp><twBEL>AD_SPI_reg_5</twBEL></twPathDel><twLogDel>0.126</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLK_37M</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point AD_SPI_reg_4 (SLICE_X16Y29.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.426</twSlack><twSrc BELType="FF">AD_init</twSrc><twDest BELType="FF">AD_SPI_reg_4</twDest><twTotPathDel>0.427</twTotPathDel><twClkSkew dest = "0.043" src = "0.042">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>AD_init</twSrc><twDest BELType='FF'>AD_SPI_reg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_37M</twSrcClk><twPathDel><twSite>SLICE_X16Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>AD_init</twComp><twBEL>AD_init</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>AD_init</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y29.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>AD_SPI_reg&lt;5&gt;</twComp><twBEL>AD_SPI_reg_4</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLK_37M</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point AD_SPI_cntr_3 (SLICE_X17Y32.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.427</twSlack><twSrc BELType="FF">AD_SPI_cntr_2</twSrc><twDest BELType="FF">AD_SPI_cntr_3</twDest><twTotPathDel>0.427</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>AD_SPI_cntr_2</twSrc><twDest BELType='FF'>AD_SPI_cntr_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_37M</twSrcClk><twPathDel><twSite>SLICE_X17Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>AD_SPI_cntr&lt;5&gt;</twComp><twBEL>AD_SPI_cntr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.074</twDelInfo><twComp>AD_SPI_cntr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y32.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>AD_SPI_cntr&lt;5&gt;</twComp><twBEL>Mcount_AD_SPI_cntr_xor&lt;3&gt;11</twBEL><twBEL>AD_SPI_cntr_3</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.074</twRouteDel><twTotDel>0.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLK_37M</twDestClk><twPctLog>82.7</twPctLog><twPctRoute>17.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="99"><twPinLimitBanner>Component Switching Limit Checks: TS_inst_ADSPI_DCM_clk0 = PERIOD TIMEGRP &quot;inst_ADSPI_DCM_clk0&quot; TS_AD_CTRL_clk
        HIGH 50% INPUT_JITTER 0.2 ns;</twPinLimitBanner><twPinLimit anchorID="100" type="MINPERIOD" name="Tbcper_I" slack="24.000" period="26.666" constraintValue="26.666" deviceLimit="2.666" freqLimit="375.094" physResource="inst_ADSPI_DCM/clkout1_buf/I0" logResource="inst_ADSPI_DCM/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="inst_ADSPI_DCM/clk0"/><twPinLimit anchorID="101" type="MINPERIOD" name="Tcp" slack="26.186" period="26.666" constraintValue="26.666" deviceLimit="0.480" freqLimit="2083.333" physResource="AD_SPI_reg&lt;11&gt;/CLK" logResource="AD_SPI_reg_10/CK" locationPin="SLICE_X12Y29.CLK" clockNet="CLK_37M"/><twPinLimit anchorID="102" type="MINPERIOD" name="Tcp" slack="26.186" period="26.666" constraintValue="26.666" deviceLimit="0.480" freqLimit="2083.333" physResource="AD_SPI_reg&lt;11&gt;/CLK" logResource="AD_SPI_reg_11/CK" locationPin="SLICE_X12Y29.CLK" clockNet="CLK_37M"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="103"><twConstRollup name="TS_osc_clk_pin" fullName="TS_osc_clk_pin = PERIOD TIMEGRP &quot;osc_clk_pin&quot; 50 MHz HIGH 50% INPUT_JITTER 0.2         ns;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="7.998" errors="0" errorRollup="0" items="0" itemsRollup="1"/><twConstRollup name="TS_inst_Pre_DCM_clkfx" fullName="TS_inst_Pre_DCM_clkfx = PERIOD TIMEGRP &quot;inst_Pre_DCM_clkfx&quot; TS_osc_clk_pin * 3         HIGH 50% INPUT_JITTER 0.2 ns;" type="child" depth="1" requirement="6.667" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="1" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="104"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 75 MHz HIGH 50% INPUT_JITTER 0.2         ns;" type="origin" depth="0" requirement="13.333" prefType="period" actual="8.000" actualRollup="6.656" errors="0" errorRollup="0" items="0" itemsRollup="704"/><twConstRollup name="TS_Inst_Post_DCM_clk2x" fullName="TS_Inst_Post_DCM_clk2x = PERIOD TIMEGRP &quot;Inst_Post_DCM_clk2x&quot; TS_sys_clk_pin *         2 HIGH 50% INPUT_JITTER 0.2 ns;" type="child" depth="1" requirement="6.667" prefType="period" actual="3.328" actualRollup="N/A" errors="0" errorRollup="0" items="23" itemsRollup="0"/><twConstRollup name="TS_Inst_Post_DCM_clk0" fullName="TS_Inst_Post_DCM_clk0 = PERIOD TIMEGRP &quot;Inst_Post_DCM_clk0&quot; TS_sys_clk_pin         HIGH 50% INPUT_JITTER 0.2 ns;" type="child" depth="1" requirement="13.333" prefType="period" actual="5.233" actualRollup="N/A" errors="0" errorRollup="0" items="681" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="105"><twConstRollup name="TS_AD_CTRL_clk" fullName="TS_AD_CTRL_clk = PERIOD TIMEGRP &quot;AD_CTRL_clk&quot; 37.5 MHz HIGH 50% INPUT_JITTER         0.2 ns;" type="origin" depth="0" requirement="26.667" prefType="period" actual="16.000" actualRollup="4.257" errors="0" errorRollup="0" items="0" itemsRollup="1243"/><twConstRollup name="TS_inst_ADSPI_DCM_clk0" fullName="TS_inst_ADSPI_DCM_clk0 = PERIOD TIMEGRP &quot;inst_ADSPI_DCM_clk0&quot; TS_AD_CTRL_clk         HIGH 50% INPUT_JITTER 0.2 ns;" type="child" depth="1" requirement="26.667" prefType="period" actual="4.257" actualRollup="N/A" errors="0" errorRollup="0" items="1243" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="106">0</twUnmetConstCnt><twDataSheet anchorID="107" twNameLen="15"><twClk2SUList anchorID="108" twDestWidth="7"><twDest>AD_CLK1</twDest><twClk2SU><twSrc>AD_CLK1</twSrc><twRiseRise>5.233</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="109" twDestWidth="7"><twDest>AD_CLK2</twDest><twClk2SU><twSrc>AD_CLK2</twSrc><twRiseRise>4.257</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="110" twDestWidth="6"><twDest>CLK_IN</twDest><twClk2SU><twSrc>CLK_IN</twSrc><twRiseRise>1.293</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="111"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1948</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>646</twConnCnt></twConstCov><twStats anchorID="112"><twMinPer>16.000</twMinPer><twFootnote number="1" /><twMaxFreq>62.500</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Apr 26 01:02:46 2021 </twTimestamp></twFoot><twClientInfo anchorID="113"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4666 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
