#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d08c9f4350 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001d08ca78ce0_0 .net "PC", 31 0, v000001d08ca2ca10_0;  1 drivers
v000001d08ca798c0_0 .var "clk", 0 0;
v000001d08ca78100_0 .net "clkout", 0 0, L_000001d08ca7aa10;  1 drivers
v000001d08ca78740_0 .net "cycles_consumed", 31 0, v000001d08ca75d60_0;  1 drivers
v000001d08ca78560_0 .var "rst", 0 0;
S_000001d08c9940c0 .scope module, "cpu" "processor" 2 31, 3 4 0, S_000001d08c9f4350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001d08ca15be0 .param/l "RType" 0 4 2, C4<000000>;
P_000001d08ca15c18 .param/l "add" 0 4 5, C4<100000>;
P_000001d08ca15c50 .param/l "addi" 0 4 8, C4<001000>;
P_000001d08ca15c88 .param/l "addu" 0 4 5, C4<100001>;
P_000001d08ca15cc0 .param/l "and_" 0 4 5, C4<100100>;
P_000001d08ca15cf8 .param/l "andi" 0 4 8, C4<001100>;
P_000001d08ca15d30 .param/l "beq" 0 4 10, C4<000100>;
P_000001d08ca15d68 .param/l "bne" 0 4 10, C4<000101>;
P_000001d08ca15da0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001d08ca15dd8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d08ca15e10 .param/l "j" 0 4 12, C4<000010>;
P_000001d08ca15e48 .param/l "jal" 0 4 12, C4<000011>;
P_000001d08ca15e80 .param/l "jr" 0 4 6, C4<001000>;
P_000001d08ca15eb8 .param/l "lw" 0 4 8, C4<100011>;
P_000001d08ca15ef0 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d08ca15f28 .param/l "or_" 0 4 5, C4<100101>;
P_000001d08ca15f60 .param/l "ori" 0 4 8, C4<001101>;
P_000001d08ca15f98 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d08ca15fd0 .param/l "sll" 0 4 6, C4<000000>;
P_000001d08ca16008 .param/l "slt" 0 4 5, C4<101010>;
P_000001d08ca16040 .param/l "slti" 0 4 8, C4<101010>;
P_000001d08ca16078 .param/l "srl" 0 4 6, C4<000010>;
P_000001d08ca160b0 .param/l "sub" 0 4 5, C4<100010>;
P_000001d08ca160e8 .param/l "subu" 0 4 5, C4<100011>;
P_000001d08ca16120 .param/l "sw" 0 4 8, C4<101011>;
P_000001d08ca16158 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d08ca16190 .param/l "xori" 0 4 8, C4<001110>;
L_000001d08ca7a380 .functor NOT 1, v000001d08ca78560_0, C4<0>, C4<0>, C4<0>;
L_000001d08ca7af50 .functor NOT 1, v000001d08ca78560_0, C4<0>, C4<0>, C4<0>;
L_000001d08ca7a850 .functor NOT 1, v000001d08ca78560_0, C4<0>, C4<0>, C4<0>;
L_000001d08ca7a5b0 .functor NOT 1, v000001d08ca78560_0, C4<0>, C4<0>, C4<0>;
L_000001d08ca7a7e0 .functor NOT 1, v000001d08ca78560_0, C4<0>, C4<0>, C4<0>;
L_000001d08ca7ac40 .functor NOT 1, v000001d08ca78560_0, C4<0>, C4<0>, C4<0>;
L_000001d08ca7a070 .functor NOT 1, v000001d08ca78560_0, C4<0>, C4<0>, C4<0>;
L_000001d08ca7abd0 .functor NOT 1, v000001d08ca78560_0, C4<0>, C4<0>, C4<0>;
L_000001d08ca7aa10 .functor OR 1, v000001d08ca798c0_0, v000001d08c9f7c90_0, C4<0>, C4<0>;
L_000001d08ca7a4d0 .functor OR 1, L_000001d08ca791e0, L_000001d08ca78880, C4<0>, C4<0>;
L_000001d08ca7aee0 .functor AND 1, L_000001d08ca79780, L_000001d08ca79a00, C4<1>, C4<1>;
L_000001d08ca7acb0 .functor NOT 1, v000001d08ca78560_0, C4<0>, C4<0>, C4<0>;
L_000001d08ca7a930 .functor OR 1, L_000001d08cad51f0, L_000001d08cad6690, C4<0>, C4<0>;
L_000001d08ca7a8c0 .functor OR 1, L_000001d08ca7a930, L_000001d08cad6730, C4<0>, C4<0>;
L_000001d08ca7a230 .functor OR 1, L_000001d08cad6230, L_000001d08cad6f50, C4<0>, C4<0>;
L_000001d08ca7ad20 .functor AND 1, L_000001d08cad69b0, L_000001d08ca7a230, C4<1>, C4<1>;
L_000001d08ca7a700 .functor OR 1, L_000001d08cad62d0, L_000001d08cad5290, C4<0>, C4<0>;
L_000001d08ca7a2a0 .functor AND 1, L_000001d08cad6af0, L_000001d08ca7a700, C4<1>, C4<1>;
L_000001d08ca7ae00 .functor NOT 1, L_000001d08ca7aa10, C4<0>, C4<0>, C4<0>;
v000001d08ca2d2d0_0 .net "ALUOp", 3 0, v000001d08c9f7fb0_0;  1 drivers
v000001d08ca2d9b0_0 .net "ALUResult", 31 0, v000001d08ca69150_0;  1 drivers
v000001d08ca2d870_0 .net "ALUSrc", 0 0, v000001d08c9f7d30_0;  1 drivers
v000001d08ca2cdd0_0 .net "ALUin2", 31 0, L_000001d08cad6410;  1 drivers
v000001d08ca2dff0_0 .net "MemReadEn", 0 0, v000001d08c9f6ed0_0;  1 drivers
v000001d08ca2d050_0 .net "MemWriteEn", 0 0, v000001d08c9f6f70_0;  1 drivers
v000001d08ca2df50_0 .net "MemtoReg", 0 0, v000001d08c9f80f0_0;  1 drivers
v000001d08ca2cf10_0 .net "PC", 31 0, v000001d08ca2ca10_0;  alias, 1 drivers
v000001d08ca2dcd0_0 .net "PCPlus1", 31 0, L_000001d08ca793c0;  1 drivers
v000001d08ca2c510_0 .net "PCsrc", 1 0, v000001d08ca69ab0_0;  1 drivers
v000001d08ca2d0f0_0 .net "RegDst", 0 0, v000001d08c9f8190_0;  1 drivers
v000001d08ca2c290_0 .net "RegWriteEn", 0 0, v000001d08c9f87d0_0;  1 drivers
v000001d08ca2d190_0 .net "WriteRegister", 4 0, L_000001d08cad50b0;  1 drivers
v000001d08ca2cab0_0 .net *"_ivl_0", 0 0, L_000001d08ca7a380;  1 drivers
L_000001d08ca7b080 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d08ca2d230_0 .net/2u *"_ivl_10", 4 0, L_000001d08ca7b080;  1 drivers
L_000001d08ca7b470 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d08ca2cb50_0 .net *"_ivl_101", 15 0, L_000001d08ca7b470;  1 drivers
v000001d08ca2d370_0 .net *"_ivl_102", 31 0, L_000001d08ca79960;  1 drivers
L_000001d08ca7b4b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d08ca2c5b0_0 .net *"_ivl_105", 25 0, L_000001d08ca7b4b8;  1 drivers
L_000001d08ca7b500 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d08ca2d410_0 .net/2u *"_ivl_106", 31 0, L_000001d08ca7b500;  1 drivers
v000001d08ca2de10_0 .net *"_ivl_108", 0 0, L_000001d08ca79780;  1 drivers
L_000001d08ca7b548 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001d08ca2d4b0_0 .net/2u *"_ivl_110", 5 0, L_000001d08ca7b548;  1 drivers
v000001d08ca2db90_0 .net *"_ivl_112", 0 0, L_000001d08ca79a00;  1 drivers
v000001d08ca2cfb0_0 .net *"_ivl_115", 0 0, L_000001d08ca7aee0;  1 drivers
v000001d08ca2daf0_0 .net *"_ivl_116", 47 0, L_000001d08ca79820;  1 drivers
L_000001d08ca7b590 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d08ca2d5f0_0 .net *"_ivl_119", 15 0, L_000001d08ca7b590;  1 drivers
L_000001d08ca7b0c8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d08ca2d550_0 .net/2u *"_ivl_12", 5 0, L_000001d08ca7b0c8;  1 drivers
v000001d08ca2d7d0_0 .net *"_ivl_120", 47 0, L_000001d08ca79460;  1 drivers
L_000001d08ca7b5d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d08ca2c650_0 .net *"_ivl_123", 15 0, L_000001d08ca7b5d8;  1 drivers
v000001d08ca2e090_0 .net *"_ivl_125", 0 0, L_000001d08ca79be0;  1 drivers
v000001d08ca2d690_0 .net *"_ivl_126", 31 0, L_000001d08ca79b40;  1 drivers
v000001d08ca2c830_0 .net *"_ivl_128", 47 0, L_000001d08ca78ba0;  1 drivers
v000001d08ca2c330_0 .net *"_ivl_130", 47 0, L_000001d08ca79e60;  1 drivers
v000001d08ca2dc30_0 .net *"_ivl_132", 47 0, L_000001d08ca78380;  1 drivers
v000001d08ca2c3d0_0 .net *"_ivl_134", 47 0, L_000001d08ca78c40;  1 drivers
L_000001d08ca7b620 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d08ca2e130_0 .net/2u *"_ivl_138", 1 0, L_000001d08ca7b620;  1 drivers
v000001d08ca2d730_0 .net *"_ivl_14", 0 0, L_000001d08ca79c80;  1 drivers
v000001d08ca2c6f0_0 .net *"_ivl_140", 0 0, L_000001d08ca78060;  1 drivers
L_000001d08ca7b668 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001d08ca2dd70_0 .net/2u *"_ivl_142", 1 0, L_000001d08ca7b668;  1 drivers
v000001d08ca2c790_0 .net *"_ivl_144", 0 0, L_000001d08ca78420;  1 drivers
L_000001d08ca7b6b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d08ca2da50_0 .net/2u *"_ivl_146", 1 0, L_000001d08ca7b6b0;  1 drivers
v000001d08ca2cc90_0 .net *"_ivl_148", 0 0, L_000001d08cad5510;  1 drivers
L_000001d08ca7b6f8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001d08ca2deb0_0 .net/2u *"_ivl_150", 31 0, L_000001d08ca7b6f8;  1 drivers
L_000001d08ca7b740 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001d08ca2c8d0_0 .net/2u *"_ivl_152", 31 0, L_000001d08ca7b740;  1 drivers
v000001d08ca2cbf0_0 .net *"_ivl_154", 31 0, L_000001d08cad6370;  1 drivers
v000001d08ca2cd30_0 .net *"_ivl_156", 31 0, L_000001d08cad6550;  1 drivers
L_000001d08ca7b110 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001d08ca6c420_0 .net/2u *"_ivl_16", 4 0, L_000001d08ca7b110;  1 drivers
v000001d08ca6c2e0_0 .net *"_ivl_160", 0 0, L_000001d08ca7acb0;  1 drivers
L_000001d08ca7b7d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d08ca6c560_0 .net/2u *"_ivl_162", 31 0, L_000001d08ca7b7d0;  1 drivers
L_000001d08ca7b8a8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001d08ca6b840_0 .net/2u *"_ivl_166", 5 0, L_000001d08ca7b8a8;  1 drivers
v000001d08ca6c1a0_0 .net *"_ivl_168", 0 0, L_000001d08cad51f0;  1 drivers
L_000001d08ca7b8f0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001d08ca6bc00_0 .net/2u *"_ivl_170", 5 0, L_000001d08ca7b8f0;  1 drivers
v000001d08ca6bca0_0 .net *"_ivl_172", 0 0, L_000001d08cad6690;  1 drivers
v000001d08ca6cd80_0 .net *"_ivl_175", 0 0, L_000001d08ca7a930;  1 drivers
L_000001d08ca7b938 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001d08ca6b660_0 .net/2u *"_ivl_176", 5 0, L_000001d08ca7b938;  1 drivers
v000001d08ca6b020_0 .net *"_ivl_178", 0 0, L_000001d08cad6730;  1 drivers
v000001d08ca6b8e0_0 .net *"_ivl_181", 0 0, L_000001d08ca7a8c0;  1 drivers
L_000001d08ca7b980 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d08ca6c6a0_0 .net/2u *"_ivl_182", 15 0, L_000001d08ca7b980;  1 drivers
v000001d08ca6c4c0_0 .net *"_ivl_184", 31 0, L_000001d08cad6b90;  1 drivers
v000001d08ca6c100_0 .net *"_ivl_187", 0 0, L_000001d08cad6910;  1 drivers
v000001d08ca6b2a0_0 .net *"_ivl_188", 15 0, L_000001d08cad6870;  1 drivers
v000001d08ca6c380_0 .net *"_ivl_19", 4 0, L_000001d08ca78e20;  1 drivers
v000001d08ca6c600_0 .net *"_ivl_190", 31 0, L_000001d08cad5b50;  1 drivers
v000001d08ca6b5c0_0 .net *"_ivl_194", 31 0, L_000001d08cad5470;  1 drivers
L_000001d08ca7b9c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d08ca6ba20_0 .net *"_ivl_197", 25 0, L_000001d08ca7b9c8;  1 drivers
L_000001d08ca7ba10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d08ca6ce20_0 .net/2u *"_ivl_198", 31 0, L_000001d08ca7ba10;  1 drivers
L_000001d08ca7b038 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d08ca6cce0_0 .net/2u *"_ivl_2", 5 0, L_000001d08ca7b038;  1 drivers
v000001d08ca6c740_0 .net *"_ivl_20", 4 0, L_000001d08ca79f00;  1 drivers
v000001d08ca6c7e0_0 .net *"_ivl_200", 0 0, L_000001d08cad69b0;  1 drivers
L_000001d08ca7ba58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d08ca6b700_0 .net/2u *"_ivl_202", 5 0, L_000001d08ca7ba58;  1 drivers
v000001d08ca6ca60_0 .net *"_ivl_204", 0 0, L_000001d08cad6230;  1 drivers
L_000001d08ca7baa0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d08ca6bde0_0 .net/2u *"_ivl_206", 5 0, L_000001d08ca7baa0;  1 drivers
v000001d08ca6b7a0_0 .net *"_ivl_208", 0 0, L_000001d08cad6f50;  1 drivers
v000001d08ca6c880_0 .net *"_ivl_211", 0 0, L_000001d08ca7a230;  1 drivers
v000001d08ca6cb00_0 .net *"_ivl_213", 0 0, L_000001d08ca7ad20;  1 drivers
L_000001d08ca7bae8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d08ca6c920_0 .net/2u *"_ivl_214", 5 0, L_000001d08ca7bae8;  1 drivers
v000001d08ca6c240_0 .net *"_ivl_216", 0 0, L_000001d08cad6c30;  1 drivers
L_000001d08ca7bb30 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d08ca6b520_0 .net/2u *"_ivl_218", 31 0, L_000001d08ca7bb30;  1 drivers
v000001d08ca6cec0_0 .net *"_ivl_220", 31 0, L_000001d08cad6a50;  1 drivers
v000001d08ca6cba0_0 .net *"_ivl_224", 31 0, L_000001d08cad5330;  1 drivers
L_000001d08ca7bb78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d08ca6b0c0_0 .net *"_ivl_227", 25 0, L_000001d08ca7bb78;  1 drivers
L_000001d08ca7bbc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d08ca6bf20_0 .net/2u *"_ivl_228", 31 0, L_000001d08ca7bbc0;  1 drivers
v000001d08ca6b480_0 .net *"_ivl_230", 0 0, L_000001d08cad6af0;  1 drivers
L_000001d08ca7bc08 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d08ca6b980_0 .net/2u *"_ivl_232", 5 0, L_000001d08ca7bc08;  1 drivers
v000001d08ca6bac0_0 .net *"_ivl_234", 0 0, L_000001d08cad62d0;  1 drivers
L_000001d08ca7bc50 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d08ca6c9c0_0 .net/2u *"_ivl_236", 5 0, L_000001d08ca7bc50;  1 drivers
v000001d08ca6bb60_0 .net *"_ivl_238", 0 0, L_000001d08cad5290;  1 drivers
v000001d08ca6bd40_0 .net *"_ivl_24", 0 0, L_000001d08ca7a850;  1 drivers
v000001d08ca6be80_0 .net *"_ivl_241", 0 0, L_000001d08ca7a700;  1 drivers
v000001d08ca6b160_0 .net *"_ivl_243", 0 0, L_000001d08ca7a2a0;  1 drivers
L_000001d08ca7bc98 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d08ca6b200_0 .net/2u *"_ivl_244", 5 0, L_000001d08ca7bc98;  1 drivers
v000001d08ca6bfc0_0 .net *"_ivl_246", 0 0, L_000001d08cad5a10;  1 drivers
v000001d08ca6c060_0 .net *"_ivl_248", 31 0, L_000001d08cad55b0;  1 drivers
L_000001d08ca7b158 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d08ca6cc40_0 .net/2u *"_ivl_26", 4 0, L_000001d08ca7b158;  1 drivers
v000001d08ca6b340_0 .net *"_ivl_29", 4 0, L_000001d08ca78600;  1 drivers
v000001d08ca6b3e0_0 .net *"_ivl_32", 0 0, L_000001d08ca7a5b0;  1 drivers
L_000001d08ca7b1a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d08ca76620_0 .net/2u *"_ivl_34", 4 0, L_000001d08ca7b1a0;  1 drivers
v000001d08ca76bc0_0 .net *"_ivl_37", 4 0, L_000001d08ca79dc0;  1 drivers
v000001d08ca768a0_0 .net *"_ivl_40", 0 0, L_000001d08ca7a7e0;  1 drivers
L_000001d08ca7b1e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d08ca76800_0 .net/2u *"_ivl_42", 15 0, L_000001d08ca7b1e8;  1 drivers
v000001d08ca76300_0 .net *"_ivl_45", 15 0, L_000001d08ca78d80;  1 drivers
v000001d08ca76080_0 .net *"_ivl_48", 0 0, L_000001d08ca7ac40;  1 drivers
v000001d08ca764e0_0 .net *"_ivl_5", 5 0, L_000001d08ca787e0;  1 drivers
L_000001d08ca7b230 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d08ca75360_0 .net/2u *"_ivl_50", 36 0, L_000001d08ca7b230;  1 drivers
L_000001d08ca7b278 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d08ca76d00_0 .net/2u *"_ivl_52", 31 0, L_000001d08ca7b278;  1 drivers
v000001d08ca76120_0 .net *"_ivl_55", 4 0, L_000001d08ca79640;  1 drivers
v000001d08ca75540_0 .net *"_ivl_56", 36 0, L_000001d08ca78920;  1 drivers
v000001d08ca75040_0 .net *"_ivl_58", 36 0, L_000001d08ca79000;  1 drivers
v000001d08ca76940_0 .net *"_ivl_62", 0 0, L_000001d08ca7a070;  1 drivers
L_000001d08ca7b2c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d08ca76ee0_0 .net/2u *"_ivl_64", 5 0, L_000001d08ca7b2c0;  1 drivers
v000001d08ca769e0_0 .net *"_ivl_67", 5 0, L_000001d08ca79aa0;  1 drivers
v000001d08ca75cc0_0 .net *"_ivl_70", 0 0, L_000001d08ca7abd0;  1 drivers
L_000001d08ca7b308 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d08ca766c0_0 .net/2u *"_ivl_72", 57 0, L_000001d08ca7b308;  1 drivers
L_000001d08ca7b350 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d08ca750e0_0 .net/2u *"_ivl_74", 31 0, L_000001d08ca7b350;  1 drivers
v000001d08ca75900_0 .net *"_ivl_77", 25 0, L_000001d08ca78b00;  1 drivers
v000001d08ca755e0_0 .net *"_ivl_78", 57 0, L_000001d08ca782e0;  1 drivers
v000001d08ca75400_0 .net *"_ivl_8", 0 0, L_000001d08ca7af50;  1 drivers
v000001d08ca76260_0 .net *"_ivl_80", 57 0, L_000001d08ca78240;  1 drivers
L_000001d08ca7b398 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d08ca752c0_0 .net/2u *"_ivl_84", 31 0, L_000001d08ca7b398;  1 drivers
L_000001d08ca7b3e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d08ca754a0_0 .net/2u *"_ivl_88", 5 0, L_000001d08ca7b3e0;  1 drivers
v000001d08ca76580_0 .net *"_ivl_90", 0 0, L_000001d08ca791e0;  1 drivers
L_000001d08ca7b428 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d08ca76da0_0 .net/2u *"_ivl_92", 5 0, L_000001d08ca7b428;  1 drivers
v000001d08ca75a40_0 .net *"_ivl_94", 0 0, L_000001d08ca78880;  1 drivers
v000001d08ca75b80_0 .net *"_ivl_97", 0 0, L_000001d08ca7a4d0;  1 drivers
v000001d08ca759a0_0 .net *"_ivl_98", 47 0, L_000001d08ca78a60;  1 drivers
v000001d08ca763a0_0 .net "adderResult", 31 0, L_000001d08ca79500;  1 drivers
v000001d08ca761c0_0 .net "address", 31 0, L_000001d08ca79140;  1 drivers
v000001d08ca75180_0 .net "clk", 0 0, L_000001d08ca7aa10;  alias, 1 drivers
v000001d08ca75d60_0 .var "cycles_consumed", 31 0;
o000001d08ca31048 .functor BUFZ 1, C4<z>; HiZ drive
v000001d08ca75e00_0 .net "excep_flag", 0 0, o000001d08ca31048;  0 drivers
v000001d08ca75220_0 .net "extImm", 31 0, L_000001d08cad6e10;  1 drivers
v000001d08ca76c60_0 .net "funct", 5 0, L_000001d08ca789c0;  1 drivers
v000001d08ca76760_0 .net "hlt", 0 0, v000001d08c9f7c90_0;  1 drivers
v000001d08ca76a80_0 .net "imm", 15 0, L_000001d08ca78ec0;  1 drivers
v000001d08ca75860_0 .net "immediate", 31 0, L_000001d08cad6cd0;  1 drivers
v000001d08ca76b20_0 .net "input_clk", 0 0, v000001d08ca798c0_0;  1 drivers
v000001d08ca75c20_0 .net "instruction", 31 0, L_000001d08cad5830;  1 drivers
v000001d08ca76440_0 .net "memoryReadData", 31 0, v000001d08ca6a2d0_0;  1 drivers
v000001d08ca75680_0 .net "nextPC", 31 0, L_000001d08cad53d0;  1 drivers
v000001d08ca75720_0 .net "opcode", 5 0, L_000001d08ca795a0;  1 drivers
v000001d08ca75f40_0 .net "rd", 4 0, L_000001d08ca79d20;  1 drivers
v000001d08ca757c0_0 .net "readData1", 31 0, L_000001d08ca7a620;  1 drivers
v000001d08ca75ae0_0 .net "readData1_w", 31 0, L_000001d08cad5650;  1 drivers
v000001d08ca75ea0_0 .net "readData2", 31 0, L_000001d08ca7a690;  1 drivers
v000001d08ca75fe0_0 .net "rs", 4 0, L_000001d08ca786a0;  1 drivers
v000001d08ca76e40_0 .net "rst", 0 0, v000001d08ca78560_0;  1 drivers
v000001d08ca796e0_0 .net "rt", 4 0, L_000001d08ca78f60;  1 drivers
v000001d08ca781a0_0 .net "shamt", 31 0, L_000001d08ca790a0;  1 drivers
v000001d08ca784c0_0 .net "wire_instruction", 31 0, L_000001d08ca7a540;  1 drivers
v000001d08ca79280_0 .net "writeData", 31 0, L_000001d08cad58d0;  1 drivers
v000001d08ca79320_0 .net "zero", 0 0, L_000001d08cad6eb0;  1 drivers
L_000001d08ca787e0 .part L_000001d08cad5830, 26, 6;
L_000001d08ca795a0 .functor MUXZ 6, L_000001d08ca787e0, L_000001d08ca7b038, L_000001d08ca7a380, C4<>;
L_000001d08ca79c80 .cmp/eq 6, L_000001d08ca795a0, L_000001d08ca7b0c8;
L_000001d08ca78e20 .part L_000001d08cad5830, 11, 5;
L_000001d08ca79f00 .functor MUXZ 5, L_000001d08ca78e20, L_000001d08ca7b110, L_000001d08ca79c80, C4<>;
L_000001d08ca79d20 .functor MUXZ 5, L_000001d08ca79f00, L_000001d08ca7b080, L_000001d08ca7af50, C4<>;
L_000001d08ca78600 .part L_000001d08cad5830, 21, 5;
L_000001d08ca786a0 .functor MUXZ 5, L_000001d08ca78600, L_000001d08ca7b158, L_000001d08ca7a850, C4<>;
L_000001d08ca79dc0 .part L_000001d08cad5830, 16, 5;
L_000001d08ca78f60 .functor MUXZ 5, L_000001d08ca79dc0, L_000001d08ca7b1a0, L_000001d08ca7a5b0, C4<>;
L_000001d08ca78d80 .part L_000001d08cad5830, 0, 16;
L_000001d08ca78ec0 .functor MUXZ 16, L_000001d08ca78d80, L_000001d08ca7b1e8, L_000001d08ca7a7e0, C4<>;
L_000001d08ca79640 .part L_000001d08cad5830, 6, 5;
L_000001d08ca78920 .concat [ 5 32 0 0], L_000001d08ca79640, L_000001d08ca7b278;
L_000001d08ca79000 .functor MUXZ 37, L_000001d08ca78920, L_000001d08ca7b230, L_000001d08ca7ac40, C4<>;
L_000001d08ca790a0 .part L_000001d08ca79000, 0, 32;
L_000001d08ca79aa0 .part L_000001d08cad5830, 0, 6;
L_000001d08ca789c0 .functor MUXZ 6, L_000001d08ca79aa0, L_000001d08ca7b2c0, L_000001d08ca7a070, C4<>;
L_000001d08ca78b00 .part L_000001d08cad5830, 0, 26;
L_000001d08ca782e0 .concat [ 26 32 0 0], L_000001d08ca78b00, L_000001d08ca7b350;
L_000001d08ca78240 .functor MUXZ 58, L_000001d08ca782e0, L_000001d08ca7b308, L_000001d08ca7abd0, C4<>;
L_000001d08ca79140 .part L_000001d08ca78240, 0, 32;
L_000001d08ca793c0 .arith/sum 32, v000001d08ca2ca10_0, L_000001d08ca7b398;
L_000001d08ca791e0 .cmp/eq 6, L_000001d08ca795a0, L_000001d08ca7b3e0;
L_000001d08ca78880 .cmp/eq 6, L_000001d08ca795a0, L_000001d08ca7b428;
L_000001d08ca78a60 .concat [ 32 16 0 0], L_000001d08ca79140, L_000001d08ca7b470;
L_000001d08ca79960 .concat [ 6 26 0 0], L_000001d08ca795a0, L_000001d08ca7b4b8;
L_000001d08ca79780 .cmp/eq 32, L_000001d08ca79960, L_000001d08ca7b500;
L_000001d08ca79a00 .cmp/eq 6, L_000001d08ca789c0, L_000001d08ca7b548;
L_000001d08ca79820 .concat [ 32 16 0 0], L_000001d08ca7a620, L_000001d08ca7b590;
L_000001d08ca79460 .concat [ 32 16 0 0], v000001d08ca2ca10_0, L_000001d08ca7b5d8;
L_000001d08ca79be0 .part L_000001d08ca78ec0, 15, 1;
LS_000001d08ca79b40_0_0 .concat [ 1 1 1 1], L_000001d08ca79be0, L_000001d08ca79be0, L_000001d08ca79be0, L_000001d08ca79be0;
LS_000001d08ca79b40_0_4 .concat [ 1 1 1 1], L_000001d08ca79be0, L_000001d08ca79be0, L_000001d08ca79be0, L_000001d08ca79be0;
LS_000001d08ca79b40_0_8 .concat [ 1 1 1 1], L_000001d08ca79be0, L_000001d08ca79be0, L_000001d08ca79be0, L_000001d08ca79be0;
LS_000001d08ca79b40_0_12 .concat [ 1 1 1 1], L_000001d08ca79be0, L_000001d08ca79be0, L_000001d08ca79be0, L_000001d08ca79be0;
LS_000001d08ca79b40_0_16 .concat [ 1 1 1 1], L_000001d08ca79be0, L_000001d08ca79be0, L_000001d08ca79be0, L_000001d08ca79be0;
LS_000001d08ca79b40_0_20 .concat [ 1 1 1 1], L_000001d08ca79be0, L_000001d08ca79be0, L_000001d08ca79be0, L_000001d08ca79be0;
LS_000001d08ca79b40_0_24 .concat [ 1 1 1 1], L_000001d08ca79be0, L_000001d08ca79be0, L_000001d08ca79be0, L_000001d08ca79be0;
LS_000001d08ca79b40_0_28 .concat [ 1 1 1 1], L_000001d08ca79be0, L_000001d08ca79be0, L_000001d08ca79be0, L_000001d08ca79be0;
LS_000001d08ca79b40_1_0 .concat [ 4 4 4 4], LS_000001d08ca79b40_0_0, LS_000001d08ca79b40_0_4, LS_000001d08ca79b40_0_8, LS_000001d08ca79b40_0_12;
LS_000001d08ca79b40_1_4 .concat [ 4 4 4 4], LS_000001d08ca79b40_0_16, LS_000001d08ca79b40_0_20, LS_000001d08ca79b40_0_24, LS_000001d08ca79b40_0_28;
L_000001d08ca79b40 .concat [ 16 16 0 0], LS_000001d08ca79b40_1_0, LS_000001d08ca79b40_1_4;
L_000001d08ca78ba0 .concat [ 16 32 0 0], L_000001d08ca78ec0, L_000001d08ca79b40;
L_000001d08ca79e60 .arith/sum 48, L_000001d08ca79460, L_000001d08ca78ba0;
L_000001d08ca78380 .functor MUXZ 48, L_000001d08ca79e60, L_000001d08ca79820, L_000001d08ca7aee0, C4<>;
L_000001d08ca78c40 .functor MUXZ 48, L_000001d08ca78380, L_000001d08ca78a60, L_000001d08ca7a4d0, C4<>;
L_000001d08ca79500 .part L_000001d08ca78c40, 0, 32;
L_000001d08ca78060 .cmp/eq 2, v000001d08ca69ab0_0, L_000001d08ca7b620;
L_000001d08ca78420 .cmp/eq 2, v000001d08ca69ab0_0, L_000001d08ca7b668;
L_000001d08cad5510 .cmp/eq 2, v000001d08ca69ab0_0, L_000001d08ca7b6b0;
L_000001d08cad6370 .functor MUXZ 32, L_000001d08ca7b740, L_000001d08ca7b6f8, L_000001d08cad5510, C4<>;
L_000001d08cad6550 .functor MUXZ 32, L_000001d08cad6370, L_000001d08ca79500, L_000001d08ca78420, C4<>;
L_000001d08cad53d0 .functor MUXZ 32, L_000001d08cad6550, L_000001d08ca793c0, L_000001d08ca78060, C4<>;
L_000001d08cad5830 .functor MUXZ 32, L_000001d08ca7a540, L_000001d08ca7b7d0, L_000001d08ca7acb0, C4<>;
L_000001d08cad51f0 .cmp/eq 6, L_000001d08ca795a0, L_000001d08ca7b8a8;
L_000001d08cad6690 .cmp/eq 6, L_000001d08ca795a0, L_000001d08ca7b8f0;
L_000001d08cad6730 .cmp/eq 6, L_000001d08ca795a0, L_000001d08ca7b938;
L_000001d08cad6b90 .concat [ 16 16 0 0], L_000001d08ca78ec0, L_000001d08ca7b980;
L_000001d08cad6910 .part L_000001d08ca78ec0, 15, 1;
LS_000001d08cad6870_0_0 .concat [ 1 1 1 1], L_000001d08cad6910, L_000001d08cad6910, L_000001d08cad6910, L_000001d08cad6910;
LS_000001d08cad6870_0_4 .concat [ 1 1 1 1], L_000001d08cad6910, L_000001d08cad6910, L_000001d08cad6910, L_000001d08cad6910;
LS_000001d08cad6870_0_8 .concat [ 1 1 1 1], L_000001d08cad6910, L_000001d08cad6910, L_000001d08cad6910, L_000001d08cad6910;
LS_000001d08cad6870_0_12 .concat [ 1 1 1 1], L_000001d08cad6910, L_000001d08cad6910, L_000001d08cad6910, L_000001d08cad6910;
L_000001d08cad6870 .concat [ 4 4 4 4], LS_000001d08cad6870_0_0, LS_000001d08cad6870_0_4, LS_000001d08cad6870_0_8, LS_000001d08cad6870_0_12;
L_000001d08cad5b50 .concat [ 16 16 0 0], L_000001d08ca78ec0, L_000001d08cad6870;
L_000001d08cad6e10 .functor MUXZ 32, L_000001d08cad5b50, L_000001d08cad6b90, L_000001d08ca7a8c0, C4<>;
L_000001d08cad5470 .concat [ 6 26 0 0], L_000001d08ca795a0, L_000001d08ca7b9c8;
L_000001d08cad69b0 .cmp/eq 32, L_000001d08cad5470, L_000001d08ca7ba10;
L_000001d08cad6230 .cmp/eq 6, L_000001d08ca789c0, L_000001d08ca7ba58;
L_000001d08cad6f50 .cmp/eq 6, L_000001d08ca789c0, L_000001d08ca7baa0;
L_000001d08cad6c30 .cmp/eq 6, L_000001d08ca795a0, L_000001d08ca7bae8;
L_000001d08cad6a50 .functor MUXZ 32, L_000001d08cad6e10, L_000001d08ca7bb30, L_000001d08cad6c30, C4<>;
L_000001d08cad6cd0 .functor MUXZ 32, L_000001d08cad6a50, L_000001d08ca790a0, L_000001d08ca7ad20, C4<>;
L_000001d08cad5330 .concat [ 6 26 0 0], L_000001d08ca795a0, L_000001d08ca7bb78;
L_000001d08cad6af0 .cmp/eq 32, L_000001d08cad5330, L_000001d08ca7bbc0;
L_000001d08cad62d0 .cmp/eq 6, L_000001d08ca789c0, L_000001d08ca7bc08;
L_000001d08cad5290 .cmp/eq 6, L_000001d08ca789c0, L_000001d08ca7bc50;
L_000001d08cad5a10 .cmp/eq 6, L_000001d08ca795a0, L_000001d08ca7bc98;
L_000001d08cad55b0 .functor MUXZ 32, L_000001d08ca7a620, v000001d08ca2ca10_0, L_000001d08cad5a10, C4<>;
L_000001d08cad5650 .functor MUXZ 32, L_000001d08cad55b0, L_000001d08ca7a690, L_000001d08ca7a2a0, C4<>;
S_000001d08c994250 .scope module, "ALUMux" "mux2x1" 3 86, 5 1 0, S_000001d08c9940c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d08ca05540 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d08ca7a0e0 .functor NOT 1, v000001d08c9f7d30_0, C4<0>, C4<0>, C4<0>;
v000001d08c9f8410_0 .net *"_ivl_0", 0 0, L_000001d08ca7a0e0;  1 drivers
v000001d08c9f7a10_0 .net "in1", 31 0, L_000001d08ca7a690;  alias, 1 drivers
v000001d08c9f6e30_0 .net "in2", 31 0, L_000001d08cad6cd0;  alias, 1 drivers
v000001d08c9f7290_0 .net "out", 31 0, L_000001d08cad6410;  alias, 1 drivers
v000001d08c9f8870_0 .net "s", 0 0, v000001d08c9f7d30_0;  alias, 1 drivers
L_000001d08cad6410 .functor MUXZ 32, L_000001d08cad6cd0, L_000001d08ca7a690, L_000001d08ca7a0e0, C4<>;
S_000001d08c9429c0 .scope module, "CU" "controlUnit" 3 71, 6 1 0, S_000001d08c9940c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001d08ca680a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001d08ca680d8 .param/l "add" 0 4 5, C4<100000>;
P_000001d08ca68110 .param/l "addi" 0 4 8, C4<001000>;
P_000001d08ca68148 .param/l "addu" 0 4 5, C4<100001>;
P_000001d08ca68180 .param/l "and_" 0 4 5, C4<100100>;
P_000001d08ca681b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001d08ca681f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d08ca68228 .param/l "bne" 0 4 10, C4<000101>;
P_000001d08ca68260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d08ca68298 .param/l "j" 0 4 12, C4<000010>;
P_000001d08ca682d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d08ca68308 .param/l "jr" 0 4 6, C4<001000>;
P_000001d08ca68340 .param/l "lw" 0 4 8, C4<100011>;
P_000001d08ca68378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d08ca683b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001d08ca683e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d08ca68420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d08ca68458 .param/l "sll" 0 4 6, C4<000000>;
P_000001d08ca68490 .param/l "slt" 0 4 5, C4<101010>;
P_000001d08ca684c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001d08ca68500 .param/l "srl" 0 4 6, C4<000010>;
P_000001d08ca68538 .param/l "sub" 0 4 5, C4<100010>;
P_000001d08ca68570 .param/l "subu" 0 4 5, C4<100011>;
P_000001d08ca685a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001d08ca685e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d08ca68618 .param/l "xori" 0 4 8, C4<001110>;
v000001d08c9f7fb0_0 .var "ALUOp", 3 0;
v000001d08c9f7d30_0 .var "ALUSrc", 0 0;
v000001d08c9f6ed0_0 .var "MemReadEn", 0 0;
v000001d08c9f6f70_0 .var "MemWriteEn", 0 0;
v000001d08c9f80f0_0 .var "MemtoReg", 0 0;
v000001d08c9f8190_0 .var "RegDst", 0 0;
v000001d08c9f87d0_0 .var "RegWriteEn", 0 0;
v000001d08c9f7bf0_0 .net "funct", 5 0, L_000001d08ca789c0;  alias, 1 drivers
v000001d08c9f7c90_0 .var "hlt", 0 0;
v000001d08c9f7dd0_0 .net "opcode", 5 0, L_000001d08ca795a0;  alias, 1 drivers
v000001d08c9f70b0_0 .net "rst", 0 0, v000001d08ca78560_0;  alias, 1 drivers
E_000001d08ca05840 .event anyedge, v000001d08c9f70b0_0, v000001d08c9f7dd0_0, v000001d08c9f7bf0_0;
S_000001d08c942b50 .scope module, "InstMem" "IM" 3 67, 7 1 0, S_000001d08c9940c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001d08ca05580 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001d08ca7a540 .functor BUFZ 32, L_000001d08cad5970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d08c9f82d0_0 .net "Data_Out", 31 0, L_000001d08ca7a540;  alias, 1 drivers
v000001d08c9f84b0 .array "InstMem", 0 1023, 31 0;
v000001d08c9f7150_0 .net *"_ivl_0", 31 0, L_000001d08cad5970;  1 drivers
v000001d08c9f8690_0 .net *"_ivl_3", 9 0, L_000001d08cad5fb0;  1 drivers
v000001d08c9f8730_0 .net *"_ivl_4", 11 0, L_000001d08cad65f0;  1 drivers
L_000001d08ca7b788 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d08c9d62f0_0 .net *"_ivl_7", 1 0, L_000001d08ca7b788;  1 drivers
v000001d08c9d6cf0_0 .net "addr", 31 0, v000001d08ca2ca10_0;  alias, 1 drivers
v000001d08ca689d0_0 .var/i "i", 31 0;
L_000001d08cad5970 .array/port v000001d08c9f84b0, L_000001d08cad65f0;
L_000001d08cad5fb0 .part v000001d08ca2ca10_0, 0, 10;
L_000001d08cad65f0 .concat [ 10 2 0 0], L_000001d08cad5fb0, L_000001d08ca7b788;
S_000001d08c9af7f0 .scope module, "RF" "registerFile" 3 77, 8 1 0, S_000001d08c9940c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001d08ca7a620 .functor BUFZ 32, L_000001d08cad5150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d08ca7a690 .functor BUFZ 32, L_000001d08cad64b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d08ca698d0_0 .net *"_ivl_0", 31 0, L_000001d08cad5150;  1 drivers
v000001d08ca695b0_0 .net *"_ivl_10", 6 0, L_000001d08cad5dd0;  1 drivers
L_000001d08ca7b860 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d08ca6a050_0 .net *"_ivl_13", 1 0, L_000001d08ca7b860;  1 drivers
v000001d08ca6a370_0 .net *"_ivl_2", 6 0, L_000001d08cad67d0;  1 drivers
L_000001d08ca7b818 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d08ca68ed0_0 .net *"_ivl_5", 1 0, L_000001d08ca7b818;  1 drivers
v000001d08ca69790_0 .net *"_ivl_8", 31 0, L_000001d08cad64b0;  1 drivers
v000001d08ca696f0_0 .net "clk", 0 0, L_000001d08ca7aa10;  alias, 1 drivers
v000001d08ca68f70_0 .var/i "i", 31 0;
v000001d08ca69f10_0 .net "readData1", 31 0, L_000001d08ca7a620;  alias, 1 drivers
v000001d08ca69830_0 .net "readData2", 31 0, L_000001d08ca7a690;  alias, 1 drivers
v000001d08ca6a410_0 .net "readRegister1", 4 0, L_000001d08ca786a0;  alias, 1 drivers
v000001d08ca68a70_0 .net "readRegister2", 4 0, L_000001d08ca78f60;  alias, 1 drivers
v000001d08ca69e70 .array "registers", 31 0, 31 0;
v000001d08ca691f0_0 .net "rst", 0 0, v000001d08ca78560_0;  alias, 1 drivers
v000001d08ca68d90_0 .net "we", 0 0, v000001d08c9f87d0_0;  alias, 1 drivers
v000001d08ca690b0_0 .net "writeData", 31 0, L_000001d08cad58d0;  alias, 1 drivers
v000001d08ca68cf0_0 .net "writeRegister", 4 0, L_000001d08cad50b0;  alias, 1 drivers
E_000001d08ca057c0/0 .event negedge, v000001d08c9f70b0_0;
E_000001d08ca057c0/1 .event posedge, v000001d08ca696f0_0;
E_000001d08ca057c0 .event/or E_000001d08ca057c0/0, E_000001d08ca057c0/1;
L_000001d08cad5150 .array/port v000001d08ca69e70, L_000001d08cad67d0;
L_000001d08cad67d0 .concat [ 5 2 0 0], L_000001d08ca786a0, L_000001d08ca7b818;
L_000001d08cad64b0 .array/port v000001d08ca69e70, L_000001d08cad5dd0;
L_000001d08cad5dd0 .concat [ 5 2 0 0], L_000001d08ca78f60, L_000001d08ca7b860;
S_000001d08c9af980 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001d08c9af7f0;
 .timescale 0 0;
v000001d08ca69fb0_0 .var/i "i", 31 0;
S_000001d08c991760 .scope module, "RFMux" "mux2x1" 3 75, 5 1 0, S_000001d08c9940c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001d08ca055c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001d08ca7ad90 .functor NOT 1, v000001d08c9f8190_0, C4<0>, C4<0>, C4<0>;
v000001d08ca6a4b0_0 .net *"_ivl_0", 0 0, L_000001d08ca7ad90;  1 drivers
v000001d08ca68b10_0 .net "in1", 4 0, L_000001d08ca78f60;  alias, 1 drivers
v000001d08ca6a0f0_0 .net "in2", 4 0, L_000001d08ca79d20;  alias, 1 drivers
v000001d08ca68930_0 .net "out", 4 0, L_000001d08cad50b0;  alias, 1 drivers
v000001d08ca69470_0 .net "s", 0 0, v000001d08c9f8190_0;  alias, 1 drivers
L_000001d08cad50b0 .functor MUXZ 5, L_000001d08ca79d20, L_000001d08ca78f60, L_000001d08ca7ad90, C4<>;
S_000001d08c9918f0 .scope module, "WBMux" "mux2x1" 3 97, 5 1 0, S_000001d08c9940c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d08ca04d00 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d08ca7a150 .functor NOT 1, v000001d08c9f80f0_0, C4<0>, C4<0>, C4<0>;
v000001d08ca69290_0 .net *"_ivl_0", 0 0, L_000001d08ca7a150;  1 drivers
v000001d08ca68bb0_0 .net "in1", 31 0, v000001d08ca69150_0;  alias, 1 drivers
v000001d08ca69a10_0 .net "in2", 31 0, v000001d08ca6a2d0_0;  alias, 1 drivers
v000001d08ca69010_0 .net "out", 31 0, L_000001d08cad58d0;  alias, 1 drivers
v000001d08ca68c50_0 .net "s", 0 0, v000001d08c9f80f0_0;  alias, 1 drivers
L_000001d08cad58d0 .functor MUXZ 32, v000001d08ca6a2d0_0, v000001d08ca69150_0, L_000001d08ca7a150, C4<>;
S_000001d08c97d9e0 .scope module, "alu" "ALU" 3 91, 9 1 0, S_000001d08c9940c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001d08c97db70 .param/l "ADD" 0 9 12, C4<0000>;
P_000001d08c97dba8 .param/l "AND" 0 9 12, C4<0010>;
P_000001d08c97dbe0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001d08c97dc18 .param/l "OR" 0 9 12, C4<0011>;
P_000001d08c97dc50 .param/l "SGT" 0 9 12, C4<0111>;
P_000001d08c97dc88 .param/l "SLL" 0 9 12, C4<1000>;
P_000001d08c97dcc0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001d08c97dcf8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001d08c97dd30 .param/l "SUB" 0 9 12, C4<0001>;
P_000001d08c97dd68 .param/l "XOR" 0 9 12, C4<0100>;
P_000001d08c97dda0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001d08c97ddd8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001d08ca7bce0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d08ca68e30_0 .net/2u *"_ivl_0", 31 0, L_000001d08ca7bce0;  1 drivers
v000001d08ca6a190_0 .net "opSel", 3 0, v000001d08c9f7fb0_0;  alias, 1 drivers
v000001d08ca686b0_0 .net "operand1", 31 0, L_000001d08cad5650;  alias, 1 drivers
v000001d08ca68890_0 .net "operand2", 31 0, L_000001d08cad6410;  alias, 1 drivers
v000001d08ca69150_0 .var "result", 31 0;
v000001d08ca69330_0 .net "zero", 0 0, L_000001d08cad6eb0;  alias, 1 drivers
E_000001d08ca04d40 .event anyedge, v000001d08c9f7fb0_0, v000001d08ca686b0_0, v000001d08c9f7290_0;
L_000001d08cad6eb0 .cmp/eq 32, v000001d08ca69150_0, L_000001d08ca7bce0;
S_000001d08c9c5dd0 .scope module, "branchcontroller" "BranchController" 3 47, 10 1 0, S_000001d08c9940c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001d08ca6a670 .param/l "RType" 0 4 2, C4<000000>;
P_000001d08ca6a6a8 .param/l "add" 0 4 5, C4<100000>;
P_000001d08ca6a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001d08ca6a718 .param/l "addu" 0 4 5, C4<100001>;
P_000001d08ca6a750 .param/l "and_" 0 4 5, C4<100100>;
P_000001d08ca6a788 .param/l "andi" 0 4 8, C4<001100>;
P_000001d08ca6a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d08ca6a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001d08ca6a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d08ca6a868 .param/l "j" 0 4 12, C4<000010>;
P_000001d08ca6a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d08ca6a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001d08ca6a910 .param/l "lw" 0 4 8, C4<100011>;
P_000001d08ca6a948 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d08ca6a980 .param/l "or_" 0 4 5, C4<100101>;
P_000001d08ca6a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d08ca6a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d08ca6aa28 .param/l "sll" 0 4 6, C4<000000>;
P_000001d08ca6aa60 .param/l "slt" 0 4 5, C4<101010>;
P_000001d08ca6aa98 .param/l "slti" 0 4 8, C4<101010>;
P_000001d08ca6aad0 .param/l "srl" 0 4 6, C4<000010>;
P_000001d08ca6ab08 .param/l "sub" 0 4 5, C4<100010>;
P_000001d08ca6ab40 .param/l "subu" 0 4 5, C4<100011>;
P_000001d08ca6ab78 .param/l "sw" 0 4 8, C4<101011>;
P_000001d08ca6abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d08ca6abe8 .param/l "xori" 0 4 8, C4<001110>;
v000001d08ca69ab0_0 .var "PCsrc", 1 0;
v000001d08ca6a550_0 .net "excep_flag", 0 0, o000001d08ca31048;  alias, 0 drivers
v000001d08ca693d0_0 .net "funct", 5 0, L_000001d08ca789c0;  alias, 1 drivers
v000001d08ca68750_0 .net "opcode", 5 0, L_000001d08ca795a0;  alias, 1 drivers
v000001d08ca69b50_0 .net "operand1", 31 0, L_000001d08ca7a620;  alias, 1 drivers
v000001d08ca6a230_0 .net "operand2", 31 0, L_000001d08cad6410;  alias, 1 drivers
v000001d08ca69510_0 .net "rst", 0 0, v000001d08ca78560_0;  alias, 1 drivers
E_000001d08ca05800/0 .event anyedge, v000001d08c9f70b0_0, v000001d08ca6a550_0, v000001d08c9f7dd0_0, v000001d08ca69f10_0;
E_000001d08ca05800/1 .event anyedge, v000001d08c9f7290_0, v000001d08c9f7bf0_0;
E_000001d08ca05800 .event/or E_000001d08ca05800/0, E_000001d08ca05800/1;
S_000001d08c9c5f60 .scope module, "dataMem" "DM" 3 95, 11 1 0, S_000001d08c9940c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001d08ca69650 .array "DataMem", 0 1023, 31 0;
v000001d08ca69bf0_0 .net "address", 31 0, v000001d08ca69150_0;  alias, 1 drivers
v000001d08ca69c90_0 .net "clock", 0 0, L_000001d08ca7ae00;  1 drivers
v000001d08ca69dd0_0 .net "data", 31 0, L_000001d08ca7a690;  alias, 1 drivers
v000001d08ca69d30_0 .var/i "i", 31 0;
v000001d08ca6a2d0_0 .var "q", 31 0;
v000001d08ca687f0_0 .net "rden", 0 0, v000001d08c9f6ed0_0;  alias, 1 drivers
v000001d08ca2c970_0 .net "wren", 0 0, v000001d08c9f6f70_0;  alias, 1 drivers
E_000001d08ca05600 .event posedge, v000001d08ca69c90_0;
S_000001d08ca6ac30 .scope module, "pc" "programCounter" 3 64, 12 1 0, S_000001d08c9940c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001d08ca05a80 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001d08ca2ce70_0 .net "PCin", 31 0, L_000001d08cad53d0;  alias, 1 drivers
v000001d08ca2ca10_0 .var "PCout", 31 0;
v000001d08ca2c470_0 .net "clk", 0 0, L_000001d08ca7aa10;  alias, 1 drivers
v000001d08ca2d910_0 .net "rst", 0 0, v000001d08ca78560_0;  alias, 1 drivers
    .scope S_000001d08c9c5dd0;
T_0 ;
    %wait E_000001d08ca05800;
    %load/vec4 v000001d08ca69510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d08ca69ab0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d08ca6a550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d08ca69ab0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001d08ca68750_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001d08ca69b50_0;
    %load/vec4 v000001d08ca6a230_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001d08ca68750_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001d08ca69b50_0;
    %load/vec4 v000001d08ca6a230_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001d08ca68750_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001d08ca68750_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001d08ca68750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001d08ca693d0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d08ca69ab0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d08ca69ab0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d08ca6ac30;
T_1 ;
    %wait E_000001d08ca057c0;
    %load/vec4 v000001d08ca2d910_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d08ca2ca10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d08ca2ce70_0;
    %assign/vec4 v000001d08ca2ca10_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d08c942b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d08ca689d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001d08ca689d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d08ca689d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %load/vec4 v000001d08ca689d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d08ca689d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08c9f84b0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001d08c9429c0;
T_3 ;
    %wait E_000001d08ca05840;
    %load/vec4 v000001d08c9f70b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001d08c9f7c90_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d08c9f7fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d08c9f7d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d08c9f87d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d08c9f6f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d08c9f80f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d08c9f6ed0_0, 0;
    %assign/vec4 v000001d08c9f8190_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d08c9f7c90_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001d08c9f7fb0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001d08c9f7d30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d08c9f87d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d08c9f6f70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d08c9f80f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d08c9f6ed0_0, 0, 1;
    %store/vec4 v000001d08c9f8190_0, 0, 1;
    %load/vec4 v000001d08c9f7dd0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f7c90_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f8190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f87d0_0, 0;
    %load/vec4 v000001d08c9f7bf0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d08c9f7fb0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d08c9f7fb0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d08c9f7fb0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d08c9f7fb0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d08c9f7fb0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d08c9f7fb0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d08c9f7fb0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d08c9f7fb0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d08c9f7fb0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d08c9f7fb0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f7d30_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d08c9f7fb0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f7d30_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d08c9f7fb0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d08c9f7fb0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f87d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f8190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f7d30_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f87d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d08c9f8190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f7d30_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d08c9f7fb0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f87d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f7d30_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d08c9f7fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f87d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f7d30_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d08c9f7fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f87d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f7d30_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d08c9f7fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f87d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f7d30_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f6ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f87d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f7d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f80f0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f6f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d08c9f7d30_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d08c9f7fb0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d08c9f7fb0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d08c9af7f0;
T_4 ;
    %wait E_000001d08ca057c0;
    %fork t_1, S_000001d08c9af980;
    %jmp t_0;
    .scope S_000001d08c9af980;
t_1 ;
    %load/vec4 v000001d08ca691f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d08ca69fb0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001d08ca69fb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d08ca69fb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08ca69e70, 0, 4;
    %load/vec4 v000001d08ca69fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d08ca69fb0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d08ca68d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001d08ca690b0_0;
    %load/vec4 v000001d08ca68cf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08ca69e70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08ca69e70, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001d08c9af7f0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d08c9af7f0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d08ca68f70_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001d08ca68f70_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001d08ca68f70_0;
    %ix/getv/s 4, v000001d08ca68f70_0;
    %load/vec4a v000001d08ca69e70, 4;
    %ix/getv/s 4, v000001d08ca68f70_0;
    %load/vec4a v000001d08ca69e70, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d08ca68f70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d08ca68f70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001d08c97d9e0;
T_6 ;
    %wait E_000001d08ca04d40;
    %load/vec4 v000001d08ca6a190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d08ca69150_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001d08ca686b0_0;
    %load/vec4 v000001d08ca68890_0;
    %add;
    %assign/vec4 v000001d08ca69150_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001d08ca686b0_0;
    %load/vec4 v000001d08ca68890_0;
    %sub;
    %assign/vec4 v000001d08ca69150_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001d08ca686b0_0;
    %load/vec4 v000001d08ca68890_0;
    %and;
    %assign/vec4 v000001d08ca69150_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001d08ca686b0_0;
    %load/vec4 v000001d08ca68890_0;
    %or;
    %assign/vec4 v000001d08ca69150_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001d08ca686b0_0;
    %load/vec4 v000001d08ca68890_0;
    %xor;
    %assign/vec4 v000001d08ca69150_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001d08ca686b0_0;
    %load/vec4 v000001d08ca68890_0;
    %or;
    %inv;
    %assign/vec4 v000001d08ca69150_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001d08ca686b0_0;
    %load/vec4 v000001d08ca68890_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001d08ca69150_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001d08ca68890_0;
    %load/vec4 v000001d08ca686b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001d08ca69150_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001d08ca686b0_0;
    %ix/getv 4, v000001d08ca68890_0;
    %shiftl 4;
    %assign/vec4 v000001d08ca69150_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001d08ca686b0_0;
    %ix/getv 4, v000001d08ca68890_0;
    %shiftr 4;
    %assign/vec4 v000001d08ca69150_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d08c9c5f60;
T_7 ;
    %wait E_000001d08ca05600;
    %load/vec4 v000001d08ca687f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001d08ca69bf0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d08ca69650, 4;
    %assign/vec4 v000001d08ca6a2d0_0, 0;
T_7.0 ;
    %load/vec4 v000001d08ca2c970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001d08ca69dd0_0;
    %ix/getv 3, v000001d08ca69bf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08ca69650, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d08c9c5f60;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08ca69650, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08ca69650, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08ca69650, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08ca69650, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08ca69650, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08ca69650, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08ca69650, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08ca69650, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08ca69650, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08ca69650, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08ca69650, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d08ca69650, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001d08c9c5f60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d08ca69d30_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001d08ca69d30_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001d08ca69d30_0;
    %load/vec4a v000001d08ca69650, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v000001d08ca69d30_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d08ca69d30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d08ca69d30_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001d08c9940c0;
T_10 ;
    %wait E_000001d08ca057c0;
    %load/vec4 v000001d08ca76e40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d08ca75d60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d08ca75d60_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d08ca75d60_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001d08c9f4350;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d08ca798c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d08ca78560_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001d08c9f4350;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001d08ca798c0_0;
    %inv;
    %assign/vec4 v000001d08ca798c0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d08c9f4350;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d08ca78560_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d08ca78560_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001d08ca78740_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
