Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun  3 01:13:30 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_bcd_converter_timing_summary_routed.rpt -rpx test_bcd_converter_timing_summary_routed.rpx -warn_on_violation
| Design       : test_bcd_converter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.472        0.000                      0                  346        0.061        0.000                      0                  346        4.500        0.000                       0                   198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.472        0.000                      0                  346        0.061        0.000                      0                  346        4.500        0.000                       0                   198  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BIN_BCD_CONVERTER/digit_4_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 1.722ns (33.439%)  route 3.428ns (66.561%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.725     5.328    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/Q
                         net (fo=2, routed)           1.413     7.196    U_BIN_BCD_CONVERTER/RegNumOut[2]
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.320 r  U_BIN_BCD_CONVERTER/CntReg[15]_i_10/O
                         net (fo=1, routed)           0.000     7.320    U_BIN_BCD_CONVERTER/CntReg[15]_i_10_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.852 r  U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.852    U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.009 r  U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_3/CO[1]
                         net (fo=5, routed)           0.682     8.692    U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_3_n_2
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.329     9.021 r  U_BIN_BCD_CONVERTER/digit_7[3]_i_3/O
                         net (fo=4, routed)           0.765     9.785    U_BIN_BCD_CONVERTER/digit_7[3]_i_3_n_0
    SLICE_X6Y100         LUT3 (Prop_lut3_I0_O)        0.124     9.909 r  U_BIN_BCD_CONVERTER/digit_4[3]_i_1/O
                         net (fo=4, routed)           0.568    10.477    U_BIN_BCD_CONVERTER/digit_4[3]_i_1_n_0
    SLICE_X7Y100         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.588    15.010    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X7Y100         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_4_reg[0]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y100         FDCE (Setup_fdce_C_CE)      -0.205    14.950    U_BIN_BCD_CONVERTER/digit_4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BIN_BCD_CONVERTER/digit_4_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 1.722ns (33.439%)  route 3.428ns (66.561%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.725     5.328    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/Q
                         net (fo=2, routed)           1.413     7.196    U_BIN_BCD_CONVERTER/RegNumOut[2]
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.320 r  U_BIN_BCD_CONVERTER/CntReg[15]_i_10/O
                         net (fo=1, routed)           0.000     7.320    U_BIN_BCD_CONVERTER/CntReg[15]_i_10_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.852 r  U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.852    U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.009 r  U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_3/CO[1]
                         net (fo=5, routed)           0.682     8.692    U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_3_n_2
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.329     9.021 r  U_BIN_BCD_CONVERTER/digit_7[3]_i_3/O
                         net (fo=4, routed)           0.765     9.785    U_BIN_BCD_CONVERTER/digit_7[3]_i_3_n_0
    SLICE_X6Y100         LUT3 (Prop_lut3_I0_O)        0.124     9.909 r  U_BIN_BCD_CONVERTER/digit_4[3]_i_1/O
                         net (fo=4, routed)           0.568    10.477    U_BIN_BCD_CONVERTER/digit_4[3]_i_1_n_0
    SLICE_X7Y100         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.588    15.010    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X7Y100         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_4_reg[1]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y100         FDCE (Setup_fdce_C_CE)      -0.205    14.950    U_BIN_BCD_CONVERTER/digit_4_reg[1]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BIN_BCD_CONVERTER/digit_4_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 1.722ns (33.439%)  route 3.428ns (66.561%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.725     5.328    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/Q
                         net (fo=2, routed)           1.413     7.196    U_BIN_BCD_CONVERTER/RegNumOut[2]
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.320 r  U_BIN_BCD_CONVERTER/CntReg[15]_i_10/O
                         net (fo=1, routed)           0.000     7.320    U_BIN_BCD_CONVERTER/CntReg[15]_i_10_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.852 r  U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.852    U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.009 r  U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_3/CO[1]
                         net (fo=5, routed)           0.682     8.692    U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_3_n_2
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.329     9.021 r  U_BIN_BCD_CONVERTER/digit_7[3]_i_3/O
                         net (fo=4, routed)           0.765     9.785    U_BIN_BCD_CONVERTER/digit_7[3]_i_3_n_0
    SLICE_X6Y100         LUT3 (Prop_lut3_I0_O)        0.124     9.909 r  U_BIN_BCD_CONVERTER/digit_4[3]_i_1/O
                         net (fo=4, routed)           0.568    10.477    U_BIN_BCD_CONVERTER/digit_4[3]_i_1_n_0
    SLICE_X7Y100         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.588    15.010    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X7Y100         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_4_reg[2]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y100         FDCE (Setup_fdce_C_CE)      -0.205    14.950    U_BIN_BCD_CONVERTER/digit_4_reg[2]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BIN_BCD_CONVERTER/digit_4_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 1.722ns (33.439%)  route 3.428ns (66.561%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.725     5.328    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/Q
                         net (fo=2, routed)           1.413     7.196    U_BIN_BCD_CONVERTER/RegNumOut[2]
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.320 r  U_BIN_BCD_CONVERTER/CntReg[15]_i_10/O
                         net (fo=1, routed)           0.000     7.320    U_BIN_BCD_CONVERTER/CntReg[15]_i_10_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.852 r  U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.852    U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.009 r  U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_3/CO[1]
                         net (fo=5, routed)           0.682     8.692    U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_3_n_2
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.329     9.021 r  U_BIN_BCD_CONVERTER/digit_7[3]_i_3/O
                         net (fo=4, routed)           0.765     9.785    U_BIN_BCD_CONVERTER/digit_7[3]_i_3_n_0
    SLICE_X6Y100         LUT3 (Prop_lut3_I0_O)        0.124     9.909 r  U_BIN_BCD_CONVERTER/digit_4[3]_i_1/O
                         net (fo=4, routed)           0.568    10.477    U_BIN_BCD_CONVERTER/digit_4[3]_i_1_n_0
    SLICE_X7Y100         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.588    15.010    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X7Y100         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_4_reg[3]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y100         FDCE (Setup_fdce_C_CE)      -0.205    14.950    U_BIN_BCD_CONVERTER/digit_4_reg[3]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BIN_BCD_CONVERTER/digit_6_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.722ns (35.724%)  route 3.098ns (64.276%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.725     5.328    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/Q
                         net (fo=2, routed)           1.413     7.196    U_BIN_BCD_CONVERTER/RegNumOut[2]
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.320 r  U_BIN_BCD_CONVERTER/CntReg[15]_i_10/O
                         net (fo=1, routed)           0.000     7.320    U_BIN_BCD_CONVERTER/CntReg[15]_i_10_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.852 r  U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.852    U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.009 r  U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_3/CO[1]
                         net (fo=5, routed)           0.682     8.692    U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_3_n_2
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.329     9.021 r  U_BIN_BCD_CONVERTER/digit_7[3]_i_3/O
                         net (fo=4, routed)           0.624     9.645    U_BIN_BCD_CONVERTER/digit_7[3]_i_3_n_0
    SLICE_X6Y102         LUT5 (Prop_lut5_I0_O)        0.124     9.769 r  U_BIN_BCD_CONVERTER/digit_6[3]_i_1/O
                         net (fo=4, routed)           0.379    10.148    U_BIN_BCD_CONVERTER/digit_6[3]_i_1_n_0
    SLICE_X7Y102         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_6_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.588    15.010    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X7Y102         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_6_reg[1]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y102         FDCE (Setup_fdce_C_CE)      -0.205    14.950    U_BIN_BCD_CONVERTER/digit_6_reg[1]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BIN_BCD_CONVERTER/digit_6_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.722ns (35.724%)  route 3.098ns (64.276%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.725     5.328    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/Q
                         net (fo=2, routed)           1.413     7.196    U_BIN_BCD_CONVERTER/RegNumOut[2]
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.320 r  U_BIN_BCD_CONVERTER/CntReg[15]_i_10/O
                         net (fo=1, routed)           0.000     7.320    U_BIN_BCD_CONVERTER/CntReg[15]_i_10_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.852 r  U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.852    U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.009 r  U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_3/CO[1]
                         net (fo=5, routed)           0.682     8.692    U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_3_n_2
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.329     9.021 r  U_BIN_BCD_CONVERTER/digit_7[3]_i_3/O
                         net (fo=4, routed)           0.624     9.645    U_BIN_BCD_CONVERTER/digit_7[3]_i_3_n_0
    SLICE_X6Y102         LUT5 (Prop_lut5_I0_O)        0.124     9.769 r  U_BIN_BCD_CONVERTER/digit_6[3]_i_1/O
                         net (fo=4, routed)           0.379    10.148    U_BIN_BCD_CONVERTER/digit_6[3]_i_1_n_0
    SLICE_X7Y102         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_6_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.588    15.010    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X7Y102         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_6_reg[3]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y102         FDCE (Setup_fdce_C_CE)      -0.205    14.950    U_BIN_BCD_CONVERTER/digit_6_reg[3]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BIN_BCD_CONVERTER/digit_7_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.722ns (36.885%)  route 2.947ns (63.115%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.725     5.328    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/Q
                         net (fo=2, routed)           1.413     7.196    U_BIN_BCD_CONVERTER/RegNumOut[2]
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.320 r  U_BIN_BCD_CONVERTER/CntReg[15]_i_10/O
                         net (fo=1, routed)           0.000     7.320    U_BIN_BCD_CONVERTER/CntReg[15]_i_10_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.852 r  U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.852    U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.009 r  U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_3/CO[1]
                         net (fo=5, routed)           0.682     8.692    U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_3_n_2
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.329     9.021 r  U_BIN_BCD_CONVERTER/digit_7[3]_i_3/O
                         net (fo=4, routed)           0.337     9.358    U_BIN_BCD_CONVERTER/digit_7[3]_i_3_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.482 r  U_BIN_BCD_CONVERTER/digit_7[3]_i_1/O
                         net (fo=4, routed)           0.514     9.996    U_BIN_BCD_CONVERTER/digit_7[3]_i_1_n_0
    SLICE_X6Y103         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_7_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.587    15.009    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X6Y103         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_7_reg[0]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X6Y103         FDCE (Setup_fdce_C_CE)      -0.169    14.985    U_BIN_BCD_CONVERTER/digit_7_reg[0]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BIN_BCD_CONVERTER/digit_7_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.722ns (36.885%)  route 2.947ns (63.115%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.725     5.328    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/Q
                         net (fo=2, routed)           1.413     7.196    U_BIN_BCD_CONVERTER/RegNumOut[2]
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.320 r  U_BIN_BCD_CONVERTER/CntReg[15]_i_10/O
                         net (fo=1, routed)           0.000     7.320    U_BIN_BCD_CONVERTER/CntReg[15]_i_10_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.852 r  U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.852    U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.009 r  U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_3/CO[1]
                         net (fo=5, routed)           0.682     8.692    U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_3_n_2
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.329     9.021 r  U_BIN_BCD_CONVERTER/digit_7[3]_i_3/O
                         net (fo=4, routed)           0.337     9.358    U_BIN_BCD_CONVERTER/digit_7[3]_i_3_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.482 r  U_BIN_BCD_CONVERTER/digit_7[3]_i_1/O
                         net (fo=4, routed)           0.514     9.996    U_BIN_BCD_CONVERTER/digit_7[3]_i_1_n_0
    SLICE_X6Y103         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_7_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.587    15.009    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X6Y103         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_7_reg[1]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X6Y103         FDCE (Setup_fdce_C_CE)      -0.169    14.985    U_BIN_BCD_CONVERTER/digit_7_reg[1]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BIN_BCD_CONVERTER/digit_7_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.722ns (36.885%)  route 2.947ns (63.115%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.725     5.328    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/Q
                         net (fo=2, routed)           1.413     7.196    U_BIN_BCD_CONVERTER/RegNumOut[2]
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.320 r  U_BIN_BCD_CONVERTER/CntReg[15]_i_10/O
                         net (fo=1, routed)           0.000     7.320    U_BIN_BCD_CONVERTER/CntReg[15]_i_10_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.852 r  U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.852    U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.009 r  U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_3/CO[1]
                         net (fo=5, routed)           0.682     8.692    U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_3_n_2
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.329     9.021 r  U_BIN_BCD_CONVERTER/digit_7[3]_i_3/O
                         net (fo=4, routed)           0.337     9.358    U_BIN_BCD_CONVERTER/digit_7[3]_i_3_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.482 r  U_BIN_BCD_CONVERTER/digit_7[3]_i_1/O
                         net (fo=4, routed)           0.514     9.996    U_BIN_BCD_CONVERTER/digit_7[3]_i_1_n_0
    SLICE_X6Y103         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_7_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.587    15.009    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X6Y103         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_7_reg[2]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X6Y103         FDCE (Setup_fdce_C_CE)      -0.169    14.985    U_BIN_BCD_CONVERTER/digit_7_reg[2]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BIN_BCD_CONVERTER/digit_7_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.722ns (36.885%)  route 2.947ns (63.115%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.725     5.328    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  U_BIN_BCD_CONVERTER/RegNumOut_reg[2]/Q
                         net (fo=2, routed)           1.413     7.196    U_BIN_BCD_CONVERTER/RegNumOut[2]
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.320 r  U_BIN_BCD_CONVERTER/CntReg[15]_i_10/O
                         net (fo=1, routed)           0.000     7.320    U_BIN_BCD_CONVERTER/CntReg[15]_i_10_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.852 r  U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.852    U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.009 r  U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_3/CO[1]
                         net (fo=5, routed)           0.682     8.692    U_BIN_BCD_CONVERTER/CntReg_reg[15]_i_3_n_2
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.329     9.021 r  U_BIN_BCD_CONVERTER/digit_7[3]_i_3/O
                         net (fo=4, routed)           0.337     9.358    U_BIN_BCD_CONVERTER/digit_7[3]_i_3_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.482 r  U_BIN_BCD_CONVERTER/digit_7[3]_i_1/O
                         net (fo=4, routed)           0.514     9.996    U_BIN_BCD_CONVERTER/digit_7[3]_i_1_n_0
    SLICE_X6Y103         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_7_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.587    15.009    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X6Y103         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_7_reg[3]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X6Y103         FDCE (Setup_fdce_C_CE)      -0.169    14.985    U_BIN_BCD_CONVERTER/digit_7_reg[3]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  4.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U_DEBOUNCER/stble_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCER/stbleTmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.905%)  route 0.288ns (67.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.599     1.518    U_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  U_DEBOUNCER/stble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U_DEBOUNCER/stble_reg/Q
                         net (fo=3, routed)           0.288     1.947    U_DEBOUNCER/stbleTmp_reg_0
    SLICE_X2Y99          FDRE                                         r  U_DEBOUNCER/stbleTmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.878     2.043    U_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  U_DEBOUNCER/stbleTmp_reg/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.089     1.886    U_DEBOUNCER/stbleTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U_BIN_BCD_CONVERTER/BCD_OUT_OK_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.396%)  route 0.156ns (52.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.604     1.523    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X5Y99          FDCE                                         r  U_BIN_BCD_CONVERTER/BCD_OUT_OK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_BIN_BCD_CONVERTER/BCD_OUT_OK_reg/Q
                         net (fo=32, routed)          0.156     1.821    U_DISPLAY_NUMBER_CONTROLLER/E[0]
    SLICE_X5Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.868     2.034    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[19]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDCE (Hold_fdce_C_CE)       -0.039     1.749    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U_BIN_BCD_CONVERTER/BCD_OUT_OK_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.396%)  route 0.156ns (52.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.604     1.523    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X5Y99          FDCE                                         r  U_BIN_BCD_CONVERTER/BCD_OUT_OK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_BIN_BCD_CONVERTER/BCD_OUT_OK_reg/Q
                         net (fo=32, routed)          0.156     1.821    U_DISPLAY_NUMBER_CONTROLLER/E[0]
    SLICE_X5Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.868     2.034    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[23]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDCE (Hold_fdce_C_CE)       -0.039     1.749    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U_BIN_BCD_CONVERTER/BCD_OUT_OK_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.396%)  route 0.156ns (52.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.604     1.523    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X5Y99          FDCE                                         r  U_BIN_BCD_CONVERTER/BCD_OUT_OK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_BIN_BCD_CONVERTER/BCD_OUT_OK_reg/Q
                         net (fo=32, routed)          0.156     1.821    U_DISPLAY_NUMBER_CONTROLLER/E[0]
    SLICE_X5Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.868     2.034    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[27]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDCE (Hold_fdce_C_CE)       -0.039     1.749    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U_BIN_BCD_CONVERTER/BCD_OUT_OK_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.396%)  route 0.156ns (52.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.604     1.523    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X5Y99          FDCE                                         r  U_BIN_BCD_CONVERTER/BCD_OUT_OK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_BIN_BCD_CONVERTER/BCD_OUT_OK_reg/Q
                         net (fo=32, routed)          0.156     1.821    U_DISPLAY_NUMBER_CONTROLLER/E[0]
    SLICE_X5Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.868     2.034    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[31]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDCE (Hold_fdce_C_CE)       -0.039     1.749    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U_BIN_BCD_CONVERTER/BCD_OUT_OK_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.396%)  route 0.156ns (52.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.604     1.523    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X5Y99          FDCE                                         r  U_BIN_BCD_CONVERTER/BCD_OUT_OK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_BIN_BCD_CONVERTER/BCD_OUT_OK_reg/Q
                         net (fo=32, routed)          0.156     1.821    U_DISPLAY_NUMBER_CONTROLLER/E[0]
    SLICE_X5Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.868     2.034    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[7]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDCE (Hold_fdce_C_CE)       -0.039     1.749    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U_BIN_BCD_CONVERTER/digit_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BIN_BCD_CONVERTER/digit_0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.229ns (48.117%)  route 0.247ns (51.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.605     1.524    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X3Y98          FDCE                                         r  U_BIN_BCD_CONVERTER/digit_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.128     1.652 r  U_BIN_BCD_CONVERTER/digit_0_reg[0]/Q
                         net (fo=6, routed)           0.247     1.899    U_BIN_BCD_CONVERTER/BcdCounterOut[0]
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.101     2.000 r  U_BIN_BCD_CONVERTER/digit_0[3]_i_1/O
                         net (fo=1, routed)           0.000     2.000    U_BIN_BCD_CONVERTER/digit_0[3]_i_1_n_0
    SLICE_X6Y100         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.868     2.034    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_0_reg[3]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDCE (Hold_fdce_C_D)         0.131     1.919    U_BIN_BCD_CONVERTER/digit_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_BIN_BCD_CONVERTER/digit_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BIN_BCD_CONVERTER/digit_0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.226ns (47.788%)  route 0.247ns (52.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.605     1.524    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X3Y98          FDCE                                         r  U_BIN_BCD_CONVERTER/digit_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.128     1.652 r  U_BIN_BCD_CONVERTER/digit_0_reg[0]/Q
                         net (fo=6, routed)           0.247     1.899    U_BIN_BCD_CONVERTER/BcdCounterOut[0]
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.098     1.997 r  U_BIN_BCD_CONVERTER/digit_0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.997    U_BIN_BCD_CONVERTER/digit_0[1]_i_1_n_0
    SLICE_X6Y100         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.868     2.034    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_0_reg[1]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDCE (Hold_fdce_C_D)         0.120     1.908    U_BIN_BCD_CONVERTER/digit_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 U_BIN_BCD_CONVERTER/digit_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BIN_BCD_CONVERTER/digit_0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.226ns (47.388%)  route 0.251ns (52.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.605     1.524    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X3Y98          FDCE                                         r  U_BIN_BCD_CONVERTER/digit_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.128     1.652 r  U_BIN_BCD_CONVERTER/digit_0_reg[0]/Q
                         net (fo=6, routed)           0.251     1.903    U_BIN_BCD_CONVERTER/BcdCounterOut[0]
    SLICE_X6Y100         LUT4 (Prop_lut4_I3_O)        0.098     2.001 r  U_BIN_BCD_CONVERTER/digit_0[2]_i_1/O
                         net (fo=1, routed)           0.000     2.001    U_BIN_BCD_CONVERTER/digit_0[2]_i_1_n_0
    SLICE_X6Y100         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.868     2.034    U_BIN_BCD_CONVERTER/CLK_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  U_BIN_BCD_CONVERTER/digit_0_reg[2]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDCE (Hold_fdce_C_D)         0.121     1.909    U_BIN_BCD_CONVERTER/digit_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/cntReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/AND_70_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.506%)  route 0.216ns (60.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.604     1.523    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/cntReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_DISPLAY_NUMBER_CONTROLLER/cntReg_reg[1]/Q
                         net (fo=18, routed)          0.216     1.880    U_DISPLAY_NUMBER_CONTROLLER/cntReg[1]
    SLICE_X3Y100         FDSE                                         r  U_DISPLAY_NUMBER_CONTROLLER/AND_70_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.872     2.037    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y100         FDSE                                         r  U_DISPLAY_NUMBER_CONTROLLER/AND_70_reg[0]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDSE (Hold_fdse_C_S)        -0.018     1.773    U_DISPLAY_NUMBER_CONTROLLER/AND_70_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y101    U_BIN_BCD_CONVERTER/BCD_OUT_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    U_BIN_BCD_CONVERTER/BCD_OUT_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y103    U_BIN_BCD_CONVERTER/BCD_OUT_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    U_BIN_BCD_CONVERTER/BCD_OUT_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    U_BIN_BCD_CONVERTER/BCD_OUT_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    U_BIN_BCD_CONVERTER/BCD_OUT_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    U_BIN_BCD_CONVERTER/BCD_OUT_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y102    U_BIN_BCD_CONVERTER/BCD_OUT_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y101    U_BIN_BCD_CONVERTER/BCD_OUT_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    U_BIN_BCD_CONVERTER/BCD_OUT_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    U_BIN_BCD_CONVERTER/BCD_OUT_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    U_BIN_BCD_CONVERTER/BCD_OUT_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    U_BIN_BCD_CONVERTER/BCD_OUT_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    U_BIN_BCD_CONVERTER/BCD_OUT_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    U_BIN_BCD_CONVERTER/BCD_OUT_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    U_BIN_BCD_CONVERTER/BCD_OUT_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    U_BIN_BCD_CONVERTER/BCD_OUT_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    U_BIN_BCD_CONVERTER/BCD_OUT_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    U_BIN_BCD_CONVERTER/BCD_OUT_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    U_BIN_BCD_CONVERTER/BCD_OUT_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    U_BIN_BCD_CONVERTER/BCD_OUT_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    U_BIN_BCD_CONVERTER/BCD_OUT_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103    U_BIN_BCD_CONVERTER/BCD_OUT_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    U_BIN_BCD_CONVERTER/BCD_OUT_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    U_BIN_BCD_CONVERTER/BCD_OUT_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    U_BIN_BCD_CONVERTER/BCD_OUT_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    U_BIN_BCD_CONVERTER/BCD_OUT_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    U_BIN_BCD_CONVERTER/BCD_OUT_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    U_BIN_BCD_CONVERTER/BCD_OUT_reg[16]/C



