Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Wed May  8 18:15:47 2024
| Host              : Vulcan running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file cpm_qdma_ep_part_wrapper_clock_utilization_routed.rpt
| Design            : cpm_qdma_ep_part_wrapper
| Device            : xcvp1202-vsva2785
| Speed File        : -3HP  PRODUCTION 2.04 2023-09-15
| Temperature Grade : E
| Design State      : Routed
| GCLK Deskew       : Off
--------------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Device Cell Placement Summary for Global Clock g0
10. Device Cell Placement Summary for Global Clock g1
11. Clock Region Cell Placement per Global Clock: Region X1Y1
12. Clock Region Cell Placement per Global Clock: Region X2Y1
13. Clock Region Cell Placement per Global Clock: Region X3Y1
14. Clock Region Cell Placement per Global Clock: Region X3Y2
15. Clock Region Cell Placement per Global Clock: Region X1Y3
16. Clock Region Cell Placement per Global Clock: Region X2Y3
17. Clock Region Cell Placement per Global Clock: Region X3Y3
18. Clock Region Cell Placement per Global Clock: Region X4Y3
19. Clock Region Cell Placement per Global Clock: Region X5Y3
20. Clock Region Cell Placement per Global Clock: Region X6Y3
21. Clock Region Cell Placement per Global Clock: Region X7Y3
22. Clock Region Cell Placement per Global Clock: Region X8Y3
23. Clock Region Cell Placement per Global Clock: Region X1Y4
24. Clock Region Cell Placement per Global Clock: Region X2Y4
25. Clock Region Cell Placement per Global Clock: Region X3Y4
26. Clock Region Cell Placement per Global Clock: Region X4Y4
27. Clock Region Cell Placement per Global Clock: Region X5Y4

1. Clock Primitive Utilization
------------------------------

+------------------+------+-----------+-----+--------------+--------+
| Type             | Used | Available | LOC | Clock Region | Pblock |
+------------------+------+-----------+-----+--------------+--------+
| (M)BUFGCE        |    0 |       312 |   0 |            0 |      0 |
| (M)BUFGCE_DIV    |    0 |        44 |   0 |            0 |      0 |
| (M)BUFGCTRL      |    0 |        88 |   0 |            0 |      0 |
| BUFG_FABRIC      |    0 |       384 |   0 |            0 |      0 |
| (M)BUFG_GT       |    0 |       120 |   0 |            0 |      0 |
| (M)BUFG_PS       |    2 |        36 |   0 |            0 |      0 |
| DPLL             |    0 |        21 |   0 |            0 |      0 |
|   DPLL (BUFGCE)  |    0 |        13 |   0 |            0 |      0 |
|   DPLL (BUFG_GT) |    0 |         8 |   0 |            0 |      0 |
| MMCM             |    0 |        13 |   0 |            0 |      0 |
| XPLL             |    3 |        26 |   3 |            0 |      2 |
+------------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+--------------+--------------+------+-------------+-------------------+------------------+-------------------+-------------+-----------------+--------------+----------+------------------------------------------------------------------------------------+----------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site         | Clock Region | Root | GCLK Deskew | Clock Delay Group | Clock Low Fanout | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock    | Driver Pin                                                                         | Net                                                            |
+-----------+-----------+-----------------+------------+--------------+--------------+------+-------------+-------------------+------------------+-------------------+-------------+-----------------+--------------+----------+------------------------------------------------------------------------------------+----------------------------------------------------------------+
| g0        | src0      | BUFG_PS/O       | None       | BUFG_PS_X0Y6 | X1Y1         | X3Y2 | Off         |                   |                  |                15 |       22760 |               0 |        2.330 | clk_pl_0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
| g1        | src1      | BUFG_PS/O       | None       | BUFG_PS_X0Y7 | X1Y1         | X3Y3 | Off         |                   |                  |                 7 |        7536 |               0 |        4.000 | clk_pl_1 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk |
+-----------+-----------+-----------------+------------+--------------+--------------+------+-------------+-------------------+------------------+-------------------+-------------+-----------------+--------------+----------+------------------------------------------------------------------------------------+----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** In GCLK Deskew column, symbol '*' indicates non-default GCLK Deskew value using GCLK_DESKEW property on net


3. Global Clock Source Details
------------------------------

+-----------+-----------+-------------------+------------+----------+--------------+-------------+-----------------+---------------------+--------------+---------------------------------------------------------------------------+----------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin   | Constraint | Site     | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                                                                | Net                                                                  |
+-----------+-----------+-------------------+------------+----------+--------------+-------------+-----------------+---------------------+--------------+---------------------------------------------------------------------------+----------------------------------------------------------------------+
| src0      | g0        | PS9/PMCRCLKCLK[0] | PS9_X0Y0   | PS9_X0Y0 | X0Y1         |           1 |               0 |               2.330 | clk_pl_0     | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0] | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0] |
| src1      | g1        | PS9/PMCRCLKCLK[1] | PS9_X0Y0   | PS9_X0Y0 | X0Y1         |           1 |               0 |               4.000 | clk_pl_1     | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1] | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1] |
+-----------+-----------+-------------------+------------+----------+--------------+-------------+-----------------+---------------------+--------------+---------------------------------------------------------------------------+----------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Local Clock Details
----------------------

+----------+-------------------------------------+------------+--------------------+--------------+-------------+-----------------+--------------+-------------------------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin                     | Constraint | Site/BEL           | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                   | Driver Pin                                                                                 | Net                                                                                       |
+----------+-------------------------------------+------------+--------------------+--------------+-------------+-----------------+--------------+-------------------------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
| 0        | XPLL/CLKOUT2                        | XPLL_X2Y0  | XPLL_X2Y0/XPLL     | X1Y0         |          24 |               0 |        1.250 | bank1_xpll0_fifo_rd_clk | cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2    | cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_xpll0_fifo_rd_clk |
| 1        | XPLL/CLKOUT1                        | XPLL_X2Y0  | XPLL_X2Y0/XPLL     | X1Y0         |           1 |               0 |        1.250 | mc_clk_xpll             | cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1    | cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/mc_clk_xpll             |
| 2        | CPM5/IFPSCPMHSDPLINKXPIPEGTRXOUTCLK | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFPSCPMHSDPLINKXPIPEGTRXOUTCLK   | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/hsdp_gt_rxoutclk                         |
| 3        | CPM5/IFFCQ20CKPINRSRVD0FS           | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ20CKPINRSRVD0FS             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq20ckpinrsrvd0                       |
| 4        | CPM5/IFFCQ20CKPINRSRVD1FS           | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ20CKPINRSRVD1FS             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq20ckpinrsrvd1                       |
| 5        | CPM5/IFFCQ20DMONCLKFS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ20DMONCLKFS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq20dmonclk                           |
| 6        | CPM5/IFFCQ20RXLATCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ20RXLATCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq20rxlatclk                          |
| 7        | CPM5/IFFCQ20RXUSRCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ20RXUSRCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq20rxusrclk                          |
| 8        | CPM5/IFFCQ20TCOCLKFSMFROUTFS        | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ20TCOCLKFSMFROUTFS          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq20tcoclkfsmfrout                    |
| 9        | CPM5/IFFCQ20TSTCLK0FS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ20TSTCLK0FS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq20tstclk0                           |
| 10       | CPM5/IFFCQ20TSTCLK1FS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ20TSTCLK1FS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq20tstclk1                           |
| 11       | CPM5/IFFCQ20TXLATCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ20TXLATCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq20txlatclk                          |
| 12       | CPM5/IFFCQ20TXUSRCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ20TXUSRCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq20txusrclk                          |
| 13       | CPM5/IFFCQ21CKPINRSRVD0FS           | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ21CKPINRSRVD0FS             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq21ckpinrsrvd0                       |
| 14       | CPM5/IFFCQ21CKPINRSRVD1FS           | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ21CKPINRSRVD1FS             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq21ckpinrsrvd1                       |
| 15       | CPM5/IFFCQ21DMONCLKFS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ21DMONCLKFS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq21dmonclk                           |
| 16       | CPM5/IFFCQ21RXLATCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ21RXLATCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq21rxlatclk                          |
| 17       | CPM5/IFFCQ21RXUSRCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ21RXUSRCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq21rxusrclk                          |
| 18       | CPM5/IFFCQ21TCOCLKFSMFROUTFS        | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ21TCOCLKFSMFROUTFS          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq21tcoclkfsmfrout                    |
| 19       | CPM5/IFFCQ21TSTCLK0FS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ21TSTCLK0FS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq21tstclk0                           |
| 20       | CPM5/IFFCQ21TSTCLK1FS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ21TSTCLK1FS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq21tstclk1                           |
| 21       | CPM5/IFFCQ21TXLATCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ21TXLATCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq21txlatclk                          |
| 22       | CPM5/IFFCQ21TXUSRCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ21TXUSRCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq21txusrclk                          |
| 23       | CPM5/IFFCQ22CKPINRSRVD0FS           | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ22CKPINRSRVD0FS             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq22ckpinrsrvd0                       |
| 24       | CPM5/IFFCQ22CKPINRSRVD1FS           | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ22CKPINRSRVD1FS             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq22ckpinrsrvd1                       |
| 25       | CPM5/IFFCQ22DMONCLKFS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ22DMONCLKFS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq22dmonclk                           |
| 26       | CPM5/IFFCQ22RXLATCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ22RXLATCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq22rxlatclk                          |
| 27       | CPM5/IFFCQ22RXUSRCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ22RXUSRCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq22rxusrclk                          |
| 28       | CPM5/IFFCQ22TCOCLKFSMFROUTFS        | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ22TCOCLKFSMFROUTFS          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq22tcoclkfsmfrout                    |
| 29       | CPM5/IFFCQ22TSTCLK0FS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ22TSTCLK0FS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq22tstclk0                           |
| 30       | CPM5/IFFCQ22TSTCLK1FS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ22TSTCLK1FS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq22tstclk1                           |
| 31       | CPM5/IFFCQ22TXLATCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ22TXLATCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq22txlatclk                          |
| 32       | CPM5/IFFCQ22TXUSRCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ22TXUSRCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq22txusrclk                          |
| 33       | CPM5/IFFCQ23CKPINRSRVD0FS           | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ23CKPINRSRVD0FS             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq23ckpinrsrvd0                       |
| 34       | CPM5/IFFCQ23CKPINRSRVD1FS           | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ23CKPINRSRVD1FS             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq23ckpinrsrvd1                       |
| 35       | CPM5/IFFCQ23DMONCLKFS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ23DMONCLKFS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq23dmonclk                           |
| 36       | CPM5/IFFCQ23RXLATCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ23RXLATCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq23rxlatclk                          |
| 37       | CPM5/IFFCQ23RXUSRCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ23RXUSRCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq23rxusrclk                          |
| 38       | CPM5/IFFCQ23TCOCLKFSMFROUTFS        | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ23TCOCLKFSMFROUTFS          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq23tcoclkfsmfrout                    |
| 39       | CPM5/IFFCQ23TSTCLK0FS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ23TSTCLK0FS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq23tstclk0                           |
| 40       | CPM5/IFFCQ23TSTCLK1FS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ23TSTCLK1FS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq23tstclk1                           |
| 41       | CPM5/IFFCQ23TXLATCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ23TXLATCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq23txlatclk                          |
| 42       | CPM5/IFFCQ23TXUSRCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ23TXUSRCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq23txusrclk                          |
| 43       | CPM5/IFFCQ30CKPINRSRVD0FS           | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ30CKPINRSRVD0FS             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq30ckpinrsrvd0                       |
| 44       | CPM5/IFFCQ30CKPINRSRVD1FS           | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ30CKPINRSRVD1FS             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq30ckpinrsrvd1                       |
| 45       | CPM5/IFFCQ30DMONCLKFS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ30DMONCLKFS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq30dmonclk                           |
| 46       | CPM5/IFFCQ30RXLATCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ30RXLATCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq30rxlatclk                          |
| 47       | CPM5/IFFCQ30RXUSRCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ30RXUSRCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq30rxusrclk                          |
| 48       | CPM5/IFFCQ30TCOCLKFSMFROUTFS        | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ30TCOCLKFSMFROUTFS          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq30tcoclkfsmfrout                    |
| 49       | CPM5/IFFCQ30TSTCLK0FS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ30TSTCLK0FS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq30tstclk0                           |
| 50       | CPM5/IFFCQ30TSTCLK1FS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ30TSTCLK1FS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq30tstclk1                           |
| 51       | CPM5/IFFCQ30TXLATCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ30TXLATCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq30txlatclk                          |
| 52       | CPM5/IFFCQ30TXUSRCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ30TXUSRCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq30txusrclk                          |
| 53       | CPM5/IFFCQ31CKPINRSRVD0FS           | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ31CKPINRSRVD0FS             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq31ckpinrsrvd0                       |
| 54       | CPM5/IFFCQ31CKPINRSRVD1FS           | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ31CKPINRSRVD1FS             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq31ckpinrsrvd1                       |
| 55       | CPM5/IFFCQ31DMONCLKFS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ31DMONCLKFS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq31dmonclk                           |
| 56       | CPM5/IFFCQ31RXLATCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ31RXLATCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq31rxlatclk                          |
| 57       | CPM5/IFFCQ31RXUSRCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ31RXUSRCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq31rxusrclk                          |
| 58       | CPM5/IFFCQ31TCOCLKFSMFROUTFS        | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ31TCOCLKFSMFROUTFS          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq31tcoclkfsmfrout                    |
| 59       | CPM5/IFFCQ31TSTCLK0FS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ31TSTCLK0FS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq31tstclk0                           |
| 60       | CPM5/IFFCQ31TSTCLK1FS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ31TSTCLK1FS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq31tstclk1                           |
| 61       | CPM5/IFFCQ31TXLATCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ31TXLATCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq31txlatclk                          |
| 62       | CPM5/IFFCQ31TXUSRCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ31TXUSRCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq31txusrclk                          |
| 63       | CPM5/IFFCQ32CKPINRSRVD0FS           | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ32CKPINRSRVD0FS             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq32ckpinrsrvd0                       |
| 64       | CPM5/IFFCQ32CKPINRSRVD1FS           | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ32CKPINRSRVD1FS             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq32ckpinrsrvd1                       |
| 65       | CPM5/IFFCQ32DMONCLKFS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ32DMONCLKFS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq32dmonclk                           |
| 66       | CPM5/IFFCQ32RXLATCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ32RXLATCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq32rxlatclk                          |
| 67       | CPM5/IFFCQ32RXUSRCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ32RXUSRCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq32rxusrclk                          |
| 68       | CPM5/IFFCQ32TCOCLKFSMFROUTFS        | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ32TCOCLKFSMFROUTFS          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq32tcoclkfsmfrout                    |
| 69       | CPM5/IFFCQ32TSTCLK0FS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ32TSTCLK0FS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq32tstclk0                           |
| 70       | CPM5/IFFCQ32TSTCLK1FS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ32TSTCLK1FS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq32tstclk1                           |
| 71       | CPM5/IFFCQ32TXLATCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ32TXLATCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq32txlatclk                          |
| 72       | CPM5/IFFCQ32TXUSRCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ32TXUSRCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq32txusrclk                          |
| 73       | CPM5/IFFCQ33CKPINRSRVD0FS           | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ33CKPINRSRVD0FS             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq33ckpinrsrvd0                       |
| 74       | CPM5/IFFCQ33CKPINRSRVD1FS           | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ33CKPINRSRVD1FS             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq33ckpinrsrvd1                       |
| 75       | CPM5/IFFCQ33DMONCLKFS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ33DMONCLKFS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq33dmonclk                           |
| 76       | CPM5/IFFCQ33RXLATCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ33RXLATCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq33rxlatclk                          |
| 77       | CPM5/IFFCQ33RXUSRCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ33RXUSRCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq33rxusrclk                          |
| 78       | CPM5/IFFCQ33TCOCLKFSMFROUTFS        | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ33TCOCLKFSMFROUTFS          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq33tcoclkfsmfrout                    |
| 79       | CPM5/IFFCQ33TSTCLK0FS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ33TSTCLK0FS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq33tstclk0                           |
| 80       | CPM5/IFFCQ33TSTCLK1FS               | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ33TSTCLK1FS                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq33tstclk1                           |
| 81       | CPM5/IFFCQ33TXLATCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ33TXLATCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq33txlatclk                          |
| 82       | CPM5/IFFCQ33TXUSRCLKFS              | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ33TXUSRCLKFS                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffcq33txusrclk                          |
| 83       | CPM5/IFFCTRLQ2APB3CLKFS             | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCTRLQ2APB3CLKFS               | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffctrlq2apb3clk                         |
| 84       | CPM5/IFFCTRLQ2AXISCLKFS             | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCTRLQ2AXISCLKFS               | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffctrlq2axisclk                         |
| 85       | CPM5/IFFCTRLQ2DEBUGTRACECLKFS       | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCTRLQ2DEBUGTRACECLKFS         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffctrlq2debugtraceclk                   |
| 86       | CPM5/IFFCTRLQ2RXMARGINCLKFS         | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCTRLQ2RXMARGINCLKFS           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffctrlq2rxmarginclk                     |
| 87       | CPM5/IFFCTRLQ3APB3CLKFS             | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCTRLQ3APB3CLKFS               | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffctrlq3apb3clk                         |
| 88       | CPM5/IFFCTRLQ3AXISCLKFS             | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCTRLQ3AXISCLKFS               | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffctrlq3axisclk                         |
| 89       | CPM5/IFFCTRLQ3DEBUGTRACECLKFS       | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCTRLQ3DEBUGTRACECLKFS         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffctrlq3debugtraceclk                   |
| 90       | CPM5/IFFCTRLQ3RXMARGINCLKFS         | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCTRLQ3RXMARGINCLKFS           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffctrlq3rxmarginclk                     |
| 91       | CPM5/IFFRCKQ20HROWTESTCKFS          | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFRCKQ20HROWTESTCKFS            | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffrckq20hrowtestck                      |
| 92       | CPM5/IFFRCKQ21HROWTESTCKFS          | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFRCKQ21HROWTESTCKFS            | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffrckq21hrowtestck                      |
| 93       | CPM5/IFFRCKQ30HROWTESTCKFS          | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFRCKQ30HROWTESTCKFS            | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffrckq30hrowtestck                      |
| 94       | CPM5/IFFRCKQ31HROWTESTCKFS          | None       | CPM5_X0Y0/CPM5     | X0Y2         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFRCKQ31HROWTESTCKFS            | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/iffrckq31hrowtestck                      |
| 95       | PS9/CPMOSCCLKDIV2                   | PS9_X0Y0   | PS9_X0Y0/PS9       | X0Y1         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/CPMOSCCLKDIV2                  | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/cpm_osc_clk_div2                       |
| 96       | PS9/PSPSNOCPCIAXI0CLK               | PS9_X0Y0   | PS9_X0Y0/PS9       | X0Y1         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PSPSNOCPCIAXI0CLK              | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/cpm_pcie_noc_axi0_clk                  |
| 97       | PS9/PSPSNOCPCIAXI1CLK               | PS9_X0Y0   | PS9_X0Y0/PS9       | X0Y1         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PSPSNOCPCIAXI1CLK              | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/cpm_pcie_noc_axi1_clk                  |
| 98       | PS9/IFPSCPMHSDPLINKXPIPEGTRXUSRCLK  | PS9_X0Y0   | PS9_X0Y0/PS9       | X0Y1         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/IFPSCPMHSDPLINKXPIPEGTRXUSRCLK | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/hsdp_gt_txusrclk                       |
| 99       | PS9/LPDCPMINREFCLK                  | PS9_X0Y0   | PS9_X0Y0/PS9       | X0Y1         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/LPDCPMINREFCLK                 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/lpd_refclk_in                          |
| 100      | PS9/LPDCPMTOPSWCLK                  | PS9_X0Y0   | PS9_X0Y0/PS9       | X0Y1         |           1 |               0 |              |                         | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/LPDCPMTOPSWCLK                 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/lpd_swclk                              |
| 101      | FDRE/Q                              | None       | SLICE_X120Y240/AFF | X2Y3         |           1 |              19 |              |                         | dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/dsc_crdt_mux_i/sel_reg/Q                | dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/dsc_crdt_mux_i/sel                     |
+----------+-------------------------------------+------------+--------------------+--------------+-------------+-----------------+--------------+-------------------------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
*** Non-Clock Loads column represents cell count of non-clock pin loads


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |   (M)BUFGCE   | (M)BUFGCE_DIV |  (M)BUFGCTRL  |   (M)BUFG_GT  |   (M)BUFG_PS  |      MMCM     | DPLL (non-GT) |   DPLL (GT)   |      XPLL     |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X1Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X2Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X3Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X4Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X5Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X6Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X7Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X8Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X9Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X10Y0             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X11Y0             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X12Y0             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     1 |     0 |     2 |
| X0Y1              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y1              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |    12 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y1              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X0Y2              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    12 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y2              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X0Y3              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y3              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    12 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y3              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y3              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y3              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y3              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     2 |     0 |     2 |     0 |     0 |
| X0Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     0 |
| X1Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y4              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X8Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X9Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     1 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |        NOC       |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      1 |       1 |      0 |       0 |
| X1Y0              |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X2Y0              |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y0              |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X4Y0              |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       1 |      0 |       0 |
| X5Y0              |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X6Y0              |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       1 |      0 |       0 |
| X7Y0              |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X8Y0              |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y0              |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       1 |      0 |       0 |
| X10Y0             |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X11Y0             |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X12Y0             |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X0Y1              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y1              |      1 |      24 |      0 |   52992 |      0 |   13248 |      0 |      46 |      0 |      23 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       4 |
| X2Y1              |      1 |      24 |      0 |   58880 |      0 |   14720 |      0 |      92 |      0 |      23 |      0 |     276 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y1              |      1 |      24 |      0 |   58880 |      0 |   14720 |      0 |      92 |      0 |      23 |      0 |     276 |      0 |       0 |      0 |       0 |      0 |       4 |
| X4Y1              |      0 |      24 |      0 |   58880 |      0 |   14720 |      0 |      92 |      0 |      23 |      0 |     276 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y1              |      0 |      24 |      0 |   58880 |      0 |   14720 |      0 |      92 |      0 |      23 |      0 |     276 |      0 |       0 |      0 |       0 |      0 |       4 |
| X6Y1              |      0 |      24 |      0 |   58880 |      0 |   14720 |      0 |      92 |      0 |      23 |      0 |     276 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y1              |      0 |      24 |      0 |   58880 |      0 |   14720 |      0 |      92 |      0 |      23 |      0 |     276 |      0 |       0 |      0 |       0 |      0 |       4 |
| X8Y1              |      0 |      24 |      0 |   41216 |      0 |   10304 |      0 |     140 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y1              |      0 |      24 |      0 |   41216 |      0 |   10304 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       1 |      0 |       0 |
| X0Y2              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y2              |      0 |      24 |      0 |   55296 |      0 |   13824 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       4 |
| X2Y2              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y2              |      1 |      24 |    798 |   61440 |      5 |   15360 |      0 |      96 |      5 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X4Y2              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y2              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X6Y2              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y2              |      0 |      24 |      0 |   61440 |      0 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X8Y2              |      0 |      24 |      0 |   43008 |      0 |   10752 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y2              |      0 |      24 |      0 |   43008 |      0 |   10752 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X0Y3              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y3              |      2 |      24 |   1310 |   55296 |      4 |   13824 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       4 |
| X2Y3              |      2 |      24 |   5069 |   61440 |     24 |   15360 |      0 |      96 |      1 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y3              |      2 |      24 |   9965 |   61440 |    298 |   15360 |      0 |      96 |      5 |      24 |      2 |     288 |      0 |       0 |      0 |       0 |      0 |       4 |
| X4Y3              |      2 |      24 |    120 |   61440 |     12 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y3              |      2 |      24 |   3061 |   61440 |      2 |   15360 |     18 |      96 |      2 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      1 |       4 |
| X6Y3              |      2 |      24 |   4213 |   61440 |      3 |   15360 |      0 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y3              |      1 |      24 |    545 |   61440 |      2 |   15360 |      4 |      96 |      0 |      24 |      0 |     288 |      0 |       0 |      0 |       0 |      1 |       4 |
| X8Y3              |      1 |      24 |   1183 |   43008 |      0 |   10752 |     28 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y3              |      0 |      24 |      0 |   43008 |      0 |   10752 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X0Y4              |      0 |      24 |      0 |   21504 |      0 |    5376 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       1 |      0 |       0 |
| X1Y4              |      1 |      24 |      6 |   43008 |      0 |   10752 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       2 |
| X2Y4              |      1 |      24 |   2060 |   30720 |     11 |    7680 |      0 |      48 |      9 |      12 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |
| X3Y4              |      1 |      24 |    942 |   30720 |      1 |    7680 |      0 |      48 |      0 |      12 |      0 |     144 |      0 |       0 |      0 |       0 |      1 |       2 |
| X4Y4              |      2 |      24 |    170 |   30720 |      0 |    7680 |      0 |      48 |      0 |      12 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |
| X5Y4              |      1 |      24 |    451 |   30720 |      0 |    7680 |      0 |      48 |      0 |      12 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       2 |
| X6Y4              |      0 |      24 |      0 |   30720 |      0 |    7680 |      0 |      48 |      0 |      12 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y4              |      0 |      24 |      0 |   30720 |      0 |    7680 |      0 |      48 |      0 |      12 |      0 |     144 |      0 |       0 |      0 |       0 |      0 |       2 |
| X8Y4              |      0 |      24 |      0 |   21504 |      0 |    5376 |      0 |      72 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X9Y4              |      0 |      24 |      0 |   21504 |      0 |    5376 |      0 |       0 |      0 |      12 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


7. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+----+----+----+----+----+----+----+-----+-----+-----+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8 | X9 | X10 | X11 | X12 |
+----+----+----+----+----+----+----+----+----+----+----+-----+-----+-----+
| Y4 |  0 |  1 |  1 |  2 |  2 |  1 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y3 |  0 |  2 |  2 |  2 |  2 |  2 |  2 |  1 |  1 |  0 |   0 |   0 |   0 |
| Y2 |  0 |  0 |  0 |  2 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y1 |  0 |  1 |  2 |  2 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |   0 |   0 |
+----+----+----+----+----+----+----+----+----+----+----+-----+-----+-----+


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X6Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X8Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X10Y0             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X11Y0             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X12Y0             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X0Y1              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y1              |    0 |     0 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    2 |    12 | 16.67 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y1              |    2 |    12 | 16.67 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X4Y1              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y1              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y1              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y1              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y1              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y1              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y2              |    0 |     0 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y2              |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X4Y2              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y2              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y2              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y2              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y2              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y2              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y3              |    0 |     0 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    12 |  0.00 |    2 |    24 |  8.33 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y3              |    0 |    12 |  0.00 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X4Y3              |    0 |    12 |  0.00 |    2 |    24 |  8.33 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y3              |    0 |    12 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y3              |    0 |    12 |  0.00 |    2 |    24 |  8.33 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y3              |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y3              |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y3              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X3Y4              |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X4Y4              |    0 |    12 |  0.00 |    2 |    24 |  8.33 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X5Y4              |    0 |    12 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y4              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X7Y4              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y4              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X9Y4              |    0 |    12 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                            |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------+
| g0        | BUFG_PS/O       | X1Y1              | clk_pl_0 |       2.330 | {0.000 1.165} | X3Y2     |       22760 |        0 |              0 |        0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+--------+-------+---------+------+------+------+------+-------+----+-----+-----+-----+
|    | X0 | X1     | X2    | X3      | X4   | X5   | X6   | X7   | X8    | X9 | X10 | X11 | X12 |
+----+----+--------+-------+---------+------+------+------+------+-------+----+-----+-----+-----+
| Y4 |  0 |      6 |  2071 |     944 |  170 |    0 |    0 |    0 |     0 |  0 |   0 |   0 |   0 |
| Y3 |  0 |   1117 |  5090 |   10153 |   43 |  329 |  285 |  550 |  1197 |  0 |   0 |   0 |   0 |
| Y2 |  1 |      0 |     0 | (R) 803 |    0 |    0 |    0 |    0 |     0 |  0 |   0 |   0 |   0 |
| Y1 |  1 |  (D) 0 |     0 |       0 |    0 |    0 |    0 |    0 |     0 |  0 |   0 |   0 |   0 |
| Y0 |  0 |      0 |     0 |       0 |    0 |    0 |    0 |    0 |     0 |  0 |   0 |   0 |   0 |
+----+----+--------+-------+---------+------+------+------+------+-------+----+-----+-----+-----+


10. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                            |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------+
| g1        | BUFG_PS/O       | X1Y1              | clk_pl_1 |       4.000 | {0.000 2.000} | X3Y3     |        7536 |        0 |              0 |        0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+--------+----+---------+-----+-------+-------+----+----+----+-----+-----+-----+
|    | X0 | X1     | X2 | X3      | X4  | X5    | X6    | X7 | X8 | X9 | X10 | X11 | X12 |
+----+----+--------+----+---------+-----+-------+-------+----+----+----+-----+-----+-----+
| Y4 |  0 |      0 |  0 |       0 |   0 |   451 |     0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y3 |  0 |    197 |  3 | (R) 112 |  89 |  2753 |  3931 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y2 |  0 |      0 |  0 |       0 |   0 |     0 |     0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y1 |  0 |  (D) 0 |  0 |       0 |   0 |     0 |     0 |  0 |  0 |  0 |   0 |   0 |   0 |
| Y0 |  0 |      0 |  0 |       0 |   0 |     0 |     0 |  0 |  0 |  0 |   0 |   0 |   0 |
+----+----+--------+----+---------+-----+-------+-------+----+----+----+-----+-----+-----+


11. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| g0+       | 0     | BUFG_PS/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


12. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| g0+       | 6     | BUFG_PS/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
| g1+       | 7     | BUFG_PS/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


13. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| g0+       | 6     | BUFG_PS/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
| g1+       | 7     | BUFG_PS/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


14. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |         803 |               0 | 798 |           5 |    0 |    5 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
| g1+       | 23    | BUFG_PS/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


15. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        1117 |               0 | 1113 |           4 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
| g1        | 23    | BUFG_PS/O       | None       |         197 |               0 |  197 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


16. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        5090 |               0 | 5066 |          24 |    0 |    1 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
| g1        | 23    | BUFG_PS/O       | None       |           3 |               0 |    3 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


17. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |       10153 |               0 | 9853 |         298 |    0 |    5 |   2 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
| g1        | 23    | BUFG_PS/O       | None       |         112 |               0 |  112 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


18. Clock Region Cell Placement per Global Clock: Region X4Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |          43 |               0 | 40 |           3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
| g1        | 23    | BUFG_PS/O       | None       |          89 |               0 | 80 |           9 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


19. Clock Region Cell Placement per Global Clock: Region X5Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |         329 |               0 |  328 |           0 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
| g1        | 23    | BUFG_PS/O       | None       |        2753 |               0 | 2733 |           2 |   18 |    2 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


20. Clock Region Cell Placement per Global Clock: Region X6Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |         285 |               0 |  284 |           1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
| g1        | 23    | BUFG_PS/O       | None       |        3931 |               0 | 3929 |           2 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


21. Clock Region Cell Placement per Global Clock: Region X7Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |         550 |               0 | 545 |           2 |    2 |    0 |   0 |  0 |    0 |   1 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


22. Clock Region Cell Placement per Global Clock: Region X8Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        1197 |               0 | 1183 |           0 |   14 |    0 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


23. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |           6 |               0 |  6 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


24. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        2071 |               0 | 2060 |          11 |    0 |    9 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


25. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |         944 |               0 | 942 |           1 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
| g1+       | 23    | BUFG_PS/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


26. Clock Region Cell Placement per Global Clock: Region X4Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |         170 |               0 | 170 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk |
| g1+       | 23    | BUFG_PS/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


27. Clock Region Cell Placement per Global Clock: Region X5Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | NOC | Hard IP | Net                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
| g1        | 23    | BUFG_PS/O       | None       |         451 |               0 | 451 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


