$date
	Wed May 15 18:59:50 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var reg 1 ! clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
$end
#10
1!
#15
0!
#20
1!
#25
0!
#30
1!
#35
0!
#40
1!
#45
0!
#50
1!
#55
0!
#60
1!
