<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.8" xml:lang="en-US">
  <compounddef id="stm32g0xx__ll__tim_8h" kind="file" language="C++">
    <compoundname>stm32g0xx_ll_tim.h</compoundname>
    <includes refid="stm32g0xx_8h" local="yes">stm32g0xx.h</includes>
    <incdepgraph>
      <node id="2">
        <label>stm32g0xx.h</label>
        <link refid="stm32g0xx_8h"/>
      </node>
      <node id="1">
        <label>Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_tim.h</label>
        <link refid="stm32g0xx__ll__tim_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
      </node>
    </incdepgraph>
    <briefdescription>
<para>Header file of TIM LL module. </para>
    </briefdescription>
    <detaileddescription>
<para><simplesect kind="author"><para>MCD Application Team </para>
</simplesect>
<simplesect kind="attention"><para></para>
</simplesect>
Copyright (c) 2018 STMicroelectronics. All rights reserved.</para>
<para>This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. </para>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="normal"></highlight></codeline>
<codeline lineno="19"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Define<sp/>to<sp/>prevent<sp/>recursive<sp/>inclusion<sp/>-------------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="20"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>__STM32G0xx_LL_TIM_H</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="21"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__STM32G0xx_LL_TIM_H</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="22"><highlight class="normal"></highlight></codeline>
<codeline lineno="23"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="24"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="stringliteral">&quot;C&quot;</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="25"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="26"><highlight class="normal"></highlight></codeline>
<codeline lineno="27"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Includes<sp/>------------------------------------------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="28"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="stm32g0xx_8h" kindref="compound">stm32g0xx.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="29"><highlight class="normal"></highlight></codeline>
<codeline lineno="34"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined<sp/>(TIM1)<sp/>||<sp/>defined<sp/>(TIM2)<sp/>||<sp/>defined<sp/>(TIM3)<sp/>||<sp/>defined<sp/>(TIM4)<sp/>||<sp/><sp/>defined<sp/>(TIM14)<sp/>||<sp/><sp/>defined<sp/>(TIM15)<sp/>||<sp/>defined<sp/>(TIM16)<sp/>||<sp/>defined<sp/>(TIM17)<sp/>||<sp/>defined<sp/>(TIM6)<sp/>||<sp/>defined<sp/>(TIM7)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="35"><highlight class="normal"></highlight></codeline>
<codeline lineno="40"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Private<sp/>types<sp/>-------------------------------------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="41"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Private<sp/>variables<sp/>---------------------------------------------------------*/</highlight></codeline>
<codeline lineno="45"><highlight class="normal"></highlight><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint8_t<sp/>OFFSET_TAB_CCMRx[]<sp/>=</highlight></codeline>
<codeline lineno="46"><highlight class="normal">{</highlight></codeline>
<codeline lineno="47"><highlight class="normal"><sp/><sp/>0x00U,<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0:<sp/>TIMx_CH1<sp/><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="48"><highlight class="normal"><sp/><sp/>0x00U,<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>1:<sp/>TIMx_CH1N<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="49"><highlight class="normal"><sp/><sp/>0x00U,<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>2:<sp/>TIMx_CH2<sp/><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="50"><highlight class="normal"><sp/><sp/>0x00U,<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>3:<sp/>TIMx_CH2N<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="51"><highlight class="normal"><sp/><sp/>0x04U,<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>4:<sp/>TIMx_CH3<sp/><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="52"><highlight class="normal"><sp/><sp/>0x04U,<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>5:<sp/>TIMx_CH3N<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="53"><highlight class="normal"><sp/><sp/>0x04U,<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>6:<sp/>TIMx_CH4<sp/><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="54"><highlight class="normal"><sp/><sp/>0x3CU,<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>7:<sp/>TIMx_CH5<sp/><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="55"><highlight class="normal"><sp/><sp/>0x3CU<sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>8:<sp/>TIMx_CH6<sp/><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="56"><highlight class="normal">};</highlight></codeline>
<codeline lineno="57"><highlight class="normal"></highlight></codeline>
<codeline lineno="58"><highlight class="normal"></highlight><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint8_t<sp/>SHIFT_TAB_OCxx[]<sp/>=</highlight></codeline>
<codeline lineno="59"><highlight class="normal">{</highlight></codeline>
<codeline lineno="60"><highlight class="normal"><sp/><sp/>0U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0:<sp/>OC1M,<sp/>OC1FE,<sp/>OC1PE<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="61"><highlight class="normal"><sp/><sp/>0U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>1:<sp/>-<sp/>NA<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="62"><highlight class="normal"><sp/><sp/>8U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>2:<sp/>OC2M,<sp/>OC2FE,<sp/>OC2PE<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="63"><highlight class="normal"><sp/><sp/>0U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>3:<sp/>-<sp/>NA<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="64"><highlight class="normal"><sp/><sp/>0U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>4:<sp/>OC3M,<sp/>OC3FE,<sp/>OC3PE<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="65"><highlight class="normal"><sp/><sp/>0U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>5:<sp/>-<sp/>NA<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="66"><highlight class="normal"><sp/><sp/>8U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>6:<sp/>OC4M,<sp/>OC4FE,<sp/>OC4PE<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="67"><highlight class="normal"><sp/><sp/>0U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>7:<sp/>OC5M,<sp/>OC5FE,<sp/>OC5PE<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="68"><highlight class="normal"><sp/><sp/>8U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>8:<sp/>OC6M,<sp/>OC6FE,<sp/>OC6PE<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="69"><highlight class="normal">};</highlight></codeline>
<codeline lineno="70"><highlight class="normal"></highlight></codeline>
<codeline lineno="71"><highlight class="normal"></highlight><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint8_t<sp/>SHIFT_TAB_ICxx[]<sp/>=</highlight></codeline>
<codeline lineno="72"><highlight class="normal">{</highlight></codeline>
<codeline lineno="73"><highlight class="normal"><sp/><sp/>0U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0:<sp/>CC1S,<sp/>IC1PSC,<sp/>IC1F<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="74"><highlight class="normal"><sp/><sp/>0U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>1:<sp/>-<sp/>NA<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="75"><highlight class="normal"><sp/><sp/>8U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>2:<sp/>CC2S,<sp/>IC2PSC,<sp/>IC2F<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="76"><highlight class="normal"><sp/><sp/>0U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>3:<sp/>-<sp/>NA<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="77"><highlight class="normal"><sp/><sp/>0U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>4:<sp/>CC3S,<sp/>IC3PSC,<sp/>IC3F<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="78"><highlight class="normal"><sp/><sp/>0U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>5:<sp/>-<sp/>NA<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="79"><highlight class="normal"><sp/><sp/>8U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>6:<sp/>CC4S,<sp/>IC4PSC,<sp/>IC4F<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="80"><highlight class="normal"><sp/><sp/>0U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>7:<sp/>-<sp/>NA<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="81"><highlight class="normal"><sp/><sp/>0U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>8:<sp/>-<sp/>NA<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="82"><highlight class="normal">};</highlight></codeline>
<codeline lineno="83"><highlight class="normal"></highlight></codeline>
<codeline lineno="84"><highlight class="normal"></highlight><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint8_t<sp/>SHIFT_TAB_CCxP[]<sp/>=</highlight></codeline>
<codeline lineno="85"><highlight class="normal">{</highlight></codeline>
<codeline lineno="86"><highlight class="normal"><sp/><sp/>0U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0:<sp/>CC1P<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="87"><highlight class="normal"><sp/><sp/>2U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>1:<sp/>CC1NP<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="88"><highlight class="normal"><sp/><sp/>4U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>2:<sp/>CC2P<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="89"><highlight class="normal"><sp/><sp/>6U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>3:<sp/>CC2NP<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="90"><highlight class="normal"><sp/><sp/>8U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>4:<sp/>CC3P<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="91"><highlight class="normal"><sp/><sp/>10U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>5:<sp/>CC3NP<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="92"><highlight class="normal"><sp/><sp/>12U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>6:<sp/>CC4P<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="93"><highlight class="normal"><sp/><sp/>16U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>7:<sp/>CC5P<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="94"><highlight class="normal"><sp/><sp/>20U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>8:<sp/>CC6P<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="95"><highlight class="normal">};</highlight></codeline>
<codeline lineno="96"><highlight class="normal"></highlight></codeline>
<codeline lineno="97"><highlight class="normal"></highlight><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint8_t<sp/>SHIFT_TAB_OISx[]<sp/>=</highlight></codeline>
<codeline lineno="98"><highlight class="normal">{</highlight></codeline>
<codeline lineno="99"><highlight class="normal"><sp/><sp/>0U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0:<sp/>OIS1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="100"><highlight class="normal"><sp/><sp/>1U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>1:<sp/>OIS1N<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="101"><highlight class="normal"><sp/><sp/>2U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>2:<sp/>OIS2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="102"><highlight class="normal"><sp/><sp/>3U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>3:<sp/>OIS2N<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="103"><highlight class="normal"><sp/><sp/>4U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>4:<sp/>OIS3<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="104"><highlight class="normal"><sp/><sp/>5U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>5:<sp/>OIS3N<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="105"><highlight class="normal"><sp/><sp/>6U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>6:<sp/>OIS4<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="106"><highlight class="normal"><sp/><sp/>8U,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>7:<sp/>OIS5<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="107"><highlight class="normal"><sp/><sp/>10U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>8:<sp/>OIS6<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="108"><highlight class="normal">};</highlight></codeline>
<codeline lineno="113"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Private<sp/>constants<sp/>---------------------------------------------------------*/</highlight></codeline>
<codeline lineno="118"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Defines<sp/>used<sp/>for<sp/>the<sp/>bit<sp/>position<sp/>in<sp/>the<sp/>register<sp/>and<sp/>perform<sp/>offsets<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="119"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(COMP3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="120"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TIM_POSITION_BRK_SOURCE<sp/>\</highlight></codeline>
<codeline lineno="121"><highlight class="preprocessor"><sp/><sp/>((Source<sp/>==<sp/>LL_TIM_BKIN_SOURCE_BKIN)<sp/><sp/><sp/><sp/>?<sp/>0U<sp/>:\</highlight></codeline>
<codeline lineno="122"><highlight class="preprocessor"><sp/><sp/><sp/>(Source<sp/>==<sp/>LL_TIM_BKIN_SOURCE_BKCOMP1)<sp/>?<sp/>1U<sp/>:\</highlight></codeline>
<codeline lineno="123"><highlight class="preprocessor"><sp/><sp/><sp/>(Source<sp/>==<sp/>LL_TIM_BKIN_SOURCE_BKCOMP2)<sp/>?<sp/>2U<sp/>:3U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="124"><highlight class="normal"></highlight><highlight class="preprocessor">#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="125"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TIM_POSITION_BRK_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((Source<sp/>&gt;&gt;<sp/>1U)<sp/>&amp;<sp/>0x1FUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="126"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="127"><highlight class="normal"></highlight></codeline>
<codeline lineno="128"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Generic<sp/>bit<sp/>definitions<sp/>for<sp/>TIMx_AF1<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="129"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TIMx_AF1_BKINP<sp/><sp/><sp/><sp/><sp/>TIM1_AF1_BKINP<sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="130"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TIMx_AF1_ETRSEL<sp/><sp/><sp/><sp/>TIM1_AF1_ETRSEL<sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="133"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Mask<sp/>used<sp/>to<sp/>set<sp/>the<sp/>TDG[x:0]<sp/>of<sp/>the<sp/>DTG<sp/>bits<sp/>of<sp/>the<sp/>TIMx_BDTR<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="134"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DT_DELAY_1<sp/>((uint8_t)0x7F)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="135"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DT_DELAY_2<sp/>((uint8_t)0x3F)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="136"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DT_DELAY_3<sp/>((uint8_t)0x1F)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="137"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DT_DELAY_4<sp/>((uint8_t)0x1F)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="138"><highlight class="normal"></highlight></codeline>
<codeline lineno="139"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Mask<sp/>used<sp/>to<sp/>set<sp/>the<sp/>DTG[7:5]<sp/>bits<sp/>of<sp/>the<sp/>DTG<sp/>bits<sp/>of<sp/>the<sp/>TIMx_BDTR<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="140"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DT_RANGE_1<sp/>((uint8_t)0x00)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="141"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DT_RANGE_2<sp/>((uint8_t)0x80)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="142"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DT_RANGE_3<sp/>((uint8_t)0xC0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="143"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DT_RANGE_4<sp/>((uint8_t)0xE0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="144"><highlight class="normal"></highlight></codeline>
<codeline lineno="152"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OCREF_CLEAR_SELECT_Pos<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="153"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OCREF_CLEAR_SELECT_Msk<sp/>(0x1U<sp/>&lt;&lt;<sp/>OCREF_CLEAR_SELECT_Pos)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="158"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Private<sp/>macros<sp/>------------------------------------------------------------*/</highlight></codeline>
<codeline lineno="175"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TIM_GET_CHANNEL_INDEX(<sp/>__CHANNEL__)<sp/>\</highlight></codeline>
<codeline lineno="176"><highlight class="preprocessor"><sp/><sp/>(((__CHANNEL__)<sp/>==<sp/>LL_TIM_CHANNEL_CH1)<sp/>?<sp/>0U<sp/>:\</highlight></codeline>
<codeline lineno="177"><highlight class="preprocessor"><sp/><sp/><sp/>((__CHANNEL__)<sp/>==<sp/>LL_TIM_CHANNEL_CH1N)<sp/>?<sp/>1U<sp/>:\</highlight></codeline>
<codeline lineno="178"><highlight class="preprocessor"><sp/><sp/><sp/>((__CHANNEL__)<sp/>==<sp/>LL_TIM_CHANNEL_CH2)<sp/>?<sp/>2U<sp/>:\</highlight></codeline>
<codeline lineno="179"><highlight class="preprocessor"><sp/><sp/><sp/>((__CHANNEL__)<sp/>==<sp/>LL_TIM_CHANNEL_CH2N)<sp/>?<sp/>3U<sp/>:\</highlight></codeline>
<codeline lineno="180"><highlight class="preprocessor"><sp/><sp/><sp/>((__CHANNEL__)<sp/>==<sp/>LL_TIM_CHANNEL_CH3)<sp/>?<sp/>4U<sp/>:\</highlight></codeline>
<codeline lineno="181"><highlight class="preprocessor"><sp/><sp/><sp/>((__CHANNEL__)<sp/>==<sp/>LL_TIM_CHANNEL_CH3N)<sp/>?<sp/>5U<sp/>:\</highlight></codeline>
<codeline lineno="182"><highlight class="preprocessor"><sp/><sp/><sp/>((__CHANNEL__)<sp/>==<sp/>LL_TIM_CHANNEL_CH4)<sp/>?<sp/>6U<sp/>:\</highlight></codeline>
<codeline lineno="183"><highlight class="preprocessor"><sp/><sp/><sp/>((__CHANNEL__)<sp/>==<sp/>LL_TIM_CHANNEL_CH5)<sp/>?<sp/>7U<sp/>:<sp/>8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="184"><highlight class="normal"></highlight></codeline>
<codeline lineno="193"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TIM_CALC_DTS(__TIMCLK__,<sp/>__CKD__)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="194"><highlight class="preprocessor"><sp/><sp/>(((__CKD__)<sp/>==<sp/>LL_TIM_CLOCKDIVISION_DIV1)<sp/>?<sp/>((uint64_t)1000000000000U/(__TIMCLK__))<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>:<sp/>\</highlight></codeline>
<codeline lineno="195"><highlight class="preprocessor"><sp/><sp/><sp/>((__CKD__)<sp/>==<sp/>LL_TIM_CLOCKDIVISION_DIV2)<sp/>?<sp/>((uint64_t)1000000000000U/((__TIMCLK__)<sp/>&gt;&gt;<sp/>1U))<sp/>:<sp/>\</highlight></codeline>
<codeline lineno="196"><highlight class="preprocessor"><sp/><sp/><sp/>((uint64_t)1000000000000U/((__TIMCLK__)<sp/>&gt;&gt;<sp/>2U)))</highlight></codeline>
<codeline lineno="202"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Exported<sp/>types<sp/>------------------------------------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="203"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(USE_FULL_LL_DRIVER)</highlight></codeline>
<codeline lineno="211"><highlight class="normal"></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="212"><highlight class="normal">{</highlight></codeline>
<codeline lineno="213"><highlight class="normal"><sp/><sp/>uint16_t<sp/>Prescaler;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="219"><highlight class="normal"><sp/><sp/>uint32_t<sp/>CounterMode;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="225"><highlight class="normal"><sp/><sp/>uint32_t<sp/>Autoreload;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="234"><highlight class="normal"><sp/><sp/>uint32_t<sp/>ClockDivision;<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="240"><highlight class="normal"><sp/><sp/>uint32_t<sp/>RepetitionCounter;<sp/><sp/></highlight></codeline>
<codeline lineno="253"><highlight class="normal">}<sp/>LL_TIM_InitTypeDef;</highlight></codeline>
<codeline lineno="254"><highlight class="normal"></highlight></codeline>
<codeline lineno="258"><highlight class="normal"></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="259"><highlight class="normal">{</highlight></codeline>
<codeline lineno="260"><highlight class="normal"><sp/><sp/>uint32_t<sp/>OCMode;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="266"><highlight class="normal"><sp/><sp/>uint32_t<sp/>OCState;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="272"><highlight class="normal"><sp/><sp/>uint32_t<sp/>OCNState;<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="278"><highlight class="normal"><sp/><sp/>uint32_t<sp/>CompareValue;<sp/><sp/></highlight></codeline>
<codeline lineno="284"><highlight class="normal"><sp/><sp/>uint32_t<sp/>OCPolarity;<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="290"><highlight class="normal"><sp/><sp/>uint32_t<sp/>OCNPolarity;<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="297"><highlight class="normal"><sp/><sp/>uint32_t<sp/>OCIdleState;<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="303"><highlight class="normal"><sp/><sp/>uint32_t<sp/>OCNIdleState;<sp/><sp/></highlight></codeline>
<codeline lineno="308"><highlight class="normal">}<sp/>LL_TIM_OC_InitTypeDef;</highlight></codeline>
<codeline lineno="309"><highlight class="normal"></highlight></codeline>
<codeline lineno="314"><highlight class="normal"></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="315"><highlight class="normal">{</highlight></codeline>
<codeline lineno="316"><highlight class="normal"></highlight></codeline>
<codeline lineno="317"><highlight class="normal"><sp/><sp/>uint32_t<sp/>ICPolarity;<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="323"><highlight class="normal"><sp/><sp/>uint32_t<sp/>ICActiveInput;<sp/></highlight></codeline>
<codeline lineno="329"><highlight class="normal"><sp/><sp/>uint32_t<sp/>ICPrescaler;<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="335"><highlight class="normal"><sp/><sp/>uint32_t<sp/>ICFilter;<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="340"><highlight class="normal">}<sp/>LL_TIM_IC_InitTypeDef;</highlight></codeline>
<codeline lineno="341"><highlight class="normal"></highlight></codeline>
<codeline lineno="342"><highlight class="normal"></highlight></codeline>
<codeline lineno="346"><highlight class="normal"></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="347"><highlight class="normal">{</highlight></codeline>
<codeline lineno="348"><highlight class="normal"><sp/><sp/>uint32_t<sp/>EncoderMode;<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="354"><highlight class="normal"><sp/><sp/>uint32_t<sp/>IC1Polarity;<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="360"><highlight class="normal"><sp/><sp/>uint32_t<sp/>IC1ActiveInput;<sp/><sp/></highlight></codeline>
<codeline lineno="366"><highlight class="normal"><sp/><sp/>uint32_t<sp/>IC1Prescaler;<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="372"><highlight class="normal"><sp/><sp/>uint32_t<sp/>IC1Filter;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="378"><highlight class="normal"><sp/><sp/>uint32_t<sp/>IC2Polarity;<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="384"><highlight class="normal"><sp/><sp/>uint32_t<sp/>IC2ActiveInput;<sp/><sp/></highlight></codeline>
<codeline lineno="390"><highlight class="normal"><sp/><sp/>uint32_t<sp/>IC2Prescaler;<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="396"><highlight class="normal"><sp/><sp/>uint32_t<sp/>IC2Filter;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="402"><highlight class="normal">}<sp/>LL_TIM_ENCODER_InitTypeDef;</highlight></codeline>
<codeline lineno="403"><highlight class="normal"></highlight></codeline>
<codeline lineno="407"><highlight class="normal"></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="408"><highlight class="normal">{</highlight></codeline>
<codeline lineno="409"><highlight class="normal"></highlight></codeline>
<codeline lineno="410"><highlight class="normal"><sp/><sp/>uint32_t<sp/>IC1Polarity;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="416"><highlight class="normal"><sp/><sp/>uint32_t<sp/>IC1Prescaler;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="424"><highlight class="normal"><sp/><sp/>uint32_t<sp/>IC1Filter;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="431"><highlight class="normal"><sp/><sp/>uint32_t<sp/>CommutationDelay;<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="438"><highlight class="normal">}<sp/>LL_TIM_HALLSENSOR_InitTypeDef;</highlight></codeline>
<codeline lineno="439"><highlight class="normal"></highlight></codeline>
<codeline lineno="443"><highlight class="normal"></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="444"><highlight class="normal">{</highlight></codeline>
<codeline lineno="445"><highlight class="normal"><sp/><sp/>uint32_t<sp/>OSSRState;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="454"><highlight class="normal"><sp/><sp/>uint32_t<sp/>OSSIState;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="463"><highlight class="normal"><sp/><sp/>uint32_t<sp/>LockLevel;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="469"><highlight class="normal"><sp/><sp/>uint8_t<sp/>DeadTime;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="479"><highlight class="normal"><sp/><sp/>uint16_t<sp/>BreakState;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="488"><highlight class="normal"><sp/><sp/>uint32_t<sp/>BreakPolarity;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="497"><highlight class="normal"><sp/><sp/>uint32_t<sp/>BreakFilter;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="506"><highlight class="normal"><sp/><sp/>uint32_t<sp/>BreakAFMode;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="517"><highlight class="normal"><sp/><sp/>uint32_t<sp/>Break2State;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="526"><highlight class="normal"><sp/><sp/>uint32_t<sp/>Break2Polarity;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="535"><highlight class="normal"><sp/><sp/>uint32_t<sp/>Break2Filter;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="544"><highlight class="normal"><sp/><sp/>uint32_t<sp/>Break2AFMode;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="555"><highlight class="normal"><sp/><sp/>uint32_t<sp/>AutomaticOutput;<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="563"><highlight class="normal">}<sp/>LL_TIM_BDTR_InitTypeDef;</highlight></codeline>
<codeline lineno="564"><highlight class="normal"></highlight></codeline>
<codeline lineno="568"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>USE_FULL_LL_DRIVER<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="569"><highlight class="normal"></highlight></codeline>
<codeline lineno="570"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Exported<sp/>constants<sp/>--------------------------------------------------------*/</highlight></codeline>
<codeline lineno="579"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_SR_UIF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SR_UIF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="580"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_SR_CC1IF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SR_CC1IF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="581"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_SR_CC2IF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SR_CC2IF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="582"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_SR_CC3IF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SR_CC3IF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="583"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_SR_CC4IF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SR_CC4IF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="584"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_SR_CC5IF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SR_CC5IF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="585"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_SR_CC6IF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SR_CC6IF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="586"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_SR_COMIF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SR_COMIF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="587"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_SR_TIF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SR_TIF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="588"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_SR_BIF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SR_BIF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="589"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_SR_B2IF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SR_B2IF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="590"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_SR_CC1OF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SR_CC1OF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="591"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_SR_CC2OF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SR_CC2OF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="592"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_SR_CC3OF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SR_CC3OF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="593"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_SR_CC4OF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SR_CC4OF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="594"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_SR_SBIF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SR_SBIF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="599"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(USE_FULL_LL_DRIVER)</highlight></codeline>
<codeline lineno="603"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_DISABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="604"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_ENABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_BDTR_BKE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="612"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_DISABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="613"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_ENABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_BDTR_BK2E<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="621"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_AUTOMATICOUTPUT_DISABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="622"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_AUTOMATICOUTPUT_ENABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_BDTR_AOE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="626"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>USE_FULL_LL_DRIVER<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="627"><highlight class="normal"></highlight></codeline>
<codeline lineno="632"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DIER_UIE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_DIER_UIE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="633"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DIER_CC1IE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_DIER_CC1IE<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="634"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DIER_CC2IE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_DIER_CC2IE<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="635"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DIER_CC3IE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_DIER_CC3IE<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="636"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DIER_CC4IE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_DIER_CC4IE<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="637"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DIER_COMIE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_DIER_COMIE<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="638"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DIER_TIE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_DIER_TIE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="639"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DIER_BIE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_DIER_BIE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="647"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_UPDATESOURCE_REGULAR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="648"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_UPDATESOURCE_COUNTER<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CR1_URS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="656"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ONEPULSEMODE_SINGLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CR1_OPM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="657"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ONEPULSEMODE_REPETITIVE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="665"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_COUNTERMODE_UP<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="666"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_COUNTERMODE_DOWN<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CR1_DIR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="667"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_COUNTERMODE_CENTER_DOWN<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CR1_CMS_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="668"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_COUNTERMODE_CENTER_UP<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CR1_CMS_1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="669"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_COUNTERMODE_CENTER_UP_DOWN<sp/><sp/><sp/><sp/><sp/><sp/>TIM_CR1_CMS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="677"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_CLOCKDIVISION_DIV1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="678"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_CLOCKDIVISION_DIV2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CR1_CKD_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="679"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_CLOCKDIVISION_DIV4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CR1_CKD_1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="687"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_COUNTERDIRECTION_UP<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="688"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_COUNTERDIRECTION_DOWN<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CR1_DIR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="696"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_CCUPDATESOURCE_COMG_ONLY<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="697"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI<sp/><sp/><sp/><sp/>TIM_CR2_CCUS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="705"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_CCDMAREQUEST_CC<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="706"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_CCDMAREQUEST_UPDATE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CR2_CCDS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="714"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_LOCKLEVEL_OFF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="715"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_LOCKLEVEL_1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_BDTR_LOCK_0<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="716"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_LOCKLEVEL_2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_BDTR_LOCK_1<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="717"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_LOCKLEVEL_3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_BDTR_LOCK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="725"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_CHANNEL_CH1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CCER_CC1E<sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="726"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_CHANNEL_CH1N<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CCER_CC1NE<sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="727"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_CHANNEL_CH2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CCER_CC2E<sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="728"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_CHANNEL_CH2N<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CCER_CC2NE<sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="729"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_CHANNEL_CH3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CCER_CC3E<sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="730"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_CHANNEL_CH3N<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CCER_CC3NE<sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="731"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_CHANNEL_CH4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CCER_CC4E<sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="732"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_CHANNEL_CH5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CCER_CC5E<sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="733"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_CHANNEL_CH6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CCER_CC6E<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="738"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(USE_FULL_LL_DRIVER)</highlight></codeline>
<codeline lineno="742"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCSTATE_DISABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="743"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCSTATE_ENABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CCER_CC1E<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="747"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>USE_FULL_LL_DRIVER<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="748"><highlight class="normal"></highlight></codeline>
<codeline lineno="752"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCMODE_FROZEN<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="753"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCMODE_ACTIVE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CCMR1_OC1M_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="754"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCMODE_INACTIVE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CCMR1_OC1M_1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="755"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCMODE_TOGGLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CCMR1_OC1M_1<sp/>|<sp/>TIM_CCMR1_OC1M_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="756"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCMODE_FORCED_INACTIVE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CCMR1_OC1M_2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="757"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCMODE_FORCED_ACTIVE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CCMR1_OC1M_2<sp/>|<sp/>TIM_CCMR1_OC1M_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="758"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCMODE_PWM1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CCMR1_OC1M_2<sp/>|<sp/>TIM_CCMR1_OC1M_1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="759"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCMODE_PWM2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CCMR1_OC1M_2<sp/>|<sp/>TIM_CCMR1_OC1M_1<sp/>|<sp/>TIM_CCMR1_OC1M_0)<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="760"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCMODE_RETRIG_OPM1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CCMR1_OC1M_3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="761"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCMODE_RETRIG_OPM2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CCMR1_OC1M_3<sp/>|<sp/>TIM_CCMR1_OC1M_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="762"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCMODE_COMBINED_PWM1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CCMR1_OC1M_3<sp/>|<sp/>TIM_CCMR1_OC1M_2)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="763"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCMODE_COMBINED_PWM2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CCMR1_OC1M_3<sp/>|<sp/>TIM_CCMR1_OC1M_0<sp/>|<sp/>TIM_CCMR1_OC1M_2)<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="764"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCMODE_ASSYMETRIC_PWM1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CCMR1_OC1M_3<sp/>|<sp/>TIM_CCMR1_OC1M_1<sp/>|<sp/>TIM_CCMR1_OC1M_2)<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="765"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCMODE_ASSYMETRIC_PWM2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CCMR1_OC1M_3<sp/>|<sp/>TIM_CCMR1_OC1M)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="773"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCPOLARITY_HIGH<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="774"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCPOLARITY_LOW<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CCER_CC1P<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="782"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCIDLESTATE_LOW<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="783"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCIDLESTATE_HIGH<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CR2_OIS1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="791"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_GROUPCH5_NONE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="792"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_GROUPCH5_OC1REFC<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CCR5_GC5C1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="793"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_GROUPCH5_OC2REFC<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CCR5_GC5C2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="794"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_GROUPCH5_OC3REFC<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CCR5_GC5C3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="802"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ACTIVEINPUT_DIRECTTI<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CCMR1_CC1S_0<sp/>&lt;&lt;<sp/>16U)<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="803"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ACTIVEINPUT_INDIRECTTI<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CCMR1_CC1S_1<sp/>&lt;&lt;<sp/>16U)<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="804"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ACTIVEINPUT_TRC<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CCMR1_CC1S<sp/>&lt;&lt;<sp/>16U)<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="812"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ICPSC_DIV1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="813"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ICPSC_DIV2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CCMR1_IC1PSC_0<sp/>&lt;&lt;<sp/>16U)<sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="814"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ICPSC_DIV4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CCMR1_IC1PSC_1<sp/>&lt;&lt;<sp/>16U)<sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="815"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ICPSC_DIV8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CCMR1_IC1PSC<sp/>&lt;&lt;<sp/>16U)<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="823"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_IC_FILTER_FDIV1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="824"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_IC_FILTER_FDIV1_N2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CCMR1_IC1F_0<sp/>&lt;&lt;<sp/>16U)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="825"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_IC_FILTER_FDIV1_N4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CCMR1_IC1F_1<sp/>&lt;&lt;<sp/>16U)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="826"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_IC_FILTER_FDIV1_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((TIM_CCMR1_IC1F_1<sp/>|<sp/>TIM_CCMR1_IC1F_0)<sp/>&lt;&lt;<sp/>16U)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="827"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_IC_FILTER_FDIV2_N6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CCMR1_IC1F_2<sp/>&lt;&lt;<sp/>16U)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="828"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_IC_FILTER_FDIV2_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((TIM_CCMR1_IC1F_2<sp/>|<sp/>TIM_CCMR1_IC1F_0)<sp/>&lt;&lt;<sp/>16U)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="829"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_IC_FILTER_FDIV4_N6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((TIM_CCMR1_IC1F_2<sp/>|<sp/>TIM_CCMR1_IC1F_1)<sp/>&lt;&lt;<sp/>16U)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="830"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_IC_FILTER_FDIV4_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((TIM_CCMR1_IC1F_2<sp/>|<sp/>TIM_CCMR1_IC1F_1<sp/>|<sp/>TIM_CCMR1_IC1F_0)<sp/>&lt;&lt;<sp/>16U)<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="831"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_IC_FILTER_FDIV8_N6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CCMR1_IC1F_3<sp/>&lt;&lt;<sp/>16U)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="832"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_IC_FILTER_FDIV8_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((TIM_CCMR1_IC1F_3<sp/>|<sp/>TIM_CCMR1_IC1F_0)<sp/>&lt;&lt;<sp/>16U)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="833"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_IC_FILTER_FDIV16_N5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((TIM_CCMR1_IC1F_3<sp/>|<sp/>TIM_CCMR1_IC1F_1)<sp/>&lt;&lt;<sp/>16U)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="834"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_IC_FILTER_FDIV16_N6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((TIM_CCMR1_IC1F_3<sp/>|<sp/>TIM_CCMR1_IC1F_1<sp/>|<sp/>TIM_CCMR1_IC1F_0)<sp/>&lt;&lt;<sp/>16U)<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="835"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_IC_FILTER_FDIV16_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((TIM_CCMR1_IC1F_3<sp/>|<sp/>TIM_CCMR1_IC1F_2)<sp/>&lt;&lt;<sp/>16U)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="836"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_IC_FILTER_FDIV32_N5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((TIM_CCMR1_IC1F_3<sp/>|<sp/>TIM_CCMR1_IC1F_2<sp/>|<sp/>TIM_CCMR1_IC1F_0)<sp/>&lt;&lt;<sp/>16U)<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="837"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_IC_FILTER_FDIV32_N6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((TIM_CCMR1_IC1F_3<sp/>|<sp/>TIM_CCMR1_IC1F_2<sp/>|<sp/>TIM_CCMR1_IC1F_1)<sp/>&lt;&lt;<sp/>16U)<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="838"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_IC_FILTER_FDIV32_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CCMR1_IC1F<sp/>&lt;&lt;<sp/>16U)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="846"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_IC_POLARITY_RISING<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="847"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_IC_POLARITY_FALLING<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CCER_CC1P<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="848"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_IC_POLARITY_BOTHEDGE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CCER_CC1P<sp/>|<sp/>TIM_CCER_CC1NP)<sp/></highlight></codeline>
<codeline lineno="856"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_CLOCKSOURCE_INTERNAL<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="857"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_CLOCKSOURCE_EXT_MODE1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_SMCR_SMS_2<sp/>|<sp/>TIM_SMCR_SMS_1<sp/>|<sp/>TIM_SMCR_SMS_0)<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="858"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_CLOCKSOURCE_EXT_MODE2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SMCR_ECE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="866"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ENCODERMODE_X2_TI1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SMCR_SMS_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="867"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ENCODERMODE_X2_TI2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SMCR_SMS_1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="868"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ENCODERMODE_X4_TI12<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_SMCR_SMS_1<sp/>|<sp/>TIM_SMCR_SMS_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="876"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO_RESET<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="877"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO_ENABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CR2_MMS_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="878"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO_UPDATE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CR2_MMS_1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="879"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO_CC1IF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CR2_MMS_1<sp/>|<sp/>TIM_CR2_MMS_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="880"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO_OC1REF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CR2_MMS_2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="881"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO_OC2REF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CR2_MMS_2<sp/>|<sp/>TIM_CR2_MMS_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="882"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO_OC3REF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CR2_MMS_2<sp/>|<sp/>TIM_CR2_MMS_1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="883"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO_OC4REF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CR2_MMS_2<sp/>|<sp/>TIM_CR2_MMS_1<sp/>|<sp/>TIM_CR2_MMS_0)<sp/></highlight></codeline>
<codeline lineno="891"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO2_RESET<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="892"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO2_ENABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CR2_MMS2_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="893"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO2_UPDATE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CR2_MMS2_1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="894"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO2_CC1F<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CR2_MMS2_1<sp/>|<sp/>TIM_CR2_MMS2_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="895"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO2_OC1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CR2_MMS2_2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="896"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO2_OC2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CR2_MMS2_2<sp/>|<sp/>TIM_CR2_MMS2_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="897"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO2_OC3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CR2_MMS2_2<sp/>|<sp/>TIM_CR2_MMS2_1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="898"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO2_OC4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CR2_MMS2_2<sp/>|<sp/>TIM_CR2_MMS2_1<sp/>|<sp/>TIM_CR2_MMS2_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="899"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO2_OC5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_CR2_MMS2_3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="900"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO2_OC6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CR2_MMS2_3<sp/>|<sp/>TIM_CR2_MMS2_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="901"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO2_OC4_RISINGFALLING<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CR2_MMS2_3<sp/>|<sp/>TIM_CR2_MMS2_1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="902"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO2_OC6_RISINGFALLING<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_CR2_MMS2_3<sp/>|<sp/>TIM_CR2_MMS2_1<sp/>|<sp/>TIM_CR2_MMS2_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="903"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO2_OC4_RISING_OC6_RISING<sp/><sp/><sp/><sp/><sp/>(TIM_CR2_MMS2_3<sp/>|<sp/>TIM_CR2_MMS2_2)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="904"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO2_OC4_RISING_OC6_FALLING<sp/><sp/><sp/><sp/>(TIM_CR2_MMS2_3<sp/>|<sp/>TIM_CR2_MMS2_2<sp/>|<sp/>TIM_CR2_MMS2_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="905"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO2_OC5_RISING_OC6_RISING<sp/><sp/><sp/><sp/><sp/>(TIM_CR2_MMS2_3<sp/>|<sp/>TIM_CR2_MMS2_2<sp/>|TIM_CR2_MMS2_1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="906"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TRGO2_OC5_RISING_OC6_FALLING<sp/><sp/><sp/><sp/>(TIM_CR2_MMS2_3<sp/>|<sp/>TIM_CR2_MMS2_2<sp/>|<sp/>TIM_CR2_MMS2_1<sp/>|<sp/>TIM_CR2_MMS2_0)<sp/></highlight></codeline>
<codeline lineno="914"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_SLAVEMODE_DISABLED<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="915"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_SLAVEMODE_RESET<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SMCR_SMS_2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="916"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_SLAVEMODE_GATED<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_SMCR_SMS_2<sp/>|<sp/>TIM_SMCR_SMS_0)<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="917"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_SLAVEMODE_TRIGGER<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_SMCR_SMS_2<sp/>|<sp/>TIM_SMCR_SMS_1)<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="918"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER<sp/>TIM_SMCR_SMS_3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="926"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TS_ITR0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="927"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TS_ITR1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SMCR_TS_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="928"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TS_ITR2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SMCR_TS_1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="929"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TS_ITR3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_SMCR_TS_0<sp/>|<sp/>TIM_SMCR_TS_1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="930"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(USB_BASE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="931"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TS_ITR7<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_SMCR_TS_3<sp/>|<sp/>TIM_SMCR_TS_1<sp/>|<sp/>TIM_SMCR_TS_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="932"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>USB_BASE<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="933"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TS_TI1F_ED<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SMCR_TS_2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="934"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TS_TI1FP1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_SMCR_TS_2<sp/>|<sp/>TIM_SMCR_TS_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="935"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TS_TI2FP2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_SMCR_TS_2<sp/>|<sp/>TIM_SMCR_TS_1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="936"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TS_ETRF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_SMCR_TS_2<sp/>|<sp/>TIM_SMCR_TS_1<sp/>|<sp/>TIM_SMCR_TS_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="944"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_POLARITY_NONINVERTED<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="945"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_POLARITY_INVERTED<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SMCR_ETP<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="953"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_PRESCALER_DIV1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="954"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_PRESCALER_DIV2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SMCR_ETPS_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="955"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_PRESCALER_DIV4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SMCR_ETPS_1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="956"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_PRESCALER_DIV8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SMCR_ETPS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="964"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_FILTER_FDIV1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="965"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_FILTER_FDIV1_N2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SMCR_ETF_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="966"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_FILTER_FDIV1_N4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SMCR_ETF_1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="967"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_FILTER_FDIV1_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_SMCR_ETF_1<sp/>|<sp/>TIM_SMCR_ETF_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="968"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_FILTER_FDIV2_N6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SMCR_ETF_2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="969"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_FILTER_FDIV2_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_SMCR_ETF_2<sp/>|<sp/>TIM_SMCR_ETF_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="970"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_FILTER_FDIV4_N6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_SMCR_ETF_2<sp/>|<sp/>TIM_SMCR_ETF_1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="971"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_FILTER_FDIV4_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_SMCR_ETF_2<sp/>|<sp/>TIM_SMCR_ETF_1<sp/>|<sp/>TIM_SMCR_ETF_0)<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="972"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_FILTER_FDIV8_N6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SMCR_ETF_3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="973"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_FILTER_FDIV8_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_SMCR_ETF_3<sp/>|<sp/>TIM_SMCR_ETF_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="974"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_FILTER_FDIV16_N5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_SMCR_ETF_3<sp/>|<sp/>TIM_SMCR_ETF_1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="975"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_FILTER_FDIV16_N6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_SMCR_ETF_3<sp/>|<sp/>TIM_SMCR_ETF_1<sp/>|<sp/>TIM_SMCR_ETF_0)<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="976"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_FILTER_FDIV16_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_SMCR_ETF_3<sp/>|<sp/>TIM_SMCR_ETF_2)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="977"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_FILTER_FDIV32_N5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_SMCR_ETF_3<sp/>|<sp/>TIM_SMCR_ETF_2<sp/>|<sp/>TIM_SMCR_ETF_0)<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="978"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_FILTER_FDIV32_N6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_SMCR_ETF_3<sp/>|<sp/>TIM_SMCR_ETF_2<sp/>|<sp/>TIM_SMCR_ETF_1)<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="979"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETR_FILTER_FDIV32_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_SMCR_ETF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="987"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETRSOURCE_GPIO<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="988"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(COMP1)<sp/>&amp;&amp;<sp/>defined(COMP2)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="989"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETRSOURCE_COMP1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM1_AF1_ETRSEL_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="990"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETRSOURCE_COMP2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM1_AF1_ETRSEL_1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="991"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>COMP1<sp/>&amp;&amp;<sp/>COMP2<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="992"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(COMP3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="993"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETRSOURCE_COMP3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM1_AF1_ETRSEL_2<sp/>|<sp/>TIM1_AF1_ETRSEL_1)<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="994"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>COMP3<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="995"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETRSOURCE_ADC1_AWD1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM1_AF1_ETRSEL_1<sp/>|<sp/>TIM1_AF1_ETRSEL_0)<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="996"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETRSOURCE_ADC1_AWD2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM1_AF1_ETRSEL_2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="997"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETRSOURCE_ADC1_AWD3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM1_AF1_ETRSEL_2<sp/>|<sp/>TIM1_AF1_ETRSEL_0)<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="998"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETRSOURCE_LSE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM1_AF1_ETRSEL_1<sp/>|<sp/>TIM1_AF1_ETRSEL_0)<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="999"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETRSOURCE_MCO<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM1_AF1_ETRSEL_2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1000"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ETRSOURCE_MCO2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM1_AF1_ETRSEL_2<sp/>|<sp/>TIM1_AF1_ETRSEL_0)<sp/></highlight></codeline>
<codeline lineno="1008"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_POLARITY_LOW<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1009"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_POLARITY_HIGH<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_BDTR_BKP<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1017"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_FILTER_FDIV1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1018"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_FILTER_FDIV1_N2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00010000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1019"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_FILTER_FDIV1_N4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00020000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1020"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_FILTER_FDIV1_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00030000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1021"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_FILTER_FDIV2_N6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00040000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1022"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_FILTER_FDIV2_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00050000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1023"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_FILTER_FDIV4_N6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00060000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1024"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_FILTER_FDIV4_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00070000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1025"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_FILTER_FDIV8_N6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00080000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1026"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_FILTER_FDIV8_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00090000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1027"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_FILTER_FDIV16_N5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x000A0000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1028"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_FILTER_FDIV16_N6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x000B0000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1029"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_FILTER_FDIV16_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x000C0000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1030"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_FILTER_FDIV32_N5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x000D0000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1031"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_FILTER_FDIV32_N6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x000E0000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1032"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_FILTER_FDIV32_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x000F0000U<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1040"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_POLARITY_LOW<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1041"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_POLARITY_HIGH<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_BDTR_BK2P<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1049"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_FILTER_FDIV1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1050"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_FILTER_FDIV1_N2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00100000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1051"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_FILTER_FDIV1_N4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00200000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1052"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_FILTER_FDIV1_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00300000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1053"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_FILTER_FDIV2_N6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00400000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1054"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_FILTER_FDIV2_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00500000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1055"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_FILTER_FDIV4_N6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00600000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1056"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_FILTER_FDIV4_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00700000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1057"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_FILTER_FDIV8_N6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00800000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1058"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_FILTER_FDIV8_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00900000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1059"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_FILTER_FDIV16_N5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00A00000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1060"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_FILTER_FDIV16_N6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00B00000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1061"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_FILTER_FDIV16_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00C00000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1062"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_FILTER_FDIV32_N5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00D00000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1063"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_FILTER_FDIV32_N6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00E00000U<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1064"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_FILTER_FDIV32_N8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00F00000U<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1072"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OSSI_DISABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1073"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OSSI_ENABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_BDTR_OSSI<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1081"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OSSR_DISABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1082"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OSSR_ENABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_BDTR_OSSR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1090"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_INPUT_BKIN<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1091"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_INPUT_BKIN2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000004U<sp/><sp/></highlight></codeline>
<codeline lineno="1099"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BKIN_SOURCE_BKIN<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM1_AF1_BKINE<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1100"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(COMP1)<sp/>&amp;&amp;<sp/>defined(COMP2)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1101"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BKIN_SOURCE_BKCOMP1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM1_AF1_BKCMP1E<sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1102"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BKIN_SOURCE_BKCOMP2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM1_AF1_BKCMP2E<sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1103"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>COMP1<sp/>&amp;&amp;<sp/>COMP2<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1104"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(COMP3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1105"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BKIN_SOURCE_BKCOMP3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM1_AF1_BKCMP3E<sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1106"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>COMP3<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="1114"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BKIN_POLARITY_LOW<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM1_AF1_BKINP<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1115"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BKIN_POLARITY_HIGH<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1123"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_AFMODE_INPUT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1124"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK_AFMODE_BIDIRECTIONAL<sp/><sp/><sp/><sp/><sp/><sp/>TIM_BDTR_BKBID<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1132"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_AFMODE_INPUT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1133"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BREAK2_AFMODE_BIDIRECTIONAL<sp/><sp/><sp/><sp/><sp/>TIM_BDTR_BK2BID<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1141"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_CR1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1142"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_CR2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_DCR_DBA_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1143"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_SMCR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_DCR_DBA_1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1144"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_DIER<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBA_1<sp/>|<sp/><sp/>TIM_DCR_DBA_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1145"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_SR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_DCR_DBA_2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1146"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_EGR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBA_2<sp/>|<sp/>TIM_DCR_DBA_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1147"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_CCMR1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBA_2<sp/>|<sp/>TIM_DCR_DBA_1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1148"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_CCMR2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBA_2<sp/>|<sp/>TIM_DCR_DBA_1<sp/>|<sp/>TIM_DCR_DBA_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1149"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_CCER<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_DCR_DBA_3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1150"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_CNT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBA_3<sp/>|<sp/>TIM_DCR_DBA_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1151"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_PSC<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBA_3<sp/>|<sp/>TIM_DCR_DBA_1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1152"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_ARR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBA_3<sp/>|<sp/>TIM_DCR_DBA_1<sp/>|<sp/>TIM_DCR_DBA_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1153"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_RCR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBA_3<sp/>|<sp/>TIM_DCR_DBA_2)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1154"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_CCR1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBA_3<sp/>|<sp/>TIM_DCR_DBA_2<sp/>|<sp/>TIM_DCR_DBA_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1155"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_CCR2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBA_3<sp/>|<sp/>TIM_DCR_DBA_2<sp/>|<sp/>TIM_DCR_DBA_1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1156"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_CCR3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBA_3<sp/>|<sp/>TIM_DCR_DBA_2<sp/>|<sp/>TIM_DCR_DBA_1<sp/>|<sp/>TIM_DCR_DBA_0)<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1157"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_CCR4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM_DCR_DBA_4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1158"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_BDTR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBA_4<sp/>|<sp/>TIM_DCR_DBA_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1159"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_OR1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBA_4<sp/>|<sp/>TIM_DCR_DBA_2)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1160"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_CCMR3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBA_4<sp/>|<sp/>TIM_DCR_DBA_2<sp/>|<sp/>TIM_DCR_DBA_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1161"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_CCR5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBA_4<sp/>|<sp/>TIM_DCR_DBA_2<sp/>|<sp/>TIM_DCR_DBA_1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1162"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_CCR6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBA_4<sp/>|<sp/>TIM_DCR_DBA_2<sp/>|<sp/>TIM_DCR_DBA_1<sp/>|<sp/>TIM_DCR_DBA_0)<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1163"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_AF1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBA_4<sp/>|<sp/>TIM_DCR_DBA_3)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1164"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_AF2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBA_4<sp/>|<sp/>TIM_DCR_DBA_3<sp/>|<sp/>TIM_DCR_DBA_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1165"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_BASEADDR_TISEL<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBA_4<sp/>|<sp/>TIM_DCR_DBA_3<sp/>|<sp/>TIM_DCR_DBA_1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1173"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_LENGTH_1TRANSFER<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1174"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_LENGTH_2TRANSFERS<sp/><sp/><sp/><sp/><sp/><sp/>TIM_DCR_DBL_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1175"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_LENGTH_3TRANSFERS<sp/><sp/><sp/><sp/><sp/><sp/>TIM_DCR_DBL_1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1176"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_LENGTH_4TRANSFERS<sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBL_1<sp/>|<sp/><sp/>TIM_DCR_DBL_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1177"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_LENGTH_5TRANSFERS<sp/><sp/><sp/><sp/><sp/><sp/>TIM_DCR_DBL_2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1178"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_LENGTH_6TRANSFERS<sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBL_2<sp/>|<sp/>TIM_DCR_DBL_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1179"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_LENGTH_7TRANSFERS<sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBL_2<sp/>|<sp/>TIM_DCR_DBL_1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1180"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_LENGTH_8TRANSFERS<sp/><sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBL_2<sp/>|<sp/>TIM_DCR_DBL_1<sp/>|<sp/>TIM_DCR_DBL_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1181"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_LENGTH_9TRANSFERS<sp/><sp/><sp/><sp/><sp/><sp/>TIM_DCR_DBL_3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1182"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_LENGTH_10TRANSFERS<sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBL_3<sp/>|<sp/>TIM_DCR_DBL_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1183"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_LENGTH_11TRANSFERS<sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBL_3<sp/>|<sp/>TIM_DCR_DBL_1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1184"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_LENGTH_12TRANSFERS<sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBL_3<sp/>|<sp/>TIM_DCR_DBL_1<sp/>|<sp/>TIM_DCR_DBL_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1185"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_LENGTH_13TRANSFERS<sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBL_3<sp/>|<sp/>TIM_DCR_DBL_2)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1186"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_LENGTH_14TRANSFERS<sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBL_3<sp/>|<sp/>TIM_DCR_DBL_2<sp/>|<sp/>TIM_DCR_DBL_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1187"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_LENGTH_15TRANSFERS<sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBL_3<sp/>|<sp/>TIM_DCR_DBL_2<sp/>|<sp/>TIM_DCR_DBL_1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1188"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_LENGTH_16TRANSFERS<sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBL_3<sp/>|<sp/>TIM_DCR_DBL_2<sp/>|<sp/>TIM_DCR_DBL_1<sp/>|<sp/>TIM_DCR_DBL_0)<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1189"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_LENGTH_17TRANSFERS<sp/><sp/><sp/><sp/><sp/>TIM_DCR_DBL_4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1190"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_DMABURST_LENGTH_18TRANSFERS<sp/><sp/><sp/><sp/><sp/>(TIM_DCR_DBL_4<sp/>|<sp/><sp/>TIM_DCR_DBL_0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1198"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM1_TI1_RMP_GPIO<sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1199"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(COMP1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1200"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM1_TI1_RMP_COMP1<sp/><sp/>TIM_TISEL_TI1SEL_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1201"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>COMP1<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="1209"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM1_TI2_RMP_GPIO<sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1210"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(COMP2)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1211"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM1_TI2_RMP_COMP2<sp/><sp/>TIM_TISEL_TI2SEL_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1212"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>COMP2<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="1220"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM1_TI3_RMP_GPIO<sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1221"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(COMP3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1222"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM1_TI3_RMP_COMP3<sp/><sp/>TIM_TISEL_TI3SEL_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1223"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/><sp/></highlight><highlight class="comment">/*<sp/>COMP3<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="1228"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(TIM2)</highlight></codeline>
<codeline lineno="1232"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM2_TI1_RMP_GPIO<sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1233"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM2_TI1_RMP_COMP1<sp/><sp/>TIM_TISEL_TI1SEL_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1241"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM2_TI2_RMP_GPIO<sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1242"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM2_TI2_RMP_COMP2<sp/><sp/>TIM_TISEL_TI2SEL_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1250"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM2_TI3_RMP_GPIO<sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1251"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(COMP3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1252"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM2_TI3_RMP_COMP3<sp/><sp/>TIM_TISEL_TI3SEL_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1253"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>COMP3<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="1257"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>TIM2<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1258"><highlight class="normal"></highlight></codeline>
<codeline lineno="1262"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM3_TI1_RMP_GPIO<sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1263"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(COMP1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1264"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM3_TI1_RMP_COMP1<sp/><sp/>TIM_TISEL_TI1SEL_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1265"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>COMP1<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="1273"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM3_TI2_RMP_GPIO<sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1274"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(COMP2)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1275"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM3_TI2_RMP_COMP2<sp/><sp/>TIM_TISEL_TI2SEL_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1276"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>COMP2<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="1284"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM3_TI3_RMP_GPIO<sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1285"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(COMP3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1286"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM3_TI3_RMP_COMP3<sp/><sp/>TIM_TISEL_TI3SEL_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1287"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>COMP3<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="1292"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(TIM4)</highlight></codeline>
<codeline lineno="1296"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM4_TI1_RMP_GPIO<sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1297"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(COMP1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1298"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM4_TI1_RMP_COMP1<sp/><sp/>TIM_TISEL_TI1SEL_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1299"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>COMP1<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="1307"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM4_TI2_RMP_GPIO<sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1308"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(COMP2)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1309"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM4_TI2_RMP_COMP2<sp/><sp/>TIM_TISEL_TI2SEL_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1310"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>COMP2<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="1318"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM4_TI3_RMP_GPIO<sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1319"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(COMP3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1320"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM4_TI3_RMP_COMP3<sp/><sp/>TIM_TISEL_TI3SEL_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1321"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>COMP3<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="1325"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>TIM4<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1326"><highlight class="normal"></highlight></codeline>
<codeline lineno="1330"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM14_TI1_RMP_GPIO<sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1331"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM14_TI1_RMP_RTC_CLK<sp/><sp/>TIM_TISEL_TI1SEL_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1332"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM14_TI1_RMP_HSE_32<sp/><sp/><sp/>TIM_TISEL_TI1SEL_1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1333"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM14_TI1_RMP_MCO<sp/><sp/><sp/><sp/><sp/>(TIM_TISEL_TI1SEL_0<sp/><sp/>|<sp/>TIM_TISEL_TI1SEL_1)<sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1334"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM14_TI1_RMP_MCO2<sp/><sp/><sp/><sp/>TIM_TISEL_TI1SEL_2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1342"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(TIM15)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1343"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM15_TI1_RMP_GPIO<sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1344"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(TIM2)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1345"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM15_TI1_RMP_TIM2_IC1<sp/>TIM_TISEL_TI1SEL_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1346"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>TIM2<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1347"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(TIM3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1348"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM15_TI1_RMP_TIM3_IC1<sp/>TIM_TISEL_TI1SEL_1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1349"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>TIM3<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1350"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>TIM15<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="1358"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(TIM15)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1359"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM15_TI2_RMP_GPIO<sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1360"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(TIM2)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1361"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM15_TI2_RMP_TIM2_IC2<sp/>TIM_TISEL_TI2SEL_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1362"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>TIM2<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1363"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(TIM3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1364"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM15_TI2_RMP_TIM3_IC2<sp/>TIM_TISEL_TI1SEL_1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1365"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>TIM3<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1366"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>TIM15<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="1374"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM16_TI1_RMP_GPIO<sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1375"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM16_TI1_RMP_LSI<sp/><sp/><sp/><sp/><sp/>TIM_TISEL_TI1SEL_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1376"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM16_TI1_RMP_LSE<sp/><sp/><sp/><sp/><sp/>TIM_TISEL_TI1SEL_1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1377"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM16_TI1_RMP_RTC_WK<sp/><sp/>(TIM_TISEL_TI1SEL_0<sp/>|<sp/>TIM_TISEL_TI1SEL_1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1378"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM16_TI1_RMP_MCO2<sp/><sp/><sp/><sp/>TIM_TISEL_TI1SEL_2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1386"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM17_TI1_RMP_GPIO<sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1387"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM17_TI1_RMP_HSI48<sp/><sp/><sp/>TIM_TISEL_TI1SEL_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1388"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM17_TI1_RMP_HSE_32<sp/><sp/>TIM_TISEL_TI1SEL_1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1389"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM17_TI1_RMP_MCO<sp/><sp/><sp/><sp/>(TIM_TISEL_TI1SEL_0<sp/>|<sp/>TIM_TISEL_TI1SEL_1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1390"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_TIM17_TI1_RMP_MCO2<sp/><sp/><sp/><sp/>TIM_TISEL_TI1SEL_2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1398"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCREF_CLR_INT_ETR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>OCREF_CLEAR_SELECT_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1399"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(COMP1)<sp/>&amp;&amp;<sp/>defined(COMP2)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1400"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCREF_CLR_INT_COMP1<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000000U<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1401"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(COMP3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1402"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCREF_CLR_INT_COMP2<sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM1_OR1_OCREF_CLR_0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1403"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCREF_CLR_INT_COMP3<sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM1_OR1_OCREF_CLR_1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1404"><highlight class="normal"></highlight><highlight class="preprocessor">#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1405"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_OCREF_CLR_INT_COMP2<sp/><sp/><sp/><sp/><sp/><sp/><sp/>TIM1_OR1_OCREF_CLR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1406"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>COMP3<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1407"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>COMP1<sp/>&amp;<sp/>COMP2<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="1415"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_BKIN_SOURCE_DFBK<sp/><sp/>LL_TIM_BKIN_SOURCE_DF1BK</highlight></codeline>
<codeline lineno="1423"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Exported<sp/>macro<sp/>------------------------------------------------------------*/</highlight></codeline>
<codeline lineno="1438"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_WriteReg(__INSTANCE__,<sp/>__REG__,<sp/>__VALUE__)<sp/>WRITE_REG((__INSTANCE__)-&gt;__REG__,<sp/>(__VALUE__))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1439"><highlight class="normal"></highlight></codeline>
<codeline lineno="1446"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LL_TIM_ReadReg(__INSTANCE__,<sp/>__REG__)<sp/>READ_REG((__INSTANCE__)-&gt;__REG__)</highlight></codeline>
<codeline lineno="1463"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__LL_TIM_GETFLAG_UIFCPY(__CNT__)<sp/><sp/>\</highlight></codeline>
<codeline lineno="1464"><highlight class="preprocessor"><sp/><sp/>(READ_BIT((__CNT__),<sp/>TIM_CNT_UIFCPY)<sp/>&gt;&gt;<sp/>TIM_CNT_UIFCPY_Pos)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1465"><highlight class="normal"></highlight></codeline>
<codeline lineno="1477"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__LL_TIM_CALC_DEADTIME(__TIMCLK__,<sp/>__CKD__,<sp/>__DT__)<sp/><sp/>\</highlight></codeline>
<codeline lineno="1478"><highlight class="preprocessor"><sp/><sp/>(<sp/>(((uint64_t)((__DT__)*1000U))<sp/>&lt;<sp/>((DT_DELAY_1+1U)<sp/>*<sp/>TIM_CALC_DTS((__TIMCLK__),<sp/>(__CKD__))))<sp/><sp/><sp/><sp/>?<sp/><sp/>\</highlight></codeline>
<codeline lineno="1479"><highlight class="preprocessor"><sp/><sp/><sp/><sp/>(uint8_t)(((uint64_t)((__DT__)*1000U)<sp/>/<sp/>TIM_CALC_DTS((__TIMCLK__),<sp/>(__CKD__)))<sp/><sp/>&amp;<sp/>DT_DELAY_1)<sp/>:<sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="1480"><highlight class="preprocessor"><sp/><sp/><sp/><sp/>(((uint64_t)((__DT__)*1000U))<sp/>&lt;<sp/>((64U<sp/>+<sp/>(DT_DELAY_2+1U))<sp/>*<sp/>2U<sp/>*<sp/>TIM_CALC_DTS((__TIMCLK__),<sp/>(__CKD__))))<sp/><sp/>?<sp/><sp/>\</highlight></codeline>
<codeline lineno="1481"><highlight class="preprocessor"><sp/><sp/><sp/><sp/>(uint8_t)(DT_RANGE_2<sp/>|<sp/>((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/<sp/>TIM_CALC_DTS((__TIMCLK__),<sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="1482"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(__CKD__)))<sp/>&gt;&gt;<sp/>1U)<sp/>-<sp/>(uint8_t)<sp/>64)<sp/>&amp;<sp/>DT_DELAY_2))<sp/>:\</highlight></codeline>
<codeline lineno="1483"><highlight class="preprocessor"><sp/><sp/><sp/><sp/>(((uint64_t)((__DT__)*1000U))<sp/>&lt;<sp/>((32U<sp/>+<sp/>(DT_DELAY_3+1U))<sp/>*<sp/>8U<sp/>*<sp/>TIM_CALC_DTS((__TIMCLK__),<sp/>(__CKD__))))<sp/><sp/>?<sp/><sp/>\</highlight></codeline>
<codeline lineno="1484"><highlight class="preprocessor"><sp/><sp/><sp/><sp/>(uint8_t)(DT_RANGE_3<sp/>|<sp/>((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/<sp/>TIM_CALC_DTS((__TIMCLK__),<sp/><sp/>\</highlight></codeline>
<codeline lineno="1485"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(__CKD__)))<sp/>&gt;&gt;<sp/>3U)<sp/>-<sp/>(uint8_t)<sp/>32)<sp/>&amp;<sp/>DT_DELAY_3))<sp/>:\</highlight></codeline>
<codeline lineno="1486"><highlight class="preprocessor"><sp/><sp/><sp/><sp/>(((uint64_t)((__DT__)*1000U))<sp/>&lt;<sp/>((32U<sp/>+<sp/>(DT_DELAY_4+1U))<sp/>*<sp/>16U<sp/>*<sp/>TIM_CALC_DTS((__TIMCLK__),<sp/>(__CKD__))))<sp/>?<sp/><sp/>\</highlight></codeline>
<codeline lineno="1487"><highlight class="preprocessor"><sp/><sp/><sp/><sp/>(uint8_t)(DT_RANGE_4<sp/>|<sp/>((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/<sp/>TIM_CALC_DTS((__TIMCLK__),<sp/><sp/>\</highlight></codeline>
<codeline lineno="1488"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(__CKD__)))<sp/>&gt;&gt;<sp/>4U)<sp/>-<sp/>(uint8_t)<sp/>32)<sp/>&amp;<sp/>DT_DELAY_4))<sp/>:\</highlight></codeline>
<codeline lineno="1489"><highlight class="preprocessor"><sp/><sp/><sp/><sp/>0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1490"><highlight class="normal"></highlight></codeline>
<codeline lineno="1498"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__LL_TIM_CALC_PSC(__TIMCLK__,<sp/>__CNTCLK__)<sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="1499"><highlight class="preprocessor"><sp/><sp/>(((__TIMCLK__)<sp/>&gt;=<sp/>(__CNTCLK__))<sp/>?<sp/>(uint32_t)((((__TIMCLK__)<sp/>+<sp/>(__CNTCLK__)/2U)/(__CNTCLK__))<sp/>-<sp/>1U)<sp/>:<sp/>0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1500"><highlight class="normal"></highlight></codeline>
<codeline lineno="1509"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__LL_TIM_CALC_ARR(__TIMCLK__,<sp/>__PSC__,<sp/>__FREQ__)<sp/>\</highlight></codeline>
<codeline lineno="1510"><highlight class="preprocessor"><sp/><sp/>((((__TIMCLK__)/((__PSC__)<sp/>+<sp/>1U))<sp/>&gt;=<sp/>(__FREQ__))<sp/>?<sp/>(((__TIMCLK__)/((__FREQ__)<sp/>*<sp/>((__PSC__)<sp/>+<sp/>1U)))<sp/>-<sp/>1U)<sp/>:<sp/>0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1511"><highlight class="normal"></highlight></codeline>
<codeline lineno="1521"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__LL_TIM_CALC_DELAY(__TIMCLK__,<sp/>__PSC__,<sp/>__DELAY__)<sp/><sp/>\</highlight></codeline>
<codeline lineno="1522"><highlight class="preprocessor"><sp/><sp/>((uint32_t)(((uint64_t)(__TIMCLK__)<sp/>*<sp/>(uint64_t)(__DELAY__))<sp/>\</highlight></codeline>
<codeline lineno="1523"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>/<sp/>((uint64_t)1000000U<sp/>*<sp/>(uint64_t)((__PSC__)<sp/>+<sp/>1U))))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1524"><highlight class="normal"></highlight></codeline>
<codeline lineno="1535"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__LL_TIM_CALC_PULSE(__TIMCLK__,<sp/>__PSC__,<sp/>__DELAY__,<sp/>__PULSE__)<sp/><sp/>\</highlight></codeline>
<codeline lineno="1536"><highlight class="preprocessor"><sp/><sp/>((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__),<sp/>(__PSC__),<sp/>(__PULSE__))<sp/>\</highlight></codeline>
<codeline lineno="1537"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>+<sp/>__LL_TIM_CALC_DELAY((__TIMCLK__),<sp/>(__PSC__),<sp/>(__DELAY__))))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1538"><highlight class="normal"></highlight></codeline>
<codeline lineno="1549"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__LL_TIM_GET_ICPSC_RATIO(__ICPSC__)<sp/><sp/>\</highlight></codeline>
<codeline lineno="1550"><highlight class="preprocessor"><sp/><sp/>((uint32_t)(0x01U<sp/>&lt;&lt;<sp/>(((__ICPSC__)<sp/>&gt;&gt;<sp/>16U)<sp/>&gt;&gt;<sp/>TIM_CCMR1_IC1PSC_Pos)))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1551"><highlight class="normal"></highlight></codeline>
<codeline lineno="1552"><highlight class="normal"></highlight></codeline>
<codeline lineno="1562"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Exported<sp/>functions<sp/>--------------------------------------------------------*/</highlight></codeline>
<codeline lineno="1576"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableCounter(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="1577"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1578"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" kindref="member">CR1</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga93d86355e5e3b399ed45e1ca83abed2a" kindref="member">TIM_CR1_CEN</ref>);</highlight></codeline>
<codeline lineno="1579"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1580"><highlight class="normal"></highlight></codeline>
<codeline lineno="1587"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableCounter(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="1588"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1589"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" kindref="member">CR1</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga93d86355e5e3b399ed45e1ca83abed2a" kindref="member">TIM_CR1_CEN</ref>);</highlight></codeline>
<codeline lineno="1590"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1591"><highlight class="normal"></highlight></codeline>
<codeline lineno="1598"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledCounter(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="1599"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1600"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" kindref="member">CR1</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga93d86355e5e3b399ed45e1ca83abed2a" kindref="member">TIM_CR1_CEN</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga93d86355e5e3b399ed45e1ca83abed2a" kindref="member">TIM_CR1_CEN</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="1601"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1602"><highlight class="normal"></highlight></codeline>
<codeline lineno="1609"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableUpdateEvent(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="1610"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1611"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" kindref="member">CR1</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gaa4f2a9f0cf7b60e3c623af451f141f3c" kindref="member">TIM_CR1_UDIS</ref>);</highlight></codeline>
<codeline lineno="1612"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1613"><highlight class="normal"></highlight></codeline>
<codeline lineno="1620"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableUpdateEvent(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="1621"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1622"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" kindref="member">CR1</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gaa4f2a9f0cf7b60e3c623af451f141f3c" kindref="member">TIM_CR1_UDIS</ref>);</highlight></codeline>
<codeline lineno="1623"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1624"><highlight class="normal"></highlight></codeline>
<codeline lineno="1631"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledUpdateEvent(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="1632"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1633"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" kindref="member">CR1</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gaa4f2a9f0cf7b60e3c623af451f141f3c" kindref="member">TIM_CR1_UDIS</ref>)<sp/>==<sp/>(uint32_t)<ref refid="group___exported__types_1gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05" kindref="member">RESET</ref>)<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="1634"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1635"><highlight class="normal"></highlight></codeline>
<codeline lineno="1652"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_SetUpdateSource(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>UpdateSource)</highlight></codeline>
<codeline lineno="1653"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1654"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" kindref="member">CR1</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga06c997c2c23e8bef7ca07579762c113b" kindref="member">TIM_CR1_URS</ref>,<sp/>UpdateSource);</highlight></codeline>
<codeline lineno="1655"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1656"><highlight class="normal"></highlight></codeline>
<codeline lineno="1665"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_GetUpdateSource(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="1666"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1667"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(uint32_t)(<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" kindref="member">CR1</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga06c997c2c23e8bef7ca07579762c113b" kindref="member">TIM_CR1_URS</ref>));</highlight></codeline>
<codeline lineno="1668"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1669"><highlight class="normal"></highlight></codeline>
<codeline lineno="1679"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_SetOnePulseMode(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>OnePulseMode)</highlight></codeline>
<codeline lineno="1680"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1681"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" kindref="member">CR1</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga6d3d1488296350af6d36fbbf71905d29" kindref="member">TIM_CR1_OPM</ref>,<sp/>OnePulseMode);</highlight></codeline>
<codeline lineno="1682"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1683"><highlight class="normal"></highlight></codeline>
<codeline lineno="1692"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_GetOnePulseMode(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="1693"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1694"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(uint32_t)(<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" kindref="member">CR1</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga6d3d1488296350af6d36fbbf71905d29" kindref="member">TIM_CR1_OPM</ref>));</highlight></codeline>
<codeline lineno="1695"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1696"><highlight class="normal"></highlight></codeline>
<codeline lineno="1716"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_SetCounterMode(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>CounterMode)</highlight></codeline>
<codeline lineno="1717"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1718"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" kindref="member">CR1</ref>,<sp/>(<ref refid="group___peripheral___registers___bits___definition_1gacea10770904af189f3aaeb97b45722aa" kindref="member">TIM_CR1_DIR</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga352b3c389bde13dd6049de0afdd874f1" kindref="member">TIM_CR1_CMS</ref>),<sp/>CounterMode);</highlight></codeline>
<codeline lineno="1719"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1720"><highlight class="normal"></highlight></codeline>
<codeline lineno="1736"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_GetCounterMode(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="1737"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1738"><highlight class="normal"><sp/><sp/>uint32_t<sp/>counter_mode;</highlight></codeline>
<codeline lineno="1739"><highlight class="normal"></highlight></codeline>
<codeline lineno="1740"><highlight class="normal"><sp/><sp/>counter_mode<sp/>=<sp/>(uint32_t)(<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" kindref="member">CR1</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga352b3c389bde13dd6049de0afdd874f1" kindref="member">TIM_CR1_CMS</ref>));</highlight></codeline>
<codeline lineno="1741"><highlight class="normal"></highlight></codeline>
<codeline lineno="1742"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(counter_mode<sp/>==<sp/>0U)</highlight></codeline>
<codeline lineno="1743"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1744"><highlight class="normal"><sp/><sp/><sp/><sp/>counter_mode<sp/>=<sp/>(uint32_t)(<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" kindref="member">CR1</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gacea10770904af189f3aaeb97b45722aa" kindref="member">TIM_CR1_DIR</ref>));</highlight></codeline>
<codeline lineno="1745"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1746"><highlight class="normal"></highlight></codeline>
<codeline lineno="1747"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>counter_mode;</highlight></codeline>
<codeline lineno="1748"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1749"><highlight class="normal"></highlight></codeline>
<codeline lineno="1756"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableARRPreload(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="1757"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1758"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" kindref="member">CR1</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga4a3ad409f6b147cdcbafbfe29102f3fd" kindref="member">TIM_CR1_ARPE</ref>);</highlight></codeline>
<codeline lineno="1759"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1760"><highlight class="normal"></highlight></codeline>
<codeline lineno="1767"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableARRPreload(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="1768"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1769"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" kindref="member">CR1</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga4a3ad409f6b147cdcbafbfe29102f3fd" kindref="member">TIM_CR1_ARPE</ref>);</highlight></codeline>
<codeline lineno="1770"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1771"><highlight class="normal"></highlight></codeline>
<codeline lineno="1778"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledARRPreload(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="1779"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1780"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" kindref="member">CR1</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga4a3ad409f6b147cdcbafbfe29102f3fd" kindref="member">TIM_CR1_ARPE</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga4a3ad409f6b147cdcbafbfe29102f3fd" kindref="member">TIM_CR1_ARPE</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="1781"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1782"><highlight class="normal"></highlight></codeline>
<codeline lineno="1797"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_SetClockDivision(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>ClockDivision)</highlight></codeline>
<codeline lineno="1798"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1799"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" kindref="member">CR1</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gacacc4ff7e5b75fd2e4e6b672ccd33a72" kindref="member">TIM_CR1_CKD</ref>,<sp/>ClockDivision);</highlight></codeline>
<codeline lineno="1800"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1801"><highlight class="normal"></highlight></codeline>
<codeline lineno="1815"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_GetClockDivision(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="1816"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1817"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(uint32_t)(<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" kindref="member">CR1</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gacacc4ff7e5b75fd2e4e6b672ccd33a72" kindref="member">TIM_CR1_CKD</ref>));</highlight></codeline>
<codeline lineno="1818"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1819"><highlight class="normal"></highlight></codeline>
<codeline lineno="1829"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_SetCounter(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Counter)</highlight></codeline>
<codeline lineno="1830"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1831"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a6095a27d764d06750fc0d642e08f8b2a" kindref="member">CNT</ref>,<sp/>Counter);</highlight></codeline>
<codeline lineno="1832"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1833"><highlight class="normal"></highlight></codeline>
<codeline lineno="1842"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_GetCounter(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="1843"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1844"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(uint32_t)(<ref refid="group___exported__macros_1gae7f188a4d26c9e713a48414783421071" kindref="member">READ_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a6095a27d764d06750fc0d642e08f8b2a" kindref="member">CNT</ref>));</highlight></codeline>
<codeline lineno="1845"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1846"><highlight class="normal"></highlight></codeline>
<codeline lineno="1855"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_GetDirection(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="1856"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1857"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(uint32_t)(<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" kindref="member">CR1</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gacea10770904af189f3aaeb97b45722aa" kindref="member">TIM_CR1_DIR</ref>));</highlight></codeline>
<codeline lineno="1858"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1859"><highlight class="normal"></highlight></codeline>
<codeline lineno="1871"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_SetPrescaler(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Prescaler)</highlight></codeline>
<codeline lineno="1872"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1873"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9d4c753f09cbffdbe5c55008f0e8b180" kindref="member">PSC</ref>,<sp/>Prescaler);</highlight></codeline>
<codeline lineno="1874"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1875"><highlight class="normal"></highlight></codeline>
<codeline lineno="1882"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_GetPrescaler(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="1883"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1884"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(uint32_t)(<ref refid="group___exported__macros_1gae7f188a4d26c9e713a48414783421071" kindref="member">READ_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9d4c753f09cbffdbe5c55008f0e8b180" kindref="member">PSC</ref>));</highlight></codeline>
<codeline lineno="1885"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1886"><highlight class="normal"></highlight></codeline>
<codeline lineno="1898"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_SetAutoReload(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>AutoReload)</highlight></codeline>
<codeline lineno="1899"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1900"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af17f19bb4aeea3cc14fa73dfa7772cb8" kindref="member">ARR</ref>,<sp/>AutoReload);</highlight></codeline>
<codeline lineno="1901"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1902"><highlight class="normal"></highlight></codeline>
<codeline lineno="1911"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_GetAutoReload(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="1912"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1913"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(uint32_t)(<ref refid="group___exported__macros_1gae7f188a4d26c9e713a48414783421071" kindref="member">READ_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af17f19bb4aeea3cc14fa73dfa7772cb8" kindref="member">ARR</ref>));</highlight></codeline>
<codeline lineno="1914"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1915"><highlight class="normal"></highlight></codeline>
<codeline lineno="1926"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_SetRepetitionCounter(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>RepetitionCounter)</highlight></codeline>
<codeline lineno="1927"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1928"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1aa1b1b7107fcf35abe39d20f5dfc230ee" kindref="member">RCR</ref>,<sp/>RepetitionCounter);</highlight></codeline>
<codeline lineno="1929"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1930"><highlight class="normal"></highlight></codeline>
<codeline lineno="1939"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_GetRepetitionCounter(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="1940"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1941"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(uint32_t)(<ref refid="group___exported__macros_1gae7f188a4d26c9e713a48414783421071" kindref="member">READ_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1aa1b1b7107fcf35abe39d20f5dfc230ee" kindref="member">RCR</ref>));</highlight></codeline>
<codeline lineno="1942"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1943"><highlight class="normal"></highlight></codeline>
<codeline lineno="1952"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableUIFRemap(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="1953"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1954"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" kindref="member">CR1</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gaf0c8b29f2a8d1426cf31270643d811c7" kindref="member">TIM_CR1_UIFREMAP</ref>);</highlight></codeline>
<codeline lineno="1955"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1956"><highlight class="normal"></highlight></codeline>
<codeline lineno="1963"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableUIFRemap(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="1964"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1965"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0" kindref="member">CR1</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gaf0c8b29f2a8d1426cf31270643d811c7" kindref="member">TIM_CR1_UIFREMAP</ref>);</highlight></codeline>
<codeline lineno="1966"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1967"><highlight class="normal"></highlight></codeline>
<codeline lineno="1973"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsActiveUIFCPY(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint32_t<sp/>Counter)</highlight></codeline>
<codeline lineno="1974"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1975"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(((Counter<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1ga9060f1ca4c5df1ab6e70af699ac71a16" kindref="member">TIM_CNT_UIFCPY</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga9060f1ca4c5df1ab6e70af699ac71a16" kindref="member">TIM_CNT_UIFCPY</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="1976"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1977"><highlight class="normal"></highlight></codeline>
<codeline lineno="1996"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_CC_EnablePreload(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="1997"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1998"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1afdfa307571967afb1d97943e982b6586" kindref="member">CR2</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gaae22c9c1197107d6fa629f419a29541e" kindref="member">TIM_CR2_CCPC</ref>);</highlight></codeline>
<codeline lineno="1999"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2000"><highlight class="normal"></highlight></codeline>
<codeline lineno="2009"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_CC_DisablePreload(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="2010"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2011"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1afdfa307571967afb1d97943e982b6586" kindref="member">CR2</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gaae22c9c1197107d6fa629f419a29541e" kindref="member">TIM_CR2_CCPC</ref>);</highlight></codeline>
<codeline lineno="2012"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2013"><highlight class="normal"></highlight></codeline>
<codeline lineno="2025"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_CC_SetUpdate(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>CCUpdateSource)</highlight></codeline>
<codeline lineno="2026"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2027"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1afdfa307571967afb1d97943e982b6586" kindref="member">CR2</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gaf0328c1339b2b1633ef7a8db4c02d0d5" kindref="member">TIM_CR2_CCUS</ref>,<sp/>CCUpdateSource);</highlight></codeline>
<codeline lineno="2028"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2029"><highlight class="normal"></highlight></codeline>
<codeline lineno="2039"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_CC_SetDMAReqTrigger(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>DMAReqTrigger)</highlight></codeline>
<codeline lineno="2040"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2041"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1afdfa307571967afb1d97943e982b6586" kindref="member">CR2</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gade656832d3ec303a2a7a422638dd560e" kindref="member">TIM_CR2_CCDS</ref>,<sp/>DMAReqTrigger);</highlight></codeline>
<codeline lineno="2042"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2043"><highlight class="normal"></highlight></codeline>
<codeline lineno="2052"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_CC_GetDMAReqTrigger(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="2053"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2054"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(uint32_t)(<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1afdfa307571967afb1d97943e982b6586" kindref="member">CR2</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gade656832d3ec303a2a7a422638dd560e" kindref="member">TIM_CR2_CCDS</ref>));</highlight></codeline>
<codeline lineno="2055"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2056"><highlight class="normal"></highlight></codeline>
<codeline lineno="2071"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_CC_SetLockLevel(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>LockLevel)</highlight></codeline>
<codeline lineno="2072"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2073"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a" kindref="member">BDTR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga7e4215d17f0548dfcf0b15fe4d0f4651" kindref="member">TIM_BDTR_LOCK</ref>,<sp/>LockLevel);</highlight></codeline>
<codeline lineno="2074"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2075"><highlight class="normal"></highlight></codeline>
<codeline lineno="2100"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_CC_EnableChannel(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channels)</highlight></codeline>
<codeline lineno="2101"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2102"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a098110becfef10e1fd1b6a4f874da496" kindref="member">CCER</ref>,<sp/>Channels);</highlight></codeline>
<codeline lineno="2103"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2104"><highlight class="normal"></highlight></codeline>
<codeline lineno="2129"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_CC_DisableChannel(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channels)</highlight></codeline>
<codeline lineno="2130"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2131"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a098110becfef10e1fd1b6a4f874da496" kindref="member">CCER</ref>,<sp/>Channels);</highlight></codeline>
<codeline lineno="2132"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2133"><highlight class="normal"></highlight></codeline>
<codeline lineno="2158"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_CC_IsEnabledChannel(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channels)</highlight></codeline>
<codeline lineno="2159"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2160"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a098110becfef10e1fd1b6a4f874da496" kindref="member">CCER</ref>,<sp/>Channels)<sp/>==<sp/>(Channels))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="2161"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2162"><highlight class="normal"></highlight></codeline>
<codeline lineno="2203"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_OC_ConfigOutput(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel,<sp/>uint32_t<sp/>Configuration)</highlight></codeline>
<codeline lineno="2204"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2205"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="2206"><highlight class="normal"><sp/><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed" kindref="member">CCMR1</ref>)<sp/>+<sp/>OFFSET_TAB_CCMRx[iChannel]));</highlight></codeline>
<codeline lineno="2207"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(*pReg,<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga95291df1eaf532c5c996d176648938eb" kindref="member">TIM_CCMR1_CC1S</ref><sp/>&lt;&lt;<sp/>SHIFT_TAB_OCxx[iChannel]));</highlight></codeline>
<codeline lineno="2208"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a098110becfef10e1fd1b6a4f874da496" kindref="member">CCER</ref>,<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291" kindref="member">TIM_CCER_CC1P</ref><sp/>&lt;&lt;<sp/>SHIFT_TAB_CCxP[iChannel]),</highlight></codeline>
<codeline lineno="2209"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(Configuration<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291" kindref="member">TIM_CCER_CC1P</ref>)<sp/>&lt;&lt;<sp/>SHIFT_TAB_CCxP[iChannel]);</highlight></codeline>
<codeline lineno="2210"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1afdfa307571967afb1d97943e982b6586" kindref="member">CR2</ref>,<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga31b26bf058f88d771c33aff85ec89358" kindref="member">TIM_CR2_OIS1</ref><sp/>&lt;&lt;<sp/>SHIFT_TAB_OISx[iChannel]),</highlight></codeline>
<codeline lineno="2211"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(Configuration<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1ga31b26bf058f88d771c33aff85ec89358" kindref="member">TIM_CR2_OIS1</ref>)<sp/>&lt;&lt;<sp/>SHIFT_TAB_OISx[iChannel]);</highlight></codeline>
<codeline lineno="2212"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2213"><highlight class="normal"></highlight></codeline>
<codeline lineno="2248"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_OC_SetMode(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel,<sp/>uint32_t<sp/>Mode)</highlight></codeline>
<codeline lineno="2249"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2250"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="2251"><highlight class="normal"><sp/><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed" kindref="member">CCMR1</ref>)<sp/>+<sp/>OFFSET_TAB_CCMRx[iChannel]));</highlight></codeline>
<codeline lineno="2252"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(*pReg,<sp/>((<ref refid="group___peripheral___registers___bits___definition_1ga6ddb3dc889733e71d812baa3873cb13b" kindref="member">TIM_CCMR1_OC1M</ref><sp/><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga95291df1eaf532c5c996d176648938eb" kindref="member">TIM_CCMR1_CC1S</ref>)<sp/>&lt;&lt;<sp/>SHIFT_TAB_OCxx[iChannel]),<sp/>Mode<sp/>&lt;&lt;<sp/>SHIFT_TAB_OCxx[iChannel]);</highlight></codeline>
<codeline lineno="2253"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2254"><highlight class="normal"></highlight></codeline>
<codeline lineno="2287"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_OC_GetMode(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel)</highlight></codeline>
<codeline lineno="2288"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2289"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="2290"><highlight class="normal"><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed" kindref="member">CCMR1</ref>)<sp/>+<sp/>OFFSET_TAB_CCMRx[iChannel]));</highlight></codeline>
<codeline lineno="2291"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(*pReg,<sp/>((<ref refid="group___peripheral___registers___bits___definition_1ga6ddb3dc889733e71d812baa3873cb13b" kindref="member">TIM_CCMR1_OC1M</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga95291df1eaf532c5c996d176648938eb" kindref="member">TIM_CCMR1_CC1S</ref>)<sp/>&lt;&lt;<sp/>SHIFT_TAB_OCxx[iChannel]))<sp/>&gt;&gt;<sp/>SHIFT_TAB_OCxx[iChannel]);</highlight></codeline>
<codeline lineno="2292"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2293"><highlight class="normal"></highlight></codeline>
<codeline lineno="2321"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_OC_SetPolarity(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel,<sp/>uint32_t<sp/>Polarity)</highlight></codeline>
<codeline lineno="2322"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2323"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="2324"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a098110becfef10e1fd1b6a4f874da496" kindref="member">CCER</ref>,<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291" kindref="member">TIM_CCER_CC1P</ref><sp/>&lt;&lt;<sp/>SHIFT_TAB_CCxP[iChannel]),<sp/><sp/>Polarity<sp/>&lt;&lt;<sp/>SHIFT_TAB_CCxP[iChannel]);</highlight></codeline>
<codeline lineno="2325"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2326"><highlight class="normal"></highlight></codeline>
<codeline lineno="2353"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_OC_GetPolarity(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel)</highlight></codeline>
<codeline lineno="2354"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2355"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="2356"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a098110becfef10e1fd1b6a4f874da496" kindref="member">CCER</ref>,<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291" kindref="member">TIM_CCER_CC1P</ref><sp/>&lt;&lt;<sp/>SHIFT_TAB_CCxP[iChannel]))<sp/>&gt;&gt;<sp/>SHIFT_TAB_CCxP[iChannel]);</highlight></codeline>
<codeline lineno="2357"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2358"><highlight class="normal"></highlight></codeline>
<codeline lineno="2390"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_OC_SetIdleState(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel,<sp/>uint32_t<sp/>IdleState)</highlight></codeline>
<codeline lineno="2391"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2392"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="2393"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1afdfa307571967afb1d97943e982b6586" kindref="member">CR2</ref>,<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga31b26bf058f88d771c33aff85ec89358" kindref="member">TIM_CR2_OIS1</ref><sp/>&lt;&lt;<sp/>SHIFT_TAB_OISx[iChannel]),<sp/><sp/>IdleState<sp/>&lt;&lt;<sp/>SHIFT_TAB_OISx[iChannel]);</highlight></codeline>
<codeline lineno="2394"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2395"><highlight class="normal"></highlight></codeline>
<codeline lineno="2422"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_OC_GetIdleState(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel)</highlight></codeline>
<codeline lineno="2423"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2424"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="2425"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1afdfa307571967afb1d97943e982b6586" kindref="member">CR2</ref>,<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga31b26bf058f88d771c33aff85ec89358" kindref="member">TIM_CR2_OIS1</ref><sp/>&lt;&lt;<sp/>SHIFT_TAB_OISx[iChannel]))<sp/>&gt;&gt;<sp/>SHIFT_TAB_OISx[iChannel]);</highlight></codeline>
<codeline lineno="2426"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2427"><highlight class="normal"></highlight></codeline>
<codeline lineno="2447"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_OC_EnableFast(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel)</highlight></codeline>
<codeline lineno="2448"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2449"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="2450"><highlight class="normal"><sp/><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed" kindref="member">CCMR1</ref>)<sp/>+<sp/>OFFSET_TAB_CCMRx[iChannel]));</highlight></codeline>
<codeline lineno="2451"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(*pReg,<sp/>(<ref refid="group___peripheral___registers___bits___definition_1gab9c5878e85ce02c22d8a374deebd1b6e" kindref="member">TIM_CCMR1_OC1FE</ref><sp/>&lt;&lt;<sp/>SHIFT_TAB_OCxx[iChannel]));</highlight></codeline>
<codeline lineno="2452"><highlight class="normal"></highlight></codeline>
<codeline lineno="2453"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2454"><highlight class="normal"></highlight></codeline>
<codeline lineno="2473"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_OC_DisableFast(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel)</highlight></codeline>
<codeline lineno="2474"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2475"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="2476"><highlight class="normal"><sp/><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed" kindref="member">CCMR1</ref>)<sp/>+<sp/>OFFSET_TAB_CCMRx[iChannel]));</highlight></codeline>
<codeline lineno="2477"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(*pReg,<sp/>(<ref refid="group___peripheral___registers___bits___definition_1gab9c5878e85ce02c22d8a374deebd1b6e" kindref="member">TIM_CCMR1_OC1FE</ref><sp/>&lt;&lt;<sp/>SHIFT_TAB_OCxx[iChannel]));</highlight></codeline>
<codeline lineno="2478"><highlight class="normal"></highlight></codeline>
<codeline lineno="2479"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2480"><highlight class="normal"></highlight></codeline>
<codeline lineno="2499"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_OC_IsEnabledFast(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel)</highlight></codeline>
<codeline lineno="2500"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2501"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="2502"><highlight class="normal"><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed" kindref="member">CCMR1</ref>)<sp/>+<sp/>OFFSET_TAB_CCMRx[iChannel]));</highlight></codeline>
<codeline lineno="2503"><highlight class="normal"><sp/><sp/>uint32_t<sp/>bitfield<sp/>=<sp/><ref refid="group___peripheral___registers___bits___definition_1gab9c5878e85ce02c22d8a374deebd1b6e" kindref="member">TIM_CCMR1_OC1FE</ref><sp/>&lt;&lt;<sp/>SHIFT_TAB_OCxx[iChannel];</highlight></codeline>
<codeline lineno="2504"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(*pReg,<sp/>bitfield)<sp/>==<sp/>bitfield)<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="2505"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2506"><highlight class="normal"></highlight></codeline>
<codeline lineno="2525"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_OC_EnablePreload(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel)</highlight></codeline>
<codeline lineno="2526"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2527"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="2528"><highlight class="normal"><sp/><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed" kindref="member">CCMR1</ref>)<sp/>+<sp/>OFFSET_TAB_CCMRx[iChannel]));</highlight></codeline>
<codeline lineno="2529"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(*pReg,<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga1aa54ddf87a4b339881a8d5368ec80eb" kindref="member">TIM_CCMR1_OC1PE</ref><sp/>&lt;&lt;<sp/>SHIFT_TAB_OCxx[iChannel]));</highlight></codeline>
<codeline lineno="2530"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2531"><highlight class="normal"></highlight></codeline>
<codeline lineno="2550"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_OC_DisablePreload(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel)</highlight></codeline>
<codeline lineno="2551"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2552"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="2553"><highlight class="normal"><sp/><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed" kindref="member">CCMR1</ref>)<sp/>+<sp/>OFFSET_TAB_CCMRx[iChannel]));</highlight></codeline>
<codeline lineno="2554"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(*pReg,<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga1aa54ddf87a4b339881a8d5368ec80eb" kindref="member">TIM_CCMR1_OC1PE</ref><sp/>&lt;&lt;<sp/>SHIFT_TAB_OCxx[iChannel]));</highlight></codeline>
<codeline lineno="2555"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2556"><highlight class="normal"></highlight></codeline>
<codeline lineno="2575"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_OC_IsEnabledPreload(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel)</highlight></codeline>
<codeline lineno="2576"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2577"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="2578"><highlight class="normal"><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed" kindref="member">CCMR1</ref>)<sp/>+<sp/>OFFSET_TAB_CCMRx[iChannel]));</highlight></codeline>
<codeline lineno="2579"><highlight class="normal"><sp/><sp/>uint32_t<sp/>bitfield<sp/>=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga1aa54ddf87a4b339881a8d5368ec80eb" kindref="member">TIM_CCMR1_OC1PE</ref><sp/>&lt;&lt;<sp/>SHIFT_TAB_OCxx[iChannel];</highlight></codeline>
<codeline lineno="2580"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(*pReg,<sp/>bitfield)<sp/>==<sp/>bitfield)<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="2581"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2582"><highlight class="normal"></highlight></codeline>
<codeline lineno="2604"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_OC_EnableClear(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel)</highlight></codeline>
<codeline lineno="2605"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2606"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="2607"><highlight class="normal"><sp/><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed" kindref="member">CCMR1</ref>)<sp/>+<sp/>OFFSET_TAB_CCMRx[iChannel]));</highlight></codeline>
<codeline lineno="2608"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(*pReg,<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga8f44c50cf9928d2afab014e2ca29baba" kindref="member">TIM_CCMR1_OC1CE</ref><sp/>&lt;&lt;<sp/>SHIFT_TAB_OCxx[iChannel]));</highlight></codeline>
<codeline lineno="2609"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2610"><highlight class="normal"></highlight></codeline>
<codeline lineno="2631"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_OC_DisableClear(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel)</highlight></codeline>
<codeline lineno="2632"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2633"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="2634"><highlight class="normal"><sp/><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed" kindref="member">CCMR1</ref>)<sp/>+<sp/>OFFSET_TAB_CCMRx[iChannel]));</highlight></codeline>
<codeline lineno="2635"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(*pReg,<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga8f44c50cf9928d2afab014e2ca29baba" kindref="member">TIM_CCMR1_OC1CE</ref><sp/>&lt;&lt;<sp/>SHIFT_TAB_OCxx[iChannel]));</highlight></codeline>
<codeline lineno="2636"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2637"><highlight class="normal"></highlight></codeline>
<codeline lineno="2660"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_OC_IsEnabledClear(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel)</highlight></codeline>
<codeline lineno="2661"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2662"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="2663"><highlight class="normal"><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed" kindref="member">CCMR1</ref>)<sp/>+<sp/>OFFSET_TAB_CCMRx[iChannel]));</highlight></codeline>
<codeline lineno="2664"><highlight class="normal"><sp/><sp/>uint32_t<sp/>bitfield<sp/>=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga8f44c50cf9928d2afab014e2ca29baba" kindref="member">TIM_CCMR1_OC1CE</ref><sp/>&lt;&lt;<sp/>SHIFT_TAB_OCxx[iChannel];</highlight></codeline>
<codeline lineno="2665"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(*pReg,<sp/>bitfield)<sp/>==<sp/>bitfield)<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="2666"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2667"><highlight class="normal"></highlight></codeline>
<codeline lineno="2679"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_OC_SetDeadTime(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>DeadTime)</highlight></codeline>
<codeline lineno="2680"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2681"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a" kindref="member">BDTR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gabcf985e9c78f15e1e44b2bc4d2bafc67" kindref="member">TIM_BDTR_DTG</ref>,<sp/>DeadTime);</highlight></codeline>
<codeline lineno="2682"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2683"><highlight class="normal"></highlight></codeline>
<codeline lineno="2696"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_OC_SetCompareCH1(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>CompareValue)</highlight></codeline>
<codeline lineno="2697"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2698"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adab1e24ef769bbcb3e3769feae192ffb" kindref="member">CCR1</ref>,<sp/>CompareValue);</highlight></codeline>
<codeline lineno="2699"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2700"><highlight class="normal"></highlight></codeline>
<codeline lineno="2713"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_OC_SetCompareCH2(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>CompareValue)</highlight></codeline>
<codeline lineno="2714"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2715"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab90aa584f07eeeac364a67f5e05faa93" kindref="member">CCR2</ref>,<sp/>CompareValue);</highlight></codeline>
<codeline lineno="2716"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2717"><highlight class="normal"></highlight></codeline>
<codeline lineno="2730"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_OC_SetCompareCH3(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>CompareValue)</highlight></codeline>
<codeline lineno="2731"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2732"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a27a478cc47a3dff478555ccb985b06a2" kindref="member">CCR3</ref>,<sp/>CompareValue);</highlight></codeline>
<codeline lineno="2733"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2734"><highlight class="normal"></highlight></codeline>
<codeline lineno="2747"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_OC_SetCompareCH4(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>CompareValue)</highlight></codeline>
<codeline lineno="2748"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2749"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a85fdb75569bd7ea26fa48544786535be" kindref="member">CCR4</ref>,<sp/>CompareValue);</highlight></codeline>
<codeline lineno="2750"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2751"><highlight class="normal"></highlight></codeline>
<codeline lineno="2761"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_OC_SetCompareCH5(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>CompareValue)</highlight></codeline>
<codeline lineno="2762"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2763"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a34474d97b298c0bf671b72203ae43713" kindref="member">CCR5</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga57a4e24f3276f4c908874940657dc7e7" kindref="member">TIM_CCR5_CCR5</ref>,<sp/>CompareValue);</highlight></codeline>
<codeline lineno="2764"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2765"><highlight class="normal"></highlight></codeline>
<codeline lineno="2775"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_OC_SetCompareCH6(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>CompareValue)</highlight></codeline>
<codeline lineno="2776"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2777"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a522126f56497797646c95acb049bfa9c" kindref="member">CCR6</ref>,<sp/>CompareValue);</highlight></codeline>
<codeline lineno="2778"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2779"><highlight class="normal"></highlight></codeline>
<codeline lineno="2791"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_OC_GetCompareCH1(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="2792"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2793"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(uint32_t)(<ref refid="group___exported__macros_1gae7f188a4d26c9e713a48414783421071" kindref="member">READ_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adab1e24ef769bbcb3e3769feae192ffb" kindref="member">CCR1</ref>));</highlight></codeline>
<codeline lineno="2794"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2795"><highlight class="normal"></highlight></codeline>
<codeline lineno="2807"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_OC_GetCompareCH2(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="2808"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2809"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(uint32_t)(<ref refid="group___exported__macros_1gae7f188a4d26c9e713a48414783421071" kindref="member">READ_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab90aa584f07eeeac364a67f5e05faa93" kindref="member">CCR2</ref>));</highlight></codeline>
<codeline lineno="2810"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2811"><highlight class="normal"></highlight></codeline>
<codeline lineno="2823"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_OC_GetCompareCH3(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="2824"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2825"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(uint32_t)(<ref refid="group___exported__macros_1gae7f188a4d26c9e713a48414783421071" kindref="member">READ_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a27a478cc47a3dff478555ccb985b06a2" kindref="member">CCR3</ref>));</highlight></codeline>
<codeline lineno="2826"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2827"><highlight class="normal"></highlight></codeline>
<codeline lineno="2839"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_OC_GetCompareCH4(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="2840"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2841"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(uint32_t)(<ref refid="group___exported__macros_1gae7f188a4d26c9e713a48414783421071" kindref="member">READ_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a85fdb75569bd7ea26fa48544786535be" kindref="member">CCR4</ref>));</highlight></codeline>
<codeline lineno="2842"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2843"><highlight class="normal"></highlight></codeline>
<codeline lineno="2852"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_OC_GetCompareCH5(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="2853"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2854"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(uint32_t)(<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a34474d97b298c0bf671b72203ae43713" kindref="member">CCR5</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga57a4e24f3276f4c908874940657dc7e7" kindref="member">TIM_CCR5_CCR5</ref>));</highlight></codeline>
<codeline lineno="2855"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2856"><highlight class="normal"></highlight></codeline>
<codeline lineno="2865"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_OC_GetCompareCH6(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="2866"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2867"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(uint32_t)(<ref refid="group___exported__macros_1gae7f188a4d26c9e713a48414783421071" kindref="member">READ_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a522126f56497797646c95acb049bfa9c" kindref="member">CCR6</ref>));</highlight></codeline>
<codeline lineno="2868"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2869"><highlight class="normal"></highlight></codeline>
<codeline lineno="2885"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_SetCH5CombinedChannels(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>GroupCH5)</highlight></codeline>
<codeline lineno="2886"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2887"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a34474d97b298c0bf671b72203ae43713" kindref="member">CCR5</ref>,<sp/>(<ref refid="group___peripheral___registers___bits___definition_1gaaaf84ef0edc60a2bb1d724fd28ae522e" kindref="member">TIM_CCR5_GC5C3</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga66b51c31aab6f353303cffb10593a027" kindref="member">TIM_CCR5_GC5C2</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1gadce130a8f74c02de0f6e2f8cb0f16b6e" kindref="member">TIM_CCR5_GC5C1</ref>),<sp/>GroupCH5);</highlight></codeline>
<codeline lineno="2888"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2889"><highlight class="normal"></highlight></codeline>
<codeline lineno="2932"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_IC_Config(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel,<sp/>uint32_t<sp/>Configuration)</highlight></codeline>
<codeline lineno="2933"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2934"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="2935"><highlight class="normal"><sp/><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed" kindref="member">CCMR1</ref>)<sp/>+<sp/>OFFSET_TAB_CCMRx[iChannel]));</highlight></codeline>
<codeline lineno="2936"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(*pReg,<sp/>((<ref refid="group___peripheral___registers___bits___definition_1gab0ee123675d8b8f98b5a6eeeccf37912" kindref="member">TIM_CCMR1_IC1F</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1gab46b7186665f5308cd2ca52acfb63e72" kindref="member">TIM_CCMR1_IC1PSC</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga95291df1eaf532c5c996d176648938eb" kindref="member">TIM_CCMR1_CC1S</ref>)<sp/>&lt;&lt;<sp/>SHIFT_TAB_ICxx[iChannel]),</highlight></codeline>
<codeline lineno="2937"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((Configuration<sp/>&gt;&gt;<sp/>16U)<sp/>&amp;<sp/>(<ref refid="group___peripheral___registers___bits___definition_1gab0ee123675d8b8f98b5a6eeeccf37912" kindref="member">TIM_CCMR1_IC1F</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1gab46b7186665f5308cd2ca52acfb63e72" kindref="member">TIM_CCMR1_IC1PSC</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga95291df1eaf532c5c996d176648938eb" kindref="member">TIM_CCMR1_CC1S</ref>))<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="2938"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>&lt;&lt;<sp/>SHIFT_TAB_ICxx[iChannel]);</highlight></codeline>
<codeline lineno="2939"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a098110becfef10e1fd1b6a4f874da496" kindref="member">CCER</ref>,<sp/>((<ref refid="group___peripheral___registers___bits___definition_1ga403fc501d4d8de6cabee6b07acb81a36" kindref="member">TIM_CCER_CC1NP</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291" kindref="member">TIM_CCER_CC1P</ref>)<sp/>&lt;&lt;<sp/>SHIFT_TAB_CCxP[iChannel]),</highlight></codeline>
<codeline lineno="2940"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(Configuration<sp/>&amp;<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga403fc501d4d8de6cabee6b07acb81a36" kindref="member">TIM_CCER_CC1NP</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291" kindref="member">TIM_CCER_CC1P</ref>))<sp/>&lt;&lt;<sp/>SHIFT_TAB_CCxP[iChannel]);</highlight></codeline>
<codeline lineno="2941"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2942"><highlight class="normal"></highlight></codeline>
<codeline lineno="2961"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_IC_SetActiveInput(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel,<sp/>uint32_t<sp/>ICActiveInput)</highlight></codeline>
<codeline lineno="2962"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2963"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="2964"><highlight class="normal"><sp/><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed" kindref="member">CCMR1</ref>)<sp/>+<sp/>OFFSET_TAB_CCMRx[iChannel]));</highlight></codeline>
<codeline lineno="2965"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(*pReg,<sp/>((<ref refid="group___peripheral___registers___bits___definition_1ga95291df1eaf532c5c996d176648938eb" kindref="member">TIM_CCMR1_CC1S</ref>)<sp/>&lt;&lt;<sp/>SHIFT_TAB_ICxx[iChannel]),<sp/>(ICActiveInput<sp/>&gt;&gt;<sp/>16U)<sp/>&lt;&lt;<sp/>SHIFT_TAB_ICxx[iChannel]);</highlight></codeline>
<codeline lineno="2966"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2967"><highlight class="normal"></highlight></codeline>
<codeline lineno="2985"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IC_GetActiveInput(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel)</highlight></codeline>
<codeline lineno="2986"><highlight class="normal">{</highlight></codeline>
<codeline lineno="2987"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="2988"><highlight class="normal"><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed" kindref="member">CCMR1</ref>)<sp/>+<sp/>OFFSET_TAB_CCMRx[iChannel]));</highlight></codeline>
<codeline lineno="2989"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(*pReg,<sp/>((<ref refid="group___peripheral___registers___bits___definition_1ga95291df1eaf532c5c996d176648938eb" kindref="member">TIM_CCMR1_CC1S</ref>)<sp/>&lt;&lt;<sp/>SHIFT_TAB_ICxx[iChannel]))<sp/>&gt;&gt;<sp/>SHIFT_TAB_ICxx[iChannel])<sp/>&lt;&lt;<sp/>16U);</highlight></codeline>
<codeline lineno="2990"><highlight class="normal">}</highlight></codeline>
<codeline lineno="2991"><highlight class="normal"></highlight></codeline>
<codeline lineno="3011"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_IC_SetPrescaler(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel,<sp/>uint32_t<sp/>ICPrescaler)</highlight></codeline>
<codeline lineno="3012"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3013"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="3014"><highlight class="normal"><sp/><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed" kindref="member">CCMR1</ref>)<sp/>+<sp/>OFFSET_TAB_CCMRx[iChannel]));</highlight></codeline>
<codeline lineno="3015"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(*pReg,<sp/>((<ref refid="group___peripheral___registers___bits___definition_1gab46b7186665f5308cd2ca52acfb63e72" kindref="member">TIM_CCMR1_IC1PSC</ref>)<sp/>&lt;&lt;<sp/>SHIFT_TAB_ICxx[iChannel]),<sp/>(ICPrescaler<sp/>&gt;&gt;<sp/>16U)<sp/>&lt;&lt;<sp/>SHIFT_TAB_ICxx[iChannel]);</highlight></codeline>
<codeline lineno="3016"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3017"><highlight class="normal"></highlight></codeline>
<codeline lineno="3036"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IC_GetPrescaler(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel)</highlight></codeline>
<codeline lineno="3037"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3038"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="3039"><highlight class="normal"><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed" kindref="member">CCMR1</ref>)<sp/>+<sp/>OFFSET_TAB_CCMRx[iChannel]));</highlight></codeline>
<codeline lineno="3040"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(*pReg,<sp/>((<ref refid="group___peripheral___registers___bits___definition_1gab46b7186665f5308cd2ca52acfb63e72" kindref="member">TIM_CCMR1_IC1PSC</ref>)<sp/>&lt;&lt;<sp/>SHIFT_TAB_ICxx[iChannel]))<sp/>&gt;&gt;<sp/>SHIFT_TAB_ICxx[iChannel])<sp/>&lt;&lt;<sp/>16U);</highlight></codeline>
<codeline lineno="3041"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3042"><highlight class="normal"></highlight></codeline>
<codeline lineno="3074"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_IC_SetFilter(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel,<sp/>uint32_t<sp/>ICFilter)</highlight></codeline>
<codeline lineno="3075"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3076"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="3077"><highlight class="normal"><sp/><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed" kindref="member">CCMR1</ref>)<sp/>+<sp/>OFFSET_TAB_CCMRx[iChannel]));</highlight></codeline>
<codeline lineno="3078"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(*pReg,<sp/>((<ref refid="group___peripheral___registers___bits___definition_1gab0ee123675d8b8f98b5a6eeeccf37912" kindref="member">TIM_CCMR1_IC1F</ref>)<sp/>&lt;&lt;<sp/>SHIFT_TAB_ICxx[iChannel]),<sp/>(ICFilter<sp/>&gt;&gt;<sp/>16U)<sp/>&lt;&lt;<sp/>SHIFT_TAB_ICxx[iChannel]);</highlight></codeline>
<codeline lineno="3079"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3080"><highlight class="normal"></highlight></codeline>
<codeline lineno="3111"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IC_GetFilter(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel)</highlight></codeline>
<codeline lineno="3112"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3113"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="3114"><highlight class="normal"><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed" kindref="member">CCMR1</ref>)<sp/>+<sp/>OFFSET_TAB_CCMRx[iChannel]));</highlight></codeline>
<codeline lineno="3115"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(*pReg,<sp/>((<ref refid="group___peripheral___registers___bits___definition_1gab0ee123675d8b8f98b5a6eeeccf37912" kindref="member">TIM_CCMR1_IC1F</ref>)<sp/>&lt;&lt;<sp/>SHIFT_TAB_ICxx[iChannel]))<sp/>&gt;&gt;<sp/>SHIFT_TAB_ICxx[iChannel])<sp/>&lt;&lt;<sp/>16U);</highlight></codeline>
<codeline lineno="3116"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3117"><highlight class="normal"></highlight></codeline>
<codeline lineno="3140"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_IC_SetPolarity(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel,<sp/>uint32_t<sp/>ICPolarity)</highlight></codeline>
<codeline lineno="3141"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3142"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="3143"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a098110becfef10e1fd1b6a4f874da496" kindref="member">CCER</ref>,<sp/>((<ref refid="group___peripheral___registers___bits___definition_1ga403fc501d4d8de6cabee6b07acb81a36" kindref="member">TIM_CCER_CC1NP</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291" kindref="member">TIM_CCER_CC1P</ref>)<sp/>&lt;&lt;<sp/>SHIFT_TAB_CCxP[iChannel]),</highlight></codeline>
<codeline lineno="3144"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>ICPolarity<sp/>&lt;&lt;<sp/>SHIFT_TAB_CCxP[iChannel]);</highlight></codeline>
<codeline lineno="3145"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3146"><highlight class="normal"></highlight></codeline>
<codeline lineno="3168"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IC_GetPolarity(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel)</highlight></codeline>
<codeline lineno="3169"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3170"><highlight class="normal"><sp/><sp/>uint8_t<sp/>iChannel<sp/>=<sp/>TIM_GET_CHANNEL_INDEX(Channel);</highlight></codeline>
<codeline lineno="3171"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a098110becfef10e1fd1b6a4f874da496" kindref="member">CCER</ref>,<sp/>((<ref refid="group___peripheral___registers___bits___definition_1ga403fc501d4d8de6cabee6b07acb81a36" kindref="member">TIM_CCER_CC1NP</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291" kindref="member">TIM_CCER_CC1P</ref>)<sp/>&lt;&lt;<sp/>SHIFT_TAB_CCxP[iChannel]))<sp/>&gt;&gt;</highlight></codeline>
<codeline lineno="3172"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SHIFT_TAB_CCxP[iChannel]);</highlight></codeline>
<codeline lineno="3173"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3174"><highlight class="normal"></highlight></codeline>
<codeline lineno="3183"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_IC_EnableXORCombination(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3184"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3185"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1afdfa307571967afb1d97943e982b6586" kindref="member">CR2</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gad07504497b70af628fa1aee8fe7ef63c" kindref="member">TIM_CR2_TI1S</ref>);</highlight></codeline>
<codeline lineno="3186"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3187"><highlight class="normal"></highlight></codeline>
<codeline lineno="3196"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_IC_DisableXORCombination(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3197"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3198"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1afdfa307571967afb1d97943e982b6586" kindref="member">CR2</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gad07504497b70af628fa1aee8fe7ef63c" kindref="member">TIM_CR2_TI1S</ref>);</highlight></codeline>
<codeline lineno="3199"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3200"><highlight class="normal"></highlight></codeline>
<codeline lineno="3209"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IC_IsEnabledXORCombination(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3210"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3211"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1afdfa307571967afb1d97943e982b6586" kindref="member">CR2</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gad07504497b70af628fa1aee8fe7ef63c" kindref="member">TIM_CR2_TI1S</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1gad07504497b70af628fa1aee8fe7ef63c" kindref="member">TIM_CR2_TI1S</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="3212"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3213"><highlight class="normal"></highlight></codeline>
<codeline lineno="3225"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IC_GetCaptureCH1(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3226"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3227"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(uint32_t)(<ref refid="group___exported__macros_1gae7f188a4d26c9e713a48414783421071" kindref="member">READ_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1adab1e24ef769bbcb3e3769feae192ffb" kindref="member">CCR1</ref>));</highlight></codeline>
<codeline lineno="3228"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3229"><highlight class="normal"></highlight></codeline>
<codeline lineno="3241"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IC_GetCaptureCH2(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3242"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3243"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(uint32_t)(<ref refid="group___exported__macros_1gae7f188a4d26c9e713a48414783421071" kindref="member">READ_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1ab90aa584f07eeeac364a67f5e05faa93" kindref="member">CCR2</ref>));</highlight></codeline>
<codeline lineno="3244"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3245"><highlight class="normal"></highlight></codeline>
<codeline lineno="3257"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IC_GetCaptureCH3(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3258"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3259"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(uint32_t)(<ref refid="group___exported__macros_1gae7f188a4d26c9e713a48414783421071" kindref="member">READ_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a27a478cc47a3dff478555ccb985b06a2" kindref="member">CCR3</ref>));</highlight></codeline>
<codeline lineno="3260"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3261"><highlight class="normal"></highlight></codeline>
<codeline lineno="3273"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IC_GetCaptureCH4(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3274"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3275"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(uint32_t)(<ref refid="group___exported__macros_1gae7f188a4d26c9e713a48414783421071" kindref="member">READ_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a85fdb75569bd7ea26fa48544786535be" kindref="member">CCR4</ref>));</highlight></codeline>
<codeline lineno="3276"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3277"><highlight class="normal"></highlight></codeline>
<codeline lineno="3294"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableExternalClock(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3295"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3296"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2870732a4fc2ecd7bbecfbcbbf5528b7" kindref="member">SMCR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga331a1d5f39d5f47b5409054e693fc651" kindref="member">TIM_SMCR_ECE</ref>);</highlight></codeline>
<codeline lineno="3297"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3298"><highlight class="normal"></highlight></codeline>
<codeline lineno="3307"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableExternalClock(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3308"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3309"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2870732a4fc2ecd7bbecfbcbbf5528b7" kindref="member">SMCR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga331a1d5f39d5f47b5409054e693fc651" kindref="member">TIM_SMCR_ECE</ref>);</highlight></codeline>
<codeline lineno="3310"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3311"><highlight class="normal"></highlight></codeline>
<codeline lineno="3320"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledExternalClock(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3321"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3322"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2870732a4fc2ecd7bbecfbcbbf5528b7" kindref="member">SMCR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga331a1d5f39d5f47b5409054e693fc651" kindref="member">TIM_SMCR_ECE</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga331a1d5f39d5f47b5409054e693fc651" kindref="member">TIM_SMCR_ECE</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="3323"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3324"><highlight class="normal"></highlight></codeline>
<codeline lineno="3344"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_SetClockSource(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>ClockSource)</highlight></codeline>
<codeline lineno="3345"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3346"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2870732a4fc2ecd7bbecfbcbbf5528b7" kindref="member">SMCR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gae92349731a6107e0f3a251b44a67c7ea" kindref="member">TIM_SMCR_SMS</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga331a1d5f39d5f47b5409054e693fc651" kindref="member">TIM_SMCR_ECE</ref>,<sp/>ClockSource);</highlight></codeline>
<codeline lineno="3347"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3348"><highlight class="normal"></highlight></codeline>
<codeline lineno="3361"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_SetEncoderMode(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>EncoderMode)</highlight></codeline>
<codeline lineno="3362"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3363"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2870732a4fc2ecd7bbecfbcbbf5528b7" kindref="member">SMCR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gae92349731a6107e0f3a251b44a67c7ea" kindref="member">TIM_SMCR_SMS</ref>,<sp/>EncoderMode);</highlight></codeline>
<codeline lineno="3364"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3365"><highlight class="normal"></highlight></codeline>
<codeline lineno="3390"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_SetTriggerOutput(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>TimerSynchronization)</highlight></codeline>
<codeline lineno="3391"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3392"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1afdfa307571967afb1d97943e982b6586" kindref="member">CR2</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gaaa6987d980e5c4c71c7d0faa1eb97a45" kindref="member">TIM_CR2_MMS</ref>,<sp/>TimerSynchronization);</highlight></codeline>
<codeline lineno="3393"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3394"><highlight class="normal"></highlight></codeline>
<codeline lineno="3420"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_SetTriggerOutput2(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>ADCSynchronization)</highlight></codeline>
<codeline lineno="3421"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3422"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1afdfa307571967afb1d97943e982b6586" kindref="member">CR2</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gae199132077792fb8efa01b87edd1c033" kindref="member">TIM_CR2_MMS2</ref>,<sp/>ADCSynchronization);</highlight></codeline>
<codeline lineno="3423"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3424"><highlight class="normal"></highlight></codeline>
<codeline lineno="3439"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_SetSlaveMode(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>SlaveMode)</highlight></codeline>
<codeline lineno="3440"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3441"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2870732a4fc2ecd7bbecfbcbbf5528b7" kindref="member">SMCR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gae92349731a6107e0f3a251b44a67c7ea" kindref="member">TIM_SMCR_SMS</ref>,<sp/>SlaveMode);</highlight></codeline>
<codeline lineno="3442"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3443"><highlight class="normal"></highlight></codeline>
<codeline lineno="3464"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_SetTriggerInput(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>TriggerInput)</highlight></codeline>
<codeline lineno="3465"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3466"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2870732a4fc2ecd7bbecfbcbbf5528b7" kindref="member">SMCR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga8680e719bca2b672d850504220ae51fc" kindref="member">TIM_SMCR_TS</ref>,<sp/>TriggerInput);</highlight></codeline>
<codeline lineno="3467"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3468"><highlight class="normal"></highlight></codeline>
<codeline lineno="3477"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableMasterSlaveMode(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3478"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3479"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2870732a4fc2ecd7bbecfbcbbf5528b7" kindref="member">SMCR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga52101db4ca2c7b3003f1b16a49b2032c" kindref="member">TIM_SMCR_MSM</ref>);</highlight></codeline>
<codeline lineno="3480"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3481"><highlight class="normal"></highlight></codeline>
<codeline lineno="3490"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableMasterSlaveMode(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3491"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3492"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2870732a4fc2ecd7bbecfbcbbf5528b7" kindref="member">SMCR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga52101db4ca2c7b3003f1b16a49b2032c" kindref="member">TIM_SMCR_MSM</ref>);</highlight></codeline>
<codeline lineno="3493"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3494"><highlight class="normal"></highlight></codeline>
<codeline lineno="3503"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledMasterSlaveMode(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3504"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3505"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2870732a4fc2ecd7bbecfbcbbf5528b7" kindref="member">SMCR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga52101db4ca2c7b3003f1b16a49b2032c" kindref="member">TIM_SMCR_MSM</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga52101db4ca2c7b3003f1b16a49b2032c" kindref="member">TIM_SMCR_MSM</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="3506"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3507"><highlight class="normal"></highlight></codeline>
<codeline lineno="3543"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ConfigETR(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>ETRPolarity,<sp/>uint32_t<sp/>ETRPrescaler,</highlight></codeline>
<codeline lineno="3544"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>ETRFilter)</highlight></codeline>
<codeline lineno="3545"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3546"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2870732a4fc2ecd7bbecfbcbbf5528b7" kindref="member">SMCR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga2a5f335c3d7a4f82d1e91dc1511e3322" kindref="member">TIM_SMCR_ETP</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga0ebb9e631876435e276211d88e797386" kindref="member">TIM_SMCR_ETPS</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1gae2ed8b32d9eb8eea251bd1dac4f34668" kindref="member">TIM_SMCR_ETF</ref>,<sp/>ETRPolarity<sp/>|<sp/>ETRPrescaler<sp/>|<sp/>ETRFilter);</highlight></codeline>
<codeline lineno="3547"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3548"><highlight class="normal"></highlight></codeline>
<codeline lineno="3595"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_SetETRSource(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>ETRSource)</highlight></codeline>
<codeline lineno="3596"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3597"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(COMP3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3598"><highlight class="normal"><sp/><sp/>uint32_t<sp/>etrsel_shift<sp/>=<sp/>((ETRSource<sp/>==<sp/>LL_TIM_ETRSOURCE_COMP3)<sp/>?<sp/>1u<sp/>:<sp/>0u);</highlight></codeline>
<codeline lineno="3599"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>((TIMx<sp/>==<sp/><ref refid="group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb" kindref="member">TIM1</ref>)<sp/>||<sp/>(TIMx<sp/>==<sp/>TIM2))</highlight></codeline>
<codeline lineno="3600"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="3601"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1aaa8b893e1390434a07a70d17ea058223" kindref="member">AF1</ref>,<sp/>TIMx_AF1_ETRSEL,<sp/>ETRSource);</highlight></codeline>
<codeline lineno="3602"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="3603"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3604"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="3605"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1aaa8b893e1390434a07a70d17ea058223" kindref="member">AF1</ref>,<sp/>TIMx_AF1_ETRSEL,<sp/>ETRSource<sp/>&gt;&gt;<sp/>etrsel_shift);</highlight></codeline>
<codeline lineno="3606"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="3607"><highlight class="normal"></highlight><highlight class="preprocessor">#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3608"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1aaa8b893e1390434a07a70d17ea058223" kindref="member">AF1</ref>,<sp/>TIMx_AF1_ETRSEL,<sp/>ETRSource);</highlight></codeline>
<codeline lineno="3609"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>COMP3<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3610"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3611"><highlight class="normal"></highlight></codeline>
<codeline lineno="3627"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableBRK(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3628"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3629"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a" kindref="member">BDTR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga74250b040dd9fd9c09dcc54cdd6d86d8" kindref="member">TIM_BDTR_BKE</ref>);</highlight></codeline>
<codeline lineno="3630"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3631"><highlight class="normal"></highlight></codeline>
<codeline lineno="3640"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableBRK(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3641"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3642"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a" kindref="member">BDTR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga74250b040dd9fd9c09dcc54cdd6d86d8" kindref="member">TIM_BDTR_BKE</ref>);</highlight></codeline>
<codeline lineno="3643"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3644"><highlight class="normal"></highlight></codeline>
<codeline lineno="3687"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ConfigBRK(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>BreakPolarity,<sp/>uint32_t<sp/>BreakFilter,</highlight></codeline>
<codeline lineno="3688"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>BreakAFMode)</highlight></codeline>
<codeline lineno="3689"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3690"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a" kindref="member">BDTR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga3247abbbf0d00260be051d176d88020e" kindref="member">TIM_BDTR_BKP</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1gae2be17c432a12ce3ec4a79aa380a01b6" kindref="member">TIM_BDTR_BKF</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga58c65231de95b67cb2d115064ab57f60" kindref="member">TIM_BDTR_BKBID</ref>,<sp/>BreakPolarity<sp/>|<sp/>BreakFilter<sp/>|<sp/>BreakAFMode);</highlight></codeline>
<codeline lineno="3691"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3692"><highlight class="normal"></highlight></codeline>
<codeline lineno="3703"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisarmBRK(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3704"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3705"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a" kindref="member">BDTR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga2ed336e59081fe830617f97dcb71678b" kindref="member">TIM_BDTR_BKDSRM</ref>);</highlight></codeline>
<codeline lineno="3706"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3707"><highlight class="normal"></highlight></codeline>
<codeline lineno="3715"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ReArmBRK(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3716"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3717"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a" kindref="member">BDTR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga2ed336e59081fe830617f97dcb71678b" kindref="member">TIM_BDTR_BKDSRM</ref>);</highlight></codeline>
<codeline lineno="3718"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3719"><highlight class="normal"></highlight></codeline>
<codeline lineno="3728"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableBRK2(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3729"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3730"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a" kindref="member">BDTR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga50aff10d1577a94de8c4aa46cd2cbdb5" kindref="member">TIM_BDTR_BK2E</ref>);</highlight></codeline>
<codeline lineno="3731"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3732"><highlight class="normal"></highlight></codeline>
<codeline lineno="3741"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableBRK2(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3742"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3743"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a" kindref="member">BDTR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga50aff10d1577a94de8c4aa46cd2cbdb5" kindref="member">TIM_BDTR_BK2E</ref>);</highlight></codeline>
<codeline lineno="3744"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3745"><highlight class="normal"></highlight></codeline>
<codeline lineno="3788"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ConfigBRK2(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Break2Polarity,<sp/>uint32_t<sp/>Break2Filter,</highlight></codeline>
<codeline lineno="3789"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>Break2AFMode)</highlight></codeline>
<codeline lineno="3790"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3791"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a" kindref="member">BDTR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga94911ade52aef76f5ad41613f9fc9590" kindref="member">TIM_BDTR_BK2P</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1gacb338853d60dffd23d45fc67b6649705" kindref="member">TIM_BDTR_BK2F</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1gab3c8126b8cc13f3338b59f1e91202d43" kindref="member">TIM_BDTR_BK2BID</ref>,<sp/>Break2Polarity<sp/>|<sp/>Break2Filter<sp/>|<sp/>Break2AFMode);</highlight></codeline>
<codeline lineno="3792"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3793"><highlight class="normal"></highlight></codeline>
<codeline lineno="3804"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisarmBRK2(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3805"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3806"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a" kindref="member">BDTR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga759883f669298c750d8dbf3d2fd2fab2" kindref="member">TIM_BDTR_BK2DSRM</ref>);</highlight></codeline>
<codeline lineno="3807"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3808"><highlight class="normal"></highlight></codeline>
<codeline lineno="3816"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ReArmBRK2(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3817"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3818"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a" kindref="member">BDTR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga759883f669298c750d8dbf3d2fd2fab2" kindref="member">TIM_BDTR_BK2DSRM</ref>);</highlight></codeline>
<codeline lineno="3819"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3820"><highlight class="normal"></highlight></codeline>
<codeline lineno="3836"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_SetOffStates(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>OffStateIdle,<sp/>uint32_t<sp/>OffStateRun)</highlight></codeline>
<codeline lineno="3837"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3838"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a" kindref="member">BDTR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gab1cf04e70ccf3d4aba5afcf2496a411a" kindref="member">TIM_BDTR_OSSI</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1gaf9435f36d53c6be1107e57ab6a82c16e" kindref="member">TIM_BDTR_OSSR</ref>,<sp/>OffStateIdle<sp/>|<sp/>OffStateRun);</highlight></codeline>
<codeline lineno="3839"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3840"><highlight class="normal"></highlight></codeline>
<codeline lineno="3849"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableAutomaticOutput(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3850"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3851"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a" kindref="member">BDTR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga59f15008050f91fa3ecc9eaaa971a509" kindref="member">TIM_BDTR_AOE</ref>);</highlight></codeline>
<codeline lineno="3852"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3853"><highlight class="normal"></highlight></codeline>
<codeline lineno="3862"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableAutomaticOutput(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3863"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3864"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a" kindref="member">BDTR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga59f15008050f91fa3ecc9eaaa971a509" kindref="member">TIM_BDTR_AOE</ref>);</highlight></codeline>
<codeline lineno="3865"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3866"><highlight class="normal"></highlight></codeline>
<codeline lineno="3875"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledAutomaticOutput(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3876"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3877"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a" kindref="member">BDTR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga59f15008050f91fa3ecc9eaaa971a509" kindref="member">TIM_BDTR_AOE</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga59f15008050f91fa3ecc9eaaa971a509" kindref="member">TIM_BDTR_AOE</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="3878"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3879"><highlight class="normal"></highlight></codeline>
<codeline lineno="3890"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableAllOutputs(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3891"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3892"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a" kindref="member">BDTR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga277a096614829feba2d0a4fbb7d3dffc" kindref="member">TIM_BDTR_MOE</ref>);</highlight></codeline>
<codeline lineno="3893"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3894"><highlight class="normal"></highlight></codeline>
<codeline lineno="3905"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableAllOutputs(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3906"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3907"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a" kindref="member">BDTR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga277a096614829feba2d0a4fbb7d3dffc" kindref="member">TIM_BDTR_MOE</ref>);</highlight></codeline>
<codeline lineno="3908"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3909"><highlight class="normal"></highlight></codeline>
<codeline lineno="3918"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledAllOutputs(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="3919"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3920"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a" kindref="member">BDTR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga277a096614829feba2d0a4fbb7d3dffc" kindref="member">TIM_BDTR_MOE</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga277a096614829feba2d0a4fbb7d3dffc" kindref="member">TIM_BDTR_MOE</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="3921"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3922"><highlight class="normal"></highlight></codeline>
<codeline lineno="3949"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableBreakInputSource(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>BreakInput,<sp/>uint32_t<sp/>Source)</highlight></codeline>
<codeline lineno="3950"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3951"><highlight class="normal"><sp/><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1aaa8b893e1390434a07a70d17ea058223" kindref="member">AF1</ref>)<sp/>+<sp/>BreakInput));</highlight></codeline>
<codeline lineno="3952"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(*pReg,<sp/>Source);</highlight></codeline>
<codeline lineno="3953"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3954"><highlight class="normal"></highlight></codeline>
<codeline lineno="3981"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableBreakInputSource(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>BreakInput,<sp/>uint32_t<sp/>Source)</highlight></codeline>
<codeline lineno="3982"><highlight class="normal">{</highlight></codeline>
<codeline lineno="3983"><highlight class="normal"><sp/><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1aaa8b893e1390434a07a70d17ea058223" kindref="member">AF1</ref>)<sp/>+<sp/>BreakInput));</highlight></codeline>
<codeline lineno="3984"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(*pReg,<sp/>Source);</highlight></codeline>
<codeline lineno="3985"><highlight class="normal">}</highlight></codeline>
<codeline lineno="3986"><highlight class="normal"></highlight></codeline>
<codeline lineno="4016"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_SetBreakInputSourcePolarity(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>BreakInput,<sp/>uint32_t<sp/>Source,</highlight></codeline>
<codeline lineno="4017"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>Polarity)</highlight></codeline>
<codeline lineno="4018"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4019"><highlight class="normal"><sp/><sp/><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*pReg<sp/>=<sp/>(<ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref><sp/>uint32_t<sp/>*)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<ref refid="struct_t_i_m___type_def_1aaa8b893e1390434a07a70d17ea058223" kindref="member">AF1</ref>)<sp/>+<sp/>BreakInput));</highlight></codeline>
<codeline lineno="4020"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(*pReg,<sp/>(TIMx_AF1_BKINP<sp/>&lt;&lt;<sp/>TIM_POSITION_BRK_SOURCE),<sp/>(Polarity<sp/>&lt;&lt;<sp/>TIM_POSITION_BRK_SOURCE));</highlight></codeline>
<codeline lineno="4021"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4083"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ConfigDMABurst(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>DMABurstBaseAddress,<sp/>uint32_t<sp/>DMABurstLength)</highlight></codeline>
<codeline lineno="4084"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4085"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6225cb8f4938f98204d11afaffd41c9" kindref="member">DCR</ref>,<sp/>(<ref refid="group___peripheral___registers___bits___definition_1gab9e197a78484567d4c6093c28265f3eb" kindref="member">TIM_DCR_DBL</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1gabf9051ecac123cd89f9d2a835e4cde2e" kindref="member">TIM_DCR_DBA</ref>),<sp/>(DMABurstBaseAddress<sp/>|<sp/>DMABurstLength));</highlight></codeline>
<codeline lineno="4086"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4087"><highlight class="normal"></highlight></codeline>
<codeline lineno="4217"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_SetRemap(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Remap)</highlight></codeline>
<codeline lineno="4218"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4219"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a23d4cf627c278273f0b20f88592ae96a" kindref="member">TISEL</ref>,<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga5168e7f269c569c733b656bb86b5c3a5" kindref="member">TIM_TISEL_TI1SEL</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1gaff4d8ae0f229b42960fe34be62a3b499" kindref="member">TIM_TISEL_TI2SEL</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga7c19a6840ec57afc1b9ae48703f60fc1" kindref="member">TIM_TISEL_TI3SEL</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga7eff9d6247daaa7bdbd6f009ab80d595" kindref="member">TIM_TISEL_TI4SEL</ref>),<sp/>Remap);</highlight></codeline>
<codeline lineno="4220"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4221"><highlight class="normal"></highlight></codeline>
<codeline lineno="4246"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_SetOCRefClearInputSource(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>OCRefClearInputSource)</highlight></codeline>
<codeline lineno="4247"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4248"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a2870732a4fc2ecd7bbecfbcbbf5528b7" kindref="member">SMCR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga985edf03adbe9e706c4d8cf3b311c5e9" kindref="member">TIM_SMCR_OCCS</ref>,</highlight></codeline>
<codeline lineno="4249"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((OCRefClearInputSource<sp/>&amp;<sp/>OCREF_CLEAR_SELECT_Msk)<sp/>&gt;&gt;<sp/>OCREF_CLEAR_SELECT_Pos)<sp/>&lt;&lt;<sp/><ref refid="group___peripheral___registers___bits___definition_1gaea721a2c84d19eb7ccb3a75b4262f5e7" kindref="member">TIM_SMCR_OCCS_Pos</ref>);</highlight></codeline>
<codeline lineno="4250"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga6553c99f510c3bab8cc0a91602053247" kindref="member">MODIFY_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a9b85c0208edae4594cbdfcf215573182" kindref="member">OR1</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga44655dc2dd0e2b7cb0f725b8d9b6659f" kindref="member">TIM1_OR1_OCREF_CLR</ref>,<sp/>OCRefClearInputSource);</highlight></codeline>
<codeline lineno="4251"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4265"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ClearFlag_UPDATE(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4266"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4267"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/>~(<ref refid="group___peripheral___registers___bits___definition_1gac8c03fabc10654d2a3f76ea40fcdbde6" kindref="member">TIM_SR_UIF</ref>));</highlight></codeline>
<codeline lineno="4268"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4269"><highlight class="normal"></highlight></codeline>
<codeline lineno="4276"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsActiveFlag_UPDATE(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4277"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4278"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gac8c03fabc10654d2a3f76ea40fcdbde6" kindref="member">TIM_SR_UIF</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1gac8c03fabc10654d2a3f76ea40fcdbde6" kindref="member">TIM_SR_UIF</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4279"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4280"><highlight class="normal"></highlight></codeline>
<codeline lineno="4287"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ClearFlag_CC1(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4288"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4289"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/>~(<ref refid="group___peripheral___registers___bits___definition_1ga449a61344a97608d85384c29f003c0e9" kindref="member">TIM_SR_CC1IF</ref>));</highlight></codeline>
<codeline lineno="4290"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4291"><highlight class="normal"></highlight></codeline>
<codeline lineno="4298"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsActiveFlag_CC1(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4299"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4300"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga449a61344a97608d85384c29f003c0e9" kindref="member">TIM_SR_CC1IF</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga449a61344a97608d85384c29f003c0e9" kindref="member">TIM_SR_CC1IF</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4301"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4302"><highlight class="normal"></highlight></codeline>
<codeline lineno="4309"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ClearFlag_CC2(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4310"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4311"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/>~(<ref refid="group___peripheral___registers___bits___definition_1ga25a48bf099467169aa50464fbf462bd8" kindref="member">TIM_SR_CC2IF</ref>));</highlight></codeline>
<codeline lineno="4312"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4313"><highlight class="normal"></highlight></codeline>
<codeline lineno="4320"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsActiveFlag_CC2(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4321"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4322"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga25a48bf099467169aa50464fbf462bd8" kindref="member">TIM_SR_CC2IF</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga25a48bf099467169aa50464fbf462bd8" kindref="member">TIM_SR_CC2IF</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4323"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4324"><highlight class="normal"></highlight></codeline>
<codeline lineno="4331"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ClearFlag_CC3(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4332"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4333"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/>~(<ref refid="group___peripheral___registers___bits___definition_1gad3cf234a1059c0a04799e88382cdc0f2" kindref="member">TIM_SR_CC3IF</ref>));</highlight></codeline>
<codeline lineno="4334"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4335"><highlight class="normal"></highlight></codeline>
<codeline lineno="4342"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsActiveFlag_CC3(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4343"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4344"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gad3cf234a1059c0a04799e88382cdc0f2" kindref="member">TIM_SR_CC3IF</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1gad3cf234a1059c0a04799e88382cdc0f2" kindref="member">TIM_SR_CC3IF</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4345"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4346"><highlight class="normal"></highlight></codeline>
<codeline lineno="4353"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ClearFlag_CC4(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4354"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4355"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/>~(<ref refid="group___peripheral___registers___bits___definition_1gacade8a06303bf216bfb03140c7e16cac" kindref="member">TIM_SR_CC4IF</ref>));</highlight></codeline>
<codeline lineno="4356"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4357"><highlight class="normal"></highlight></codeline>
<codeline lineno="4364"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsActiveFlag_CC4(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4365"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4366"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gacade8a06303bf216bfb03140c7e16cac" kindref="member">TIM_SR_CC4IF</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1gacade8a06303bf216bfb03140c7e16cac" kindref="member">TIM_SR_CC4IF</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4367"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4368"><highlight class="normal"></highlight></codeline>
<codeline lineno="4375"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ClearFlag_CC5(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4376"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4377"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/>~(<ref refid="group___peripheral___registers___bits___definition_1ga2167773377ba03c863cc49342c67789f" kindref="member">TIM_SR_CC5IF</ref>));</highlight></codeline>
<codeline lineno="4378"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4379"><highlight class="normal"></highlight></codeline>
<codeline lineno="4386"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsActiveFlag_CC5(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4387"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4388"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga2167773377ba03c863cc49342c67789f" kindref="member">TIM_SR_CC5IF</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga2167773377ba03c863cc49342c67789f" kindref="member">TIM_SR_CC5IF</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4389"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4390"><highlight class="normal"></highlight></codeline>
<codeline lineno="4397"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ClearFlag_CC6(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4398"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4399"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/>~(<ref refid="group___peripheral___registers___bits___definition_1gad16e2f81b0c4fe28e323f3302c2240db" kindref="member">TIM_SR_CC6IF</ref>));</highlight></codeline>
<codeline lineno="4400"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4401"><highlight class="normal"></highlight></codeline>
<codeline lineno="4408"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsActiveFlag_CC6(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4409"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4410"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gad16e2f81b0c4fe28e323f3302c2240db" kindref="member">TIM_SR_CC6IF</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1gad16e2f81b0c4fe28e323f3302c2240db" kindref="member">TIM_SR_CC6IF</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4411"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4412"><highlight class="normal"></highlight></codeline>
<codeline lineno="4419"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ClearFlag_COM(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4420"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4421"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/>~(<ref refid="group___peripheral___registers___bits___definition_1ga91775c029171c4585e9cca6ebf1cd57a" kindref="member">TIM_SR_COMIF</ref>));</highlight></codeline>
<codeline lineno="4422"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4423"><highlight class="normal"></highlight></codeline>
<codeline lineno="4430"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsActiveFlag_COM(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4431"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4432"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga91775c029171c4585e9cca6ebf1cd57a" kindref="member">TIM_SR_COMIF</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga91775c029171c4585e9cca6ebf1cd57a" kindref="member">TIM_SR_COMIF</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4433"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4434"><highlight class="normal"></highlight></codeline>
<codeline lineno="4441"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ClearFlag_TRIG(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4442"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4443"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/>~(<ref refid="group___peripheral___registers___bits___definition_1ga7c8b16f3ced6ec03e9001276b134846e" kindref="member">TIM_SR_TIF</ref>));</highlight></codeline>
<codeline lineno="4444"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4445"><highlight class="normal"></highlight></codeline>
<codeline lineno="4452"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsActiveFlag_TRIG(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4453"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4454"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga7c8b16f3ced6ec03e9001276b134846e" kindref="member">TIM_SR_TIF</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga7c8b16f3ced6ec03e9001276b134846e" kindref="member">TIM_SR_TIF</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4455"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4456"><highlight class="normal"></highlight></codeline>
<codeline lineno="4463"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ClearFlag_BRK(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4464"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4465"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/>~(<ref refid="group___peripheral___registers___bits___definition_1ga6d52cd5a57c9a26b0d993c93d9875097" kindref="member">TIM_SR_BIF</ref>));</highlight></codeline>
<codeline lineno="4466"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4467"><highlight class="normal"></highlight></codeline>
<codeline lineno="4474"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsActiveFlag_BRK(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4475"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4476"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga6d52cd5a57c9a26b0d993c93d9875097" kindref="member">TIM_SR_BIF</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga6d52cd5a57c9a26b0d993c93d9875097" kindref="member">TIM_SR_BIF</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4477"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4478"><highlight class="normal"></highlight></codeline>
<codeline lineno="4485"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ClearFlag_BRK2(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4486"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4487"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/>~(<ref refid="group___peripheral___registers___bits___definition_1gaef0c136d9338baf71a64ff650b385645" kindref="member">TIM_SR_B2IF</ref>));</highlight></codeline>
<codeline lineno="4488"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4489"><highlight class="normal"></highlight></codeline>
<codeline lineno="4496"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsActiveFlag_BRK2(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4497"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4498"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gaef0c136d9338baf71a64ff650b385645" kindref="member">TIM_SR_B2IF</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1gaef0c136d9338baf71a64ff650b385645" kindref="member">TIM_SR_B2IF</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4499"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4500"><highlight class="normal"></highlight></codeline>
<codeline lineno="4507"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ClearFlag_CC1OVR(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4508"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4509"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/>~(<ref refid="group___peripheral___registers___bits___definition_1ga819c4b27f8fa99b537c4407521f9780c" kindref="member">TIM_SR_CC1OF</ref>));</highlight></codeline>
<codeline lineno="4510"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4511"><highlight class="normal"></highlight></codeline>
<codeline lineno="4519"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsActiveFlag_CC1OVR(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4520"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4521"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga819c4b27f8fa99b537c4407521f9780c" kindref="member">TIM_SR_CC1OF</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga819c4b27f8fa99b537c4407521f9780c" kindref="member">TIM_SR_CC1OF</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4522"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4523"><highlight class="normal"></highlight></codeline>
<codeline lineno="4530"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ClearFlag_CC2OVR(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4531"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4532"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/>~(<ref refid="group___peripheral___registers___bits___definition_1ga3b7798da5863d559ea9a642af6658050" kindref="member">TIM_SR_CC2OF</ref>));</highlight></codeline>
<codeline lineno="4533"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4534"><highlight class="normal"></highlight></codeline>
<codeline lineno="4542"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsActiveFlag_CC2OVR(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4543"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4544"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga3b7798da5863d559ea9a642af6658050" kindref="member">TIM_SR_CC2OF</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga3b7798da5863d559ea9a642af6658050" kindref="member">TIM_SR_CC2OF</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4545"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4546"><highlight class="normal"></highlight></codeline>
<codeline lineno="4553"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ClearFlag_CC3OVR(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4554"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4555"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/>~(<ref refid="group___peripheral___registers___bits___definition_1gaf7a2d4c831eb641ba082156e41d03358" kindref="member">TIM_SR_CC3OF</ref>));</highlight></codeline>
<codeline lineno="4556"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4557"><highlight class="normal"></highlight></codeline>
<codeline lineno="4565"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsActiveFlag_CC3OVR(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4566"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4567"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gaf7a2d4c831eb641ba082156e41d03358" kindref="member">TIM_SR_CC3OF</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1gaf7a2d4c831eb641ba082156e41d03358" kindref="member">TIM_SR_CC3OF</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4568"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4569"><highlight class="normal"></highlight></codeline>
<codeline lineno="4576"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ClearFlag_CC4OVR(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4577"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4578"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/>~(<ref refid="group___peripheral___registers___bits___definition_1ga81ba979e8309b66808e06e4de34bc740" kindref="member">TIM_SR_CC4OF</ref>));</highlight></codeline>
<codeline lineno="4579"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4580"><highlight class="normal"></highlight></codeline>
<codeline lineno="4588"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsActiveFlag_CC4OVR(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4589"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4590"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga81ba979e8309b66808e06e4de34bc740" kindref="member">TIM_SR_CC4OF</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga81ba979e8309b66808e06e4de34bc740" kindref="member">TIM_SR_CC4OF</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4591"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4592"><highlight class="normal"></highlight></codeline>
<codeline lineno="4599"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ClearFlag_SYSBRK(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4600"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4601"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga32f78bffcaf6d13023dcd7f05e0c4d57" kindref="member">WRITE_REG</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/>~(<ref refid="group___peripheral___registers___bits___definition_1gae6c84655ac31844ff644f796ef638e06" kindref="member">TIM_SR_SBIF</ref>));</highlight></codeline>
<codeline lineno="4602"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4603"><highlight class="normal"></highlight></codeline>
<codeline lineno="4610"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsActiveFlag_SYSBRK(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4611"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4612"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" kindref="member">SR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gae6c84655ac31844ff644f796ef638e06" kindref="member">TIM_SR_SBIF</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1gae6c84655ac31844ff644f796ef638e06" kindref="member">TIM_SR_SBIF</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4613"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4614"><highlight class="normal"></highlight></codeline>
<codeline lineno="4628"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableIT_UPDATE(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4629"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4630"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga5c6d3e0495e6c06da4bdd0ad8995a32b" kindref="member">TIM_DIER_UIE</ref>);</highlight></codeline>
<codeline lineno="4631"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4632"><highlight class="normal"></highlight></codeline>
<codeline lineno="4639"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableIT_UPDATE(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4640"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4641"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga5c6d3e0495e6c06da4bdd0ad8995a32b" kindref="member">TIM_DIER_UIE</ref>);</highlight></codeline>
<codeline lineno="4642"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4643"><highlight class="normal"></highlight></codeline>
<codeline lineno="4650"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledIT_UPDATE(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4651"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4652"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga5c6d3e0495e6c06da4bdd0ad8995a32b" kindref="member">TIM_DIER_UIE</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga5c6d3e0495e6c06da4bdd0ad8995a32b" kindref="member">TIM_DIER_UIE</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4653"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4654"><highlight class="normal"></highlight></codeline>
<codeline lineno="4661"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableIT_CC1(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4662"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4663"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga1ba7f7ca97eeaf6cc23cd6765c6bf678" kindref="member">TIM_DIER_CC1IE</ref>);</highlight></codeline>
<codeline lineno="4664"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4665"><highlight class="normal"></highlight></codeline>
<codeline lineno="4672"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableIT_CC1(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4673"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4674"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga1ba7f7ca97eeaf6cc23cd6765c6bf678" kindref="member">TIM_DIER_CC1IE</ref>);</highlight></codeline>
<codeline lineno="4675"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4676"><highlight class="normal"></highlight></codeline>
<codeline lineno="4683"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledIT_CC1(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4684"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4685"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga1ba7f7ca97eeaf6cc23cd6765c6bf678" kindref="member">TIM_DIER_CC1IE</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga1ba7f7ca97eeaf6cc23cd6765c6bf678" kindref="member">TIM_DIER_CC1IE</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4686"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4687"><highlight class="normal"></highlight></codeline>
<codeline lineno="4694"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableIT_CC2(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4695"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4696"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga757c59b690770adebf33e20d3d9dec15" kindref="member">TIM_DIER_CC2IE</ref>);</highlight></codeline>
<codeline lineno="4697"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4698"><highlight class="normal"></highlight></codeline>
<codeline lineno="4705"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableIT_CC2(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4706"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4707"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga757c59b690770adebf33e20d3d9dec15" kindref="member">TIM_DIER_CC2IE</ref>);</highlight></codeline>
<codeline lineno="4708"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4709"><highlight class="normal"></highlight></codeline>
<codeline lineno="4716"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledIT_CC2(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4717"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4718"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga757c59b690770adebf33e20d3d9dec15" kindref="member">TIM_DIER_CC2IE</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga757c59b690770adebf33e20d3d9dec15" kindref="member">TIM_DIER_CC2IE</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4719"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4720"><highlight class="normal"></highlight></codeline>
<codeline lineno="4727"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableIT_CC3(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4728"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4729"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga4edf003f04bcf250bddf5ed284201c2e" kindref="member">TIM_DIER_CC3IE</ref>);</highlight></codeline>
<codeline lineno="4730"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4731"><highlight class="normal"></highlight></codeline>
<codeline lineno="4738"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableIT_CC3(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4739"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4740"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga4edf003f04bcf250bddf5ed284201c2e" kindref="member">TIM_DIER_CC3IE</ref>);</highlight></codeline>
<codeline lineno="4741"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4742"><highlight class="normal"></highlight></codeline>
<codeline lineno="4749"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledIT_CC3(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4750"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4751"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga4edf003f04bcf250bddf5ed284201c2e" kindref="member">TIM_DIER_CC3IE</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga4edf003f04bcf250bddf5ed284201c2e" kindref="member">TIM_DIER_CC3IE</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4752"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4753"><highlight class="normal"></highlight></codeline>
<codeline lineno="4760"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableIT_CC4(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4761"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4762"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga6ad0f562a014572793b49fe87184338b" kindref="member">TIM_DIER_CC4IE</ref>);</highlight></codeline>
<codeline lineno="4763"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4764"><highlight class="normal"></highlight></codeline>
<codeline lineno="4771"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableIT_CC4(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4772"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4773"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga6ad0f562a014572793b49fe87184338b" kindref="member">TIM_DIER_CC4IE</ref>);</highlight></codeline>
<codeline lineno="4774"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4775"><highlight class="normal"></highlight></codeline>
<codeline lineno="4782"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledIT_CC4(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4783"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4784"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga6ad0f562a014572793b49fe87184338b" kindref="member">TIM_DIER_CC4IE</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga6ad0f562a014572793b49fe87184338b" kindref="member">TIM_DIER_CC4IE</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4785"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4786"><highlight class="normal"></highlight></codeline>
<codeline lineno="4793"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableIT_COM(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4794"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4795"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gade8a374e04740aac1ece248b868522fe" kindref="member">TIM_DIER_COMIE</ref>);</highlight></codeline>
<codeline lineno="4796"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4797"><highlight class="normal"></highlight></codeline>
<codeline lineno="4804"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableIT_COM(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4805"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4806"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gade8a374e04740aac1ece248b868522fe" kindref="member">TIM_DIER_COMIE</ref>);</highlight></codeline>
<codeline lineno="4807"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4808"><highlight class="normal"></highlight></codeline>
<codeline lineno="4815"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledIT_COM(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4816"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4817"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gade8a374e04740aac1ece248b868522fe" kindref="member">TIM_DIER_COMIE</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1gade8a374e04740aac1ece248b868522fe" kindref="member">TIM_DIER_COMIE</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4818"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4819"><highlight class="normal"></highlight></codeline>
<codeline lineno="4826"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableIT_TRIG(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4827"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4828"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gaa755fef2c4e96c63f2ea1cd9a32f956a" kindref="member">TIM_DIER_TIE</ref>);</highlight></codeline>
<codeline lineno="4829"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4830"><highlight class="normal"></highlight></codeline>
<codeline lineno="4837"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableIT_TRIG(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4838"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4839"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gaa755fef2c4e96c63f2ea1cd9a32f956a" kindref="member">TIM_DIER_TIE</ref>);</highlight></codeline>
<codeline lineno="4840"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4841"><highlight class="normal"></highlight></codeline>
<codeline lineno="4848"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledIT_TRIG(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4849"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4850"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gaa755fef2c4e96c63f2ea1cd9a32f956a" kindref="member">TIM_DIER_TIE</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1gaa755fef2c4e96c63f2ea1cd9a32f956a" kindref="member">TIM_DIER_TIE</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4851"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4852"><highlight class="normal"></highlight></codeline>
<codeline lineno="4859"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableIT_BRK(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4860"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4861"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga1fcb0d6d9fb7486a5901032fd81aef6a" kindref="member">TIM_DIER_BIE</ref>);</highlight></codeline>
<codeline lineno="4862"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4863"><highlight class="normal"></highlight></codeline>
<codeline lineno="4870"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableIT_BRK(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4871"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4872"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga1fcb0d6d9fb7486a5901032fd81aef6a" kindref="member">TIM_DIER_BIE</ref>);</highlight></codeline>
<codeline lineno="4873"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4874"><highlight class="normal"></highlight></codeline>
<codeline lineno="4881"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledIT_BRK(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4882"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4883"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga1fcb0d6d9fb7486a5901032fd81aef6a" kindref="member">TIM_DIER_BIE</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga1fcb0d6d9fb7486a5901032fd81aef6a" kindref="member">TIM_DIER_BIE</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4884"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4885"><highlight class="normal"></highlight></codeline>
<codeline lineno="4899"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableDMAReq_UPDATE(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4900"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4901"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gab9f47792b1c2f123464a2955f445c811" kindref="member">TIM_DIER_UDE</ref>);</highlight></codeline>
<codeline lineno="4902"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4903"><highlight class="normal"></highlight></codeline>
<codeline lineno="4910"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableDMAReq_UPDATE(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4911"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4912"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gab9f47792b1c2f123464a2955f445c811" kindref="member">TIM_DIER_UDE</ref>);</highlight></codeline>
<codeline lineno="4913"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4914"><highlight class="normal"></highlight></codeline>
<codeline lineno="4921"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledDMAReq_UPDATE(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4922"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4923"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gab9f47792b1c2f123464a2955f445c811" kindref="member">TIM_DIER_UDE</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1gab9f47792b1c2f123464a2955f445c811" kindref="member">TIM_DIER_UDE</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4924"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4925"><highlight class="normal"></highlight></codeline>
<codeline lineno="4932"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableDMAReq_CC1(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4933"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4934"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gae181bb16ec916aba8ba86f58f745fdfd" kindref="member">TIM_DIER_CC1DE</ref>);</highlight></codeline>
<codeline lineno="4935"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4936"><highlight class="normal"></highlight></codeline>
<codeline lineno="4943"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableDMAReq_CC1(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4944"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4945"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gae181bb16ec916aba8ba86f58f745fdfd" kindref="member">TIM_DIER_CC1DE</ref>);</highlight></codeline>
<codeline lineno="4946"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4947"><highlight class="normal"></highlight></codeline>
<codeline lineno="4954"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledDMAReq_CC1(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4955"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4956"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gae181bb16ec916aba8ba86f58f745fdfd" kindref="member">TIM_DIER_CC1DE</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1gae181bb16ec916aba8ba86f58f745fdfd" kindref="member">TIM_DIER_CC1DE</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4957"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4958"><highlight class="normal"></highlight></codeline>
<codeline lineno="4965"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableDMAReq_CC2(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4966"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4967"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga58f97064991095b28c91028ca3cca28e" kindref="member">TIM_DIER_CC2DE</ref>);</highlight></codeline>
<codeline lineno="4968"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4969"><highlight class="normal"></highlight></codeline>
<codeline lineno="4976"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableDMAReq_CC2(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4977"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4978"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga58f97064991095b28c91028ca3cca28e" kindref="member">TIM_DIER_CC2DE</ref>);</highlight></codeline>
<codeline lineno="4979"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4980"><highlight class="normal"></highlight></codeline>
<codeline lineno="4987"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledDMAReq_CC2(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4988"><highlight class="normal">{</highlight></codeline>
<codeline lineno="4989"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga58f97064991095b28c91028ca3cca28e" kindref="member">TIM_DIER_CC2DE</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga58f97064991095b28c91028ca3cca28e" kindref="member">TIM_DIER_CC2DE</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="4990"><highlight class="normal">}</highlight></codeline>
<codeline lineno="4991"><highlight class="normal"></highlight></codeline>
<codeline lineno="4998"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableDMAReq_CC3(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="4999"><highlight class="normal">{</highlight></codeline>
<codeline lineno="5000"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga1567bff5dc0564b26a8b3cff1f0fe0a4" kindref="member">TIM_DIER_CC3DE</ref>);</highlight></codeline>
<codeline lineno="5001"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5002"><highlight class="normal"></highlight></codeline>
<codeline lineno="5009"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableDMAReq_CC3(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="5010"><highlight class="normal">{</highlight></codeline>
<codeline lineno="5011"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga1567bff5dc0564b26a8b3cff1f0fe0a4" kindref="member">TIM_DIER_CC3DE</ref>);</highlight></codeline>
<codeline lineno="5012"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5013"><highlight class="normal"></highlight></codeline>
<codeline lineno="5020"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledDMAReq_CC3(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="5021"><highlight class="normal">{</highlight></codeline>
<codeline lineno="5022"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga1567bff5dc0564b26a8b3cff1f0fe0a4" kindref="member">TIM_DIER_CC3DE</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga1567bff5dc0564b26a8b3cff1f0fe0a4" kindref="member">TIM_DIER_CC3DE</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="5023"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5024"><highlight class="normal"></highlight></codeline>
<codeline lineno="5031"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableDMAReq_CC4(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="5032"><highlight class="normal">{</highlight></codeline>
<codeline lineno="5033"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gaaba034412c54fa07024e516492748614" kindref="member">TIM_DIER_CC4DE</ref>);</highlight></codeline>
<codeline lineno="5034"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5035"><highlight class="normal"></highlight></codeline>
<codeline lineno="5042"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableDMAReq_CC4(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="5043"><highlight class="normal">{</highlight></codeline>
<codeline lineno="5044"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gaaba034412c54fa07024e516492748614" kindref="member">TIM_DIER_CC4DE</ref>);</highlight></codeline>
<codeline lineno="5045"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5046"><highlight class="normal"></highlight></codeline>
<codeline lineno="5053"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledDMAReq_CC4(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="5054"><highlight class="normal">{</highlight></codeline>
<codeline lineno="5055"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gaaba034412c54fa07024e516492748614" kindref="member">TIM_DIER_CC4DE</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1gaaba034412c54fa07024e516492748614" kindref="member">TIM_DIER_CC4DE</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="5056"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5057"><highlight class="normal"></highlight></codeline>
<codeline lineno="5064"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableDMAReq_COM(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="5065"><highlight class="normal">{</highlight></codeline>
<codeline lineno="5066"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga79c3fab9d33de953a0a7f7d6516c73bc" kindref="member">TIM_DIER_COMDE</ref>);</highlight></codeline>
<codeline lineno="5067"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5068"><highlight class="normal"></highlight></codeline>
<codeline lineno="5075"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableDMAReq_COM(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="5076"><highlight class="normal">{</highlight></codeline>
<codeline lineno="5077"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga79c3fab9d33de953a0a7f7d6516c73bc" kindref="member">TIM_DIER_COMDE</ref>);</highlight></codeline>
<codeline lineno="5078"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5079"><highlight class="normal"></highlight></codeline>
<codeline lineno="5086"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledDMAReq_COM(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="5087"><highlight class="normal">{</highlight></codeline>
<codeline lineno="5088"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga79c3fab9d33de953a0a7f7d6516c73bc" kindref="member">TIM_DIER_COMDE</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga79c3fab9d33de953a0a7f7d6516c73bc" kindref="member">TIM_DIER_COMDE</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="5089"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5090"><highlight class="normal"></highlight></codeline>
<codeline lineno="5097"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_EnableDMAReq_TRIG(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="5098"><highlight class="normal">{</highlight></codeline>
<codeline lineno="5099"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga5a752d4295f100708df9b8be5a7f439d" kindref="member">TIM_DIER_TDE</ref>);</highlight></codeline>
<codeline lineno="5100"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5101"><highlight class="normal"></highlight></codeline>
<codeline lineno="5108"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_DisableDMAReq_TRIG(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="5109"><highlight class="normal">{</highlight></codeline>
<codeline lineno="5110"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga133aae6fc0d41bffab39ab223a7001de" kindref="member">CLEAR_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga5a752d4295f100708df9b8be5a7f439d" kindref="member">TIM_DIER_TDE</ref>);</highlight></codeline>
<codeline lineno="5111"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5112"><highlight class="normal"></highlight></codeline>
<codeline lineno="5119"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/>uint32_t<sp/>LL_TIM_IsEnabledDMAReq_TRIG(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="5120"><highlight class="normal">{</highlight></codeline>
<codeline lineno="5121"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((<ref refid="group___exported__macros_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb" kindref="member">DIER</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga5a752d4295f100708df9b8be5a7f439d" kindref="member">TIM_DIER_TDE</ref>)<sp/>==<sp/>(<ref refid="group___peripheral___registers___bits___definition_1ga5a752d4295f100708df9b8be5a7f439d" kindref="member">TIM_DIER_TDE</ref>))<sp/>?<sp/>1UL<sp/>:<sp/>0UL);</highlight></codeline>
<codeline lineno="5122"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5123"><highlight class="normal"></highlight></codeline>
<codeline lineno="5137"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_GenerateEvent_UPDATE(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="5138"><highlight class="normal">{</highlight></codeline>
<codeline lineno="5139"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a196ebdaac12b21e90320c6175da78ef6" kindref="member">EGR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga16f52a8e9aad153223405b965566ae91" kindref="member">TIM_EGR_UG</ref>);</highlight></codeline>
<codeline lineno="5140"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5141"><highlight class="normal"></highlight></codeline>
<codeline lineno="5148"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_GenerateEvent_CC1(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="5149"><highlight class="normal">{</highlight></codeline>
<codeline lineno="5150"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a196ebdaac12b21e90320c6175da78ef6" kindref="member">EGR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga0a1318609761df5de5213e9e75b5aa6a" kindref="member">TIM_EGR_CC1G</ref>);</highlight></codeline>
<codeline lineno="5151"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5152"><highlight class="normal"></highlight></codeline>
<codeline lineno="5159"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_GenerateEvent_CC2(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="5160"><highlight class="normal">{</highlight></codeline>
<codeline lineno="5161"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a196ebdaac12b21e90320c6175da78ef6" kindref="member">EGR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga5423de00e86aeb8a4657a509af485055" kindref="member">TIM_EGR_CC2G</ref>);</highlight></codeline>
<codeline lineno="5162"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5163"><highlight class="normal"></highlight></codeline>
<codeline lineno="5170"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_GenerateEvent_CC3(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="5171"><highlight class="normal">{</highlight></codeline>
<codeline lineno="5172"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a196ebdaac12b21e90320c6175da78ef6" kindref="member">EGR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga064d2030abccc099ded418fd81d6aa07" kindref="member">TIM_EGR_CC3G</ref>);</highlight></codeline>
<codeline lineno="5173"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5174"><highlight class="normal"></highlight></codeline>
<codeline lineno="5181"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_GenerateEvent_CC4(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="5182"><highlight class="normal">{</highlight></codeline>
<codeline lineno="5183"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a196ebdaac12b21e90320c6175da78ef6" kindref="member">EGR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga1c4e5555dd3be8ab1e631d1053f4a305" kindref="member">TIM_EGR_CC4G</ref>);</highlight></codeline>
<codeline lineno="5184"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5185"><highlight class="normal"></highlight></codeline>
<codeline lineno="5192"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_GenerateEvent_COM(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="5193"><highlight class="normal">{</highlight></codeline>
<codeline lineno="5194"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a196ebdaac12b21e90320c6175da78ef6" kindref="member">EGR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1gadb06f8bb364307695c7d6a028391de7b" kindref="member">TIM_EGR_COMG</ref>);</highlight></codeline>
<codeline lineno="5195"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5196"><highlight class="normal"></highlight></codeline>
<codeline lineno="5203"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_GenerateEvent_TRIG(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="5204"><highlight class="normal">{</highlight></codeline>
<codeline lineno="5205"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a196ebdaac12b21e90320c6175da78ef6" kindref="member">EGR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga2eabface433d6adaa2dee3df49852585" kindref="member">TIM_EGR_TG</ref>);</highlight></codeline>
<codeline lineno="5206"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5207"><highlight class="normal"></highlight></codeline>
<codeline lineno="5214"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_GenerateEvent_BRK(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="5215"><highlight class="normal">{</highlight></codeline>
<codeline lineno="5216"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a196ebdaac12b21e90320c6175da78ef6" kindref="member">EGR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga08c5635a0ac0ce5618485319a4fa0f18" kindref="member">TIM_EGR_BG</ref>);</highlight></codeline>
<codeline lineno="5217"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5218"><highlight class="normal"></highlight></codeline>
<codeline lineno="5225"><highlight class="normal"><ref refid="cmsis__armcc_8h_1aba87361bfad2ae52cfe2f40c1a1dbf9c" kindref="member">__STATIC_INLINE</ref><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_GenerateEvent_BRK2(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx)</highlight></codeline>
<codeline lineno="5226"><highlight class="normal">{</highlight></codeline>
<codeline lineno="5227"><highlight class="normal"><sp/><sp/><ref refid="group___exported__macros_1ga26474f43799fbade9cf300e21dd3a91a" kindref="member">SET_BIT</ref>(TIMx-&gt;<ref refid="struct_t_i_m___type_def_1a196ebdaac12b21e90320c6175da78ef6" kindref="member">EGR</ref>,<sp/><ref refid="group___peripheral___registers___bits___definition_1ga42a7335ccbf7565d45b3efd51c213af2" kindref="member">TIM_EGR_B2G</ref>);</highlight></codeline>
<codeline lineno="5228"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5229"><highlight class="normal"></highlight></codeline>
<codeline lineno="5234"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(USE_FULL_LL_DRIVER)</highlight></codeline>
<codeline lineno="5239"><highlight class="normal"><ref refid="group___exported__types_1ga8333b96c67f83cba354b3407fcbb6ee8" kindref="member">ErrorStatus</ref><sp/>LL_TIM_DeInit(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx);</highlight></codeline>
<codeline lineno="5240"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_StructInit(LL_TIM_InitTypeDef<sp/>*TIM_InitStruct);</highlight></codeline>
<codeline lineno="5241"><highlight class="normal"><ref refid="group___exported__types_1ga8333b96c67f83cba354b3407fcbb6ee8" kindref="member">ErrorStatus</ref><sp/>LL_TIM_Init(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>LL_TIM_InitTypeDef<sp/>*TIM_InitStruct);</highlight></codeline>
<codeline lineno="5242"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef<sp/>*TIM_OC_InitStruct);</highlight></codeline>
<codeline lineno="5243"><highlight class="normal"><ref refid="group___exported__types_1ga8333b96c67f83cba354b3407fcbb6ee8" kindref="member">ErrorStatus</ref><sp/>LL_TIM_OC_Init(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel,<sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>LL_TIM_OC_InitTypeDef<sp/>*TIM_OC_InitStruct);</highlight></codeline>
<codeline lineno="5244"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef<sp/>*TIM_ICInitStruct);</highlight></codeline>
<codeline lineno="5245"><highlight class="normal"><ref refid="group___exported__types_1ga8333b96c67f83cba354b3407fcbb6ee8" kindref="member">ErrorStatus</ref><sp/>LL_TIM_IC_Init(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/>uint32_t<sp/>Channel,<sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>LL_TIM_IC_InitTypeDef<sp/>*TIM_IC_InitStruct);</highlight></codeline>
<codeline lineno="5246"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef<sp/>*TIM_EncoderInitStruct);</highlight></codeline>
<codeline lineno="5247"><highlight class="normal"><ref refid="group___exported__types_1ga8333b96c67f83cba354b3407fcbb6ee8" kindref="member">ErrorStatus</ref><sp/>LL_TIM_ENCODER_Init(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>LL_TIM_ENCODER_InitTypeDef<sp/>*TIM_EncoderInitStruct);</highlight></codeline>
<codeline lineno="5248"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef<sp/>*TIM_HallSensorInitStruct);</highlight></codeline>
<codeline lineno="5249"><highlight class="normal"><ref refid="group___exported__types_1ga8333b96c67f83cba354b3407fcbb6ee8" kindref="member">ErrorStatus</ref><sp/>LL_TIM_HALLSENSOR_Init(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>LL_TIM_HALLSENSOR_InitTypeDef<sp/>*TIM_HallSensorInitStruct);</highlight></codeline>
<codeline lineno="5250"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef<sp/>*TIM_BDTRInitStruct);</highlight></codeline>
<codeline lineno="5251"><highlight class="normal"><ref refid="group___exported__types_1ga8333b96c67f83cba354b3407fcbb6ee8" kindref="member">ErrorStatus</ref><sp/>LL_TIM_BDTR_Init(<ref refid="struct_t_i_m___type_def" kindref="compound">TIM_TypeDef</ref><sp/>*TIMx,<sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>LL_TIM_BDTR_InitTypeDef<sp/>*TIM_BDTRInitStruct);</highlight></codeline>
<codeline lineno="5255"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>USE_FULL_LL_DRIVER<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="5256"><highlight class="normal"></highlight></codeline>
<codeline lineno="5265"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>TIM1<sp/>||<sp/>TIM2<sp/>||<sp/>TIM3<sp/>||<sp/>TIM4<sp/>||<sp/>TIM14<sp/>||<sp/>TIM15<sp/>||<sp/>TIM16<sp/>||<sp/>TIM17<sp/>||<sp/>TIM6<sp/>||<sp/>TIM7<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="5266"><highlight class="normal"></highlight></codeline>
<codeline lineno="5271"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="5272"><highlight class="normal">}</highlight></codeline>
<codeline lineno="5273"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="5274"><highlight class="normal"></highlight></codeline>
<codeline lineno="5275"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>__STM32G0xx_LL_TIM_H<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_tim.h"/>
  </compounddef>
</doxygen>
