Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun May  4 09:11:33 2025
| Host         : AngelPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-8   Critical Warning  No common period between related clocks      6           
LUTAR-1    Warning           LUT drives async reset alert                 4           
TIMING-16  Warning           Large setup violation                        5           
XDCB-5     Warning           Runtime inefficient way to find pin objects  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.889        0.000                      0                60735        0.020        0.000                      0                60719        3.180        0.000                       0                 20991  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        {0.000 6.849}        13.699          72.998          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clock                                                                                   {0.000 41.666}       83.333          12.000          
  clk_out1_design_1_clk_wiz_15                                                              {0.000 5.234}        10.468          95.530          
  clk_out2_design_1_clk_wiz_15                                                              {0.000 105.090}      210.180         4.758           
  clk_out3_design_1_clk_wiz_15                                                              {0.000 16.420}       32.841          30.450          
  clkfbout_design_1_clk_wiz_15                                                              {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       23.143        0.000                      0                  933        0.097        0.000                      0                  933       15.250        0.000                       0                   487  
sys_clock                                                                                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_15                                                                    6.375        0.000                      0                49973        0.020        0.000                      0                49862        3.984        0.000                       0                 19873  
  clk_out2_design_1_clk_wiz_15                                                                  205.130        0.000                      0                  156        0.122        0.000                      0                  156        3.180        0.000                       0                    77  
  clk_out3_design_1_clk_wiz_15                                                                   20.975        0.000                      0                 1014        0.067        0.000                      0                 1014       15.440        0.000                       0                   550  
  clkfbout_design_1_clk_wiz_15                                                                                                                                                                                                               16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_15                                                                VIRTUAL_clk_out1_design_1_clk_wiz_15                                                              0.889        0.000                      0                    3        0.800        0.000                      0                    3  
clk_out3_design_1_clk_wiz_15                                                                VIRTUAL_clk_out1_design_1_clk_wiz_15                                                              8.532        0.000                      0                    6        1.492        0.000                      0                    6  
clk_out1_design_1_clk_wiz_15                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        9.170        0.000                      0                    8                                                                        
VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out1_design_1_clk_wiz_15                                                                      3.328        0.000                      0                24892        1.563        0.000                      0                24892  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_design_1_clk_wiz_15                                                                     31.504        0.000                      0                    8                                                                        
clk_out2_design_1_clk_wiz_15                                                                clk_out1_design_1_clk_wiz_15                                                                      4.842        0.000                      0                   61        0.187        0.000                      0                   61  
clk_out3_design_1_clk_wiz_15                                                                clk_out1_design_1_clk_wiz_15                                                                      4.270        0.000                      0                   44        0.188        0.000                      0                   44  
VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out2_design_1_clk_wiz_15                                                                      7.314        0.000                      0                   71        2.401        0.000                      0                   71  
VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out3_design_1_clk_wiz_15                                                                      3.442        0.000                      0                  527        3.065        0.000                      0                  527  
clk_out1_design_1_clk_wiz_15                                                                clk_out3_design_1_clk_wiz_15                                                                      4.869        0.000                      0                   96        0.152        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_design_1_clk_wiz_15                                                                clk_out1_design_1_clk_wiz_15                                                                                                                                            0.418        0.000                      0                  111  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       24.465        0.000                      0                  100        0.382        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out1_design_1_clk_wiz_15                                                                
(none)                                                                                      clk_out1_design_1_clk_wiz_15                                                                clk_out1_design_1_clk_wiz_15                                                                
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_design_1_clk_wiz_15                                                                
(none)                                                                                      VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out2_design_1_clk_wiz_15                                                                
(none)                                                                                      VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out3_design_1_clk_wiz_15                                                                
(none)                                                                                      clk_out1_design_1_clk_wiz_15                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clkfbout_design_1_clk_wiz_15                                                                                                                                                            
(none)                                                                                                                                                                                  clk_out1_design_1_clk_wiz_15                                                                
(none)                                                                                                                                                                                  clk_out2_design_1_clk_wiz_15                                                                
(none)                                                                                                                                                                                  clk_out3_design_1_clk_wiz_15                                                                
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       23.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        9.355ns  (logic 0.966ns (10.326%)  route 8.389ns (89.674%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.566     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.419     3.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.810     6.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I1_O)        0.299     6.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.198    10.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y79         LUT4 (Prop_lut4_I1_O)        0.124    10.238 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.949    11.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y76         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.432    12.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.325    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X31Y48         FDRE (Setup_fdre_C_R)       -0.429    35.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.886    
                         arrival time                         -12.743    
  -------------------------------------------------------------------
                         slack                                 23.143    

Slack (MET) :             23.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        9.355ns  (logic 0.966ns (10.326%)  route 8.389ns (89.674%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.566     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.419     3.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.810     6.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I1_O)        0.299     6.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.198    10.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y79         LUT4 (Prop_lut4_I1_O)        0.124    10.238 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.949    11.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y76         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.432    12.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.325    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X31Y48         FDRE (Setup_fdre_C_R)       -0.429    35.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.886    
                         arrival time                         -12.743    
  -------------------------------------------------------------------
                         slack                                 23.143    

Slack (MET) :             23.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        9.355ns  (logic 0.966ns (10.326%)  route 8.389ns (89.674%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.566     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.419     3.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.810     6.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I1_O)        0.299     6.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.198    10.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y79         LUT4 (Prop_lut4_I1_O)        0.124    10.238 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.949    11.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y76         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.432    12.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.325    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X31Y48         FDRE (Setup_fdre_C_R)       -0.429    35.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.886    
                         arrival time                         -12.743    
  -------------------------------------------------------------------
                         slack                                 23.143    

Slack (MET) :             23.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        9.355ns  (logic 0.966ns (10.326%)  route 8.389ns (89.674%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.566     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.419     3.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.810     6.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I1_O)        0.299     6.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.198    10.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y79         LUT4 (Prop_lut4_I1_O)        0.124    10.238 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.949    11.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y76         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.432    12.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.325    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X31Y48         FDRE (Setup_fdre_C_R)       -0.429    35.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         35.886    
                         arrival time                         -12.743    
  -------------------------------------------------------------------
                         slack                                 23.143    

Slack (MET) :             23.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        9.355ns  (logic 0.966ns (10.326%)  route 8.389ns (89.674%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.566     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.419     3.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.810     6.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I1_O)        0.299     6.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.198    10.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y79         LUT4 (Prop_lut4_I1_O)        0.124    10.238 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.949    11.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y76         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.432    12.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.325    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X31Y48         FDRE (Setup_fdre_C_R)       -0.429    35.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         35.886    
                         arrival time                         -12.743    
  -------------------------------------------------------------------
                         slack                                 23.143    

Slack (MET) :             23.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        9.355ns  (logic 0.966ns (10.326%)  route 8.389ns (89.674%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.566     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.419     3.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.810     6.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I1_O)        0.299     6.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.198    10.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y79         LUT4 (Prop_lut4_I1_O)        0.124    10.238 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.949    11.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y76         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.432    12.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.325    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X31Y48         FDRE (Setup_fdre_C_R)       -0.429    35.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         35.886    
                         arrival time                         -12.743    
  -------------------------------------------------------------------
                         slack                                 23.143    

Slack (MET) :             24.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.617ns  (logic 0.870ns (11.422%)  route 6.747ns (88.578%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.993ns = ( 35.993 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.566     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.419     3.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.810     6.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I1_O)        0.299     6.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.198    10.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.152    10.266 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.738    11.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X30Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.417    35.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.245    36.238    
                         clock uncertainty           -0.035    36.202    
    SLICE_X30Y75         FDRE (Setup_fdre_C_R)       -0.748    35.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         35.454    
                         arrival time                         -11.004    
  -------------------------------------------------------------------
                         slack                                 24.450    

Slack (MET) :             24.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.617ns  (logic 0.870ns (11.422%)  route 6.747ns (88.578%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.993ns = ( 35.993 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.566     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.419     3.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.810     6.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I1_O)        0.299     6.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.198    10.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.152    10.266 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.738    11.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X30Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.417    35.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.245    36.238    
                         clock uncertainty           -0.035    36.202    
    SLICE_X30Y75         FDRE (Setup_fdre_C_R)       -0.748    35.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         35.454    
                         arrival time                         -11.004    
  -------------------------------------------------------------------
                         slack                                 24.450    

Slack (MET) :             24.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.617ns  (logic 0.870ns (11.422%)  route 6.747ns (88.578%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.993ns = ( 35.993 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.566     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.419     3.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.810     6.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I1_O)        0.299     6.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.198    10.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.152    10.266 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.738    11.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X30Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.417    35.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.245    36.238    
                         clock uncertainty           -0.035    36.202    
    SLICE_X30Y75         FDRE (Setup_fdre_C_R)       -0.748    35.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         35.454    
                         arrival time                         -11.004    
  -------------------------------------------------------------------
                         slack                                 24.450    

Slack (MET) :             24.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.617ns  (logic 0.870ns (11.422%)  route 6.747ns (88.578%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.993ns = ( 35.993 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.566     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.419     3.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.810     6.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I1_O)        0.299     6.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.198    10.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.152    10.266 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.738    11.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X30Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.417    35.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                         clock pessimism              0.245    36.238    
                         clock uncertainty           -0.035    36.202    
    SLICE_X30Y75         FDRE (Setup_fdre_C_R)       -0.748    35.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]
  -------------------------------------------------------------------
                         required time                         35.454    
                         arrival time                         -11.004    
  -------------------------------------------------------------------
                         slack                                 24.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.558     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDCE (Prop_fdce_C_Q)         0.128     1.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.075     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X28Y87         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X28Y87         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.366     1.286    
    SLICE_X28Y87         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.448%)  route 0.274ns (59.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.566     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/Q
                         net (fo=2, routed)           0.274     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.045     1.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_i_1/O
                         net (fo=1, routed)           0.000     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iTDO_next
    SLICE_X33Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.831     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X33Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg/C
                         clock pessimism             -0.110     1.545    
    SLICE_X33Y53         FDRE (Hold_fdre_C_D)         0.092     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.557     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDCE (Prop_fdce_C_Q)         0.141     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.121     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X28Y86         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.826     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X28Y86         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.366     1.285    
    SLICE_X28Y86         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.593     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     1.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/Q
                         net (fo=1, routed)           0.052     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[6]
    SLICE_X40Y5          LUT2 (Prop_lut2_I1_O)        0.045     1.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[5]_i_1/O
                         net (fo=1, routed)           0.000     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[5]_i_1_n_0
    SLICE_X40Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.864     1.688    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]/C
                         clock pessimism             -0.368     1.320    
    SLICE_X40Y5          FDRE (Hold_fdre_C_D)         0.121     1.441    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.563     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/Q
                         net (fo=2, routed)           0.056     1.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.833     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                         clock pessimism             -0.380     1.277    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.076     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.561     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X33Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.831     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.380     1.276    
    SLICE_X33Y53         FDRE (Hold_fdre_C_D)         0.075     1.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.563     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/Q
                         net (fo=2, routed)           0.056     1.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.833     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                         clock pessimism             -0.380     1.277    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.075     1.352    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.558     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDCE (Prop_fdce_C_Q)         0.128     1.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.075     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X28Y87         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X28Y87         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.366     1.286    
    SLICE_X28Y87         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.563     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.056     1.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.833     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.380     1.277    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.071     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.552     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X29Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     1.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.068     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X29Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.820     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X29Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                         clock pessimism             -0.378     1.267    
    SLICE_X29Y79         FDRE (Hold_fdre_C_D)         0.075     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X38Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X40Y7    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X41Y7    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X41Y7    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X41Y7    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X41Y7    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X39Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X39Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X39Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack        6.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/HwModeRegister_reg_reg[0][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.462ns  (logic 0.419ns (3.362%)  route 12.043ns (96.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.630    -0.711    design_1_i/rst_clk_wiz_1_6M1/U0/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.292 r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13557, routed)      12.043    11.751    design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/reset
    SLICE_X26Y34         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/HwModeRegister_reg_reg[0][9]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.442    18.609    design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/clk
    SLICE_X26Y34         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/HwModeRegister_reg_reg[0][9]/C
                         clock pessimism              0.501    19.109    
                         clock uncertainty           -0.283    18.826    
    SLICE_X26Y34         FDRE (Setup_fdre_C_R)       -0.699    18.127    design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/HwModeRegister_reg_reg[0][9]
  -------------------------------------------------------------------
                         required time                         18.127    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/HwModeRegister_reg_reg[1][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.462ns  (logic 0.419ns (3.362%)  route 12.043ns (96.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.630    -0.711    design_1_i/rst_clk_wiz_1_6M1/U0/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.292 r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13557, routed)      12.043    11.751    design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/reset
    SLICE_X26Y34         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/HwModeRegister_reg_reg[1][9]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.442    18.609    design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/clk
    SLICE_X26Y34         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/HwModeRegister_reg_reg[1][9]/C
                         clock pessimism              0.501    19.109    
                         clock uncertainty           -0.283    18.826    
    SLICE_X26Y34         FDRE (Setup_fdre_C_R)       -0.699    18.127    design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/HwModeRegister_reg_reg[1][9]
  -------------------------------------------------------------------
                         required time                         18.127    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.462ns  (logic 0.419ns (3.362%)  route 12.043ns (96.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.630    -0.711    design_1_i/rst_clk_wiz_1_6M1/U0/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.292 r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13557, routed)      12.043    11.751    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/reset
    SLICE_X26Y34         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.442    18.609    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/clk
    SLICE_X26Y34         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[4]/C
                         clock pessimism              0.501    19.109    
                         clock uncertainty           -0.283    18.826    
    SLICE_X26Y34         FDRE (Setup_fdre_C_R)       -0.699    18.127    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[4]
  -------------------------------------------------------------------
                         required time                         18.127    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.462ns  (logic 0.419ns (3.362%)  route 12.043ns (96.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.630    -0.711    design_1_i/rst_clk_wiz_1_6M1/U0/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.292 r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13557, routed)      12.043    11.751    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/reset
    SLICE_X26Y34         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.442    18.609    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/clk
    SLICE_X26Y34         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[5]/C
                         clock pessimism              0.501    19.109    
                         clock uncertainty           -0.283    18.826    
    SLICE_X26Y34         FDRE (Setup_fdre_C_R)       -0.699    18.127    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[5]
  -------------------------------------------------------------------
                         required time                         18.127    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.462ns  (logic 0.419ns (3.362%)  route 12.043ns (96.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.630    -0.711    design_1_i/rst_clk_wiz_1_6M1/U0/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.292 r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13557, routed)      12.043    11.751    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/reset
    SLICE_X26Y34         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.442    18.609    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/clk
    SLICE_X26Y34         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[6]/C
                         clock pessimism              0.501    19.109    
                         clock uncertainty           -0.283    18.826    
    SLICE_X26Y34         FDRE (Setup_fdre_C_R)       -0.699    18.127    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[6]
  -------------------------------------------------------------------
                         required time                         18.127    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.462ns  (logic 0.419ns (3.362%)  route 12.043ns (96.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.630    -0.711    design_1_i/rst_clk_wiz_1_6M1/U0/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.292 r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13557, routed)      12.043    11.751    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/reset
    SLICE_X26Y34         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.442    18.609    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/clk
    SLICE_X26Y34         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[7]/C
                         clock pessimism              0.501    19.109    
                         clock uncertainty           -0.283    18.826    
    SLICE_X26Y34         FDRE (Setup_fdre_C_R)       -0.699    18.127    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[7]
  -------------------------------------------------------------------
                         required time                         18.127    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.351ns  (logic 0.419ns (3.393%)  route 11.932ns (96.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.630    -0.711    design_1_i/rst_clk_wiz_1_6M1/U0/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.292 r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13557, routed)      11.932    11.640    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/reset
    SLICE_X26Y37         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.444    18.611    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/clk
    SLICE_X26Y37         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[16]/C
                         clock pessimism              0.501    19.111    
                         clock uncertainty           -0.283    18.828    
    SLICE_X26Y37         FDRE (Setup_fdre_C_R)       -0.699    18.129    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[16]
  -------------------------------------------------------------------
                         required time                         18.129    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.351ns  (logic 0.419ns (3.393%)  route 11.932ns (96.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.630    -0.711    design_1_i/rst_clk_wiz_1_6M1/U0/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.292 r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13557, routed)      11.932    11.640    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/reset
    SLICE_X26Y37         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.444    18.611    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/clk
    SLICE_X26Y37         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[17]/C
                         clock pessimism              0.501    19.111    
                         clock uncertainty           -0.283    18.828    
    SLICE_X26Y37         FDRE (Setup_fdre_C_R)       -0.699    18.129    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[17]
  -------------------------------------------------------------------
                         required time                         18.129    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.351ns  (logic 0.419ns (3.393%)  route 11.932ns (96.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.630    -0.711    design_1_i/rst_clk_wiz_1_6M1/U0/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.292 r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13557, routed)      11.932    11.640    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/reset
    SLICE_X26Y37         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.444    18.611    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/clk
    SLICE_X26Y37         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[18]/C
                         clock pessimism              0.501    19.111    
                         clock uncertainty           -0.283    18.828    
    SLICE_X26Y37         FDRE (Setup_fdre_C_R)       -0.699    18.129    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[18]
  -------------------------------------------------------------------
                         required time                         18.129    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.351ns  (logic 0.419ns (3.393%)  route 11.932ns (96.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.630    -0.711    design_1_i/rst_clk_wiz_1_6M1/U0/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.419    -0.292 r  design_1_i/rst_clk_wiz_1_6M1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13557, routed)      11.932    11.640    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/reset
    SLICE_X26Y37         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.444    18.611    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/clk
    SLICE_X26Y37         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[19]/C
                         clock pessimism              0.501    19.111    
                         clock uncertainty           -0.283    18.828    
    SLICE_X26Y37         FDRE (Setup_fdre_C_R)       -0.699    18.129    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/out_DTC17_1_reg[19]
  -------------------------------------------------------------------
                         required time                         18.129    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  6.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Gain5_out1_2_reg[2][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedDelay_regin_1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.558%)  route 0.215ns (60.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.557    -0.533    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X17Y57         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Gain5_out1_2_reg[2][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Gain5_out1_2_reg[2][30]/Q
                         net (fo=1, routed)           0.215    -0.176    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedInput_1[30]
    SLICE_X15Y57         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedDelay_regin_1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.828    -0.764    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X15Y57         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedDelay_regin_1_reg[30]/C
                         clock pessimism              0.498    -0.266    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.070    -0.196    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedDelay_regin_1_reg[30]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Data_Type_Conversion5_out1_2_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.405%)  route 0.217ns (60.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.546    -0.544    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X16Y73         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[1][15]/Q
                         net (fo=1, routed)           0.217    -0.186    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[1]_170[15]
    SLICE_X15Y72         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Data_Type_Conversion5_out1_2_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.816    -0.776    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X15Y72         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Data_Type_Conversion5_out1_2_reg[1][15]/C
                         clock pessimism              0.498    -0.278    
    SLICE_X15Y72         FDRE (Hold_fdre_C_D)         0.070    -0.208    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Data_Type_Conversion5_out1_2_reg[1][15]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Data_Type_Conversion5_out1_2_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.711%)  route 0.214ns (60.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.545    -0.545    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X17Y74         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[1][2]/Q
                         net (fo=1, routed)           0.214    -0.190    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[1]_170[2]
    SLICE_X14Y73         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Data_Type_Conversion5_out1_2_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.814    -0.778    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X14Y73         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Data_Type_Conversion5_out1_2_reg[1][2]/C
                         clock pessimism              0.498    -0.280    
    SLICE_X14Y73         FDRE (Hold_fdre_C_D)         0.059    -0.221    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Data_Type_Conversion5_out1_2_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_5_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.698%)  route 0.223ns (61.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.559    -0.531    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X13Y61         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_5_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_5_reg[100]/Q
                         net (fo=1, routed)           0.223    -0.166    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Data_Type_Conversion5_out1[0]_166[6]
    SLICE_X16Y60         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.825    -0.768    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X16Y60         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0][6]/C
                         clock pessimism              0.498    -0.270    
    SLICE_X16Y60         FDRE (Hold_fdre_C_D)         0.066    -0.204    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.937%)  route 0.210ns (53.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.555    -0.535    <hidden>
    SLICE_X16Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  <hidden>
                         net (fo=1, routed)           0.210    -0.183    <hidden>
    SLICE_X15Y87         LUT6 (Prop_lut6_I0_O)        0.045    -0.138 r  <hidden>
                         net (fo=1, routed)           0.000    -0.138    <hidden>
    SLICE_X15Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.825    -0.767    <hidden>
    SLICE_X15Y87         FDRE                                         r  <hidden>
                         clock pessimism              0.498    -0.269    
    SLICE_X15Y87         FDRE (Hold_fdre_C_D)         0.092    -0.177    <hidden>
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.555%)  route 0.234ns (62.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.561    -0.529    <hidden>
    SLICE_X13Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  <hidden>
                         net (fo=2, routed)           0.234    -0.153    <hidden>
    SLICE_X17Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.826    -0.767    <hidden>
    SLICE_X17Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.498    -0.269    
    SLICE_X17Y92         FDRE (Hold_fdre_C_D)         0.076    -0.193    <hidden>
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Delay11_out1_1_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.710%)  route 0.233ns (62.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.560    -0.530    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_reg[3]/Q
                         net (fo=1, routed)           0.233    -0.156    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_reg_n_0_[3]
    SLICE_X16Y50         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Delay11_out1_1_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.827    -0.765    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X16Y50         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Delay11_out1_1_reg[2][3]/C
                         clock pessimism              0.503    -0.262    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.066    -0.196    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Delay11_out1_1_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedDelay_regin_6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/u_ShiftRegisterRAM_Wrapper_5/wr_din_last_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.292%)  route 0.227ns (61.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.549    -0.541    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X17Y70         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedDelay_regin_6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedDelay_regin_6_reg[2]/Q
                         net (fo=2, routed)           0.227    -0.172    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/u_ShiftRegisterRAM_Wrapper_5/Q[2]
    SLICE_X14Y70         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/u_ShiftRegisterRAM_Wrapper_5/wr_din_last_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.818    -0.774    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/u_ShiftRegisterRAM_Wrapper_5/clk
    SLICE_X14Y70         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/u_ShiftRegisterRAM_Wrapper_5/wr_din_last_value_reg[2]/C
                         clock pessimism              0.498    -0.276    
    SLICE_X14Y70         FDRE (Hold_fdre_C_D)         0.063    -0.213    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/u_ShiftRegisterRAM_Wrapper_5/wr_din_last_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.888%)  route 0.241ns (63.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.560    -0.530    <hidden>
    SLICE_X13Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  <hidden>
                         net (fo=2, routed)           0.241    -0.147    <hidden>
    SLICE_X16Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.826    -0.767    <hidden>
    SLICE_X16Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.498    -0.269    
    SLICE_X16Y92         FDRE (Hold_fdre_C_D)         0.078    -0.191    <hidden>
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Gain2_out1_2_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedDelay_regin_5_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.656%)  route 0.233ns (62.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.556    -0.534    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Gain2_out1_2_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Gain2_out1_2_reg[0][19]/Q
                         net (fo=1, routed)           0.233    -0.159    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedInput_5[95]
    SLICE_X16Y66         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedDelay_regin_5_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.820    -0.773    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X16Y66         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedDelay_regin_5_reg[95]/C
                         clock pessimism              0.498    -0.275    
    SLICE_X16Y66         FDRE (Hold_fdre_C_D)         0.071    -0.204    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedDelay_regin_5_reg[95]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_15
Waveform(ns):       { 0.000 5.234 }
Period(ns):         10.468
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.468      6.584      DSP48_X1Y16      design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/Gain3_out1_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.468      6.584      DSP48_X1Y17      design_1_i/PFC_Van_3ph_0/inst/u_FET_CTRL/on_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.468      6.584      DSP48_X1Y9       design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.468      6.584      DSP48_X1Y3       design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.468      6.584      DSP48_X0Y7       design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[2]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.468      6.584      DSP48_X1Y7       design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[3]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.468      6.584      DSP48_X1Y5       design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.468      6.584      DSP48_X1Y1       design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[5]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.468      6.584      DSP48_X0Y1       design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[6]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.468      6.584      DSP48_X0Y3       design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[7]/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.468      202.892    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X30Y88     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X30Y88     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X30Y88     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X30Y88     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X30Y88     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X30Y88     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X30Y88     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X30Y88     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X30Y88     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X30Y88     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X30Y88     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X30Y88     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X30Y88     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X30Y88     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X30Y88     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X30Y88     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X30Y88     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X30Y88     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X30Y88     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.234       3.984      SLICE_X30Y88     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_15
  To Clock:  clk_out2_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack      205.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             205.130ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            210.180ns  (clk_out2_design_1_clk_wiz_15 rise@210.180ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.580ns (14.232%)  route 3.495ns (85.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 208.856 - 210.180 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.567    -0.774    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X25Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.318 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          2.693     2.376    design_1_i/sine_3ph_0/inst/u_va/reset
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124     2.500 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.802     3.301    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    210.180   210.180 r  
    M9                                                0.000   210.180 r  sys_clock (IN)
                         net (fo=0)                   0.000   210.180    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   211.574 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   212.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   205.674 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   207.255    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   207.346 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.510   208.856    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[0]/C
                         clock pessimism              0.501   209.357    
                         clock uncertainty           -0.496   208.861    
    SLICE_X3Y8           FDRE (Setup_fdre_C_R)       -0.429   208.432    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                        208.432    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                205.130    

Slack (MET) :             205.130ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            210.180ns  (clk_out2_design_1_clk_wiz_15 rise@210.180ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.580ns (14.232%)  route 3.495ns (85.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 208.856 - 210.180 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.567    -0.774    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X25Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.318 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          2.693     2.376    design_1_i/sine_3ph_0/inst/u_va/reset
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124     2.500 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.802     3.301    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    210.180   210.180 r  
    M9                                                0.000   210.180 r  sys_clock (IN)
                         net (fo=0)                   0.000   210.180    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   211.574 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   212.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   205.674 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   207.255    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   207.346 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.510   208.856    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[1]/C
                         clock pessimism              0.501   209.357    
                         clock uncertainty           -0.496   208.861    
    SLICE_X3Y8           FDRE (Setup_fdre_C_R)       -0.429   208.432    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                        208.432    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                205.130    

Slack (MET) :             205.130ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            210.180ns  (clk_out2_design_1_clk_wiz_15 rise@210.180ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.580ns (14.232%)  route 3.495ns (85.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 208.856 - 210.180 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.567    -0.774    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X25Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.318 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          2.693     2.376    design_1_i/sine_3ph_0/inst/u_va/reset
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124     2.500 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.802     3.301    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    210.180   210.180 r  
    M9                                                0.000   210.180 r  sys_clock (IN)
                         net (fo=0)                   0.000   210.180    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   211.574 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   212.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   205.674 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   207.255    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   207.346 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.510   208.856    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[2]/C
                         clock pessimism              0.501   209.357    
                         clock uncertainty           -0.496   208.861    
    SLICE_X3Y8           FDRE (Setup_fdre_C_R)       -0.429   208.432    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                        208.432    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                205.130    

Slack (MET) :             205.130ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            210.180ns  (clk_out2_design_1_clk_wiz_15 rise@210.180ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.580ns (14.232%)  route 3.495ns (85.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 208.856 - 210.180 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.567    -0.774    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X25Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.318 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          2.693     2.376    design_1_i/sine_3ph_0/inst/u_va/reset
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124     2.500 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.802     3.301    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    210.180   210.180 r  
    M9                                                0.000   210.180 r  sys_clock (IN)
                         net (fo=0)                   0.000   210.180    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   211.574 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   212.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   205.674 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   207.255    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   207.346 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.510   208.856    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[3]/C
                         clock pessimism              0.501   209.357    
                         clock uncertainty           -0.496   208.861    
    SLICE_X3Y8           FDRE (Setup_fdre_C_R)       -0.429   208.432    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                        208.432    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                205.130    

Slack (MET) :             205.130ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            210.180ns  (clk_out2_design_1_clk_wiz_15 rise@210.180ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.580ns (14.232%)  route 3.495ns (85.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 208.856 - 210.180 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.567    -0.774    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X25Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.318 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          2.693     2.376    design_1_i/sine_3ph_0/inst/u_va/reset
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124     2.500 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.802     3.301    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    210.180   210.180 r  
    M9                                                0.000   210.180 r  sys_clock (IN)
                         net (fo=0)                   0.000   210.180    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   211.574 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   212.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   205.674 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   207.255    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   207.346 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.510   208.856    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[4]/C
                         clock pessimism              0.501   209.357    
                         clock uncertainty           -0.496   208.861    
    SLICE_X3Y8           FDRE (Setup_fdre_C_R)       -0.429   208.432    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                        208.432    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                205.130    

Slack (MET) :             205.130ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            210.180ns  (clk_out2_design_1_clk_wiz_15 rise@210.180ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.580ns (14.232%)  route 3.495ns (85.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 208.856 - 210.180 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.567    -0.774    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X25Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.318 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          2.693     2.376    design_1_i/sine_3ph_0/inst/u_va/reset
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124     2.500 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.802     3.301    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    210.180   210.180 r  
    M9                                                0.000   210.180 r  sys_clock (IN)
                         net (fo=0)                   0.000   210.180    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   211.574 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   212.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   205.674 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   207.255    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   207.346 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.510   208.856    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[5]/C
                         clock pessimism              0.501   209.357    
                         clock uncertainty           -0.496   208.861    
    SLICE_X3Y8           FDRE (Setup_fdre_C_R)       -0.429   208.432    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                        208.432    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                205.130    

Slack (MET) :             205.130ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            210.180ns  (clk_out2_design_1_clk_wiz_15 rise@210.180ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.580ns (14.232%)  route 3.495ns (85.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 208.856 - 210.180 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.567    -0.774    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X25Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.318 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          2.693     2.376    design_1_i/sine_3ph_0/inst/u_va/reset
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124     2.500 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.802     3.301    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    210.180   210.180 r  
    M9                                                0.000   210.180 r  sys_clock (IN)
                         net (fo=0)                   0.000   210.180    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   211.574 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   212.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   205.674 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   207.255    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   207.346 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.510   208.856    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[6]/C
                         clock pessimism              0.501   209.357    
                         clock uncertainty           -0.496   208.861    
    SLICE_X3Y8           FDRE (Setup_fdre_C_R)       -0.429   208.432    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[6]
  -------------------------------------------------------------------
                         required time                        208.432    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                205.130    

Slack (MET) :             205.162ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/Delay2_out1_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            210.180ns  (clk_out2_design_1_clk_wiz_15 rise@210.180ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.580ns (14.488%)  route 3.423ns (85.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 208.831 - 210.180 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.567    -0.774    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X25Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.318 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          2.645     2.327    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/reset
    SLICE_X2Y6           LUT3 (Prop_lut3_I0_O)        0.124     2.451 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/Delay2_out1_reg_i_1/O
                         net (fo=3, routed)           0.779     3.230    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc_n_2
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    210.180   210.180 r  
    M9                                                0.000   210.180 r  sys_clock (IN)
                         net (fo=0)                   0.000   210.180    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   211.574 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   212.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   205.674 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   207.255    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   207.346 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.485   208.831    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                         clock pessimism              0.501   209.331    
                         clock uncertainty           -0.496   208.835    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443   208.392    design_1_i/sine_3ph_0/inst/Delay2_out1_reg
  -------------------------------------------------------------------
                         required time                        208.392    
                         arrival time                          -3.230    
  -------------------------------------------------------------------
                         slack                                205.162    

Slack (MET) :             205.196ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/Delay1_out1_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            210.180ns  (clk_out2_design_1_clk_wiz_15 rise@210.180ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.704ns (18.264%)  route 3.151ns (81.736%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 208.830 - 210.180 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.630    -0.711    design_1_i/sine_3ph_0/inst/u_vb/clk
    SLICE_X5Y2           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[3]/Q
                         net (fo=7, routed)           1.138     0.884    design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[3]
    SLICE_X5Y4           LUT3 (Prop_lut3_I0_O)        0.124     1.008 f  design_1_i/sine_3ph_0/inst/u_vb/Delay1_out1_reg_i_7/O
                         net (fo=3, routed)           1.059     2.067    design_1_i/sine_3ph_0/inst/u_vb/Delay1_out1_reg_i_7_n_0
    SLICE_X5Y4           LUT5 (Prop_lut5_I1_O)        0.124     2.191 r  design_1_i/sine_3ph_0/inst/u_vb/Delay1_out1_reg_i_6/O
                         net (fo=1, routed)           0.953     3.144    design_1_i/sine_3ph_0/inst/u_Lookup_Table3/prelookup_idx_0[0]
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    210.180   210.180 r  
    M9                                                0.000   210.180 r  sys_clock (IN)
                         net (fo=0)                   0.000   210.180    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   211.574 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   212.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   205.674 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   207.255    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   207.346 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.484   208.830    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                         clock pessimism              0.573   209.402    
                         clock uncertainty           -0.496   208.906    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   208.340    design_1_i/sine_3ph_0/inst/Delay1_out1_reg
  -------------------------------------------------------------------
                         required time                        208.340    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                205.196    

Slack (MET) :             205.202ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/Delay1_out1_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            210.180ns  (clk_out2_design_1_clk_wiz_15 rise@210.180ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.580ns (14.636%)  route 3.383ns (85.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 208.830 - 210.180 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.567    -0.774    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X25Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.318 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          2.645     2.327    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/reset
    SLICE_X2Y6           LUT3 (Prop_lut3_I0_O)        0.124     2.451 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/Delay2_out1_reg_i_1/O
                         net (fo=3, routed)           0.738     3.189    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc_n_2
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    210.180   210.180 r  
    M9                                                0.000   210.180 r  sys_clock (IN)
                         net (fo=0)                   0.000   210.180    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   211.574 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   212.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   205.674 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   207.255    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   207.346 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.484   208.830    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                         clock pessimism              0.501   209.330    
                         clock uncertainty           -0.496   208.834    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443   208.391    design_1_i/sine_3ph_0/inst/Delay1_out1_reg
  -------------------------------------------------------------------
                         required time                        208.391    
                         arrival time                          -3.189    
  -------------------------------------------------------------------
                         slack                                205.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.594    -0.496    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.299    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X41Y2          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.865    -0.728    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.232    -0.496    
    SLICE_X41Y2          FDRE (Hold_fdre_C_D)         0.075    -0.421    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.594    -0.496    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X41Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.299    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X41Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.865    -0.728    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X41Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.232    -0.496    
    SLICE_X41Y0          FDRE (Hold_fdre_C_D)         0.075    -0.421    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.594    -0.496    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.287    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/p_1_in4_in
    SLICE_X41Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.865    -0.728    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.232    -0.496    
    SLICE_X41Y1          FDRE (Hold_fdre_C_D)         0.078    -0.418    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.481%)  route 0.071ns (27.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.594    -0.496    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/slowest_sync_clk
    SLICE_X39Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.071    -0.284    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X38Y0          LUT2 (Prop_lut2_I0_O)        0.045    -0.239 r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/p_3_out[2]
    SLICE_X38Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.865    -0.728    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/slowest_sync_clk
    SLICE_X38Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism              0.245    -0.483    
    SLICE_X38Y0          FDRE (Hold_fdre_C_D)         0.091    -0.392    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.287%)  route 0.129ns (47.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.565    -0.525    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/slowest_sync_clk
    SLICE_X27Y0          FDSE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.129    -0.255    design_1_i/rst_clk_wiz_1_6M2/U0/Pr_out
    SLICE_X25Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.835    -0.758    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X25Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                         clock pessimism              0.269    -0.489    
    SLICE_X25Y0          FDRE (Hold_fdre_C_D)         0.070    -0.419    design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.433%)  route 0.123ns (46.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.594    -0.496    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X41Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.123    -0.232    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/p_3_in1_in
    SLICE_X40Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.865    -0.728    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism              0.245    -0.483    
    SLICE_X40Y0          FDRE (Hold_fdre_C_D)         0.059    -0.424    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.594    -0.496    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.121    -0.211    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/p_2_in
    SLICE_X41Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.865    -0.728    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                         clock pessimism              0.248    -0.480    
    SLICE_X41Y1          FDRE (Hold_fdre_C_D)         0.075    -0.405    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.594    -0.496    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.368 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.300    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X41Y1          LUT5 (Prop_lut5_I1_O)        0.099    -0.201 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.201    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X41Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.865    -0.728    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.232    -0.496    
    SLICE_X41Y1          FDRE (Hold_fdre_C_D)         0.092    -0.404    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.019%)  route 0.129ns (40.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.592    -0.498    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y0           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[4]/Q
                         net (fo=5, routed)           0.129    -0.228    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg_n_0_[4]
    SLICE_X1Y1           LUT6 (Prop_lut6_I0_O)        0.045    -0.183 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/p_1_in[5]
    SLICE_X1Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.863    -0.730    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/C
                         clock pessimism              0.248    -0.482    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.092    -0.390    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.591    -0.499    design_1_i/sine_3ph_0/inst/u_vb/clk
    SLICE_X5Y2           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[4]/Q
                         net (fo=6, routed)           0.083    -0.287    design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[4]
    SLICE_X5Y2           LUT6 (Prop_lut6_I2_O)        0.099    -0.188 r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.188    design_1_i/sine_3ph_0/inst/u_vb/p_0_in__0[5]
    SLICE_X5Y2           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.861    -0.732    design_1_i/sine_3ph_0/inst/u_vb/clk
    SLICE_X5Y2           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[5]/C
                         clock pessimism              0.233    -0.499    
    SLICE_X5Y2           FDRE (Hold_fdre_C_D)         0.092    -0.407    design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_15
Waveform(ns):       { 0.000 105.090 }
Period(ns):         210.180
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         210.180     207.604    RAMB18_X0Y2      design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         210.180     207.604    RAMB18_X0Y1      design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         210.180     207.604    RAMB18_X0Y3      design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         210.180     208.025    BUFGCTRL_X0Y3    design_1_i/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         210.180     208.931    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         210.180     209.180    SLICE_X11Y61     <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         210.180     209.180    SLICE_X4Y23      <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         210.180     209.180    SLICE_X2Y22      <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         210.180     209.180    SLICE_X1Y25      <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         210.180     209.180    SLICE_X1Y24      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       210.180     3.180      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         105.090     104.110    SLICE_X40Y1      design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         105.090     104.110    SLICE_X40Y1      design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X11Y61     <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X11Y61     <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X4Y23      <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X4Y23      <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X2Y22      <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X2Y22      <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X1Y25      <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X1Y25      <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         105.090     104.110    SLICE_X40Y1      design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         105.090     104.110    SLICE_X40Y1      design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X11Y61     <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X11Y61     <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X4Y23      <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X4Y23      <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X2Y22      <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X2Y22      <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X1Y25      <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.090     104.590    SLICE_X1Y25      <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_15
  To Clock:  clk_out3_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack       20.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.975ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_58_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.841ns  (clk_out3_design_1_clk_wiz_15 rise@32.841ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        11.355ns  (logic 1.940ns (17.085%)  route 9.415ns (82.915%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 31.425 - 32.841 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.541    -0.800    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X19Y84         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.344 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/Q
                         net (fo=3, routed)           1.267     0.923    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg_n_0_[3]
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.445 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.787 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_7/CO[3]
                         net (fo=37, routed)          1.120     2.906    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_7_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.030 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_3/O
                         net (fo=1, routed)           0.886     3.916    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_3_n_0
    SLICE_X16Y83         LUT5 (Prop_lut5_I0_O)        0.124     4.040 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_2/O
                         net (fo=6, routed)           0.995     5.036    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_2_n_0
    SLICE_X20Y81         LUT4 (Prop_lut4_I2_O)        0.124     5.160 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_23[1]_i_2/O
                         net (fo=16, routed)          1.867     7.027    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_23[1]_i_2_n_0
    SLICE_X10Y78         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_356_i_1/O
                         net (fo=13, routed)          2.462     9.613    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_356_i_1_n_0
    SLICE_X25Y76         LUT5 (Prop_lut5_I1_O)        0.124     9.737 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_58_i_1/O
                         net (fo=1, routed)           0.817    10.555    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_58_i_1_n_0
    SLICE_X27Y73         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_58_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     32.841    32.841 r  
    M9                                                0.000    32.841 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.841    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    34.235 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.397    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    28.335 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    29.916    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.007 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.419    31.425    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X27Y73         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_58_reg/C
                         clock pessimism              0.571    31.996    
                         clock uncertainty           -0.359    31.638    
    SLICE_X27Y73         FDRE (Setup_fdre_C_D)       -0.108    31.530    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_58_reg
  -------------------------------------------------------------------
                         required time                         31.530    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                 20.975    

Slack (MET) :             21.439ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_45_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.841ns  (clk_out3_design_1_clk_wiz_15 rise@32.841ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        11.072ns  (logic 2.403ns (21.704%)  route 8.669ns (78.296%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 31.490 - 32.841 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.541    -0.800    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X19Y84         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.344 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/Q
                         net (fo=3, routed)           1.267     0.923    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg_n_0_[3]
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.445 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.787 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_7/CO[3]
                         net (fo=37, routed)          1.120     2.906    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_7_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.030 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_3/O
                         net (fo=1, routed)           0.886     3.916    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_3_n_0
    SLICE_X16Y83         LUT5 (Prop_lut5_I0_O)        0.124     4.040 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_2/O
                         net (fo=6, routed)           1.609     5.649    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_2_n_0
    SLICE_X16Y79         LUT5 (Prop_lut5_I0_O)        0.152     5.801 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_23[1]_i_3/O
                         net (fo=12, routed)          1.360     7.161    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_23[1]_i_3_n_0
    SLICE_X11Y78         LUT3 (Prop_lut3_I0_O)        0.356     7.517 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_395_i_1/O
                         net (fo=15, routed)          2.427     9.944    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_2_1228
    SLICE_X2Y75          LUT5 (Prop_lut5_I1_O)        0.327    10.271 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_45_i_1/O
                         net (fo=1, routed)           0.000    10.271    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_45_i_1_n_0
    SLICE_X2Y75          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_45_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     32.841    32.841 r  
    M9                                                0.000    32.841 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.841    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    34.235 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.397    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    28.335 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    29.916    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.007 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.484    31.490    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X2Y75          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_45_reg/C
                         clock pessimism              0.500    31.990    
                         clock uncertainty           -0.359    31.631    
    SLICE_X2Y75          FDRE (Setup_fdre_C_D)        0.079    31.710    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_45_reg
  -------------------------------------------------------------------
                         required time                         31.710    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                 21.439    

Slack (MET) :             21.618ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_43_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.841ns  (clk_out3_design_1_clk_wiz_15 rise@32.841ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        10.688ns  (logic 1.940ns (18.151%)  route 8.748ns (81.849%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 31.427 - 32.841 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.541    -0.800    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X19Y84         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.344 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/Q
                         net (fo=3, routed)           1.267     0.923    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg_n_0_[3]
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.445 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.787 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_7/CO[3]
                         net (fo=37, routed)          1.120     2.906    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_7_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.030 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_3/O
                         net (fo=1, routed)           0.886     3.916    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_3_n_0
    SLICE_X16Y83         LUT5 (Prop_lut5_I0_O)        0.124     4.040 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_2/O
                         net (fo=6, routed)           0.995     5.036    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_2_n_0
    SLICE_X20Y81         LUT4 (Prop_lut4_I2_O)        0.124     5.160 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_23[1]_i_2/O
                         net (fo=16, routed)          1.867     7.027    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_23[1]_i_2_n_0
    SLICE_X10Y78         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_356_i_1/O
                         net (fo=13, routed)          1.909     9.060    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_356_i_1_n_0
    SLICE_X15Y69         LUT5 (Prop_lut5_I1_O)        0.124     9.184 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_43_i_1/O
                         net (fo=1, routed)           0.705     9.888    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_43_i_1_n_0
    SLICE_X15Y70         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_43_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     32.841    32.841 r  
    M9                                                0.000    32.841 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.841    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    34.235 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.397    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    28.335 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    29.916    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.007 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.421    31.427    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X15Y70         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_43_reg/C
                         clock pessimism              0.500    31.927    
                         clock uncertainty           -0.359    31.568    
    SLICE_X15Y70         FDRE (Setup_fdre_C_D)       -0.062    31.506    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_43_reg
  -------------------------------------------------------------------
                         required time                         31.506    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                 21.618    

Slack (MET) :             21.693ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_37_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_697_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.841ns  (clk_out3_design_1_clk_wiz_15 rise@32.841ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        10.906ns  (logic 1.644ns (15.074%)  route 9.262ns (84.926%))
  Logic Levels:           7  (LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 31.426 - 32.841 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.535    -0.806    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X8Y78          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_37_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518    -0.288 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_37_reg[0]/Q
                         net (fo=53, routed)          1.436     1.148    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_113[0]
    SLICE_X11Y81         LUT2 (Prop_lut2_I0_O)        0.152     1.300 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_37[3]_i_4/O
                         net (fo=4, routed)           1.107     2.407    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_37[3]_i_4_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.326     2.733 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_37[1]_i_1/O
                         net (fo=22, routed)          2.413     5.145    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_37[1]_i_1_n_0
    SLICE_X4Y77          LUT2 (Prop_lut2_I1_O)        0.124     5.269 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_528_i_15/O
                         net (fo=3, routed)           1.275     6.544    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_528_i_15_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.124     6.668 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_697[15]_i_4/O
                         net (fo=12, routed)          1.120     7.789    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_697[15]_i_4_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.124     7.913 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_697[15]_i_2/O
                         net (fo=17, routed)          0.967     8.879    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_697[15]_i_2_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I5_O)        0.124     9.003 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_697[9]_i_2/O
                         net (fo=1, routed)           0.945     9.948    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_697[9]_i_2_n_0
    SLICE_X8Y78          LUT3 (Prop_lut3_I0_O)        0.152    10.100 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_697[9]_i_1/O
                         net (fo=1, routed)           0.000    10.100    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/p4837payload_debug_payload_debug[9]
    SLICE_X8Y78          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_697_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     32.841    32.841 r  
    M9                                                0.000    32.841 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.841    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    34.235 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.397    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    28.335 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    29.916    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.007 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.420    31.426    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X8Y78          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_697_reg[9]/C
                         clock pessimism              0.608    32.034    
                         clock uncertainty           -0.359    31.676    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.118    31.794    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_697_reg[9]
  -------------------------------------------------------------------
                         required time                         31.794    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                 21.693    

Slack (MET) :             21.735ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_57_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.841ns  (clk_out3_design_1_clk_wiz_15 rise@32.841ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        10.775ns  (logic 2.403ns (22.301%)  route 8.372ns (77.699%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 31.490 - 32.841 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.541    -0.800    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X19Y84         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.344 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/Q
                         net (fo=3, routed)           1.267     0.923    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg_n_0_[3]
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.445 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.787 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_7/CO[3]
                         net (fo=37, routed)          1.120     2.906    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_7_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.030 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_3/O
                         net (fo=1, routed)           0.886     3.916    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_3_n_0
    SLICE_X16Y83         LUT5 (Prop_lut5_I0_O)        0.124     4.040 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_2/O
                         net (fo=6, routed)           1.609     5.649    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_2_n_0
    SLICE_X16Y79         LUT5 (Prop_lut5_I0_O)        0.152     5.801 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_23[1]_i_3/O
                         net (fo=12, routed)          1.360     7.161    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_23[1]_i_3_n_0
    SLICE_X11Y78         LUT3 (Prop_lut3_I0_O)        0.356     7.517 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_395_i_1/O
                         net (fo=15, routed)          2.131     9.648    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_2_1228
    SLICE_X2Y74          LUT5 (Prop_lut5_I1_O)        0.327     9.975 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_57_i_1/O
                         net (fo=1, routed)           0.000     9.975    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_57_i_1_n_0
    SLICE_X2Y74          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_57_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     32.841    32.841 r  
    M9                                                0.000    32.841 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.841    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    34.235 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.397    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    28.335 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    29.916    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.007 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.484    31.490    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X2Y74          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_57_reg/C
                         clock pessimism              0.500    31.990    
                         clock uncertainty           -0.359    31.631    
    SLICE_X2Y74          FDRE (Setup_fdre_C_D)        0.079    31.710    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_57_reg
  -------------------------------------------------------------------
                         required time                         31.710    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 21.735    

Slack (MET) :             21.772ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_65_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.841ns  (clk_out3_design_1_clk_wiz_15 rise@32.841ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        10.691ns  (logic 2.403ns (22.476%)  route 8.288ns (77.524%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 31.491 - 32.841 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.541    -0.800    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X19Y84         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.344 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/Q
                         net (fo=3, routed)           1.267     0.923    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg_n_0_[3]
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.445 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.787 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_7/CO[3]
                         net (fo=37, routed)          1.120     2.906    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_7_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.030 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_3/O
                         net (fo=1, routed)           0.886     3.916    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_3_n_0
    SLICE_X16Y83         LUT5 (Prop_lut5_I0_O)        0.124     4.040 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_2/O
                         net (fo=6, routed)           1.609     5.649    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_2_n_0
    SLICE_X16Y79         LUT5 (Prop_lut5_I0_O)        0.152     5.801 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_23[1]_i_3/O
                         net (fo=12, routed)          1.360     7.161    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_23[1]_i_3_n_0
    SLICE_X11Y78         LUT3 (Prop_lut3_I0_O)        0.356     7.517 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_395_i_1/O
                         net (fo=15, routed)          2.047     9.564    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_2_1228
    SLICE_X4Y73          LUT5 (Prop_lut5_I1_O)        0.327     9.891 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_65_i_1/O
                         net (fo=1, routed)           0.000     9.891    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_65_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_65_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     32.841    32.841 r  
    M9                                                0.000    32.841 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.841    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    34.235 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.397    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    28.335 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    29.916    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.007 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.485    31.491    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X4Y73          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_65_reg/C
                         clock pessimism              0.500    31.991    
                         clock uncertainty           -0.359    31.632    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)        0.031    31.663    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_65_reg
  -------------------------------------------------------------------
                         required time                         31.663    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                 21.772    

Slack (MET) :             21.778ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_42_46_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.841ns  (clk_out3_design_1_clk_wiz_15 rise@32.841ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        10.523ns  (logic 2.176ns (20.678%)  route 8.347ns (79.322%))
  Logic Levels:           9  (CARRY4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 31.421 - 32.841 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.541    -0.800    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X19Y84         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.344 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/Q
                         net (fo=3, routed)           1.267     0.923    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg_n_0_[3]
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.445 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.787 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_7/CO[3]
                         net (fo=37, routed)          1.120     2.906    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_7_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.030 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_3/O
                         net (fo=1, routed)           0.886     3.916    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_3_n_0
    SLICE_X16Y83         LUT5 (Prop_lut5_I0_O)        0.124     4.040 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_2/O
                         net (fo=6, routed)           1.544     5.585    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_2_n_0
    SLICE_X15Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.709 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_1/O
                         net (fo=11, routed)          1.319     7.028    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_8
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.153     7.181 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_42_31_i_2/O
                         net (fo=11, routed)          1.571     8.752    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_42_31_i_2_n_0
    SLICE_X19Y75         LUT5 (Prop_lut5_I4_O)        0.331     9.083 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_42_46_i_1/O
                         net (fo=1, routed)           0.640     9.723    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_42_46_i_1_n_0
    SLICE_X13Y75         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_42_46_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     32.841    32.841 r  
    M9                                                0.000    32.841 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.841    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    34.235 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.397    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    28.335 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    29.916    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.007 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.415    31.421    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X13Y75         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_42_46_reg/C
                         clock pessimism              0.500    31.921    
                         clock uncertainty           -0.359    31.562    
    SLICE_X13Y75         FDRE (Setup_fdre_C_D)       -0.061    31.501    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_42_46_reg
  -------------------------------------------------------------------
                         required time                         31.501    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                 21.778    

Slack (MET) :             21.784ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_37_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.841ns  (clk_out3_design_1_clk_wiz_15 rise@32.841ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        10.680ns  (logic 2.403ns (22.499%)  route 8.277ns (77.501%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 31.491 - 32.841 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.541    -0.800    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X19Y84         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.344 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/Q
                         net (fo=3, routed)           1.267     0.923    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg_n_0_[3]
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.445 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.787 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_7/CO[3]
                         net (fo=37, routed)          1.120     2.906    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_7_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.030 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_3/O
                         net (fo=1, routed)           0.886     3.916    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_3_n_0
    SLICE_X16Y83         LUT5 (Prop_lut5_I0_O)        0.124     4.040 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_2/O
                         net (fo=6, routed)           1.609     5.649    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_2_n_0
    SLICE_X16Y79         LUT5 (Prop_lut5_I0_O)        0.152     5.801 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_23[1]_i_3/O
                         net (fo=12, routed)          1.360     7.161    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_23[1]_i_3_n_0
    SLICE_X11Y78         LUT3 (Prop_lut3_I0_O)        0.356     7.517 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_395_i_1/O
                         net (fo=15, routed)          2.036     9.553    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_2_1228
    SLICE_X4Y76          LUT5 (Prop_lut5_I1_O)        0.327     9.880 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_37_i_1/O
                         net (fo=1, routed)           0.000     9.880    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_37_i_1_n_0
    SLICE_X4Y76          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_37_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     32.841    32.841 r  
    M9                                                0.000    32.841 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.841    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    34.235 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.397    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    28.335 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    29.916    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.007 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.485    31.491    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_37_reg/C
                         clock pessimism              0.500    31.991    
                         clock uncertainty           -0.359    31.632    
    SLICE_X4Y76          FDRE (Setup_fdre_C_D)        0.032    31.664    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_37_reg
  -------------------------------------------------------------------
                         required time                         31.664    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                 21.784    

Slack (MET) :             21.837ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_52_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.841ns  (clk_out3_design_1_clk_wiz_15 rise@32.841ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        10.500ns  (logic 1.940ns (18.476%)  route 8.560ns (81.524%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 31.427 - 32.841 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.541    -0.800    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X19Y84         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.344 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/Q
                         net (fo=3, routed)           1.267     0.923    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg_n_0_[3]
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.445 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.787 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_7/CO[3]
                         net (fo=37, routed)          1.120     2.906    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_7_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.030 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_3/O
                         net (fo=1, routed)           0.886     3.916    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_3_n_0
    SLICE_X16Y83         LUT5 (Prop_lut5_I0_O)        0.124     4.040 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_2/O
                         net (fo=6, routed)           1.212     5.253    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_2_n_0
    SLICE_X17Y78         LUT6 (Prop_lut6_I0_O)        0.124     5.377 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_421_i_1/O
                         net (fo=7, routed)           1.399     6.776    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_2_1384
    SLICE_X10Y77         LUT4 (Prop_lut4_I2_O)        0.124     6.900 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_28_i_2/O
                         net (fo=36, routed)          2.353     9.253    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_28_i_2_n_0
    SLICE_X15Y69         LUT5 (Prop_lut5_I0_O)        0.124     9.377 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_52_i_1/O
                         net (fo=1, routed)           0.323     9.700    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_52_i_1_n_0
    SLICE_X12Y69         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_52_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     32.841    32.841 r  
    M9                                                0.000    32.841 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.841    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    34.235 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.397    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    28.335 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    29.916    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.007 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.421    31.427    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X12Y69         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_52_reg/C
                         clock pessimism              0.500    31.927    
                         clock uncertainty           -0.359    31.568    
    SLICE_X12Y69         FDRE (Setup_fdre_C_D)       -0.031    31.537    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_52_reg
  -------------------------------------------------------------------
                         required time                         31.537    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                 21.837    

Slack (MET) :             21.870ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_46_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.841ns  (clk_out3_design_1_clk_wiz_15 rise@32.841ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 1.940ns (18.546%)  route 8.521ns (81.454%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 31.429 - 32.841 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.541    -0.800    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X19Y84         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.344 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[3]/Q
                         net (fo=3, routed)           1.267     0.923    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg_n_0_[3]
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.445 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.445    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.559    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.673    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.787 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_7/CO[3]
                         net (fo=37, routed)          1.120     2.906    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_7_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.030 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_3/O
                         net (fo=1, routed)           0.886     3.916    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_3_n_0
    SLICE_X16Y83         LUT5 (Prop_lut5_I0_O)        0.124     4.040 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_2/O
                         net (fo=6, routed)           0.995     5.036    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_331_i_2_n_0
    SLICE_X20Y81         LUT4 (Prop_lut4_I2_O)        0.124     5.160 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_23[1]_i_2/O
                         net (fo=16, routed)          1.867     7.027    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_23[1]_i_2_n_0
    SLICE_X10Y78         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_356_i_1/O
                         net (fo=13, routed)          2.056     9.207    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_356_i_1_n_0
    SLICE_X11Y68         LUT5 (Prop_lut5_I1_O)        0.124     9.331 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_46_i_1/O
                         net (fo=1, routed)           0.330     9.660    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_46_i_1_n_0
    SLICE_X11Y68         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_46_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     32.841    32.841 r  
    M9                                                0.000    32.841 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.841    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    34.235 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.397    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    28.335 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    29.916    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.007 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.423    31.429    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X11Y68         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_46_reg/C
                         clock pessimism              0.500    31.929    
                         clock uncertainty           -0.359    31.570    
    SLICE_X11Y68         FDRE (Setup_fdre_C_D)       -0.040    31.530    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_46_reg
  -------------------------------------------------------------------
                         required time                         31.530    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                 21.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_182_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.192ns (44.914%)  route 0.235ns (55.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.555    -0.535    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X15Y82         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[0]/Q
                         net (fo=3, routed)           0.235    -0.158    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_31_14_reg_0[0]
    SLICE_X17Y77         LUT3 (Prop_lut3_I0_O)        0.051    -0.107 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_182[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/functionOutput_11_11
    SLICE_X17Y77         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_182_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.813    -0.779    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X17Y77         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_182_reg[0]/C
                         clock pessimism              0.498    -0.281    
    SLICE_X17Y77         FDRE (Hold_fdre_C_D)         0.107    -0.174    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_182_reg[0]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_31_73_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.130%)  route 0.235ns (55.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.555    -0.535    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X15Y82         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[0]/Q
                         net (fo=3, routed)           0.235    -0.158    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_31_14_reg_0[0]
    SLICE_X17Y77         LUT5 (Prop_lut5_I4_O)        0.045    -0.113 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_31_73_i_1/O
                         net (fo=1, routed)           0.000    -0.113    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_31_73_i_1_n_0
    SLICE_X17Y77         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_31_73_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.813    -0.779    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X17Y77         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_31_73_reg/C
                         clock pessimism              0.498    -0.281    
    SLICE_X17Y77         FDRE (Hold_fdre_C_D)         0.092    -0.189    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_31_73_reg
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_697_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.552    -0.538    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X9Y79          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_697_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_697_reg[12]/Q
                         net (fo=2, routed)           0.056    -0.341    design_1_i/MCP_DRIVER_0/inst/payload_debug_12
    SLICE_X9Y79          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.818    -0.774    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X9Y79          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[12]/C
                         clock pessimism              0.237    -0.538    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.075    -0.463    design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[12]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.589    -0.501    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X41Y15         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.304    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X41Y15         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.858    -0.735    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X41Y15         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.501    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.075    -0.426    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.593    -0.497    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X35Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.300    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X35Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.864    -0.729    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X35Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.232    -0.497    
    SLICE_X35Y1          FDRE (Hold_fdre_C_D)         0.075    -0.422    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.593    -0.497    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.289    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/p_1_in4_in
    SLICE_X35Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.864    -0.729    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.232    -0.497    
    SLICE_X35Y1          FDRE (Hold_fdre_C_D)         0.078    -0.419    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_648_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.246ns (47.139%)  route 0.276ns (52.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.554    -0.536    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X14Y81         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.388 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[1]/Q
                         net (fo=26, routed)          0.276    -0.112    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg_n_0_[1]
    SLICE_X17Y80         LUT6 (Prop_lut6_I2_O)        0.098    -0.014 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_648_i_1/O
                         net (fo=1, routed)           0.000    -0.014    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_647
    SLICE_X17Y80         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_648_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.817    -0.776    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X17Y80         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_648_reg/C
                         clock pessimism              0.498    -0.278    
    SLICE_X17Y80         FDRE (Hold_fdre_C_D)         0.092    -0.186    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_648_reg
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.593    -0.497    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.369 r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.316    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_lpf[0]
    SLICE_X35Y1          LUT5 (Prop_lut5_I4_O)        0.098    -0.218 r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X35Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.864    -0.729    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.232    -0.497    
    SLICE_X35Y1          FDRE (Hold_fdre_C_D)         0.092    -0.405    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.963%)  route 0.109ns (37.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.589    -0.501    design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/slowest_sync_clk
    SLICE_X41Y15         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.109    -0.250    design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X41Y13         LUT2 (Prop_lut2_I1_O)        0.045    -0.205 r  design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.859    -0.734    design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/slowest_sync_clk
    SLICE_X41Y13         FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.248    -0.486    
    SLICE_X41Y13         FDRE (Hold_fdre_C_D)         0.092    -0.394    design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_697_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.551    -0.539    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X8Y78          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_697_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_697_reg[14]/Q
                         net (fo=2, routed)           0.123    -0.251    design_1_i/MCP_DRIVER_0/inst/payload_debug_14
    SLICE_X9Y79          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.818    -0.774    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X9Y79          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[14]/C
                         clock pessimism              0.251    -0.524    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.076    -0.448    design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_15
Waveform(ns):       { 0.000 16.420 }
Period(ns):         32.841
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         32.841      30.685     BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         32.841      31.592     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         32.841      31.841     SLICE_X8Y77      design_1_i/MCP_DRIVER_0/inst/Delay10_out1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         32.841      31.841     SLICE_X24Y77     design_1_i/MCP_DRIVER_0/inst/Delay11_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         32.841      31.841     SLICE_X2Y68      design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         32.841      31.841     SLICE_X3Y76      design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         32.841      31.841     SLICE_X5Y70      design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         32.841      31.841     SLICE_X10Y67     design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         32.841      31.841     SLICE_X10Y67     design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         32.841      31.841     SLICE_X11Y68     design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       32.841      180.519    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         16.420      15.440     SLICE_X36Y8      design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.420      15.440     SLICE_X36Y8      design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.420      15.920     SLICE_X8Y77      design_1_i/MCP_DRIVER_0/inst/Delay10_out1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.420      15.920     SLICE_X8Y77      design_1_i/MCP_DRIVER_0/inst/Delay10_out1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.420      15.920     SLICE_X24Y77     design_1_i/MCP_DRIVER_0/inst/Delay11_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.420      15.920     SLICE_X24Y77     design_1_i/MCP_DRIVER_0/inst/Delay11_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.420      15.920     SLICE_X2Y68      design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.420      15.920     SLICE_X2Y68      design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.420      15.920     SLICE_X3Y76      design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.420      15.920     SLICE_X3Y76      design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.420      15.440     SLICE_X36Y8      design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.420      15.440     SLICE_X36Y8      design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.420      15.920     SLICE_X8Y77      design_1_i/MCP_DRIVER_0/inst/Delay10_out1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.420      15.920     SLICE_X8Y77      design_1_i/MCP_DRIVER_0/inst/Delay10_out1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.420      15.920     SLICE_X24Y77     design_1_i/MCP_DRIVER_0/inst/Delay11_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.420      15.920     SLICE_X24Y77     design_1_i/MCP_DRIVER_0/inst/Delay11_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.420      15.920     SLICE_X2Y68      design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.420      15.920     SLICE_X2Y68      design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.420      15.920     SLICE_X3Y76      design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.420      15.920     SLICE_X3Y76      design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_15
  To Clock:  clkfbout_design_1_clk_wiz_15

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_15
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y4    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack        0.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 design_1_i/amc_simulator_2/inst/Delay1_out1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            vc
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.030ns  (logic 3.632ns (51.670%)  route 3.397ns (48.330%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.540    -0.801    design_1_i/amc_simulator_2/inst/clk
    SLICE_X28Y69         FDSE                                         r  design_1_i/amc_simulator_2/inst/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDSE (Prop_fdse_C_Q)         0.478    -0.323 r  design_1_i/amc_simulator_2/inst/Delay1_out1_reg/Q
                         net (fo=1, routed)           3.397     3.074    vc_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.154     6.229 r  vc_OBUF_inst/O
                         net (fo=0)                   0.000     6.229    vc
    M3                                                                r  vc (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.883     9.117    
                         output delay                -2.000     7.117    
  -------------------------------------------------------------------
                         required time                          7.117    
                         arrival time                          -6.229    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 design_1_i/amc_simulator_1/inst/Delay1_out1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            vb
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        6.772ns  (logic 3.443ns (50.843%)  route 3.329ns (49.157%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.538    -0.803    design_1_i/amc_simulator_1/inst/clk
    SLICE_X33Y71         FDSE                                         r  design_1_i/amc_simulator_1/inst/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDSE (Prop_fdse_C_Q)         0.456    -0.347 r  design_1_i/amc_simulator_1/inst/Delay1_out1_reg/Q
                         net (fo=1, routed)           3.329     2.982    vb_OBUF
    M4                   OBUF (Prop_obuf_I_O)         2.987     5.969 r  vb_OBUF_inst/O
                         net (fo=0)                   0.000     5.969    vb
    M4                                                                r  vb (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.883     9.117    
                         output delay                -2.000     7.117    
  -------------------------------------------------------------------
                         required time                          7.117    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 design_1_i/amc_simulator_0/inst/Delay1_out1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            va
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        6.434ns  (logic 3.496ns (54.328%)  route 2.939ns (45.672%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.567    -0.774    design_1_i/amc_simulator_0/inst/clk
    SLICE_X28Y45         FDSE                                         r  design_1_i/amc_simulator_0/inst/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDSE (Prop_fdse_C_Q)         0.518    -0.256 r  design_1_i/amc_simulator_0/inst/Delay1_out1_reg/Q
                         net (fo=1, routed)           2.939     2.683    va_OBUF
    L1                   OBUF (Prop_obuf_I_O)         2.978     5.660 r  va_OBUF_inst/O
                         net (fo=0)                   0.000     5.660    va
    L1                                                                r  va (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.883     9.117    
                         output delay                -2.000     7.117    
  -------------------------------------------------------------------
                         required time                          7.117    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                  1.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 design_1_i/amc_simulator_0/inst/Delay1_out1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            va
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 1.298ns (58.764%)  route 0.911ns (41.236%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.564    -0.526    design_1_i/amc_simulator_0/inst/clk
    SLICE_X28Y45         FDSE                                         r  design_1_i/amc_simulator_0/inst/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDSE (Prop_fdse_C_Q)         0.164    -0.362 r  design_1_i/amc_simulator_0/inst/Delay1_out1_reg/Q
                         net (fo=1, routed)           0.911     0.549    va_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.134     1.682 r  va_OBUF_inst/O
                         net (fo=0)                   0.000     1.682    va
    L1                                                                r  va (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.883     0.883    
                         output delay                -0.000     0.883    
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 design_1_i/amc_simulator_1/inst/Delay1_out1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            vb
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 1.284ns (56.123%)  route 1.004ns (43.877%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.551    -0.539    design_1_i/amc_simulator_1/inst/clk
    SLICE_X33Y71         FDSE                                         r  design_1_i/amc_simulator_1/inst/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  design_1_i/amc_simulator_1/inst/Delay1_out1_reg/Q
                         net (fo=1, routed)           1.004     0.606    vb_OBUF
    M4                   OBUF (Prop_obuf_I_O)         1.143     1.750 r  vb_OBUF_inst/O
                         net (fo=0)                   0.000     1.750    vb
    M4                                                                r  vb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.883     0.883    
                         output delay                -0.000     0.883    
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 design_1_i/amc_simulator_2/inst/Delay1_out1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            vc
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 1.339ns (56.114%)  route 1.047ns (43.886%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.553    -0.537    design_1_i/amc_simulator_2/inst/clk
    SLICE_X28Y69         FDSE                                         r  design_1_i/amc_simulator_2/inst/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDSE (Prop_fdse_C_Q)         0.148    -0.389 r  design_1_i/amc_simulator_2/inst/Delay1_out1_reg/Q
                         net (fo=1, routed)           1.047     0.659    vc_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.191     1.850 r  vc_OBUF_inst/O
                         net (fo=0)                   0.000     1.850    vc
    M3                                                                r  vc (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.883     0.883    
                         output delay                -0.000     0.883    
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.968    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_15
  To Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack        8.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.532ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            nCS2
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        9.310ns  (logic 4.115ns (44.198%)  route 5.195ns (55.802%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.540    -0.801    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X15Y82         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.345 f  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/Q
                         net (fo=4, routed)           1.382     1.037    design_1_i/MCP_DRIVER_0/inst/Delay11_ctrl_delay_out
    SLICE_X22Y79         LUT2 (Prop_lut2_I1_O)        0.124     1.161 r  design_1_i/MCP_DRIVER_0/inst/nCS2_INST_0/O
                         net (fo=3, routed)           3.813     4.974    nCS2_OBUF
    B4                   OBUF (Prop_obuf_I_O)         3.535     8.509 r  nCS2_OBUF_inst/O
                         net (fo=0)                   0.000     8.509    nCS2
    B4                                                                r  nCS2 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.958    19.042    
                         output delay                -2.000    17.042    
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.598ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay8_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            nCS1
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        9.249ns  (logic 4.443ns (48.041%)  route 4.806ns (51.959%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.536    -0.805    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X17Y80         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay8_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.386 r  design_1_i/MCP_DRIVER_0/inst/Delay8_out_reg/Q
                         net (fo=4, routed)           1.151     0.765    design_1_i/MCP_DRIVER_0/inst/Delay8_out
    SLICE_X21Y80         LUT2 (Prop_lut2_I0_O)        0.293     1.058 r  design_1_i/MCP_DRIVER_0/inst/nCS1_INST_0/O
                         net (fo=3, routed)           3.654     4.713    nCS1_OBUF
    B3                   OBUF (Prop_obuf_I_O)         3.731     8.444 r  nCS1_OBUF_inst/O
                         net (fo=0)                   0.000     8.444    nCS1
    B3                                                                r  nCS1 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.958    19.042    
                         output delay                -2.000    17.042    
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  8.598    

Slack (MET) :             8.610ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay9_out1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            SCK
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        9.241ns  (logic 4.054ns (43.869%)  route 5.187ns (56.131%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.532    -0.809    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X8Y72          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay9_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.291 r  design_1_i/MCP_DRIVER_0/inst/Delay9_out1_reg/Q
                         net (fo=3, routed)           5.187     4.896    SCK_OBUF
    C1                   OBUF (Prop_obuf_I_O)         3.536     8.432 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000     8.432    SCK
    C1                                                                r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.958    19.042    
                         output delay                -2.000    17.042    
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  8.610    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            nCS3
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        9.072ns  (logic 4.112ns (45.322%)  route 4.960ns (54.678%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.540    -0.801    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X15Y82         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.345 f  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/Q
                         net (fo=4, routed)           1.207     0.862    design_1_i/MCP_DRIVER_0/inst/Delay11_ctrl_delay_out
    SLICE_X21Y80         LUT2 (Prop_lut2_I1_O)        0.124     0.986 r  design_1_i/MCP_DRIVER_0/inst/nCS3_INST_0/O
                         net (fo=3, routed)           3.754     4.739    nCS3_OBUF
    A3                   OBUF (Prop_obuf_I_O)         3.532     8.271 r  nCS3_OBUF_inst/O
                         net (fo=0)                   0.000     8.271    nCS3
    A3                                                                r  nCS3 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.958    19.042    
                         output delay                -2.000    17.042    
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  8.771    

Slack (MET) :             8.776ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            nCS4
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        9.067ns  (logic 4.341ns (47.874%)  route 4.726ns (52.126%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.540    -0.801    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X15Y82         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.345 f  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/Q
                         net (fo=4, routed)           1.382     1.037    design_1_i/MCP_DRIVER_0/inst/Delay11_ctrl_delay_out
    SLICE_X22Y79         LUT2 (Prop_lut2_I1_O)        0.148     1.185 r  design_1_i/MCP_DRIVER_0/inst/nCS4_INST_0/O
                         net (fo=4, routed)           3.344     4.529    nCS4_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.737     8.265 r  nCS4_OBUF_inst/O
                         net (fo=0)                   0.000     8.265    nCS4
    A4                                                                r  nCS4 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.958    19.042    
                         output delay                -2.000    17.042    
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  8.776    

Slack (MET) :             9.402ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay10_out1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            SDI
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        8.449ns  (logic 4.186ns (49.549%)  route 4.263ns (50.451%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.532    -0.809    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X8Y77          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay10_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.478    -0.331 r  design_1_i/MCP_DRIVER_0/inst/Delay10_out1_reg/Q
                         net (fo=3, routed)           4.263     3.931    SDI_OBUF
    B1                   OBUF (Prop_obuf_I_O)         3.708     7.640 r  SDI_OBUF_inst/O
                         net (fo=0)                   0.000     7.640    SDI
    B1                                                                r  SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.958    19.042    
                         output delay                -2.000    17.042    
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                  9.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay11_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            nCS4
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 1.488ns (49.788%)  route 1.501ns (50.212%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.551    -0.539    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X24Y77         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay11_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  design_1_i/MCP_DRIVER_0/inst/Delay11_out_reg/Q
                         net (fo=4, routed)           0.322    -0.076    design_1_i/MCP_DRIVER_0/inst/Delay11_out
    SLICE_X22Y79         LUT2 (Prop_lut2_I0_O)        0.048    -0.028 r  design_1_i/MCP_DRIVER_0/inst/nCS4_INST_0/O
                         net (fo=4, routed)           1.179     1.151    nCS4_OBUF
    A4                   OBUF (Prop_obuf_I_O)         1.299     2.451 r  nCS4_OBUF_inst/O
                         net (fo=0)                   0.000     2.451    nCS4
    A4                                                                r  nCS4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.958     0.958    
                         output delay                -0.000     0.958    
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.626ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay10_out1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            SDI
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 1.438ns (46.054%)  route 1.685ns (53.946%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.551    -0.539    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X8Y77          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay10_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.148    -0.391 r  design_1_i/MCP_DRIVER_0/inst/Delay10_out1_reg/Q
                         net (fo=3, routed)           1.685     1.294    SDI_OBUF
    B1                   OBUF (Prop_obuf_I_O)         1.290     2.584 r  SDI_OBUF_inst/O
                         net (fo=0)                   0.000     2.584    SDI
    B1                                                                r  SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.958     0.958    
                         output delay                -0.000     0.958    
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.642ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay6_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            nCS3
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 1.460ns (46.477%)  route 1.681ns (53.523%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.550    -0.540    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X17Y80         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay6_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  design_1_i/MCP_DRIVER_0/inst/Delay6_out_reg/Q
                         net (fo=4, routed)           0.363    -0.048    design_1_i/MCP_DRIVER_0/inst/Delay6_out
    SLICE_X21Y80         LUT2 (Prop_lut2_I0_O)        0.099     0.051 r  design_1_i/MCP_DRIVER_0/inst/nCS3_INST_0/O
                         net (fo=3, routed)           1.318     1.368    nCS3_OBUF
    A3                   OBUF (Prop_obuf_I_O)         1.233     2.601 r  nCS3_OBUF_inst/O
                         net (fo=0)                   0.000     2.601    nCS3
    A3                                                                r  nCS3 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.958     0.958    
                         output delay                -0.000     0.958    
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.729ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay8_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            nCS1
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 1.521ns (47.140%)  route 1.706ns (52.860%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.550    -0.540    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X17Y80         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay8_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  design_1_i/MCP_DRIVER_0/inst/Delay8_out_reg/Q
                         net (fo=4, routed)           0.413     0.002    design_1_i/MCP_DRIVER_0/inst/Delay8_out
    SLICE_X21Y80         LUT2 (Prop_lut2_I0_O)        0.101     0.103 r  design_1_i/MCP_DRIVER_0/inst/nCS1_INST_0/O
                         net (fo=3, routed)           1.292     1.395    nCS1_OBUF
    B3                   OBUF (Prop_obuf_I_O)         1.292     2.687 r  nCS1_OBUF_inst/O
                         net (fo=0)                   0.000     2.687    nCS1
    B3                                                                r  nCS1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.958     0.958    
                         output delay                -0.000     0.958    
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.779ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay7_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            nCS2
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 1.462ns (44.602%)  route 1.816ns (55.398%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.550    -0.540    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X17Y80         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay7_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  design_1_i/MCP_DRIVER_0/inst/Delay7_out_reg/Q
                         net (fo=4, routed)           0.445     0.034    design_1_i/MCP_DRIVER_0/inst/Delay7_out
    SLICE_X22Y79         LUT2 (Prop_lut2_I0_O)        0.098     0.132 r  design_1_i/MCP_DRIVER_0/inst/nCS2_INST_0/O
                         net (fo=3, routed)           1.370     1.502    nCS2_OBUF
    B4                   OBUF (Prop_obuf_I_O)         1.236     2.738 r  nCS2_OBUF_inst/O
                         net (fo=0)                   0.000     2.738    nCS2
    B4                                                                r  nCS2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.958     0.958    
                         output delay                -0.000     0.958    
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             2.042ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay9_out1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            SCK
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 1.401ns (39.582%)  route 2.138ns (60.418%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.551    -0.539    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X8Y72          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay9_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  design_1_i/MCP_DRIVER_0/inst/Delay9_out1_reg/Q
                         net (fo=3, routed)           2.138     1.763    SCK_OBUF
    C1                   OBUF (Prop_obuf_I_O)         1.237     3.000 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000     3.000    SCK
    C1                                                                r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.958     0.958    
                         output delay                -0.000     0.958    
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  2.042    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.170ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.468ns  (MaxDelay Path 10.468ns)
  Data Path Delay:        1.080ns  (logic 0.419ns (38.794%)  route 0.661ns (61.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X24Y86         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.661     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X26Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.468    10.468    
    SLICE_X26Y87         FDCE (Setup_fdce_C_D)       -0.218    10.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.250    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  9.170    

Slack (MET) :             9.183ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.468ns  (MaxDelay Path 10.468ns)
  Data Path Delay:        1.065ns  (logic 0.419ns (39.351%)  route 0.646ns (60.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X24Y87         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.646     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X26Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.468    10.468    
    SLICE_X26Y87         FDCE (Setup_fdce_C_D)       -0.220    10.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.248    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  9.183    

Slack (MET) :             9.214ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.468ns  (MaxDelay Path 10.468ns)
  Data Path Delay:        1.038ns  (logic 0.419ns (40.348%)  route 0.619ns (59.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X33Y84         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.619     1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X32Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.468    10.468    
    SLICE_X32Y84         FDCE (Setup_fdce_C_D)       -0.216    10.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.252    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  9.214    

Slack (MET) :             9.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.468ns  (MaxDelay Path 10.468ns)
  Data Path Delay:        1.191ns  (logic 0.456ns (38.287%)  route 0.735ns (61.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X33Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.735     1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X32Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.468    10.468    
    SLICE_X32Y84         FDCE (Setup_fdce_C_D)       -0.058    10.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.410    
                         arrival time                          -1.191    
  -------------------------------------------------------------------
                         slack                                  9.219    

Slack (MET) :             9.227ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.468ns  (MaxDelay Path 10.468ns)
  Data Path Delay:        1.023ns  (logic 0.419ns (40.968%)  route 0.604ns (59.032%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X33Y86         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.604     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X32Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.468    10.468    
    SLICE_X32Y86         FDCE (Setup_fdce_C_D)       -0.218    10.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.250    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                  9.227    

Slack (MET) :             9.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.468ns  (MaxDelay Path 10.468ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.212%)  route 0.599ns (56.788%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X24Y87         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.599     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X26Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.468    10.468    
    SLICE_X26Y87         FDCE (Setup_fdce_C_D)       -0.043    10.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.425    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  9.370    

Slack (MET) :             9.500ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.468ns  (MaxDelay Path 10.468ns)
  Data Path Delay:        0.923ns  (logic 0.456ns (49.418%)  route 0.467ns (50.582%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X24Y87         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.467     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X26Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.468    10.468    
    SLICE_X26Y87         FDCE (Setup_fdce_C_D)       -0.045    10.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.423    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                  9.500    

Slack (MET) :             9.512ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.468ns  (MaxDelay Path 10.468ns)
  Data Path Delay:        0.909ns  (logic 0.456ns (50.166%)  route 0.453ns (49.834%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X33Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.453     0.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X32Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.468    10.468    
    SLICE_X32Y86         FDCE (Setup_fdce_C_D)       -0.047    10.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.421    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  9.512    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack        3.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.328ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.479ns  (logic 1.713ns (13.731%)  route 10.766ns (86.269%))
  Logic Levels:           3  (IBUF=1 LUT4=1 RAMD32=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)        8.535    12.000    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X34Y6          LUT4 (Prop_lut4_I1_O)        0.124    12.124 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5_i_9__6/O
                         net (fo=126, routed)         2.231    14.355    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_114_119/ADDRA0
    SLICE_X32Y11         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    14.479 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_114_119/RAMA_D1/O
                         net (fo=1, routed)           0.000    14.479    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int0__0[115]
    SLICE_X32Y11         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.446    18.613    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/clk
    SLICE_X32Y11         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[115]/C
                         clock pessimism              0.000    18.613    
                         clock uncertainty           -0.883    17.730    
    SLICE_X32Y11         FDRE (Setup_fdre_C_D)        0.077    17.807    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[115]
  -------------------------------------------------------------------
                         required time                         17.807    
                         arrival time                         -14.479    
  -------------------------------------------------------------------
                         slack                                  3.328    

Slack (MET) :             3.342ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.469ns  (logic 1.713ns (13.742%)  route 10.756ns (86.258%))
  Logic Levels:           3  (IBUF=1 LUT4=1 RAMD32=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)        8.535    12.000    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X34Y6          LUT4 (Prop_lut4_I1_O)        0.124    12.124 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5_i_9__6/O
                         net (fo=126, routed)         2.221    14.345    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_114_119/ADDRB0
    SLICE_X32Y11         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    14.469 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_114_119/RAMB_D1/O
                         net (fo=1, routed)           0.000    14.469    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int0__0[117]
    SLICE_X32Y11         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.446    18.613    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/clk
    SLICE_X32Y11         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[117]/C
                         clock pessimism              0.000    18.613    
                         clock uncertainty           -0.883    17.730    
    SLICE_X32Y11         FDRE (Setup_fdre_C_D)        0.081    17.811    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[117]
  -------------------------------------------------------------------
                         required time                         17.811    
                         arrival time                         -14.469    
  -------------------------------------------------------------------
                         slack                                  3.342    

Slack (MET) :             3.343ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.505ns  (logic 1.739ns (13.910%)  route 10.766ns (86.090%))
  Logic Levels:           3  (IBUF=1 LUT4=1 RAMD32=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)        8.535    12.000    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X34Y6          LUT4 (Prop_lut4_I1_O)        0.124    12.124 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5_i_9__6/O
                         net (fo=126, routed)         2.231    14.355    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_114_119/ADDRA0
    SLICE_X32Y11         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    14.505 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_114_119/RAMA/O
                         net (fo=1, routed)           0.000    14.505    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int0__0[114]
    SLICE_X32Y11         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.446    18.613    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/clk
    SLICE_X32Y11         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[114]/C
                         clock pessimism              0.000    18.613    
                         clock uncertainty           -0.883    17.730    
    SLICE_X32Y11         FDRE (Setup_fdre_C_D)        0.118    17.848    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[114]
  -------------------------------------------------------------------
                         required time                         17.848    
                         arrival time                         -14.505    
  -------------------------------------------------------------------
                         slack                                  3.343    

Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.497ns  (logic 1.741ns (13.935%)  route 10.756ns (86.065%))
  Logic Levels:           3  (IBUF=1 LUT4=1 RAMD32=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)        8.535    12.000    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X34Y6          LUT4 (Prop_lut4_I1_O)        0.124    12.124 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5_i_9__6/O
                         net (fo=126, routed)         2.221    14.345    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_114_119/ADDRB0
    SLICE_X32Y11         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    14.497 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_114_119/RAMB/O
                         net (fo=1, routed)           0.000    14.497    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int0__0[116]
    SLICE_X32Y11         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.446    18.613    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/clk
    SLICE_X32Y11         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[116]/C
                         clock pessimism              0.000    18.613    
                         clock uncertainty           -0.883    17.730    
    SLICE_X32Y11         FDRE (Setup_fdre_C_D)        0.118    17.848    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[116]
  -------------------------------------------------------------------
                         required time                         17.848    
                         arrival time                         -14.497    
  -------------------------------------------------------------------
                         slack                                  3.351    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.456ns  (logic 1.713ns (13.756%)  route 10.742ns (86.244%))
  Logic Levels:           3  (IBUF=1 LUT4=1 RAMD32=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)        8.535    12.000    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X34Y6          LUT4 (Prop_lut4_I1_O)        0.124    12.124 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5_i_9__6/O
                         net (fo=126, routed)         2.207    14.332    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_36_41/ADDRC0
    SLICE_X30Y11         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    14.456 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_36_41/RAMC_D1/O
                         net (fo=1, routed)           0.000    14.456    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int0__0[41]
    SLICE_X30Y11         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.445    18.612    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/clk
    SLICE_X30Y11         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[41]/C
                         clock pessimism              0.000    18.612    
                         clock uncertainty           -0.883    17.729    
    SLICE_X30Y11         FDRE (Setup_fdre_C_D)        0.079    17.808    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[41]
  -------------------------------------------------------------------
                         required time                         17.808    
                         arrival time                         -14.456    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.485ns  (logic 1.742ns (13.957%)  route 10.742ns (86.043%))
  Logic Levels:           3  (IBUF=1 LUT4=1 RAMD32=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)        8.535    12.000    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X34Y6          LUT4 (Prop_lut4_I1_O)        0.124    12.124 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5_i_9__6/O
                         net (fo=126, routed)         2.207    14.332    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_36_41/ADDRC0
    SLICE_X30Y11         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    14.485 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_36_41/RAMC/O
                         net (fo=1, routed)           0.000    14.485    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int0__0[40]
    SLICE_X30Y11         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.445    18.612    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/clk
    SLICE_X30Y11         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[40]/C
                         clock pessimism              0.000    18.612    
                         clock uncertainty           -0.883    17.729    
    SLICE_X30Y11         FDRE (Setup_fdre_C_D)        0.118    17.847    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[40]
  -------------------------------------------------------------------
                         required time                         17.847    
                         arrival time                         -14.485    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.136ns  (logic 1.589ns (13.097%)  route 10.546ns (86.903%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)        8.859    12.324    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X36Y0          LUT4 (Prop_lut4_I2_O)        0.124    12.448 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_6_11_i_1__4/O
                         net (fo=7, routed)           1.687    14.136    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/DIC0
    SLICE_X28Y7          RAMD32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.447    18.614    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/WCLK
    SLICE_X28Y7          RAMD32                                       r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMC/CLK
                         clock pessimism              0.000    18.614    
                         clock uncertainty           -0.883    17.731    
    SLICE_X28Y7          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    17.556    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         17.556    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.462ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.344ns  (logic 1.713ns (13.881%)  route 10.630ns (86.119%))
  Logic Levels:           3  (IBUF=1 LUT4=1 RAMD32=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)        8.535    12.000    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X34Y6          LUT4 (Prop_lut4_I1_O)        0.124    12.124 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5_i_9__6/O
                         net (fo=126, routed)         2.095    14.220    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_120_124/ADDRA0
    SLICE_X28Y11         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    14.344 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_120_124/RAMA_D1/O
                         net (fo=1, routed)           0.000    14.344    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int0__0[121]
    SLICE_X28Y11         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.445    18.612    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/clk
    SLICE_X28Y11         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[121]/C
                         clock pessimism              0.000    18.612    
                         clock uncertainty           -0.883    17.729    
    SLICE_X28Y11         FDRE (Setup_fdre_C_D)        0.077    17.806    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[121]
  -------------------------------------------------------------------
                         required time                         17.806    
                         arrival time                         -14.344    
  -------------------------------------------------------------------
                         slack                                  3.462    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.334ns  (logic 1.713ns (13.892%)  route 10.620ns (86.108%))
  Logic Levels:           3  (IBUF=1 LUT4=1 RAMD32=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)        8.535    12.000    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X34Y6          LUT4 (Prop_lut4_I1_O)        0.124    12.124 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5_i_9__6/O
                         net (fo=126, routed)         2.085    14.210    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_120_124/ADDRB0
    SLICE_X28Y11         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    14.334 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_120_124/RAMB_D1/O
                         net (fo=1, routed)           0.000    14.334    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int0__0[123]
    SLICE_X28Y11         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.445    18.612    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/clk
    SLICE_X28Y11         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[123]/C
                         clock pessimism              0.000    18.612    
                         clock uncertainty           -0.883    17.729    
    SLICE_X28Y11         FDRE (Setup_fdre_C_D)        0.081    17.810    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[123]
  -------------------------------------------------------------------
                         required time                         17.810    
                         arrival time                         -14.334    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.370ns  (logic 1.739ns (14.062%)  route 10.630ns (85.938%))
  Logic Levels:           3  (IBUF=1 LUT4=1 RAMD32=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)        8.535    12.000    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X34Y6          LUT4 (Prop_lut4_I1_O)        0.124    12.124 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5_i_9__6/O
                         net (fo=126, routed)         2.095    14.220    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_120_124/ADDRA0
    SLICE_X28Y11         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    14.370 r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_120_124/RAMA/O
                         net (fo=1, routed)           0.000    14.370    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int0__0[120]
    SLICE_X28Y11         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.445    18.612    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/clk
    SLICE_X28Y11         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[120]/C
                         clock pessimism              0.000    18.612    
                         clock uncertainty           -0.883    17.729    
    SLICE_X28Y11         FDRE (Setup_fdre_C_D)        0.118    17.847    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/data_int_reg[120]
  -------------------------------------------------------------------
                         required time                         17.847    
                         arrival time                         -14.370    
  -------------------------------------------------------------------
                         slack                                  3.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.563ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/delayInSignal_3_reg[0][23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.666ns  (logic 0.233ns (35.031%)  route 0.433ns (64.969%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        0.433     1.666    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X1Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/delayInSignal_3_reg[0][23]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.853    -0.740    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk
    SLICE_X1Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/delayInSignal_3_reg[0][23]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            0.883     0.143    
    SLICE_X1Y31          FDRE (Hold_fdre_C_CE)       -0.039     0.104    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/delayInSignal_3_reg[0][23]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.563ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/delayInSignal_3_reg[4][17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.666ns  (logic 0.233ns (35.031%)  route 0.433ns (64.969%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        0.433     1.666    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X1Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/delayInSignal_3_reg[4][17]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.853    -0.740    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/clk
    SLICE_X1Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/delayInSignal_3_reg[4][17]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            0.883     0.143    
    SLICE_X1Y31          FDRE (Hold_fdre_C_CE)       -0.039     0.104    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/delayInSignal_3_reg[4][17]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.563ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC3_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.666ns  (logic 0.233ns (35.031%)  route 0.433ns (64.969%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        0.433     1.666    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/clk_enable
    SLICE_X1Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC3_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.853    -0.740    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/clk
    SLICE_X1Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC3_1_reg[0]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            0.883     0.143    
    SLICE_X1Y31          FDRE (Hold_fdre_C_CE)       -0.039     0.104    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC3_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.563ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC3_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.666ns  (logic 0.233ns (35.031%)  route 0.433ns (64.969%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        0.433     1.666    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/clk_enable
    SLICE_X1Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC3_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.853    -0.740    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/clk
    SLICE_X1Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC3_1_reg[1]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            0.883     0.143    
    SLICE_X1Y31          FDRE (Hold_fdre_C_CE)       -0.039     0.104    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC3_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.563ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC3_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.666ns  (logic 0.233ns (35.031%)  route 0.433ns (64.969%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        0.433     1.666    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/clk_enable
    SLICE_X1Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC3_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.853    -0.740    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/clk
    SLICE_X1Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC3_1_reg[2]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            0.883     0.143    
    SLICE_X1Y31          FDRE (Hold_fdre_C_CE)       -0.039     0.104    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC3_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.563ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC3_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.666ns  (logic 0.233ns (35.031%)  route 0.433ns (64.969%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        0.433     1.666    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/clk_enable
    SLICE_X1Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC3_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.853    -0.740    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/clk
    SLICE_X1Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC3_1_reg[3]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            0.883     0.143    
    SLICE_X1Y31          FDRE (Hold_fdre_C_CE)       -0.039     0.104    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC3_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.563ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add3_out1_1_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.666ns  (logic 0.233ns (35.031%)  route 0.433ns (64.969%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        0.433     1.666    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk_enable
    SLICE_X1Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add3_out1_1_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.853    -0.740    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X1Y31          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add3_out1_1_reg[1][4]/C
                         clock pessimism              0.000    -0.740    
                         clock uncertainty            0.883     0.143    
    SLICE_X1Y31          FDRE (Hold_fdre_C_CE)       -0.039     0.104    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/Add3_out1_1_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC5_1_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.690ns  (logic 0.233ns (33.854%)  route 0.456ns (66.146%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        0.456     1.690    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/clk_enable
    SLICE_X3Y32          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC5_1_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.854    -0.739    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/clk
    SLICE_X3Y32          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC5_1_reg[16]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.883     0.144    
    SLICE_X3Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.105    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC5_1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC5_1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.690ns  (logic 0.233ns (33.854%)  route 0.456ns (66.146%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        0.456     1.690    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/clk_enable
    SLICE_X3Y32          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC5_1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.854    -0.739    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/clk
    SLICE_X3Y32          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC5_1_reg[17]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.883     0.144    
    SLICE_X3Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.105    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC5_1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC5_1_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        0.690ns  (logic 0.233ns (33.854%)  route 0.456ns (66.146%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        0.456     1.690    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/clk_enable
    SLICE_X3Y32          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC5_1_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.854    -0.739    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/clk
    SLICE_X3Y32          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC5_1_reg[18]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.883     0.144    
    SLICE_X3Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.105    design_1_i/PFC_Van_3ph_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/out_DTC5_1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  1.585    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack       31.504ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.229ns  (logic 0.478ns (38.901%)  route 0.751ns (61.099%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X32Y86         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.751     1.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X33Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y85         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                 31.504    

Slack (MET) :             31.511ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.396ns  (logic 0.518ns (37.100%)  route 0.878ns (62.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X32Y86         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.878     1.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X33Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y85         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.396    
  -------------------------------------------------------------------
                         slack                                 31.511    

Slack (MET) :             31.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.340ns  (logic 0.456ns (34.027%)  route 0.884ns (65.973%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.884     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X24Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X24Y86         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                 31.567    

Slack (MET) :             31.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.551%)  route 0.595ns (55.449%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X32Y84         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.595     1.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X33Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y84         FDCE (Setup_fdce_C_D)       -0.243    32.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.757    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                 31.684    

Slack (MET) :             31.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.022ns  (logic 0.419ns (40.980%)  route 0.603ns (59.020%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X29Y83         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.603     1.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X24Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X24Y86         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 31.708    

Slack (MET) :             31.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.141ns  (logic 0.456ns (39.957%)  route 0.685ns (60.043%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X29Y83         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.685     1.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X24Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X24Y87         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                 31.764    

Slack (MET) :             31.789ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.118ns  (logic 0.518ns (46.325%)  route 0.600ns (53.675%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X32Y84         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.600     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X33Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y84         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.118    
  -------------------------------------------------------------------
                         slack                                 31.789    

Slack (MET) :             31.851ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.056ns  (logic 0.456ns (43.179%)  route 0.600ns (56.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X29Y83         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.600     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X24Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X24Y87         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 31.851    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack        4.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.240ns  (logic 2.454ns (57.878%)  route 1.786ns (42.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.603    -0.738    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.716 r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/DOADO[0]
                         net (fo=1, routed)           1.786     3.502    design_1_i/PFC_Van_3ph_0/inst/vb_i[0]
    SLICE_X16Y5          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.443     8.610    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X16Y5          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[0]/C
                         clock pessimism              0.408     9.018    
                         clock uncertainty           -0.616     8.401    
    SLICE_X16Y5          FDRE (Setup_fdre_C_D)       -0.058     8.343    design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.310ns  (logic 2.454ns (56.931%)  route 1.856ns (43.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.604    -0.737    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.717 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[9]
                         net (fo=1, routed)           1.856     3.573    design_1_i/PFC_Van_3ph_0/inst/vc_i[9]
    SLICE_X7Y3           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.510     8.677    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X7Y3           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[9]/C
                         clock pessimism              0.408     9.085    
                         clock uncertainty           -0.616     8.468    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)       -0.040     8.428    design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[9]
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                          -3.573    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/va_2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.219ns  (logic 2.454ns (58.167%)  route 1.765ns (41.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.603    -0.738    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y3          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.716 r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/DOADO[11]
                         net (fo=1, routed)           1.765     3.481    design_1_i/PFC_Van_3ph_0/inst/va_i[11]
    SLICE_X20Y8          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/va_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.443     8.610    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X20Y8          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/va_2_reg[11]/C
                         clock pessimism              0.408     9.018    
                         clock uncertainty           -0.616     8.401    
    SLICE_X20Y8          FDRE (Setup_fdre_C_D)       -0.043     8.358    design_1_i/PFC_Van_3ph_0/inst/va_2_reg[11]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                  4.878    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.282ns  (logic 2.454ns (57.307%)  route 1.828ns (42.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.604    -0.737    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.717 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[13]
                         net (fo=1, routed)           1.828     3.545    design_1_i/PFC_Van_3ph_0/inst/vc_i[13]
    SLICE_X7Y4           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.510     8.677    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X7Y4           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[13]/C
                         clock pessimism              0.408     9.085    
                         clock uncertainty           -0.616     8.468    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)       -0.043     8.425    design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[13]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -3.545    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.193ns  (logic 2.454ns (58.524%)  route 1.739ns (41.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.603    -0.738    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.716 r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/DOADO[9]
                         net (fo=1, routed)           1.739     3.455    design_1_i/PFC_Van_3ph_0/inst/vb_i[9]
    SLICE_X7Y4           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.510     8.677    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X7Y4           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[9]/C
                         clock pessimism              0.408     9.085    
                         clock uncertainty           -0.616     8.468    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)       -0.058     8.410    design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[9]
  -------------------------------------------------------------------
                         required time                          8.410    
                         arrival time                          -3.455    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.231ns  (logic 2.454ns (58.002%)  route 1.777ns (41.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.604    -0.737    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.717 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[0]
                         net (fo=1, routed)           1.777     3.494    design_1_i/PFC_Van_3ph_0/inst/vc_i[0]
    SLICE_X6Y0           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.511     8.678    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X6Y0           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[0]/C
                         clock pessimism              0.408     9.086    
                         clock uncertainty           -0.616     8.469    
    SLICE_X6Y0           FDRE (Setup_fdre_C_D)       -0.016     8.453    design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -3.494    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/va_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.124ns  (logic 2.454ns (59.510%)  route 1.670ns (40.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.603    -0.738    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y3          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.716 r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/DOADO[8]
                         net (fo=1, routed)           1.670     3.385    design_1_i/PFC_Van_3ph_0/inst/va_i[8]
    SLICE_X9Y7           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/va_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.441     8.608    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X9Y7           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/va_2_reg[8]/C
                         clock pessimism              0.408     9.016    
                         clock uncertainty           -0.616     8.399    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)       -0.043     8.356    design_1_i/PFC_Van_3ph_0/inst/va_2_reg[8]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  4.971    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.172ns  (logic 2.454ns (58.818%)  route 1.718ns (41.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.604    -0.737    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.717 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[11]
                         net (fo=1, routed)           1.718     3.435    design_1_i/PFC_Van_3ph_0/inst/vc_i[11]
    SLICE_X7Y3           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.510     8.677    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X7Y3           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[11]/C
                         clock pessimism              0.408     9.085    
                         clock uncertainty           -0.616     8.468    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)       -0.062     8.406    design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[11]
  -------------------------------------------------------------------
                         required time                          8.406    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/va_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.142ns  (logic 2.454ns (59.245%)  route 1.688ns (40.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.603    -0.738    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y3          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.716 r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/DOADO[5]
                         net (fo=1, routed)           1.688     3.404    design_1_i/PFC_Van_3ph_0/inst/va_i[5]
    SLICE_X14Y9          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/va_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.440     8.607    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X14Y9          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/va_2_reg[5]/C
                         clock pessimism              0.408     9.015    
                         clock uncertainty           -0.616     8.398    
    SLICE_X14Y9          FDRE (Setup_fdre_C_D)       -0.013     8.385    design_1_i/PFC_Van_3ph_0/inst/va_2_reg[5]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -3.404    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.041ns  (logic 2.454ns (60.728%)  route 1.587ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.603    -0.738    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     1.716 r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/DOADO[14]
                         net (fo=1, routed)           1.587     3.303    design_1_i/PFC_Van_3ph_0/inst/vb_i[14]
    SLICE_X9Y6           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.442     8.609    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X9Y6           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[14]/C
                         clock pessimism              0.408     9.017    
                         clock uncertainty           -0.616     8.400    
    SLICE_X9Y6           FDRE (Setup_fdre_C_D)       -0.092     8.308    design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[14]
  -------------------------------------------------------------------
                         required time                          8.308    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                  5.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/va_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.585ns (50.920%)  route 0.564ns (49.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.604    -0.485    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y3          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     0.100 r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/DOADO[6]
                         net (fo=1, routed)           0.564     0.664    design_1_i/PFC_Van_3ph_0/inst/va_i[6]
    SLICE_X20Y6          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/va_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.832    -0.761    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X20Y6          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/va_2_reg[6]/C
                         clock pessimism              0.550    -0.211    
                         clock uncertainty            0.616     0.405    
    SLICE_X20Y6          FDRE (Hold_fdre_C_D)         0.071     0.476    design_1_i/PFC_Van_3ph_0/inst/va_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.476    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.585ns (48.886%)  route 0.612ns (51.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.604    -0.485    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.100 r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/DOADO[8]
                         net (fo=1, routed)           0.612     0.711    design_1_i/PFC_Van_3ph_0/inst/vb_i[8]
    SLICE_X7Y5           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.860    -0.733    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X7Y5           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[8]/C
                         clock pessimism              0.550    -0.183    
                         clock uncertainty            0.616     0.433    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.078     0.511    design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.585ns (48.739%)  route 0.615ns (51.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.605    -0.484    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.585     0.101 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[14]
                         net (fo=1, routed)           0.615     0.716    design_1_i/PFC_Van_3ph_0/inst/vc_i[14]
    SLICE_X7Y3           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.860    -0.733    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X7Y3           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[14]/C
                         clock pessimism              0.550    -0.183    
                         clock uncertainty            0.616     0.433    
    SLICE_X7Y3           FDRE (Hold_fdre_C_D)         0.076     0.509    design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.585ns (49.665%)  route 0.593ns (50.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.605    -0.484    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.585     0.101 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[4]
                         net (fo=1, routed)           0.593     0.694    design_1_i/PFC_Van_3ph_0/inst/vc_i[4]
    SLICE_X9Y2           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.833    -0.760    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X9Y2           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[4]/C
                         clock pessimism              0.550    -0.210    
                         clock uncertainty            0.616     0.406    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.078     0.484    design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.585ns (48.681%)  route 0.617ns (51.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.605    -0.484    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.101 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[3]
                         net (fo=1, routed)           0.617     0.717    design_1_i/PFC_Van_3ph_0/inst/vc_i[3]
    SLICE_X7Y1           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.861    -0.732    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X7Y1           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[3]/C
                         clock pessimism              0.550    -0.182    
                         clock uncertainty            0.616     0.434    
    SLICE_X7Y1           FDRE (Hold_fdre_C_D)         0.072     0.506    design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.585ns (49.432%)  route 0.598ns (50.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.605    -0.484    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      0.585     0.101 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOPADOP[0]
                         net (fo=1, routed)           0.598     0.699    design_1_i/PFC_Van_3ph_0/inst/vc_i[16]
    SLICE_X24Y4          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.834    -0.759    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X24Y4          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[16]/C
                         clock pessimism              0.550    -0.209    
                         clock uncertainty            0.616     0.407    
    SLICE_X24Y4          FDRE (Hold_fdre_C_D)         0.078     0.485    design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.485    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.585ns (49.034%)  route 0.608ns (50.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.605    -0.484    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.101 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[1]
                         net (fo=1, routed)           0.608     0.709    design_1_i/PFC_Van_3ph_0/inst/vc_i[1]
    SLICE_X6Y0           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.861    -0.732    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X6Y0           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[1]/C
                         clock pessimism              0.550    -0.182    
                         clock uncertainty            0.616     0.434    
    SLICE_X6Y0           FDRE (Hold_fdre_C_D)         0.053     0.487    design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.487    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/va_2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.585ns (49.141%)  route 0.605ns (50.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.604    -0.485    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y3          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.585     0.100 r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/DOADO[13]
                         net (fo=1, routed)           0.605     0.705    design_1_i/PFC_Van_3ph_0/inst/va_i[13]
    SLICE_X9Y10          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/va_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.830    -0.763    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X9Y10          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/va_2_reg[13]/C
                         clock pessimism              0.550    -0.213    
                         clock uncertainty            0.616     0.403    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.070     0.473    design_1_i/PFC_Van_3ph_0/inst/va_2_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.473    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.585ns (48.789%)  route 0.614ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.604    -0.485    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.585     0.100 r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/DOADO[2]
                         net (fo=1, routed)           0.614     0.714    design_1_i/PFC_Van_3ph_0/inst/vb_i[2]
    SLICE_X9Y3           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.832    -0.761    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X9Y3           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[2]/C
                         clock pessimism              0.550    -0.211    
                         clock uncertainty            0.616     0.405    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.076     0.481    design_1_i/PFC_Van_3ph_0/inst/vb_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Destination:            design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.585ns (47.275%)  route 0.652ns (52.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.605    -0.484    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.585     0.101 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[10]
                         net (fo=1, routed)           0.652     0.753    design_1_i/PFC_Van_3ph_0/inst/vc_i[10]
    SLICE_X7Y3           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.860    -0.733    design_1_i/PFC_Van_3ph_0/inst/clk
    SLICE_X7Y3           FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[10]/C
                         clock pessimism              0.550    -0.183    
                         clock uncertainty            0.616     0.433    
    SLICE_X7Y3           FDRE (Hold_fdre_C_D)         0.075     0.508    design_1_i/PFC_Van_3ph_0/inst/vc_2_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.245    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack        4.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        5.012ns  (logic 0.746ns (14.884%)  route 4.266ns (85.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.535    -0.806    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X9Y78          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.419    -0.387 r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[7]/Q
                         net (fo=2, routed)           2.545     2.157    <hidden>
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.327     2.484 r  <hidden>
                         net (fo=1, routed)           1.722     4.206    <hidden>
    SLICE_X8Y89          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.430     8.596    <hidden>
    SLICE_X8Y89          SRL16E                                       r  <hidden>
                         clock pessimism              0.408     9.004    
                         clock uncertainty           -0.479     8.525    
    SLICE_X8Y89          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.049     8.476    <hidden>
  -------------------------------------------------------------------
                         required time                          8.476    
                         arrival time                          -4.206    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.663ns  (logic 0.729ns (15.635%)  route 3.934ns (84.365%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.540    -0.801    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X15Y82         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.345 f  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/Q
                         net (fo=4, routed)           1.382     1.037    design_1_i/MCP_DRIVER_0/inst/Delay11_ctrl_delay_out
    SLICE_X22Y79         LUT2 (Prop_lut2_I1_O)        0.124     1.161 r  design_1_i/MCP_DRIVER_0/inst/nCS2_INST_0/O
                         net (fo=3, routed)           2.551     3.712    <hidden>
    SLICE_X15Y88         LUT2 (Prop_lut2_I0_O)        0.149     3.861 r  <hidden>
                         net (fo=1, routed)           0.000     3.861    <hidden>
    SLICE_X15Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.429     8.595    <hidden>
    SLICE_X15Y88         FDRE                                         r  <hidden>
                         clock pessimism              0.408     9.003    
                         clock uncertainty           -0.479     8.524    
    SLICE_X15Y88         FDRE (Setup_fdre_C_D)        0.075     8.599    <hidden>
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.296ns  (logic 0.802ns (18.668%)  route 3.494ns (81.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.535    -0.806    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X8Y78          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.478    -0.328 r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[11]/Q
                         net (fo=2, routed)           2.803     2.475    <hidden>
    SLICE_X8Y95          LUT1 (Prop_lut1_I0_O)        0.324     2.799 r  <hidden>
                         net (fo=1, routed)           0.691     3.490    <hidden>
    SLICE_X8Y87          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.428     8.594    <hidden>
    SLICE_X8Y87          SRL16E                                       r  <hidden>
                         clock pessimism              0.408     9.002    
                         clock uncertainty           -0.479     8.523    
    SLICE_X8Y87          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.246     8.277    <hidden>
  -------------------------------------------------------------------
                         required time                          8.277    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.613ns  (logic 0.580ns (12.572%)  route 4.033ns (87.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.540    -0.801    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X15Y82         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.345 f  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/Q
                         net (fo=4, routed)           1.382     1.037    design_1_i/MCP_DRIVER_0/inst/Delay11_ctrl_delay_out
    SLICE_X22Y79         LUT2 (Prop_lut2_I1_O)        0.124     1.161 r  design_1_i/MCP_DRIVER_0/inst/nCS2_INST_0/O
                         net (fo=3, routed)           2.651     3.812    <hidden>
    SLICE_X8Y87          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.428     8.594    <hidden>
    SLICE_X8Y87          SRL16E                                       r  <hidden>
                         clock pessimism              0.408     9.002    
                         clock uncertainty           -0.479     8.523    
    SLICE_X8Y87          SRL16E (Setup_srl16e_CLK_D)
                                                      0.159     8.682    <hidden>
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.404ns  (logic 0.718ns (16.304%)  route 3.686ns (83.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.536    -0.805    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X9Y79          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.419    -0.386 r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[15]/Q
                         net (fo=2, routed)           2.480     2.094    <hidden>
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.299     2.393 r  <hidden>
                         net (fo=1, routed)           1.206     3.599    <hidden>
    SLICE_X10Y88         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.430     8.596    <hidden>
    SLICE_X10Y88         SRL16E                                       r  <hidden>
                         clock pessimism              0.408     9.004    
                         clock uncertainty           -0.479     8.525    
    SLICE_X10Y88         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     8.495    <hidden>
  -------------------------------------------------------------------
                         required time                          8.495    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.506ns  (logic 0.962ns (21.349%)  route 3.544ns (78.651%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.540    -0.801    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X15Y82         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.345 f  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/Q
                         net (fo=4, routed)           1.382     1.037    design_1_i/MCP_DRIVER_0/inst/Delay11_ctrl_delay_out
    SLICE_X22Y79         LUT2 (Prop_lut2_I1_O)        0.148     1.185 r  design_1_i/MCP_DRIVER_0/inst/nCS4_INST_0/O
                         net (fo=4, routed)           2.162     3.347    <hidden>
    SLICE_X9Y93          LUT2 (Prop_lut2_I0_O)        0.358     3.705 r  <hidden>
                         net (fo=1, routed)           0.000     3.705    <hidden>
    SLICE_X9Y93          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.432     8.598    <hidden>
    SLICE_X9Y93          FDRE                                         r  <hidden>
                         clock pessimism              0.408     9.006    
                         clock uncertainty           -0.479     8.527    
    SLICE_X9Y93          FDRE (Setup_fdre_C_D)        0.075     8.602    <hidden>
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.450ns  (logic 0.796ns (17.890%)  route 3.654ns (82.110%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.544    -0.797    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X12Y85         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.279 r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[9]/Q
                         net (fo=1, routed)           1.477     1.198    <hidden>
    SLICE_X1Y87          LUT1 (Prop_lut1_I0_O)        0.124     1.322 r  <hidden>
                         net (fo=2, routed)           2.176     3.498    <hidden>
    SLICE_X15Y87         LUT2 (Prop_lut2_I0_O)        0.154     3.652 r  <hidden>
                         net (fo=1, routed)           0.000     3.652    <hidden>
    SLICE_X15Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.428     8.594    <hidden>
    SLICE_X15Y87         FDRE                                         r  <hidden>
                         clock pessimism              0.408     9.002    
                         clock uncertainty           -0.479     8.523    
    SLICE_X15Y87         FDRE (Setup_fdre_C_D)        0.075     8.598    <hidden>
  -------------------------------------------------------------------
                         required time                          8.598    
                         arrival time                          -3.652    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.313ns  (logic 0.642ns (14.886%)  route 3.671ns (85.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.532    -0.809    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X8Y77          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518    -0.291 r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[3]/Q
                         net (fo=2, routed)           2.568     2.277    <hidden>
    SLICE_X8Y98          LUT1 (Prop_lut1_I0_O)        0.124     2.401 r  <hidden>
                         net (fo=1, routed)           1.103     3.504    <hidden>
    SLICE_X8Y89          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.430     8.596    <hidden>
    SLICE_X8Y89          SRL16E                                       r  <hidden>
                         clock pessimism              0.408     9.004    
                         clock uncertainty           -0.479     8.525    
    SLICE_X8Y89          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039     8.486    <hidden>
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -3.504    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.113ns  (logic 0.704ns (17.118%)  route 3.409ns (82.882%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.545    -0.796    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X11Y85         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.340 r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[0]/Q
                         net (fo=2, routed)           1.278     0.937    <hidden>
    SLICE_X13Y89         LUT2 (Prop_lut2_I0_O)        0.124     1.061 r  <hidden>
                         net (fo=1, routed)           0.881     1.942    <hidden>
    SLICE_X9Y89          LUT1 (Prop_lut1_I0_O)        0.124     2.066 r  <hidden>
                         net (fo=1, routed)           1.251     3.317    <hidden>
    SLICE_X13Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.430     8.596    <hidden>
    SLICE_X13Y89         FDRE                                         r  <hidden>
                         clock pessimism              0.408     9.004    
                         clock uncertainty           -0.479     8.525    
    SLICE_X13Y89         FDRE (Setup_fdre_C_D)       -0.058     8.467    <hidden>
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.175ns  (logic 0.704ns (16.862%)  route 3.471ns (83.138%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.540    -0.801    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X15Y82         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.345 f  design_1_i/MCP_DRIVER_0/inst/Delay8_ctrl_delay_out_reg/Q
                         net (fo=4, routed)           1.207     0.862    design_1_i/MCP_DRIVER_0/inst/Delay11_ctrl_delay_out
    SLICE_X21Y80         LUT2 (Prop_lut2_I1_O)        0.124     0.986 r  design_1_i/MCP_DRIVER_0/inst/nCS3_INST_0/O
                         net (fo=3, routed)           2.264     3.250    <hidden>
    SLICE_X9Y93          LUT2 (Prop_lut2_I0_O)        0.124     3.374 r  <hidden>
                         net (fo=1, routed)           0.000     3.374    <hidden>
    SLICE_X9Y93          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.432     8.598    <hidden>
    SLICE_X9Y93          FDRE                                         r  <hidden>
                         clock pessimism              0.408     9.006    
                         clock uncertainty           -0.479     8.527    
    SLICE_X9Y93          FDRE (Setup_fdre_C_D)        0.031     8.558    <hidden>
  -------------------------------------------------------------------
                         required time                          8.558    
                         arrival time                          -3.374    
  -------------------------------------------------------------------
                         slack                                  5.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.250ns (24.568%)  route 0.768ns (75.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.551    -0.539    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X8Y78          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.148    -0.391 r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[2]/Q
                         net (fo=2, routed)           0.304    -0.086    <hidden>
    SLICE_X3Y78          LUT1 (Prop_lut1_I0_O)        0.102     0.016 r  <hidden>
                         net (fo=1, routed)           0.463     0.479    <hidden>
    SLICE_X8Y89          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.827    -0.765    <hidden>
    SLICE_X8Y89          SRL16E                                       r  <hidden>
                         clock pessimism              0.550    -0.215    
                         clock uncertainty            0.479     0.264    
    SLICE_X8Y89          SRL16E (Hold_srl16e_CLK_D)
                                                      0.027     0.291    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.291    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.258ns (25.924%)  route 0.737ns (74.076%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.557    -0.533    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X12Y85         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[10]/Q
                         net (fo=2, routed)           0.275    -0.094    <hidden>
    SLICE_X15Y90         LUT2 (Prop_lut2_I0_O)        0.045    -0.049 r  <hidden>
                         net (fo=1, routed)           0.220     0.171    <hidden>
    SLICE_X8Y90          LUT1 (Prop_lut1_I0_O)        0.049     0.220 r  <hidden>
                         net (fo=1, routed)           0.242     0.463    <hidden>
    SLICE_X15Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.828    -0.764    <hidden>
    SLICE_X15Y90         FDRE                                         r  <hidden>
                         clock pessimism              0.550    -0.214    
                         clock uncertainty            0.479     0.265    
    SLICE_X15Y90         FDRE (Hold_fdre_C_D)        -0.002     0.263    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.208ns (18.129%)  route 0.939ns (81.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.551    -0.539    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X8Y77          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[3]/Q
                         net (fo=2, routed)           0.939     0.565    <hidden>
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.044     0.609 r  <hidden>
                         net (fo=1, routed)           0.000     0.609    <hidden>
    SLICE_X10Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.825    -0.767    <hidden>
    SLICE_X10Y87         FDRE                                         r  <hidden>
                         clock pessimism              0.550    -0.217    
                         clock uncertainty            0.479     0.262    
    SLICE_X10Y87         FDRE (Hold_fdre_C_D)         0.131     0.393    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.230ns (22.574%)  route 0.789ns (77.426%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.557    -0.533    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X11Y85         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[4]/Q
                         net (fo=2, routed)           0.292    -0.100    <hidden>
    SLICE_X12Y88         LUT2 (Prop_lut2_I0_O)        0.045    -0.055 r  <hidden>
                         net (fo=1, routed)           0.268     0.213    <hidden>
    SLICE_X9Y88          LUT1 (Prop_lut1_I0_O)        0.044     0.257 r  <hidden>
                         net (fo=1, routed)           0.229     0.486    <hidden>
    SLICE_X12Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.827    -0.765    <hidden>
    SLICE_X12Y88         FDRE                                         r  <hidden>
                         clock pessimism              0.550    -0.215    
                         clock uncertainty            0.479     0.264    
    SLICE_X12Y88         FDRE (Hold_fdre_C_D)        -0.004     0.260    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.246ns (20.814%)  route 0.936ns (79.186%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.551    -0.539    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X8Y78          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.148    -0.391 r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[2]/Q
                         net (fo=2, routed)           0.936     0.545    <hidden>
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.098     0.643 r  <hidden>
                         net (fo=1, routed)           0.000     0.643    <hidden>
    SLICE_X10Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.825    -0.767    <hidden>
    SLICE_X10Y87         FDRE                                         r  <hidden>
                         clock pessimism              0.550    -0.217    
                         clock uncertainty            0.479     0.262    
    SLICE_X10Y87         FDRE (Hold_fdre_C_D)         0.121     0.383    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.383    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.224ns (19.116%)  route 0.948ns (80.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.552    -0.538    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X9Y79          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[15]/Q
                         net (fo=2, routed)           0.948     0.538    <hidden>
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.096     0.634 r  <hidden>
                         net (fo=1, routed)           0.000     0.634    <hidden>
    SLICE_X11Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.822    -0.770    <hidden>
    SLICE_X11Y83         FDRE                                         r  <hidden>
                         clock pessimism              0.550    -0.220    
                         clock uncertainty            0.479     0.259    
    SLICE_X11Y83         FDRE (Hold_fdre_C_D)         0.107     0.366    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.634    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.184ns (15.616%)  route 0.994ns (84.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.557    -0.533    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X11Y85         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[13]/Q
                         net (fo=2, routed)           0.994     0.603    <hidden>
    SLICE_X9Y93          LUT2 (Prop_lut2_I0_O)        0.043     0.646 r  <hidden>
                         net (fo=1, routed)           0.000     0.646    <hidden>
    SLICE_X9Y93          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.829    -0.763    <hidden>
    SLICE_X9Y93          FDRE                                         r  <hidden>
                         clock pessimism              0.550    -0.213    
                         clock uncertainty            0.479     0.266    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.107     0.373    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay6_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.227ns (19.161%)  route 0.958ns (80.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.550    -0.540    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X17Y80         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay6_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  design_1_i/MCP_DRIVER_0/inst/Delay6_out_reg/Q
                         net (fo=4, routed)           0.363    -0.048    design_1_i/MCP_DRIVER_0/inst/Delay6_out
    SLICE_X21Y80         LUT2 (Prop_lut2_I0_O)        0.099     0.051 r  design_1_i/MCP_DRIVER_0/inst/nCS3_INST_0/O
                         net (fo=3, routed)           0.594     0.645    <hidden>
    SLICE_X10Y88         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.827    -0.765    <hidden>
    SLICE_X10Y88         SRL16E                                       r  <hidden>
                         clock pessimism              0.550    -0.215    
                         clock uncertainty            0.479     0.264    
    SLICE_X10Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.366    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.645    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay11_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.189ns (16.503%)  route 0.956ns (83.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.551    -0.539    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X24Y77         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay11_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  design_1_i/MCP_DRIVER_0/inst/Delay11_out_reg/Q
                         net (fo=4, routed)           0.322    -0.076    design_1_i/MCP_DRIVER_0/inst/Delay11_out
    SLICE_X22Y79         LUT2 (Prop_lut2_I0_O)        0.048    -0.028 r  design_1_i/MCP_DRIVER_0/inst/nCS4_INST_0/O
                         net (fo=4, routed)           0.634     0.607    <hidden>
    SLICE_X10Y88         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.827    -0.765    <hidden>
    SLICE_X10Y88         SRL16E                                       r  <hidden>
                         clock pessimism              0.550    -0.215    
                         clock uncertainty            0.479     0.264    
    SLICE_X10Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.043     0.307    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.255ns (20.599%)  route 0.983ns (79.401%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.557    -0.533    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X12Y86         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  design_1_i/MCP_DRIVER_0/inst/Delay15_out1_reg[6]/Q
                         net (fo=1, routed)           0.472     0.104    <hidden>
    SLICE_X13Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.149 r  <hidden>
                         net (fo=2, routed)           0.511     0.659    <hidden>
    SLICE_X14Y90         LUT2 (Prop_lut2_I0_O)        0.046     0.705 r  <hidden>
                         net (fo=1, routed)           0.000     0.705    <hidden>
    SLICE_X14Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.828    -0.764    <hidden>
    SLICE_X14Y90         FDRE                                         r  <hidden>
                         clock pessimism              0.550    -0.214    
                         clock uncertainty            0.479     0.265    
    SLICE_X14Y90         FDRE (Hold_fdre_C_D)         0.131     0.396    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.396    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.310    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out2_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack        7.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.314ns  (required time - arrival time)
  Source:                 UP_L1_0
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.248ns  (logic 1.827ns (34.812%)  route 3.421ns (65.188%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    P1                                                0.000     5.000 r  UP_L1_0 (IN)
                         net (fo=0)                   0.000     5.000    UP_L1_0
    P1                   IBUF (Prop_ibuf_I_O)         1.456     6.456 r  UP_L1_0_IBUF_inst/O
                         net (fo=2, routed)           3.421     9.877    <hidden>
    SLICE_X11Y61         LUT2 (Prop_lut2_I0_O)        0.124    10.001 r  <hidden>
                         net (fo=1, routed)           0.000    10.001    <hidden>
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.248 r  <hidden>
                         net (fo=1, routed)           0.000    10.248    <hidden>
    SLICE_X11Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.430    18.596    <hidden>
    SLICE_X11Y61         FDRE                                         r  <hidden>
                         clock pessimism              0.000    18.596    
                         clock uncertainty           -1.096    17.500    
    SLICE_X11Y61         FDRE (Setup_fdre_C_D)        0.062    17.562    <hidden>
  -------------------------------------------------------------------
                         required time                         17.562    
                         arrival time                         -10.248    
  -------------------------------------------------------------------
                         slack                                  7.314    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 DW_L1_0
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.099ns  (logic 1.822ns (35.733%)  route 3.277ns (64.267%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    N1                                                0.000     5.000 r  DW_L1_0 (IN)
                         net (fo=0)                   0.000     5.000    DW_L1_0
    N1                   IBUF (Prop_ibuf_I_O)         1.451     6.451 r  DW_L1_0_IBUF_inst/O
                         net (fo=1, routed)           3.277     9.728    <hidden>
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.124     9.852 r  <hidden>
                         net (fo=1, routed)           0.000     9.852    <hidden>
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.099 r  <hidden>
                         net (fo=1, routed)           0.000    10.099    <hidden>
    SLICE_X4Y23          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.495    18.662    <hidden>
    SLICE_X4Y23          FDRE                                         r  <hidden>
                         clock pessimism              0.000    18.662    
                         clock uncertainty           -1.096    17.565    
    SLICE_X4Y23          FDRE (Setup_fdre_C_D)        0.062    17.627    <hidden>
  -------------------------------------------------------------------
                         required time                         17.627    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  7.528    

Slack (MET) :             8.151ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/Delay2_out1_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.961ns  (logic 1.589ns (22.834%)  route 5.371ns (77.166%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)        4.592     8.058    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X2Y6           LUT3 (Prop_lut3_I1_O)        0.124     8.182 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/Delay2_out1_reg_i_1/O
                         net (fo=3, routed)           0.779     8.961    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc_n_2
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.485    18.651    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                         clock pessimism              0.000    18.651    
                         clock uncertainty           -1.096    17.555    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.112    design_1_i/sine_3ph_0/inst/Delay2_out1_reg
  -------------------------------------------------------------------
                         required time                         17.112    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  8.151    

Slack (MET) :             8.191ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/Delay1_out1_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.920ns  (logic 1.589ns (22.969%)  route 5.331ns (77.031%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)        4.592     8.058    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X2Y6           LUT3 (Prop_lut3_I1_O)        0.124     8.182 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/Delay2_out1_reg_i_1/O
                         net (fo=3, routed)           0.738     8.920    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc_n_2
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.484    18.650    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                         clock pessimism              0.000    18.650    
                         clock uncertainty           -1.096    17.554    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.111    design_1_i/sine_3ph_0/inst/Delay1_out1_reg
  -------------------------------------------------------------------
                         required time                         17.111    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  8.191    

Slack (MET) :             8.191ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/Delay_out1_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.920ns  (logic 1.589ns (22.969%)  route 5.331ns (77.031%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)        4.592     8.058    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X2Y6           LUT3 (Prop_lut3_I1_O)        0.124     8.182 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/Delay2_out1_reg_i_1/O
                         net (fo=3, routed)           0.738     8.920    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc_n_2
    RAMB18_X0Y3          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.484    18.650    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y3          RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                         clock pessimism              0.000    18.650    
                         clock uncertainty           -1.096    17.554    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.111    design_1_i/sine_3ph_0/inst/Delay_out1_reg
  -------------------------------------------------------------------
                         required time                         17.111    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  8.191    

Slack (MET) :             8.306ns  (required time - arrival time)
  Source:                 en_gd
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.371ns  (logic 1.842ns (42.143%)  route 2.529ns (57.857%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    L15                                               0.000     5.000 r  en_gd (IN)
                         net (fo=0)                   0.000     5.000    en_gd
    L15                  IBUF (Prop_ibuf_I_O)         1.466     6.466 r  en_gd_IBUF_inst/O
                         net (fo=7, routed)           2.529     8.995    <hidden>
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.124     9.119 r  <hidden>
                         net (fo=1, routed)           0.000     9.119    <hidden>
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.371 r  <hidden>
                         net (fo=1, routed)           0.000     9.371    <hidden>
    SLICE_X2Y22          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.497    18.664    <hidden>
    SLICE_X2Y22          FDRE                                         r  <hidden>
                         clock pessimism              0.000    18.664    
                         clock uncertainty           -1.096    17.567    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.109    17.676    <hidden>
  -------------------------------------------------------------------
                         required time                         17.676    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  8.306    

Slack (MET) :             8.534ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.617ns  (logic 1.713ns (25.894%)  route 4.904ns (74.106%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)        3.241     6.707    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.831 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/address_cnt1[6]_i_2/O
                         net (fo=24, routed)          0.860     7.691    design_1_i/sine_3ph_0/inst/u_va/enb_1_1000_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I3_O)        0.124     7.815 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.802     8.617    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.510    18.677    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[0]/C
                         clock pessimism              0.000    18.677    
                         clock uncertainty           -1.096    17.580    
    SLICE_X3Y8           FDRE (Setup_fdre_C_R)       -0.429    17.151    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         17.151    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  8.534    

Slack (MET) :             8.534ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.617ns  (logic 1.713ns (25.894%)  route 4.904ns (74.106%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)        3.241     6.707    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.831 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/address_cnt1[6]_i_2/O
                         net (fo=24, routed)          0.860     7.691    design_1_i/sine_3ph_0/inst/u_va/enb_1_1000_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I3_O)        0.124     7.815 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.802     8.617    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.510    18.677    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[1]/C
                         clock pessimism              0.000    18.677    
                         clock uncertainty           -1.096    17.580    
    SLICE_X3Y8           FDRE (Setup_fdre_C_R)       -0.429    17.151    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         17.151    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  8.534    

Slack (MET) :             8.534ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.617ns  (logic 1.713ns (25.894%)  route 4.904ns (74.106%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)        3.241     6.707    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.831 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/address_cnt1[6]_i_2/O
                         net (fo=24, routed)          0.860     7.691    design_1_i/sine_3ph_0/inst/u_va/enb_1_1000_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I3_O)        0.124     7.815 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.802     8.617    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.510    18.677    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[2]/C
                         clock pessimism              0.000    18.677    
                         clock uncertainty           -1.096    17.580    
    SLICE_X3Y8           FDRE (Setup_fdre_C_R)       -0.429    17.151    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         17.151    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  8.534    

Slack (MET) :             8.534ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.617ns  (logic 1.713ns (25.894%)  route 4.904ns (74.106%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)        3.241     6.707    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.831 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/address_cnt1[6]_i_2/O
                         net (fo=24, routed)          0.860     7.691    design_1_i/sine_3ph_0/inst/u_va/enb_1_1000_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I3_O)        0.124     7.815 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.802     8.617    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.510    18.677    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X3Y8           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[3]/C
                         clock pessimism              0.000    18.677    
                         clock uncertainty           -1.096    17.580    
    SLICE_X3Y8           FDRE (Setup_fdre_C_R)       -0.429    17.151    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         17.151    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  8.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.401ns  (arrival time - required time)
  Source:                 DW_L3_0
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.353ns (41.086%)  route 0.506ns (58.914%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    N14                                               0.000     2.000 r  DW_L3_0 (IN)
                         net (fo=0)                   0.000     2.000    DW_L3_0
    N14                  IBUF (Prop_ibuf_I_O)         0.238     2.238 r  DW_L3_0_IBUF_inst/O
                         net (fo=1, routed)           0.506     2.745    <hidden>
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.045     2.790 r  <hidden>
                         net (fo=1, routed)           0.000     2.790    <hidden>
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.860 r  <hidden>
                         net (fo=1, routed)           0.000     2.860    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.850    -0.743    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.743    
                         clock uncertainty            1.096     0.353    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.105     0.458    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.401ns  (arrival time - required time)
  Source:                 DW_L2_0
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.358ns (41.896%)  route 0.497ns (58.104%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    P15                                               0.000     2.000 r  DW_L2_0 (IN)
                         net (fo=0)                   0.000     2.000    DW_L2_0
    P15                  IBUF (Prop_ibuf_I_O)         0.243     2.243 r  DW_L2_0_IBUF_inst/O
                         net (fo=1, routed)           0.497     2.741    <hidden>
    SLICE_X1Y25          LUT2 (Prop_lut2_I0_O)        0.045     2.786 r  <hidden>
                         net (fo=1, routed)           0.000     2.786    <hidden>
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.856 r  <hidden>
                         net (fo=1, routed)           0.000     2.856    <hidden>
    SLICE_X1Y25          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.846    -0.747    <hidden>
    SLICE_X1Y25          FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.747    
                         clock uncertainty            1.096     0.349    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.105     0.454    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.480ns  (arrival time - required time)
  Source:                 UP_L3_0
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.353ns (37.788%)  route 0.581ns (62.212%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    N15                                               0.000     2.000 r  UP_L3_0 (IN)
                         net (fo=0)                   0.000     2.000    UP_L3_0
    N15                  IBUF (Prop_ibuf_I_O)         0.238     2.238 r  UP_L3_0_IBUF_inst/O
                         net (fo=1, routed)           0.581     2.819    <hidden>
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.045     2.864 r  <hidden>
                         net (fo=1, routed)           0.000     2.864    <hidden>
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.934 r  <hidden>
                         net (fo=1, routed)           0.000     2.934    <hidden>
    SLICE_X1Y24          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.846    -0.747    <hidden>
    SLICE_X1Y24          FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.747    
                         clock uncertainty            1.096     0.349    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.105     0.454    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.493ns  (arrival time - required time)
  Source:                 UP_L2_0
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.359ns (36.612%)  route 0.621ns (63.388%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    P14                                               0.000     2.000 r  UP_L2_0 (IN)
                         net (fo=0)                   0.000     2.000    UP_L2_0
    P14                  IBUF (Prop_ibuf_I_O)         0.244     2.244 r  UP_L2_0_IBUF_inst/O
                         net (fo=1, routed)           0.621     2.865    <hidden>
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.045     2.910 r  <hidden>
                         net (fo=1, routed)           0.000     2.910    <hidden>
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.980 r  <hidden>
                         net (fo=1, routed)           0.000     2.980    <hidden>
    SLICE_X2Y22          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.849    -0.744    <hidden>
    SLICE_X2Y22          FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.744    
                         clock uncertainty            1.096     0.352    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.134     0.486    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.498ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.846ns  (logic 0.278ns (15.084%)  route 1.567ns (84.916%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        1.340     2.574    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X2Y2           LUT5 (Prop_lut5_I1_O)        0.045     2.619 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.227     2.846    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X1Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.863    -0.730    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]/C
                         clock pessimism              0.000    -0.730    
                         clock uncertainty            1.096     0.366    
    SLICE_X1Y1           FDRE (Hold_fdre_C_R)        -0.018     0.348    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.498ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.846ns  (logic 0.278ns (15.084%)  route 1.567ns (84.916%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        1.340     2.574    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X2Y2           LUT5 (Prop_lut5_I1_O)        0.045     2.619 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.227     2.846    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X1Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.863    -0.730    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/C
                         clock pessimism              0.000    -0.730    
                         clock uncertainty            1.096     0.366    
    SLICE_X1Y1           FDRE (Hold_fdre_C_R)        -0.018     0.348    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.498ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.846ns  (logic 0.278ns (15.084%)  route 1.567ns (84.916%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        1.340     2.574    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X2Y2           LUT5 (Prop_lut5_I1_O)        0.045     2.619 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.227     2.846    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X1Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.863    -0.730    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[6]/C
                         clock pessimism              0.000    -0.730    
                         clock uncertainty            1.096     0.366    
    SLICE_X1Y1           FDRE (Hold_fdre_C_R)        -0.018     0.348    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.498ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.846ns  (logic 0.278ns (15.084%)  route 1.567ns (84.916%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        1.340     2.574    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X2Y2           LUT5 (Prop_lut5_I1_O)        0.045     2.619 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.227     2.846    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X1Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.863    -0.730    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[7]/C
                         clock pessimism              0.000    -0.730    
                         clock uncertainty            1.096     0.366    
    SLICE_X1Y1           FDRE (Hold_fdre_C_R)        -0.018     0.348    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.498ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.846ns  (logic 0.278ns (15.084%)  route 1.567ns (84.916%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        1.340     2.574    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X2Y2           LUT5 (Prop_lut5_I1_O)        0.045     2.619 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.227     2.846    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X1Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.863    -0.730    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[8]/C
                         clock pessimism              0.000    -0.730    
                         clock uncertainty            1.096     0.366    
    SLICE_X1Y1           FDRE (Hold_fdre_C_R)        -0.018     0.348    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.498ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.846ns  (logic 0.278ns (15.084%)  route 1.567ns (84.916%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        1.340     2.574    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X2Y2           LUT5 (Prop_lut5_I1_O)        0.045     2.619 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.227     2.846    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X1Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.863    -0.730    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y1           FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[9]/C
                         clock pessimism              0.000    -0.730    
                         clock uncertainty            1.096     0.366    
    SLICE_X1Y1           FDRE (Hold_fdre_C_R)        -0.018     0.348    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  2.498    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out3_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack        3.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.983ns  (logic 1.465ns (12.230%)  route 10.517ns (87.770%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)       10.517    13.983    design_1_i/MCP_DRIVER_0/inst/clk_enable
    SLICE_X27Y71         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.422    18.588    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X27Y71         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[6]/C
                         clock pessimism              0.000    18.588    
                         clock uncertainty           -0.958    17.629    
    SLICE_X27Y71         FDRE (Setup_fdre_C_CE)      -0.205    17.424    design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         17.424    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.983ns  (logic 1.465ns (12.230%)  route 10.517ns (87.770%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)       10.517    13.983    design_1_i/MCP_DRIVER_0/inst/clk_enable
    SLICE_X27Y71         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.422    18.588    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X27Y71         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[4]/C
                         clock pessimism              0.000    18.588    
                         clock uncertainty           -0.958    17.629    
    SLICE_X27Y71         FDRE (Setup_fdre_C_CE)      -0.205    17.424    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         17.424    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.983ns  (logic 1.465ns (12.230%)  route 10.517ns (87.770%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)       10.517    13.983    design_1_i/MCP_DRIVER_0/inst/clk_enable
    SLICE_X27Y71         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.422    18.588    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X27Y71         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[9]/C
                         clock pessimism              0.000    18.588    
                         clock uncertainty           -0.958    17.629    
    SLICE_X27Y71         FDRE (Setup_fdre_C_CE)      -0.205    17.424    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[9]
  -------------------------------------------------------------------
                         required time                         17.424    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_369_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.983ns  (logic 1.465ns (12.230%)  route 10.517ns (87.770%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)       10.517    13.983    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk_enable
    SLICE_X27Y71         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_369_reg/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.422    18.588    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X27Y71         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_369_reg/C
                         clock pessimism              0.000    18.588    
                         clock uncertainty           -0.958    17.629    
    SLICE_X27Y71         FDRE (Setup_fdre_C_CE)      -0.205    17.424    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_369_reg
  -------------------------------------------------------------------
                         required time                         17.424    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.582ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.840ns  (logic 1.465ns (12.377%)  route 10.374ns (87.623%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)       10.374    13.840    design_1_i/MCP_DRIVER_0/inst/clk_enable
    SLICE_X27Y73         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.419    18.585    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X27Y73         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[0]/C
                         clock pessimism              0.000    18.585    
                         clock uncertainty           -0.958    17.626    
    SLICE_X27Y73         FDRE (Setup_fdre_C_CE)      -0.205    17.421    design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[0]
  -------------------------------------------------------------------
                         required time                         17.421    
                         arrival time                         -13.840    
  -------------------------------------------------------------------
                         slack                                  3.582    

Slack (MET) :             3.582ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.840ns  (logic 1.465ns (12.377%)  route 10.374ns (87.623%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)       10.374    13.840    design_1_i/MCP_DRIVER_0/inst/clk_enable
    SLICE_X27Y73         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.419    18.585    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X27Y73         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[8]/C
                         clock pessimism              0.000    18.585    
                         clock uncertainty           -0.958    17.626    
    SLICE_X27Y73         FDRE (Setup_fdre_C_CE)      -0.205    17.421    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[8]
  -------------------------------------------------------------------
                         required time                         17.421    
                         arrival time                         -13.840    
  -------------------------------------------------------------------
                         slack                                  3.582    

Slack (MET) :             3.582ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_58_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.840ns  (logic 1.465ns (12.377%)  route 10.374ns (87.623%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)       10.374    13.840    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk_enable
    SLICE_X27Y73         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_58_reg/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.419    18.585    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X27Y73         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_58_reg/C
                         clock pessimism              0.000    18.585    
                         clock uncertainty           -0.958    17.626    
    SLICE_X27Y73         FDRE (Setup_fdre_C_CE)      -0.205    17.421    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_32_58_reg
  -------------------------------------------------------------------
                         required time                         17.421    
                         arrival time                         -13.840    
  -------------------------------------------------------------------
                         slack                                  3.582    

Slack (MET) :             3.837ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.583ns  (logic 1.465ns (12.651%)  route 10.118ns (87.349%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)       10.118    13.583    design_1_i/MCP_DRIVER_0/inst/clk_enable
    SLICE_X25Y73         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.418    18.584    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X25Y73         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[5]/C
                         clock pessimism              0.000    18.584    
                         clock uncertainty           -0.958    17.625    
    SLICE_X25Y73         FDRE (Setup_fdre_C_CE)      -0.205    17.420    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[5]
  -------------------------------------------------------------------
                         required time                         17.420    
                         arrival time                         -13.583    
  -------------------------------------------------------------------
                         slack                                  3.837    

Slack (MET) :             3.837ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_42_58_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.583ns  (logic 1.465ns (12.651%)  route 10.118ns (87.349%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)       10.118    13.583    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk_enable
    SLICE_X25Y73         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_42_58_reg/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.418    18.584    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X25Y73         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_42_58_reg/C
                         clock pessimism              0.000    18.584    
                         clock uncertainty           -0.958    17.625    
    SLICE_X25Y73         FDRE (Setup_fdre_C_CE)      -0.205    17.420    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_42_58_reg
  -------------------------------------------------------------------
                         required time                         17.420    
                         arrival time                         -13.583    
  -------------------------------------------------------------------
                         slack                                  3.837    

Slack (MET) :             3.837ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_356_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.583ns  (logic 1.465ns (12.651%)  route 10.118ns (87.349%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=8968, routed)       10.118    13.583    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk_enable
    SLICE_X25Y73         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_356_reg/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    M9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    15.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    17.075    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.166 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.418    18.584    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X25Y73         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_356_reg/C
                         clock pessimism              0.000    18.584    
                         clock uncertainty           -0.958    17.625    
    SLICE_X25Y73         FDRE (Setup_fdre_C_CE)      -0.205    17.420    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_356_reg
  -------------------------------------------------------------------
                         required time                         17.420    
                         arrival time                         -13.583    
  -------------------------------------------------------------------
                         slack                                  3.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.065ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        2.237ns  (logic 0.233ns (10.436%)  route 2.003ns (89.564%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        2.003     3.237    design_1_i/MCP_DRIVER_0/inst/clk_enable
    SLICE_X4Y72          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.844    -0.748    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X4Y72          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[9]/C
                         clock pessimism              0.000    -0.748    
                         clock uncertainty            0.958     0.210    
    SLICE_X4Y72          FDRE (Hold_fdre_C_CE)       -0.039     0.171    design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           3.237    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_12_37_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        2.237ns  (logic 0.233ns (10.436%)  route 2.003ns (89.564%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        2.003     3.237    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk_enable
    SLICE_X4Y72          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_12_37_reg/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.844    -0.748    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X4Y72          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_12_37_reg/C
                         clock pessimism              0.000    -0.748    
                         clock uncertainty            0.958     0.210    
    SLICE_X4Y72          FDRE (Hold_fdre_C_CE)       -0.039     0.171    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_12_37_reg
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           3.237    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_39_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        2.237ns  (logic 0.233ns (10.436%)  route 2.003ns (89.564%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        2.003     3.237    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk_enable
    SLICE_X4Y72          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_39_reg/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.844    -0.748    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X4Y72          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_39_reg/C
                         clock pessimism              0.000    -0.748    
                         clock uncertainty            0.958     0.210    
    SLICE_X4Y72          FDRE (Hold_fdre_C_CE)       -0.039     0.171    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_39_reg
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           3.237    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_41_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        2.237ns  (logic 0.233ns (10.436%)  route 2.003ns (89.564%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        2.003     3.237    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk_enable
    SLICE_X4Y72          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_41_reg/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.844    -0.748    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X4Y72          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_41_reg/C
                         clock pessimism              0.000    -0.748    
                         clock uncertainty            0.958     0.210    
    SLICE_X4Y72          FDRE (Hold_fdre_C_CE)       -0.039     0.171    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_41_reg
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           3.237    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_47_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        2.237ns  (logic 0.233ns (10.436%)  route 2.003ns (89.564%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        2.003     3.237    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk_enable
    SLICE_X4Y72          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_47_reg/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.844    -0.748    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X4Y72          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_47_reg/C
                         clock pessimism              0.000    -0.748    
                         clock uncertainty            0.958     0.210    
    SLICE_X4Y72          FDRE (Hold_fdre_C_CE)       -0.039     0.171    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_47_reg
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           3.237    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_242_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        2.237ns  (logic 0.233ns (10.436%)  route 2.003ns (89.564%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        2.003     3.237    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk_enable
    SLICE_X4Y72          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_242_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.844    -0.748    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X4Y72          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_242_reg[8]/C
                         clock pessimism              0.000    -0.748    
                         clock uncertainty            0.958     0.210    
    SLICE_X4Y72          FDRE (Hold_fdre_C_CE)       -0.039     0.171    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_242_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           3.237    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_272_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        2.237ns  (logic 0.233ns (10.436%)  route 2.003ns (89.564%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        2.003     3.237    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk_enable
    SLICE_X4Y72          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_272_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.844    -0.748    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X4Y72          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_272_reg[9]/C
                         clock pessimism              0.000    -0.748    
                         clock uncertainty            0.958     0.210    
    SLICE_X4Y72          FDRE (Hold_fdre_C_CE)       -0.039     0.171    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_272_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           3.237    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_302_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        2.237ns  (logic 0.233ns (10.436%)  route 2.003ns (89.564%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        2.003     3.237    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk_enable
    SLICE_X4Y72          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_302_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.844    -0.748    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X4Y72          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_302_reg[8]/C
                         clock pessimism              0.000    -0.748    
                         clock uncertainty            0.958     0.210    
    SLICE_X4Y72          FDRE (Hold_fdre_C_CE)       -0.039     0.171    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_302_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           3.237    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.128ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        2.296ns  (logic 0.233ns (10.168%)  route 2.062ns (89.832%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        2.062     3.296    design_1_i/MCP_DRIVER_0/inst/clk_enable
    SLICE_X4Y74          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.841    -0.751    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X4Y74          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[6]/C
                         clock pessimism              0.000    -0.751    
                         clock uncertainty            0.958     0.207    
    SLICE_X4Y74          FDRE (Hold_fdre_C_CE)       -0.039     0.168    design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.128ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_35_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        2.296ns  (logic 0.233ns (10.168%)  route 2.062ns (89.832%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=8968, routed)        2.062     3.296    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk_enable
    SLICE_X4Y74          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_35_reg/CE
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.841    -0.751    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X4Y74          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_35_reg/C
                         clock pessimism              0.000    -0.751    
                         clock uncertainty            0.958     0.207    
    SLICE_X4Y74          FDRE (Hold_fdre_C_CE)       -0.039     0.168    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/cont_bits_21_35_reg
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  3.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out3_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack        4.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.208ns  (logic 0.608ns (14.449%)  route 3.600ns (85.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.532    -0.809    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X13Y77         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.353 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[35]/Q
                         net (fo=3, routed)           2.179     1.826    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[47]_0[35]
    SLICE_X0Y77          LUT1 (Prop_lut1_I0_O)        0.152     1.978 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[47]_0[35]_hold_fix/O
                         net (fo=1, routed)           1.421     3.399    design_1_i/MCP_DRIVER_0/inst/mergedOutput_6_reg[47]_0[35]_hold_fix_1_alias
    SLICE_X11Y78         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.421     8.587    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X11Y78         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[3]/C
                         clock pessimism              0.408     8.995    
                         clock uncertainty           -0.479     8.516    
    SLICE_X11Y78         FDRE (Setup_fdre_C_D)       -0.249     8.267    design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  4.869    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.249ns  (logic 0.580ns (13.649%)  route 3.669ns (86.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.599    -0.742    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X7Y73          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[1]/Q
                         net (fo=3, routed)           2.087     1.800    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[47]_0[1]
    SLICE_X0Y77          LUT1 (Prop_lut1_I0_O)        0.124     1.924 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[47]_0[1]_hold_fix/O
                         net (fo=1, routed)           1.583     3.507    design_1_i/MCP_DRIVER_0/inst/mergedOutput_6_reg[47]_0[1]_hold_fix_1_alias
    SLICE_X13Y75         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.415     8.581    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X13Y75         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[1]/C
                         clock pessimism              0.408     8.989    
                         clock uncertainty           -0.479     8.510    
    SLICE_X13Y75         FDRE (Setup_fdre_C_D)       -0.062     8.448    design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.110ns  (logic 0.580ns (14.112%)  route 3.530ns (85.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.531    -0.810    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X9Y73          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[10]/Q
                         net (fo=3, routed)           1.942     1.588    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[47]_0[10]
    SLICE_X9Y85          LUT1 (Prop_lut1_I0_O)        0.124     1.712 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[47]_0[10]_hold_fix/O
                         net (fo=1, routed)           1.588     3.300    design_1_i/MCP_DRIVER_0/inst/mergedOutput_6_reg[47]_0[10]_hold_fix_1_alias
    SLICE_X11Y71         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.421     8.587    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X11Y71         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[10]/C
                         clock pessimism              0.408     8.995    
                         clock uncertainty           -0.479     8.516    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)       -0.047     8.469    design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[10]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -3.300    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.105ns  (logic 0.704ns (17.148%)  route 3.401ns (82.852%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.541    -0.800    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X11Y67         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.344 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[37]/Q
                         net (fo=1, routed)           1.054     0.710    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[83]_0[1]
    SLICE_X9Y68          LUT1 (Prop_lut1_I0_O)        0.124     0.834 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[83]_0[1]_hold_fix/O
                         net (fo=1, routed)           1.011     1.845    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[83]_0[1]_hold_fix_1
    SLICE_X15Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.969 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[83]_0[1]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.336     3.305    design_1_i/MCP_DRIVER_0/inst/mergedOutput_2_reg[83]_0[1]_hold_fix_1_hold_fix_1_alias
    SLICE_X10Y67         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.425     8.591    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X10Y67         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[1]/C
                         clock pessimism              0.408     8.999    
                         clock uncertainty           -0.479     8.520    
    SLICE_X10Y67         FDRE (Setup_fdre_C_D)       -0.045     8.475    design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -3.305    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.935ns  (logic 0.580ns (14.738%)  route 3.355ns (85.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.534    -0.807    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X16Y78         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.351 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[17]/Q
                         net (fo=4, routed)           1.977     1.626    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[47]_0[17]
    SLICE_X6Y78          LUT1 (Prop_lut1_I0_O)        0.124     1.750 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[47]_0[17]_hold_fix/O
                         net (fo=1, routed)           1.379     3.128    design_1_i/MCP_DRIVER_0/inst/mergedOutput_6_reg[47]_0[17]_hold_fix_1_alias
    SLICE_X16Y77         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.417     8.583    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X16Y77         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[1]/C
                         clock pessimism              0.408     8.991    
                         clock uncertainty           -0.479     8.512    
    SLICE_X16Y77         FDRE (Setup_fdre_C_D)       -0.043     8.469    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -3.128    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.889ns  (logic 0.580ns (14.912%)  route 3.309ns (85.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.603    -0.738    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X7Y78          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[4]/Q
                         net (fo=3, routed)           2.161     1.879    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[47]_0[4]
    SLICE_X7Y88          LUT1 (Prop_lut1_I0_O)        0.124     2.003 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[47]_0[4]_hold_fix/O
                         net (fo=1, routed)           1.148     3.151    design_1_i/MCP_DRIVER_0/inst/mergedOutput_6_reg[47]_0[4]_hold_fix_1_alias
    SLICE_X10Y78         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.421     8.587    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[4]/C
                         clock pessimism              0.408     8.995    
                         clock uncertainty           -0.479     8.516    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)       -0.016     8.500    design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -3.151    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.872ns  (logic 0.580ns (14.980%)  route 3.292ns (85.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.599    -0.742    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X5Y76          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[38]/Q
                         net (fo=3, routed)           1.938     1.652    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[47]_0[38]
    SLICE_X7Y88          LUT1 (Prop_lut1_I0_O)        0.124     1.776 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[47]_0[38]_hold_fix/O
                         net (fo=1, routed)           1.354     3.130    design_1_i/MCP_DRIVER_0/inst/mergedOutput_6_reg[47]_0[38]_hold_fix_1_alias
    SLICE_X6Y76          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.485     8.651    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[6]/C
                         clock pessimism              0.408     9.059    
                         clock uncertainty           -0.479     8.580    
    SLICE_X6Y76          FDRE (Setup_fdre_C_D)       -0.045     8.535    design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -3.130    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.419ns  (required time - arrival time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.856ns  (logic 0.580ns (15.041%)  route 3.276ns (84.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.531    -0.810    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X21Y76         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[18]/Q
                         net (fo=4, routed)           1.896     1.542    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[47]_0[18]
    SLICE_X17Y65         LUT1 (Prop_lut1_I0_O)        0.124     1.666 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[47]_0[18]_hold_fix/O
                         net (fo=1, routed)           1.380     3.046    design_1_i/MCP_DRIVER_0/inst/mergedOutput_6_reg[47]_0[18]_hold_fix_1_alias
    SLICE_X17Y77         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.417     8.583    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X17Y77         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[2]/C
                         clock pessimism              0.408     8.991    
                         clock uncertainty           -0.479     8.512    
    SLICE_X17Y77         FDRE (Setup_fdre_C_D)       -0.047     8.465    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  5.419    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.766ns  (logic 0.518ns (13.756%)  route 3.248ns (86.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.551    -0.790    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X30Y57         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.272 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[52]/Q
                         net (fo=2, routed)           3.248     2.975    design_1_i/MCP_DRIVER_0/inst/v3_2[0]
    SLICE_X27Y73         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.419     8.585    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X27Y73         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[0]/C
                         clock pessimism              0.408     8.993    
                         clock uncertainty           -0.479     8.514    
    SLICE_X27Y73         FDRE (Setup_fdre_C_D)       -0.105     8.409    design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.409    
                         arrival time                          -2.975    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.816ns  (logic 0.580ns (15.200%)  route 3.236ns (84.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.529    -0.812    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X21Y75         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.356 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[38]/Q
                         net (fo=1, routed)           1.622     1.266    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[67]_0[2]
    SLICE_X14Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.390 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[67]_0[2]_hold_fix/O
                         net (fo=1, routed)           1.614     3.004    design_1_i/MCP_DRIVER_0/inst/mergedOutput_3_reg[67]_0[2]_hold_fix_1_alias
    SLICE_X25Y75         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062     5.494 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.416     8.582    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X25Y75         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[2]/C
                         clock pessimism              0.408     8.990    
                         clock uncertainty           -0.479     8.511    
    SLICE_X25Y75         FDRE (Setup_fdre_C_D)       -0.067     8.444    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.682%)  route 0.866ns (82.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.579    -0.511    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X4Y70          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[47]/Q
                         net (fo=1, routed)           0.866     0.496    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[83]_0[11]
    SLICE_X5Y70          LUT1 (Prop_lut1_I0_O)        0.045     0.541 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[83]_0[11]_hold_fix/O
                         net (fo=1, routed)           0.000     0.541    design_1_i/MCP_DRIVER_0/inst/mergedOutput_2_reg[83]_0[11]_hold_fix_1_alias
    SLICE_X5Y70          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.846    -0.746    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X5Y70          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[11]/C
                         clock pessimism              0.550    -0.196    
                         clock uncertainty            0.479     0.283    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.107     0.390    design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.189ns (19.443%)  route 0.783ns (80.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.555    -0.535    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X11Y67         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[39]/Q
                         net (fo=1, routed)           0.386    -0.007    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[83]_0[3]
    SLICE_X10Y55         LUT1 (Prop_lut1_I0_O)        0.048     0.041 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[83]_0[3]_hold_fix/O
                         net (fo=1, routed)           0.397     0.437    design_1_i/MCP_DRIVER_0/inst/mergedOutput_2_reg[83]_0[3]_hold_fix_1_alias
    SLICE_X11Y68         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.820    -0.772    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X11Y68         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[3]/C
                         clock pessimism              0.550    -0.222    
                         clock uncertainty            0.479     0.257    
    SLICE_X11Y68         FDRE (Hold_fdre_C_D)        -0.008     0.249    design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.249    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.184ns (16.821%)  route 0.910ns (83.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.579    -0.511    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X4Y70          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[44]/Q
                         net (fo=1, routed)           0.910     0.540    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[83]_0[8]
    SLICE_X5Y70          LUT1 (Prop_lut1_I0_O)        0.043     0.583 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[83]_0[8]_hold_fix/O
                         net (fo=1, routed)           0.000     0.583    design_1_i/MCP_DRIVER_0/inst/mergedOutput_2_reg[83]_0[8]_hold_fix_1_alias
    SLICE_X5Y70          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.846    -0.746    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X5Y70          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[8]/C
                         clock pessimism              0.550    -0.196    
                         clock uncertainty            0.479     0.283    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.107     0.390    design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.583    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.185ns (18.217%)  route 0.831ns (81.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.575    -0.515    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X5Y74          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[43]/Q
                         net (fo=1, routed)           0.392     0.018    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[83]_0[7]
    SLICE_X4Y87          LUT1 (Prop_lut1_I0_O)        0.044     0.062 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_2_reg[83]_0[7]_hold_fix/O
                         net (fo=1, routed)           0.439     0.501    design_1_i/MCP_DRIVER_0/inst/mergedOutput_2_reg[83]_0[7]_hold_fix_1_alias
    SLICE_X5Y73          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.842    -0.750    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X5Y73          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[7]/C
                         clock pessimism              0.550    -0.200    
                         clock uncertainty            0.479     0.279    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.008     0.287    design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.287    
                         arrival time                           0.501    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.184ns (17.715%)  route 0.855ns (82.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.549    -0.541    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X17Y70         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[61]/Q
                         net (fo=2, routed)           0.515     0.115    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[67]_0[25]
    SLICE_X17Y56         LUT1 (Prop_lut1_I0_O)        0.043     0.158 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[67]_0[25]_hold_fix/O
                         net (fo=1, routed)           0.340     0.498    design_1_i/MCP_DRIVER_0/inst/mergedOutput_3_reg[67]_0[25]_hold_fix_1_alias
    SLICE_X17Y71         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.815    -0.778    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X17Y71         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[9]/C
                         clock pessimism              0.550    -0.228    
                         clock uncertainty            0.479     0.251    
    SLICE_X17Y71         FDRE (Hold_fdre_C_D)         0.008     0.259    design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.259    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.141ns (12.675%)  route 0.971ns (87.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.549    -0.541    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X23Y79         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[24]/Q
                         net (fo=4, routed)           0.971     0.572    design_1_i/MCP_DRIVER_0/inst/v3_1[8]
    SLICE_X27Y73         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.816    -0.777    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X27Y73         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[8]/C
                         clock pessimism              0.550    -0.227    
                         clock uncertainty            0.479     0.252    
    SLICE_X27Y73         FDRE (Hold_fdre_C_D)         0.061     0.313    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.572    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.141ns (12.507%)  route 0.986ns (87.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.550    -0.540    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X20Y80         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[25]/Q
                         net (fo=4, routed)           0.986     0.588    design_1_i/MCP_DRIVER_0/inst/v3_1[9]
    SLICE_X27Y71         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.819    -0.774    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X27Y71         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[9]/C
                         clock pessimism              0.550    -0.224    
                         clock uncertainty            0.479     0.255    
    SLICE_X27Y71         FDRE (Hold_fdre_C_D)         0.060     0.315    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.315    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.186ns (16.308%)  route 0.955ns (83.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.545    -0.545    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X21Y75         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[44]/Q
                         net (fo=1, routed)           0.465     0.061    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[67]_0[8]
    SLICE_X25Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.106 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[67]_0[8]_hold_fix/O
                         net (fo=1, routed)           0.489     0.596    design_1_i/MCP_DRIVER_0/inst/mergedOutput_3_reg[67]_0[8]_hold_fix_1_alias
    SLICE_X25Y75         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.813    -0.779    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X25Y75         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[8]/C
                         clock pessimism              0.550    -0.229    
                         clock uncertainty            0.479     0.250    
    SLICE_X25Y75         FDRE (Hold_fdre_C_D)         0.066     0.316    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.316    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.141ns (12.766%)  route 0.963ns (87.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.576    -0.514    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X1Y74          FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_6_reg[2]/Q
                         net (fo=3, routed)           0.963     0.591    design_1_i/MCP_DRIVER_0/inst/v4_2[2]
    SLICE_X15Y74         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.813    -0.779    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X15Y74         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[2]/C
                         clock pessimism              0.550    -0.229    
                         clock uncertainty            0.479     0.250    
    SLICE_X15Y74         FDRE (Hold_fdre_C_D)         0.059     0.309    design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.183ns (17.151%)  route 0.884ns (82.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.479ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.554    -0.536    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/clk
    SLICE_X29Y68         FDRE                                         r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[37]/Q
                         net (fo=1, routed)           0.347    -0.047    design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[67]_0[1]
    SLICE_X27Y59         LUT1 (Prop_lut1_I0_O)        0.042    -0.005 r  design_1_i/PFC_Van_3ph_0/inst/u_real2uint8/mergedOutput_3_reg[67]_0[1]_hold_fix/O
                         net (fo=1, routed)           0.537     0.531    design_1_i/MCP_DRIVER_0/inst/mergedOutput_3_reg[67]_0[1]_hold_fix_1_alias
    SLICE_X27Y76         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.816    -0.777    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X27Y76         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[1]/C
                         clock pessimism              0.550    -0.227    
                         clock uncertainty            0.479     0.252    
    SLICE_X27Y76         FDRE (Hold_fdre_C_D)        -0.004     0.248    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.248    
                         arrival time                           0.531    
  -------------------------------------------------------------------
                         slack                                  0.284    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.584%)  route 0.198ns (58.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.557    -0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X24Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.392 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.198    -0.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X25Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.822    -0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X25Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.251    -0.520    
    SLICE_X25Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.584%)  route 0.198ns (58.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.557    -0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X24Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.392 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.198    -0.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X25Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.822    -0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X25Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.251    -0.520    
    SLICE_X25Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.584%)  route 0.198ns (58.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.557    -0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X24Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.392 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.198    -0.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X25Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.822    -0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X25Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.251    -0.520    
    SLICE_X25Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.584%)  route 0.198ns (58.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.557    -0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X24Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.392 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.198    -0.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X25Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.822    -0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X25Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/C
                         clock pessimism              0.251    -0.520    
    SLICE_X25Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.190%)  route 0.219ns (60.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.557    -0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDPE (Prop_fdpe_C_Q)         0.141    -0.392 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.219    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X24Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.824    -0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X24Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.249    -0.520    
    SLICE_X24Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.190%)  route 0.219ns (60.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.557    -0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDPE (Prop_fdpe_C_Q)         0.141    -0.392 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.219    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X24Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.824    -0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X24Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.249    -0.520    
    SLICE_X24Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.190%)  route 0.219ns (60.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.557    -0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDPE (Prop_fdpe_C_Q)         0.141    -0.392 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.219    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X24Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.824    -0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X24Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.249    -0.520    
    SLICE_X24Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.190%)  route 0.219ns (60.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.557    -0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDPE (Prop_fdpe_C_Q)         0.141    -0.392 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.219    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X24Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.824    -0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X24Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.249    -0.520    
    SLICE_X24Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.190%)  route 0.219ns (60.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.557    -0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDPE (Prop_fdpe_C_Q)         0.141    -0.392 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.219    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.824    -0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.249    -0.520    
    SLICE_X24Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.190%)  route 0.219ns (60.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.557    -0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDPE (Prop_fdpe_C_Q)         0.141    -0.392 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.219    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X24Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.824    -0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.249    -0.520    
    SLICE_X24Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.439    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       24.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.465ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.951ns  (logic 1.072ns (13.482%)  route 6.879ns (86.518%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 35.999 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.566     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.419     3.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.980     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y16         LUT4 (Prop_lut4_I1_O)        0.327     7.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.260    10.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y68         LUT1 (Prop_lut1_I0_O)        0.326    10.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.639    11.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.423    35.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.245    36.244    
                         clock uncertainty           -0.035    36.208    
    SLICE_X31Y70         FDCE (Recov_fdce_C_CLR)     -0.405    35.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.803    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                 24.465    

Slack (MET) :             24.465ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.951ns  (logic 1.072ns (13.482%)  route 6.879ns (86.518%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 35.999 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.566     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.419     3.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.980     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y16         LUT4 (Prop_lut4_I1_O)        0.327     7.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.260    10.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y68         LUT1 (Prop_lut1_I0_O)        0.326    10.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.639    11.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.423    35.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.245    36.244    
                         clock uncertainty           -0.035    36.208    
    SLICE_X31Y70         FDCE (Recov_fdce_C_CLR)     -0.405    35.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.803    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                 24.465    

Slack (MET) :             24.465ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.951ns  (logic 1.072ns (13.482%)  route 6.879ns (86.518%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 35.999 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.566     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.419     3.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.980     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y16         LUT4 (Prop_lut4_I1_O)        0.327     7.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.260    10.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y68         LUT1 (Prop_lut1_I0_O)        0.326    10.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.639    11.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.423    35.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.245    36.244    
                         clock uncertainty           -0.035    36.208    
    SLICE_X31Y70         FDCE (Recov_fdce_C_CLR)     -0.405    35.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.803    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                 24.465    

Slack (MET) :             24.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.859ns  (logic 1.072ns (13.640%)  route 6.787ns (86.360%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 36.000 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.566     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.419     3.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.980     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y16         LUT4 (Prop_lut4_I1_O)        0.327     7.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.260    10.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y68         LUT1 (Prop_lut1_I0_O)        0.326    10.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.547    11.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.424    36.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.245    36.245    
                         clock uncertainty           -0.035    36.209    
    SLICE_X30Y68         FDCE (Recov_fdce_C_CLR)     -0.361    35.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.848    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                 24.602    

Slack (MET) :             24.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.859ns  (logic 1.072ns (13.640%)  route 6.787ns (86.360%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 36.000 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.566     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.419     3.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.980     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y16         LUT4 (Prop_lut4_I1_O)        0.327     7.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.260    10.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y68         LUT1 (Prop_lut1_I0_O)        0.326    10.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.547    11.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.424    36.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.245    36.245    
                         clock uncertainty           -0.035    36.209    
    SLICE_X30Y68         FDCE (Recov_fdce_C_CLR)     -0.361    35.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.848    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                 24.602    

Slack (MET) :             24.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.859ns  (logic 1.072ns (13.640%)  route 6.787ns (86.360%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 36.000 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.566     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.419     3.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.980     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y16         LUT4 (Prop_lut4_I1_O)        0.327     7.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.260    10.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y68         LUT1 (Prop_lut1_I0_O)        0.326    10.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.547    11.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.424    36.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.245    36.245    
                         clock uncertainty           -0.035    36.209    
    SLICE_X30Y68         FDCE (Recov_fdce_C_CLR)     -0.361    35.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.848    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                 24.602    

Slack (MET) :             24.644ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.859ns  (logic 1.072ns (13.640%)  route 6.787ns (86.360%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 36.000 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.566     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.419     3.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.980     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y16         LUT4 (Prop_lut4_I1_O)        0.327     7.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.260    10.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y68         LUT1 (Prop_lut1_I0_O)        0.326    10.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.547    11.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.424    36.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.245    36.245    
                         clock uncertainty           -0.035    36.209    
    SLICE_X30Y68         FDCE (Recov_fdce_C_CLR)     -0.319    35.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.890    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                 24.644    

Slack (MET) :             24.644ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.859ns  (logic 1.072ns (13.640%)  route 6.787ns (86.360%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 36.000 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.566     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.419     3.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.980     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y16         LUT4 (Prop_lut4_I1_O)        0.327     7.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.260    10.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y68         LUT1 (Prop_lut1_I0_O)        0.326    10.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.547    11.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.424    36.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.245    36.245    
                         clock uncertainty           -0.035    36.209    
    SLICE_X30Y68         FDCE (Recov_fdce_C_CLR)     -0.319    35.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.890    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                 24.644    

Slack (MET) :             24.644ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.859ns  (logic 1.072ns (13.640%)  route 6.787ns (86.360%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 36.000 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.566     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.419     3.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.980     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y16         LUT4 (Prop_lut4_I1_O)        0.327     7.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.260    10.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y68         LUT1 (Prop_lut1_I0_O)        0.326    10.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.547    11.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.424    36.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.245    36.245    
                         clock uncertainty           -0.035    36.209    
    SLICE_X30Y68         FDCE (Recov_fdce_C_CLR)     -0.319    35.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.890    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                 24.644    

Slack (MET) :             24.644ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.859ns  (logic 1.072ns (13.640%)  route 6.787ns (86.360%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 36.000 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.566     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.419     3.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.980     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X35Y16         LUT4 (Prop_lut4_I1_O)        0.327     7.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.260    10.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y68         LUT1 (Prop_lut1_I0_O)        0.326    10.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.547    11.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.424    36.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.245    36.245    
                         clock uncertainty           -0.035    36.209    
    SLICE_X30Y68         FDCE (Recov_fdce_C_CLR)     -0.319    35.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.890    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                 24.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.818%)  route 0.186ns (53.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.825     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.344     1.306    
    SLICE_X32Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.818%)  route 0.186ns (53.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.825     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.344     1.306    
    SLICE_X32Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.818%)  route 0.186ns (53.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.825     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.344     1.306    
    SLICE_X32Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.818%)  route 0.186ns (53.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.825     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.344     1.306    
    SLICE_X32Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.818%)  route 0.186ns (53.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.825     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.344     1.306    
    SLICE_X32Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.818%)  route 0.186ns (53.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.825     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.344     1.306    
    SLICE_X32Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.818%)  route 0.186ns (53.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.825     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.344     1.306    
    SLICE_X32Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.818%)  route 0.186ns (53.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.825     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.344     1.306    
    SLICE_X32Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.606%)  route 0.182ns (56.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.557     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X29Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X29Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.364     1.285    
    SLICE_X29Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.606%)  route 0.182ns (56.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.557     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X29Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X29Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.364     1.285    
    SLICE_X29Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.402    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.678ns  (logic 1.464ns (25.776%)  route 4.215ns (74.224%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  4.000     4.000    
    D2                                                0.000     4.000 r  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     5.464 r  reset_IBUF_inst/O
                         net (fo=4, routed)           4.215     9.678    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X1Y5           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.511    -1.322    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.192ns  (logic 0.232ns (10.564%)  route 1.961ns (89.436%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    D2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     2.232 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.961     4.192    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X1Y5           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.862    -0.731    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X1Y5           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Max Delay           243 Endpoints
Min Delay           243 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 2.280ns (39.151%)  route 3.544ns (60.849%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.610    -0.731    <hidden>
    SLICE_X2Y83          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.897 r  <hidden>
                         net (fo=1, routed)           1.319     2.216    <hidden>
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     2.716 r  <hidden>
                         net (fo=1, routed)           1.456     4.172    <hidden>
    SLICE_X1Y84          LUT2 (Prop_lut2_I1_O)        0.152     4.324 r  <hidden>
                         net (fo=1, routed)           0.769     5.092    <hidden>
    SLICE_X5Y82          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.492    -1.342    <hidden>
    SLICE_X5Y82          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.193ns  (logic 2.495ns (59.509%)  route 1.698ns (40.491%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.617    -0.724    <hidden>
    SLICE_X2Y92          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.893 r  <hidden>
                         net (fo=1, routed)           0.958     1.851    <hidden>
    SLICE_X2Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     2.605 r  <hidden>
                         net (fo=1, routed)           0.739     3.344    <hidden>
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.124     3.468 r  <hidden>
                         net (fo=1, routed)           0.000     3.468    <hidden>
    SLICE_X1Y88          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.498    -1.336    <hidden>
    SLICE_X1Y88          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.142ns  (logic 2.389ns (57.682%)  route 1.753ns (42.318%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.544    -0.797    <hidden>
    SLICE_X8Y86          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.831 r  <hidden>
                         net (fo=1, routed)           0.758     1.588    <hidden>
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.225 r  <hidden>
                         net (fo=1, routed)           0.995     3.220    <hidden>
    SLICE_X1Y84          LUT2 (Prop_lut2_I1_O)        0.124     3.344 r  <hidden>
                         net (fo=1, routed)           0.000     3.344    <hidden>
    SLICE_X1Y84          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.495    -1.339    <hidden>
    SLICE_X1Y84          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.768ns  (logic 1.768ns (46.917%)  route 2.000ns (53.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.544    -0.797    <hidden>
    SLICE_X8Y85          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.817 r  <hidden>
                         net (fo=1, routed)           1.018     1.835    <hidden>
    SLICE_X7Y85          LUT3 (Prop_lut3_I2_O)        0.154     1.989 r  <hidden>
                         net (fo=10, routed)          0.983     2.971    <hidden>
    SLICE_X5Y84          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.494    -1.340    <hidden>
    SLICE_X5Y84          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.768ns  (logic 1.768ns (46.917%)  route 2.000ns (53.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.544    -0.797    <hidden>
    SLICE_X8Y85          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.817 r  <hidden>
                         net (fo=1, routed)           1.018     1.835    <hidden>
    SLICE_X7Y85          LUT3 (Prop_lut3_I2_O)        0.154     1.989 r  <hidden>
                         net (fo=10, routed)          0.983     2.971    <hidden>
    SLICE_X5Y84          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.494    -1.340    <hidden>
    SLICE_X5Y84          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.768ns  (logic 1.768ns (46.917%)  route 2.000ns (53.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.544    -0.797    <hidden>
    SLICE_X8Y85          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.817 r  <hidden>
                         net (fo=1, routed)           1.018     1.835    <hidden>
    SLICE_X7Y85          LUT3 (Prop_lut3_I2_O)        0.154     1.989 r  <hidden>
                         net (fo=10, routed)          0.983     2.971    <hidden>
    SLICE_X5Y84          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.494    -1.340    <hidden>
    SLICE_X5Y84          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.768ns  (logic 1.768ns (46.917%)  route 2.000ns (53.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.544    -0.797    <hidden>
    SLICE_X8Y85          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.817 r  <hidden>
                         net (fo=1, routed)           1.018     1.835    <hidden>
    SLICE_X7Y85          LUT3 (Prop_lut3_I2_O)        0.154     1.989 r  <hidden>
                         net (fo=10, routed)          0.983     2.971    <hidden>
    SLICE_X5Y84          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.494    -1.340    <hidden>
    SLICE_X5Y84          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.768ns  (logic 1.768ns (46.917%)  route 2.000ns (53.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.544    -0.797    <hidden>
    SLICE_X8Y85          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.817 r  <hidden>
                         net (fo=1, routed)           1.018     1.835    <hidden>
    SLICE_X7Y85          LUT3 (Prop_lut3_I2_O)        0.154     1.989 r  <hidden>
                         net (fo=10, routed)          0.983     2.971    <hidden>
    SLICE_X5Y84          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.494    -1.340    <hidden>
    SLICE_X5Y84          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.768ns  (logic 1.768ns (46.917%)  route 2.000ns (53.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.544    -0.797    <hidden>
    SLICE_X8Y85          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.817 r  <hidden>
                         net (fo=1, routed)           1.018     1.835    <hidden>
    SLICE_X7Y85          LUT3 (Prop_lut3_I2_O)        0.154     1.989 r  <hidden>
                         net (fo=10, routed)          0.983     2.971    <hidden>
    SLICE_X5Y84          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.494    -1.340    <hidden>
    SLICE_X5Y84          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.592ns  (logic 1.738ns (48.387%)  route 1.854ns (51.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.613    -0.728    <hidden>
    SLICE_X2Y85          SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.886 r  <hidden>
                         net (fo=1, routed)           0.861     1.747    <hidden>
    SLICE_X7Y85          LUT3 (Prop_lut3_I2_O)        0.124     1.871 r  <hidden>
                         net (fo=3, routed)           0.992     2.864    <hidden>
    SLICE_X1Y88          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.498    -1.336    <hidden>
    SLICE_X1Y88          FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.583ns  (logic 0.337ns (57.826%)  route 0.246ns (42.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -1.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.417    -1.417    <hidden>
    SLICE_X19Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.337    -1.080 r  <hidden>
                         net (fo=1, routed)           0.246    -0.834    <hidden>
    SLICE_X19Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.534    -0.807    <hidden>
    SLICE_X19Y78         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.612ns  (logic 0.367ns (59.950%)  route 0.245ns (40.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -1.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.417    -1.417    <hidden>
    SLICE_X19Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.367    -1.050 r  <hidden>
                         net (fo=1, routed)           0.245    -0.805    <hidden>
    SLICE_X19Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.534    -0.807    <hidden>
    SLICE_X19Y78         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.615ns  (logic 0.367ns (59.658%)  route 0.248ns (40.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -1.416ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.418    -1.416    <hidden>
    SLICE_X21Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y77         FDRE (Prop_fdre_C_Q)         0.367    -1.049 r  <hidden>
                         net (fo=1, routed)           0.248    -0.801    <hidden>
    SLICE_X21Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.535    -0.806    <hidden>
    SLICE_X21Y78         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.367ns (59.045%)  route 0.255ns (40.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.421    -1.413    <hidden>
    SLICE_X21Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y79         FDRE (Prop_fdre_C_Q)         0.367    -1.046 r  <hidden>
                         net (fo=1, routed)           0.255    -0.792    <hidden>
    SLICE_X19Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.535    -0.806    <hidden>
    SLICE_X19Y79         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.627ns  (logic 0.367ns (58.494%)  route 0.260ns (41.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.421    -1.413    <hidden>
    SLICE_X21Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y80         FDRE (Prop_fdre_C_Q)         0.367    -1.046 r  <hidden>
                         net (fo=1, routed)           0.260    -0.786    <hidden>
    SLICE_X22Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.538    -0.803    <hidden>
    SLICE_X22Y81         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.651ns  (logic 0.367ns (56.354%)  route 0.284ns (43.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.421    -1.413    <hidden>
    SLICE_X21Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y80         FDRE (Prop_fdre_C_Q)         0.367    -1.046 r  <hidden>
                         net (fo=1, routed)           0.284    -0.762    <hidden>
    SLICE_X22Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.538    -0.803    <hidden>
    SLICE_X22Y81         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.679ns  (logic 0.367ns (54.028%)  route 0.312ns (45.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.428    -1.406    <hidden>
    SLICE_X9Y87          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.367    -1.039 r  <hidden>
                         net (fo=21, routed)          0.312    -0.727    <hidden>
    SLICE_X9Y88          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.546    -0.795    <hidden>
    SLICE_X9Y88          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.612ns  (logic 0.367ns (59.985%)  route 0.245ns (40.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -1.338ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.496    -1.338    <hidden>
    SLICE_X1Y85          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.367    -0.971 r  <hidden>
                         net (fo=2, routed)           0.245    -0.726    <hidden>
    SLICE_X0Y85          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.613    -0.728    <hidden>
    SLICE_X0Y85          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.702ns  (logic 0.337ns (48.013%)  route 0.365ns (51.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.421    -1.413    <hidden>
    SLICE_X21Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y79         FDRE (Prop_fdre_C_Q)         0.337    -1.076 r  <hidden>
                         net (fo=1, routed)           0.365    -0.711    <hidden>
    SLICE_X21Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.540    -0.801    <hidden>
    SLICE_X21Y82         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.705ns  (logic 0.337ns (47.815%)  route 0.368ns (52.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.421    -1.413    <hidden>
    SLICE_X21Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y80         FDRE (Prop_fdre_C_Q)         0.337    -1.076 r  <hidden>
                         net (fo=1, routed)           0.368    -0.708    <hidden>
    SLICE_X21Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.540    -0.801    <hidden>
    SLICE_X21Y82         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_design_1_clk_wiz_15

Max Delay            79 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.606ns  (logic 0.456ns (17.496%)  route 2.150ns (82.504%))
  Logic Levels:           0  
  Clock Path Skew:        -4.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns
    Source Clock Delay      (SCD):    3.356ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.535     3.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X29Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456     3.812 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           2.150     5.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp
    SLICE_X40Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.517    -1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X40Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.535ns  (logic 1.343ns (52.981%)  route 1.192ns (47.019%))
  Logic Levels:           0  
  Clock Path Skew:        -4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns
    Source Clock Delay      (SCD):    3.368ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.547     3.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X28Y85         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           1.192     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X21Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.427    -1.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X21Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.489ns  (logic 0.518ns (20.807%)  route 1.971ns (79.193%))
  Logic Levels:           0  
  Clock Path Skew:        -4.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.532     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.518     3.871 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/Q
                         net (fo=6, routed)           1.971     5.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/p_1_in1_in
    SLICE_X40Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.517    -1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X40Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.292ns  (logic 0.456ns (19.891%)  route 1.836ns (80.109%))
  Logic Levels:           0  
  Clock Path Skew:        -4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.552     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     3.829 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          1.836     5.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X32Y85         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.429    -1.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.292ns  (logic 0.456ns (19.891%)  route 1.836ns (80.109%))
  Logic Levels:           0  
  Clock Path Skew:        -4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.552     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     3.829 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          1.836     5.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X32Y85         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.429    -1.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.060ns  (logic 1.336ns (64.865%)  route 0.724ns (35.136%))
  Logic Levels:           0  
  Clock Path Skew:        -4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns
    Source Clock Delay      (SCD):    3.368ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.547     3.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X28Y85         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     4.704 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.724     5.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X27Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.431    -1.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X27Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.049ns  (logic 0.518ns (25.277%)  route 1.531ns (74.723%))
  Logic Levels:           0  
  Clock Path Skew:        -4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.541     3.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     3.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/Q
                         net (fo=6, routed)           1.531     5.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp
    SLICE_X32Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.434    -1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X32Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.980ns  (logic 1.317ns (66.513%)  route 0.663ns (33.487%))
  Logic Levels:           0  
  Clock Path Skew:        -4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.548     3.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X28Y87         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     4.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.663     5.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X27Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.431    -1.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X27Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.962ns  (logic 1.344ns (68.509%)  route 0.618ns (31.491%))
  Logic Levels:           0  
  Clock Path Skew:        -4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.548     3.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X28Y87         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.618     5.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X24Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.430    -1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X24Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.952ns  (logic 1.309ns (67.071%)  route 0.643ns (32.929%))
  Logic Levels:           0  
  Clock Path Skew:        -4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    3.368ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.547     3.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X28Y86         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.643     5.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X24Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.430    -1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X24Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.148ns (55.547%)  route 0.118ns (44.453%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X28Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.148     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.118     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[6]
    SLICE_X26Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.824    -0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X26Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.148ns (54.314%)  route 0.124ns (45.686%))
  Logic Levels:           0  
  Clock Path Skew:        -2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X28Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.148     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.124     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X29Y84         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.825    -0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X29Y84         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.441%)  route 0.112ns (40.559%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X28Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.164     1.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.112     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X26Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.824    -0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X26Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.683%)  route 0.120ns (42.317%))
  Logic Levels:           0  
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.553     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X32Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.164     1.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.120     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[15]
    SLICE_X33Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.819    -0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X33Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.148ns (49.656%)  route 0.150ns (50.344%))
  Logic Levels:           0  
  Clock Path Skew:        -2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.555     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X28Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.148     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.150     1.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[12]
    SLICE_X26Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.824    -0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X26Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.148ns (49.322%)  route 0.152ns (50.678%))
  Logic Levels:           0  
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.553     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X32Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.148     1.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.152     1.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[12]
    SLICE_X33Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.819    -0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X33Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.716%)  route 0.141ns (46.284%))
  Logic Levels:           0  
  Clock Path Skew:        -2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.555     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X28Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.164     1.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.141     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X26Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.824    -0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X26Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.495%)  route 0.176ns (55.505%))
  Logic Levels:           0  
  Clock Path Skew:        -2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.551     1.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X29Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141     1.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.176     1.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X24Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.814    -0.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X24Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.767%)  route 0.175ns (54.233%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X28Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.148     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.175     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[4]
    SLICE_X26Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.824    -0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X26Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.446%)  route 0.178ns (54.554%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X28Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.148     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.178     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[8]
    SLICE_X26Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.824    -0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X26Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out2_design_1_clk_wiz_15

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.584ns  (logic 1.464ns (40.839%)  route 2.120ns (59.161%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        -1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  4.000     4.000    
    D2                                                0.000     4.000 r  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     5.464 r  reset_IBUF_inst/O
                         net (fo=4, routed)           2.120     7.584    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X41Y2          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.517    -1.316    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.232ns (20.590%)  route 0.893ns (79.410%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    D2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     2.232 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.893     3.125    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X41Y2          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.865    -0.728    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out3_design_1_clk_wiz_15

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.893ns  (logic 1.464ns (37.592%)  route 2.430ns (62.408%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        -1.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  4.000     4.000    
    D2                                                0.000     4.000 r  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     5.464 r  reset_IBUF_inst/O
                         net (fo=4, routed)           2.430     7.893    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X35Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.515    -1.318    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X35Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.232ns (18.671%)  route 1.009ns (81.329%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    D2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     2.232 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.009     3.240    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X35Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.864    -0.729    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X35Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            95 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.761ns  (logic 0.456ns (16.517%)  route 2.305ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        3.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.545    -0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X24Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.305     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst
    SLICE_X33Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.434     3.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.691ns  (logic 0.518ns (19.247%)  route 2.173ns (80.753%))
  Logic Levels:           0  
  Clock Path Skew:        3.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X32Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          2.173     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X30Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.429     3.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X30Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.691ns  (logic 0.518ns (19.247%)  route 2.173ns (80.753%))
  Logic Levels:           0  
  Clock Path Skew:        3.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X32Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          2.173     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X30Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.429     3.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X30Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.691ns  (logic 0.518ns (19.247%)  route 2.173ns (80.753%))
  Logic Levels:           0  
  Clock Path Skew:        3.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X32Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          2.173     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X30Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.429     3.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X30Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.691ns  (logic 0.518ns (19.247%)  route 2.173ns (80.753%))
  Logic Levels:           0  
  Clock Path Skew:        3.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X32Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          2.173     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X30Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.429     3.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X30Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.691ns  (logic 0.518ns (19.247%)  route 2.173ns (80.753%))
  Logic Levels:           0  
  Clock Path Skew:        3.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X32Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          2.173     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X30Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.429     3.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X30Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.619ns  (logic 0.518ns (19.775%)  route 2.101ns (80.225%))
  Logic Levels:           0  
  Clock Path Skew:        3.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X32Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          2.101     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X29Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.431     3.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X29Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.619ns  (logic 0.518ns (19.775%)  route 2.101ns (80.225%))
  Logic Levels:           0  
  Clock Path Skew:        3.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X32Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          2.101     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X29Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.431     3.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X29Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.619ns  (logic 0.518ns (19.775%)  route 2.101ns (80.225%))
  Logic Levels:           0  
  Clock Path Skew:        3.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X32Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          2.101     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X29Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.431     3.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X29Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.619ns  (logic 0.518ns (19.775%)  route 2.101ns (80.225%))
  Logic Levels:           0  
  Clock Path Skew:        3.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X32Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          2.101     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X29Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.431     3.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X29Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        4.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.421    -1.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X24Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_fdre_C_Q)         0.337    -1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.285    -0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X24Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.537     3.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X24Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.337ns (51.262%)  route 0.320ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        4.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    -1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.420    -1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X31Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.337    -1.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.320    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X31Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.538     3.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X31Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        4.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    -1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.420    -1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X30Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.385    -1.029 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.279    -0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X30Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.538     3.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X30Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        4.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    -1.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.423    -1.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X30Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.385    -1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.279    -0.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.541     3.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        4.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    -1.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.423    -1.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X26Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y79         FDRE (Prop_fdre_C_Q)         0.385    -1.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.279    -0.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X26Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.540     3.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X26Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.748ns  (logic 0.367ns (49.065%)  route 0.381ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        4.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    -1.405ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.429    -1.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X33Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDCE (Prop_fdce_C_Q)         0.367    -1.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.381    -0.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X32Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.547     3.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.751ns  (logic 0.367ns (48.886%)  route 0.384ns (51.114%))
  Logic Levels:           0  
  Clock Path Skew:        4.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    -1.405ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.429    -1.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X24Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y87         FDCE (Prop_fdce_C_Q)         0.367    -1.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.384    -0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X26Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.548     3.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X26Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        4.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    -1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.419    -1.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X29Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.337    -1.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.438    -0.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X29Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.535     3.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X29Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        4.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    -1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.422    -1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X27Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.337    -1.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.438    -0.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X27Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.539     3.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X27Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.337ns (43.434%)  route 0.439ns (56.566%))
  Logic Levels:           0  
  Clock Path Skew:        4.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.421    -1.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X25Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y78         FDRE (Prop_fdre_C_Q)         0.337    -1.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.439    -0.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X25Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.537     3.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X25Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_15
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_15'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.825ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_15 fall edge)
                                                     41.667    41.667 f  
    M9                                                0.000    41.667 f  sys_clock (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.132 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.365    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.569 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.229    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_15
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    39.325 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.893    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_15'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.825ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_15
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_15

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.421ns  (logic 0.124ns (8.725%)  route 1.297ns (91.275%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.297     1.297    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/dcm_locked
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     1.421 r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.421    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int0__0
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       1.511    -1.322    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@5.234ns period=10.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.045ns (8.089%)  route 0.511ns (91.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.883ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.562ns
    Phase Error              (PE):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           0.511     0.511    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/dcm_locked
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.045     0.556 r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.556    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int0__0
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19879, routed)       0.862    -0.731    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_1_clk_wiz_15

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.384ns  (logic 0.124ns (3.664%)  route 3.260ns (96.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           3.260     3.260    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/dcm_locked
    SLICE_X41Y1          LUT4 (Prop_lut4_I0_O)        0.124     3.384 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     3.384    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int0__0
    SLICE_X41Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.517    -1.316    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.090ns period=210.180ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.549ns  (logic 0.045ns (2.905%)  route 1.504ns (97.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      1.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.990ns
    Phase Error              (PE):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.504     1.504    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/dcm_locked
    SLICE_X41Y1          LUT4 (Prop_lut4_I0_O)        0.045     1.549 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.549    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int0__0
    SLICE_X41Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.865    -0.728    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_design_1_clk_wiz_15

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.516ns  (logic 0.124ns (4.928%)  route 2.392ns (95.072%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.392     2.392    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/dcm_locked
    SLICE_X31Y6          LUT4 (Prop_lut4_I0_O)        0.124     2.516 r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.516    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int0__0
    SLICE_X31Y6          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         1.448    -1.385    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/slowest_sync_clk
    SLICE_X31Y6          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.420ns period=32.841ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.045ns (3.807%)  route 1.137ns (96.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.958ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.714ns
    Phase Error              (PE):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.137     1.137    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/dcm_locked
    SLICE_X31Y6          LUT4 (Prop_lut4_I0_O)        0.045     1.182 r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.182    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int0__0
    SLICE_X31Y6          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=548, routed)         0.835    -0.758    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/slowest_sync_clk
    SLICE_X31Y6          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.442ns  (logic 0.372ns (4.407%)  route 8.070ns (95.593%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.490     2.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.124     2.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.198     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y79         LUT4 (Prop_lut4_I1_O)        0.124     5.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.949     6.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y76         LUT5 (Prop_lut5_I4_O)        0.124     7.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.432     8.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449     3.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.442ns  (logic 0.372ns (4.407%)  route 8.070ns (95.593%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.490     2.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.124     2.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.198     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y79         LUT4 (Prop_lut4_I1_O)        0.124     5.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.949     6.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y76         LUT5 (Prop_lut5_I4_O)        0.124     7.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.432     8.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449     3.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.442ns  (logic 0.372ns (4.407%)  route 8.070ns (95.593%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.490     2.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.124     2.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.198     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y79         LUT4 (Prop_lut4_I1_O)        0.124     5.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.949     6.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y76         LUT5 (Prop_lut5_I4_O)        0.124     7.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.432     8.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449     3.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.442ns  (logic 0.372ns (4.407%)  route 8.070ns (95.593%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.490     2.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.124     2.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.198     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y79         LUT4 (Prop_lut4_I1_O)        0.124     5.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.949     6.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y76         LUT5 (Prop_lut5_I4_O)        0.124     7.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.432     8.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449     3.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.442ns  (logic 0.372ns (4.407%)  route 8.070ns (95.593%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.490     2.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.124     2.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.198     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y79         LUT4 (Prop_lut4_I1_O)        0.124     5.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.949     6.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y76         LUT5 (Prop_lut5_I4_O)        0.124     7.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.432     8.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449     3.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.442ns  (logic 0.372ns (4.407%)  route 8.070ns (95.593%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.490     2.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.124     2.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.198     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y79         LUT4 (Prop_lut4_I1_O)        0.124     5.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.949     6.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y76         LUT5 (Prop_lut5_I4_O)        0.124     7.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           1.432     8.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449     3.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.859ns  (logic 0.248ns (3.616%)  route 6.611ns (96.384%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.490     2.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.124     2.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.348     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X30Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.772     6.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X30Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.423     2.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.859ns  (logic 0.248ns (3.616%)  route 6.611ns (96.384%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.490     2.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.124     2.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.348     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X30Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.772     6.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X30Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.423     2.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.859ns  (logic 0.248ns (3.616%)  route 6.611ns (96.384%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.490     2.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.124     2.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.348     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X30Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.772     6.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X30Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.423     2.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.859ns  (logic 0.248ns (3.616%)  route 6.611ns (96.384%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.490     2.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.124     2.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.348     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X30Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.772     6.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X30Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.423     2.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.045ns (7.310%)  route 0.571ns (92.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.571     0.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X28Y10         LUT6 (Prop_lut6_I1_O)        0.045     0.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_2/O
                         net (fo=1, routed)           0.000     0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/p_1_in__0[28]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.832     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.045ns (6.716%)  route 0.625ns (93.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.625     0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X33Y10         LUT6 (Prop_lut6_I1_O)        0.045     0.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.833     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.045ns (5.718%)  route 0.742ns (94.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X33Y5          LUT4 (Prop_lut4_I3_O)        0.045     0.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.000     0.787    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X33Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.835     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X33Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.000ns (0.000%)  route 0.820ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.820     0.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X34Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.861     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.000ns (0.000%)  route 0.820ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.820     0.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X34Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.861     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.000ns (0.000%)  route 0.820ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.820     0.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X34Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.861     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.000ns (0.000%)  route 0.874ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.874     0.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X34Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.862     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.000ns (0.000%)  route 0.874ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.874     0.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X34Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.862     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.000ns (0.000%)  route 0.874ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.874     0.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X34Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.862     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y7          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.000ns (0.000%)  route 0.881ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.881     0.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X34Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.861     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C





