--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 6.504 ns
From           : fenping[0]
To             : Verilog1:inst2|i[2]
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 14.849 ns
From           : lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[5]
To             : chengq[3]
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 17.298 ns
From           : boxing[0]
To             : chengq[8]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -4.847 ns
From           : fenping[2]
To             : Verilog1:inst2|i[2]
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 180.05 MHz ( period = 5.554 ns )
From           : Verilog1:inst2|cnt[5]
To             : lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

