<HTML>
  
  <header>
      <h1>Binod Kumar</h1>
  </header>
  <br>
  <body>
    <body style="background-color:LightGray;">
    <p>
Hi, I  am working as an Assistant Professor in Electrical Engineering department at IIT  Jodhpur (IITJ). You can reach me at binod@iitj.ac.in
    </p> 
    
    <p> Office  Location:  Room No.- PHY 209 (1st Floor), Physics Building (adjacent to Electrical Engineering building), IIT  Jodhpur </p>
  
  
  <p>Broad Research Interests: Hardware Design for AI, VLSI CAD & EDA, Reconfigurable Computing (FPGA-based system design), Formal and Semi-formal Design Verification, Hardware Security and Trust</p>
     
  List of Publications: <a href="https://scholar.google.co.in/citations?user=FtNL2bwAAAAJ&hl=en">Google  Scholar</a>, <a href="https://dblp.uni-trier.de/pid/122/2136-1.html">DBLP</a>
  
 <p>   
I have received Ph.D. (alongwith Masters) in Electrical Engineering from <a href="https://en.wikipedia.org/wiki/IIT_Bombay"> 
   Indian Institute of Technology Bombay (IITB)</a>. 
   Before Joining IITJ, I spent ~2 years at Qualcomm India (SoC DfT) working in test, debug and post-silicon validation strategy development for some of the most advanced and complex chipsets of the industry. 
   I have a Bachelor of Technology degree in Electronics & Communication Engineering (ECE) from 
   <a href="https://en.wikipedia.org/wiki/National_Institute_of_Technology,_Silchar">National Institute of Technology Silchar (NITS)</a>. For a brief period after my 
 graduation, I worked at Reliance Jio in the IP Multi-Media Sub-system team in testing and validation roles. </p>
    
    <p> Course(s) Taught/Teaching:
      <ul>
      
        <li> Autumn 2021: Formal Verification, Engineering Realization (Embedded Hardware Component)</li>
        <li> Spring 2022: Embedded Systems, Digital Systems Laboratory, VLSI Testing, High Level Synthesis (jointly with other colleagues)</li>
        <li> Autumn 2022: Formal Verification </li>
          <li> Autumn 2022 (Visiting Faculty @<a href="https://en.wikipedia.org/wiki/National_Rail_and_Transportation_Institute">NRTI Vadodara</a>): Introduction to Electrical & Electronics
            Engineering, Electronic System Design: Analog Electronic Devices 
             <li> Spring 2023: Embedded Systems, Digital Systems Laboratory, Hardware-software Co-design </li>
               <li> Autumn 2023: Formal Verification [<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/FV_Minor1_2023.pdf"> Minor 1 QP </a>,  <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/FV_Minor2_2023.pdf"> Minor 2 QP </a>, <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/FV_Major_2023.pdf"> Major QP </a>], Digital ASIC Design Lab</li>
        <li>  Spring 2024: Embedded Systems[<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL3090_Minor1_QP.pdf"> Minor 1 QP </a>,  <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL3090_Minor2_Question_Paper.pdf"> Minor 2 QP </a>, <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL3090_Major_2024.pdf"> Major QP </a>], Digital Systems Laboratory, Hardware-software Co-design[<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL7210_Minor1_QP.pdf"> Minor 1 QP </a>,  <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL7210_Minor2_QP.pdf"> Minor 2 QP </a>,<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL7210_MAJOR_QP-1.pdf"> Major QP </a>] 
          Hardware Design for AI [<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL71020_Minor1.pdf"> Minor 1 QP </a>,  <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL71020_Minor2.pdf"> Minor 2 QP </a>, <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/Major_QP_EEL71020.pdf"> Major QP</a>]</li>
       <li> Autumn 2024: Formal Verification [<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/FormalVerification_Minor_Sept24.pdf">Minor</a>, <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/FormalVerification_Major_Nov24.pdf">Major</a>], 
         Digital ASIC Design Lab, Processor Design [<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/ProcessorDesign_Minor-Sept24.pdf">Minor</a>, <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/ProcessorDesign_Major_Nov24.pdf">Major</a>], Network-On-Chip [<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/NetworkOnChip_Minor_Sept24.pdf">Minor</a>, <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/NetworkOnChip_Major_Nov24.pdf">Major</a>]</li>
         <li>  Spring 2025: Embedded Systems [<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL3090_Minor_2025.pdf">Minor</a>, <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL3090_Major_2025.pdf">Major</a>], Digital Systems Laboratory, Hardware-software Co-design [<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL7210_Minor_Feb2025.pdf">Minor</a>, <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL7210_Major_Apr2025.pdf">Major</a>], 
          Hardware Design for AI [<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL71020_MINOR_EXAM.pdf">Minor</a>, 
           <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL71020_MAJOR_EXAM.pdf">Major</a>], 
           ML in VLSI CAD [<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/ML_VLSI_MINOR.pdf">Minor</a>, <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/ML_VLSI_MAJOR.pdf">Major</a>] </li>
    <li> Summer 2025: High-Level Synthesis [<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/HLS_Minor_2025.pdf">Minor</a>, 
           <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/HLS_Major_2025.pdf">Major</a>]
        <li> Autumn 2025: Formal Verification [<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/FV_MINOR_Sept25.pdf">Minor</a>,<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/FV_major_nov25.pdf">Major</a>], 
          AI for EDA [<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL7698-AI-EDA-MINOR.pdf">Minor</a>,<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/AIEDA_major_nov25.pdf">Major</a>], 
      Hardware Software Co-design [<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/Hardware-Software-Co-Design_MINOR.pdf">Minor</a>,<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/HSCD_major_nov25.pdf">Major</a>], 
      Processor Design [<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/Proceesor_Design_MINOR.pdf">Minor</a>,<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/PD_major_nov25.pdf">Major</a>], 
      GPU Programming [<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/GPU-Programming-MTech-BATCH-MINOR.pdf">Minor</a>,<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/GPU_major_nov25.pdf">Major</a>]
           </li>
      </ul>
        </p> 
      <p> Other information: <a href="https://www.linkedin.com/in/binod-kumar-5039bb60/?originalSubdomain=in"> LinkedIn </a> </p>
      <p> Updates:
        <ul>
          <li> Feb 26: Sakshi qualifies for second round of <a href="https://global.fujitsu/en-global/technology/research/article/topics/202512-quantum-simulator-challenge">Fujitsu $100,000 Quantum Simulator Challenge 2025-26  </a> </li>
          <li> Jan 26: Our work is set to appear in ISCAS-2026: A Graph-Based Methodology for Dynamic KV-Cache Compression in Transformer Inference </li>
          <li> Jan 26: Our work is accepted in IEEE Sensor: < a href="https://ieeexplore.ieee.org/document/11358819"> MultimodalMamba: An Efficient DHCNN–FAM–Mamba Architecture for Human Activity Recognition</a>  </li>
          <li> Dec 25: Delivered keynote talk in online manner at SPARC workshop, IIITDM Kancheepuram: <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/SPARC_Workshop.pdf"> 
                                              Hardware Software Co-design for Edge AI </a>  </li>                                                        
            <li> Dec 25: Abhishek selected for prestigious <a href="https://www.jsps.go.jp/english/e-fellow/"> JSPS Fellowhip </a> </li>
          <li> Aug 25: Our work on DL model security appears in NeuroComputing: <a href="https://www.sciencedirect.com/science/article/abs/pii/S0925231225018351"> Variational inference-aided neural architecture search for secure deep learning implementation </a> </li>
        <li> Aug 25: Research Staff <a href="https://www.linkedin.com/in/vyom-gupta-iiita/"> Vyom Kumar Gupta </a> (PhD from IIIT Allahabad) selected for prestigious <a href="https://www.jsps.go.jp/english/e-fellow/"> JSPS Fellowhip 
          </a>, Graduated MTech Student Rahul Aryan joins Qualcomm India as Firmware Development Engineer. </li> 
          <li> July 25: Our work appears in IEEE Transactions on Biomedical Circuits and Systems: <a href="https://ieeexplore.ieee.org/abstract/document/11106728"> FPGA-based Medical Image Processing Using Hardware-Software Co-design Approach </a> </li>
          <li> July 25: Our work on DL-based human activity recognition (HAR) is accepted in IEEE Sensors Journal: <a href="https://ieeexplore.ieee.org/abstract/document/11078791"> Hierarchical Multiscale CNN with Frequency-Aware Attention for Enhanced HAR </a></li>
          <li> June 25: Our work appears in Embedded System Letters: <a href="https://ieeexplore.ieee.org/document/11054269">Zero-Shot Fused Attention-Based GPT-2 Accelerator for Resource-Constrained Embedded Platform </a> </li>
          <li> May 25: Our work is accepted at <a href="https://www.ieee-isvlsi.org/ISVLSI_2025_Website/index.html"> ISVLSI-2025 </a>: Resource-Efficient LSTM Architecture for Keyword Spotting with CORDIC-Activation Approximation</li>
          <li> Apr 25: Ayush (MTech graduate) starts his job at <a href="https://www.sandlogic.com/"> Sandlogic </a> to work on AI accelerator architectures.</li>
          <li> Jan 25: Our work is accepted in Embedded System Letters: <a href="https://ieeexplore.ieee.org/document/10854579"> Lightweight Surveillance Image Classification Through Hardware-Software Co-Design </a> </li>
          <li> Dec 24: Paper accepted at IEEE TIM: <a href="https://ieeexplore.ieee.org/document/10938683"> On-Chip Implementation of Neural Network Based Classifier Models For E-nose With Chemometric Analysis </a> [Collaborative work with IIITA] </li>
          <li> Nov 24: Elevated to Senior Member, IEEE </li>
          <li> Oct 24: Papers accepted at <a href="https://ec.nirmauni.ac.in/ats-2024/"> Asian Test Symposium-2024</a>: MEMFD: A Multi-EDT Multi-Fault Scan Chain Diagnosis Methodology with Deep Learning, LLM-aided Front-End Design Framework For Early Development of Verified RTLs </li>
          <li> Oct 24: Paper accepted at <a href="https://vlsid.org/"> VLSID-2025</a>: Multi-Object Detection through Meta-Training in Resource-Constrained UAV-based Surveillance Applications </li>
          <li> Sept 24: Two papers accepted at <a href="https://www.ieee-ises.org/IEEE-iSES_2024_Website/index.html?1#"> IEEE-iSES'24 </a>: Harnessing Knowledge-Distillation for Lightweight AI-Implementation on Resource-Constrained Device, A Reconfigurable Floating-Point Compliant Hardware Architecture for Neural Network Implementation</li>
          <li> Sept 24: Received <a href="https://www.linkedin.com/posts/iitjodhpur_distinguishedteacheraward-iitjodhpur-electricalengineering-activity-7237461628806381568-Mb12/?utm_source=share&utm_medium=member_desktop"> Distinguished Teacher Award </a> from IIT Jodhpur </li>
          <li> May 24: Two papers accepted at <a href="https://isocc.org/"> ISOCC'24 </a>:  Resource-efficient DL Model Inference with Weight Clustering and Zero-skipping, Lightweight DL-based Drone Image Classification for Surveillance Applications
          <li> Apr 24: Received <a href="https://www.linkedin.com/posts/qualcomm_announcing-the-recipients-of-the-2024-qualcomm-activity-7201949236739928066-JpDw?utm_source=share&utm_medium=member_desktop">  Qualcomm Faculty Award </a> </li>
          <li> Jan 24: <a href="https://patents.google.com/patent/US20230205669A1/en"> Patent granted (design bug localization) </a> </li>
          <li> Aug 23: Paper accepted at ATS-2023: A Case Study on Formally Verifying an Open-source Deep Learning Accelerator Design [Work done with Anshul Jain (Intel)]</li>
          <li> July 23: Delivered an expert talk in Karyashala workshop on AI/ML Algorithms and Applications in VLSI Design and 
            Technology at DAIICT, Gandhinagar. </li>
          <li> MTech student Sourav placed in IBM hardware EDA R&D. </li> 
         <!-- <li> June 23:  Temporary Job <a href="https://oa.iitj.ac.in/Rnd_Advertisement/IITJ_RD(Advt.)_2023-24_15.pdf"> opening </a> </li>
          <li> Mar. 23: BTech. students (Chirag and Aryan) begin 3-month long virtual internship at IBM for hardware debug enhancement </li>
          <li> Nov. 22: Temporary Job <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/IITJ_RD(Advt.)_2022-23_53.pdf">Opening</a> for SERB-funded project </li> 
          <li> Oct. 22: Paper titled "Network-on-Chip Trust Validation using Security Assertion" accepted at Springer 
            Journal of Hardware and Systems Security (HASS). Collaborative work with Prof. Mishra (Univ. of Florida).</li>
          <li> September 2022: SERB-funded project on "Specification-guided Design of Intelligent, Secure and Dependable Hardware Architectures for Edge Computing Applications" approved. </li>
          <li> September 2022: Paper "Blood Pressure Estimation from ECG Data Using XGBoost and ANN for Wearable Devices" accepted at <a href="https://2022.ieee-icecs.org/">ICECS 2022</a> Congratulations to Sourav (MTech. student). </li>
          <li> August 2022: Temporary Job <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/IITJ_RD(Advt.)_2022-23_36.pdf"> opening </a>(extendable upto 20 months) in funded project.</li>
          <li> August 2022: ATS-2022 paper accepted (Deep Learning-assisted Scan Chain Diagnosis with Different Fault Models during Manufacturing Test).
            Congratulations to Sourav (MTech. student) and Utsav Jana (Intel). </li>  
        <li> May 2022: Funded research project on "Development of Hardware Trojan Testing Methodology" approved. Funding agency: SAG (DRDO) </li>
          <li> April 2022: Talk given at IIT Tirupati on <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/Talk_HD_AI_IITT.pdf"> "Hardware Design for AI"</a>
          <li> March 2022: IEEE TCAD paper (Aries: A Semi-formal Technique for Fine-grained Bug Localization in Hardware Designs) accepted </li>
          <li> Jan 2022: Invited paper (Hardware Accelerator Design for Healthcare
            Applications: Review and Perspectives) accepted at ISCAS-2022 </li> -->
      </ul>
      </p>
      <p> Sponsored Projects:
        <ul> 
          <li> [New] DRDO: Methodology Development of RISCV-based SoC Design Validation </li>
          <li> [New] SAC, ISRO: Custom Voice Command Identification </li>
          <li> [New] URSC, ISRO: High-level Synthesizable Digital Designs Modelled by using C/C++/python </li>
          <li> [Completed] DRDO: Development of Hardware Trojan Testing Methodology </li>
          <li>  [Completed] SERB, DST: Specification-guided Design of Intelligent, Secure and Dependable Hardware Architectures for Edge Computing Applications </li>
          <li> IITJ: Fully Verifiable Hardware Architecture Design and Development for Efficient and Reconfigurable Edge AI </li>
          <li> [Completed] Krivya Semicon: Investigation of ATPG KPI on opensource designs </li>
        </ul> </p>
    <p>  Projects (Design Credits or Course) done by undergrduate students under my supervision are maintained at <a href="https://github.com/binodkumar23/IITJ_IDDEDA"> here </a>
      </p>

      Graduate Students: 
      <ul> 
        <li> <a href="https://www.linkedin.com/in/abhishek-yadav-924469190/"> Abhishek Yadav </a> </li>
        <li> <a href="https://www.linkedin.com/in/baruri-sai-avinash-9b127b194/"> Baruri Sai Avinash </a> </li>
        <li> <a href="https://www.linkedin.com/in/sakshi-thakur-2104-iitj/"> Sakshi Thakur </a> </li>
        <li> <a href="https://www.linkedin.com/in/manisha-k-680576162/"> Manisha Kumari </a> </li>
      </ul>

      Research Staff: 
      <ul>
        <li> <a href="https://www.linkedin.com/in/manish-borkar-856100207/?originalSubdomain=in"> Manish Borkar </a> </li>
        <li> <a href="https://www.linkedin.com/in/sutharshanan-b-g-499bb9163/"> Sutharshanan B G</a> </li>
      </ul>
        
    Miscellaneous Activities:
    <ul>
      <li> Technical Program Committee (TPC) member in Asian Test Symposium (ATS) -2020, 2021, 2022, 2023, 2024 </li>
      <li> TPC member in Design Automation Conference (DAC) -2022, 2023 </li>
    </ul>
        

