#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: jac_d_16_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h
#include "jac_d_16_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h"

struct in_in_1_merged1747_2256_to_in_in_ld1_merged1833_2240_cache {
	// RAM Box: {[15, 1327], [0, 1109]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1747_2257_to_in_in_ld1_merged1833_2241_cache {
	// RAM Box: {[14, 1326], [0, 1109]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1747_2258_to_in_in_ld1_merged1833_2242_cache {
	// RAM Box: {[13, 1325], [0, 1109]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1747_2259_to_in_in_ld1_merged1833_2243_cache {
	// RAM Box: {[12, 1324], [0, 1109]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1747_2260_to_in_in_ld1_merged1833_2244_cache {
	// RAM Box: {[11, 1323], [0, 1109]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1747_2261_to_in_in_ld1_merged1833_2245_cache {
	// RAM Box: {[10, 1322], [0, 1109]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1747_2262_to_in_in_ld1_merged1833_2246_cache {
	// RAM Box: {[9, 1321], [0, 1109]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1747_2263_to_in_in_ld1_merged1833_2247_cache {
	// RAM Box: {[8, 1320], [0, 1109]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1747_2264_to_in_in_ld1_merged1833_2248_cache {
	// RAM Box: {[7, 1319], [0, 1109]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1747_2265_to_in_in_ld1_merged1833_2249_cache {
	// RAM Box: {[6, 1318], [0, 1109]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1747_2266_to_in_in_ld1_merged1833_2250_cache {
	// RAM Box: {[5, 1317], [0, 1109]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1747_2267_to_in_in_ld1_merged1833_2251_cache {
	// RAM Box: {[4, 1316], [0, 1109]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1747_2268_to_in_in_ld1_merged1833_2252_cache {
	// RAM Box: {[3, 1315], [0, 1109]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1747_2269_to_in_in_ld1_merged1833_2253_cache {
	// RAM Box: {[2, 1314], [0, 1109]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1747_2270_to_in_in_ld1_merged1833_2254_cache {
	// RAM Box: {[1, 1313], [0, 1109]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_in_1_merged1747_2271_to_in_in_ld1_merged1833_2255_cache {
	// RAM Box: {[0, 1312], [0, 1109]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_cache {
  // Reader addrs...
    // { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[15 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
    // { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[14 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
    // { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[13 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
    // { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[12 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
    // { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[11 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
    // { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[10 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
    // { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[9 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
    // { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[8 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
    // { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[7 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
    // { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[6 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
    // { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[5 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
    // { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[4 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
    // { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[3 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
    // { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[2 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
    // { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[1 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
    // { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
  // # of banks: 16
  in_in_1_merged1747_2256_to_in_in_ld1_merged1833_2240_cache in_in_1_merged1747_2256_to_in_in_ld1_merged1833_2240;
  in_in_1_merged1747_2257_to_in_in_ld1_merged1833_2241_cache in_in_1_merged1747_2257_to_in_in_ld1_merged1833_2241;
  in_in_1_merged1747_2258_to_in_in_ld1_merged1833_2242_cache in_in_1_merged1747_2258_to_in_in_ld1_merged1833_2242;
  in_in_1_merged1747_2259_to_in_in_ld1_merged1833_2243_cache in_in_1_merged1747_2259_to_in_in_ld1_merged1833_2243;
  in_in_1_merged1747_2260_to_in_in_ld1_merged1833_2244_cache in_in_1_merged1747_2260_to_in_in_ld1_merged1833_2244;
  in_in_1_merged1747_2261_to_in_in_ld1_merged1833_2245_cache in_in_1_merged1747_2261_to_in_in_ld1_merged1833_2245;
  in_in_1_merged1747_2262_to_in_in_ld1_merged1833_2246_cache in_in_1_merged1747_2262_to_in_in_ld1_merged1833_2246;
  in_in_1_merged1747_2263_to_in_in_ld1_merged1833_2247_cache in_in_1_merged1747_2263_to_in_in_ld1_merged1833_2247;
  in_in_1_merged1747_2264_to_in_in_ld1_merged1833_2248_cache in_in_1_merged1747_2264_to_in_in_ld1_merged1833_2248;
  in_in_1_merged1747_2265_to_in_in_ld1_merged1833_2249_cache in_in_1_merged1747_2265_to_in_in_ld1_merged1833_2249;
  in_in_1_merged1747_2266_to_in_in_ld1_merged1833_2250_cache in_in_1_merged1747_2266_to_in_in_ld1_merged1833_2250;
  in_in_1_merged1747_2267_to_in_in_ld1_merged1833_2251_cache in_in_1_merged1747_2267_to_in_in_ld1_merged1833_2251;
  in_in_1_merged1747_2268_to_in_in_ld1_merged1833_2252_cache in_in_1_merged1747_2268_to_in_in_ld1_merged1833_2252;
  in_in_1_merged1747_2269_to_in_in_ld1_merged1833_2253_cache in_in_1_merged1747_2269_to_in_in_ld1_merged1833_2253;
  in_in_1_merged1747_2270_to_in_in_ld1_merged1833_2254_cache in_in_1_merged1747_2270_to_in_in_ld1_merged1833_2254;
  in_in_1_merged1747_2271_to_in_in_ld1_merged1833_2255_cache in_in_1_merged1747_2271_to_in_in_ld1_merged1833_2255;
};



inline void in_in_1_merged1747_2256_write(hw_uint<16>& in_in_1_merged1747_2256, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1747_2256_to_in_in_ld1_merged1833_2240.push(in_in_1_merged1747_2256);
}

inline void in_in_1_merged1747_2257_write(hw_uint<16>& in_in_1_merged1747_2257, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1747_2257_to_in_in_ld1_merged1833_2241.push(in_in_1_merged1747_2257);
}

inline void in_in_1_merged1747_2258_write(hw_uint<16>& in_in_1_merged1747_2258, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1747_2258_to_in_in_ld1_merged1833_2242.push(in_in_1_merged1747_2258);
}

inline void in_in_1_merged1747_2259_write(hw_uint<16>& in_in_1_merged1747_2259, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1747_2259_to_in_in_ld1_merged1833_2243.push(in_in_1_merged1747_2259);
}

inline void in_in_1_merged1747_2260_write(hw_uint<16>& in_in_1_merged1747_2260, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1747_2260_to_in_in_ld1_merged1833_2244.push(in_in_1_merged1747_2260);
}

inline void in_in_1_merged1747_2261_write(hw_uint<16>& in_in_1_merged1747_2261, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1747_2261_to_in_in_ld1_merged1833_2245.push(in_in_1_merged1747_2261);
}

inline void in_in_1_merged1747_2262_write(hw_uint<16>& in_in_1_merged1747_2262, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1747_2262_to_in_in_ld1_merged1833_2246.push(in_in_1_merged1747_2262);
}

inline void in_in_1_merged1747_2263_write(hw_uint<16>& in_in_1_merged1747_2263, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1747_2263_to_in_in_ld1_merged1833_2247.push(in_in_1_merged1747_2263);
}

inline void in_in_1_merged1747_2264_write(hw_uint<16>& in_in_1_merged1747_2264, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1747_2264_to_in_in_ld1_merged1833_2248.push(in_in_1_merged1747_2264);
}

inline void in_in_1_merged1747_2265_write(hw_uint<16>& in_in_1_merged1747_2265, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1747_2265_to_in_in_ld1_merged1833_2249.push(in_in_1_merged1747_2265);
}

inline void in_in_1_merged1747_2266_write(hw_uint<16>& in_in_1_merged1747_2266, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1747_2266_to_in_in_ld1_merged1833_2250.push(in_in_1_merged1747_2266);
}

inline void in_in_1_merged1747_2267_write(hw_uint<16>& in_in_1_merged1747_2267, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1747_2267_to_in_in_ld1_merged1833_2251.push(in_in_1_merged1747_2267);
}

inline void in_in_1_merged1747_2268_write(hw_uint<16>& in_in_1_merged1747_2268, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1747_2268_to_in_in_ld1_merged1833_2252.push(in_in_1_merged1747_2268);
}

inline void in_in_1_merged1747_2269_write(hw_uint<16>& in_in_1_merged1747_2269, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1747_2269_to_in_in_ld1_merged1833_2253.push(in_in_1_merged1747_2269);
}

inline void in_in_1_merged1747_2270_write(hw_uint<16>& in_in_1_merged1747_2270, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1747_2270_to_in_in_ld1_merged1833_2254.push(in_in_1_merged1747_2270);
}

inline void in_in_1_merged1747_2271_write(hw_uint<16>& in_in_1_merged1747_2271, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged1747_2271_to_in_in_ld1_merged1833_2255.push(in_in_1_merged1747_2271);
}

inline hw_uint<16> in_in_ld1_merged1833_2240_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1833_2240 read pattern: { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[15 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
  // Read schedule : { in_ld1_merged1833[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  // Write schedule: { in_1_merged1747[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_in_1_merged1747_2256 = in.in_in_1_merged1747_2256_to_in_in_ld1_merged1833_2240.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1747_2256;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1833_2241_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1833_2241 read pattern: { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[14 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
  // Read schedule : { in_ld1_merged1833[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  // Write schedule: { in_1_merged1747[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_in_1_merged1747_2257 = in.in_in_1_merged1747_2257_to_in_in_ld1_merged1833_2241.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1747_2257;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1833_2242_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1833_2242 read pattern: { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[13 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
  // Read schedule : { in_ld1_merged1833[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  // Write schedule: { in_1_merged1747[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_in_1_merged1747_2258 = in.in_in_1_merged1747_2258_to_in_in_ld1_merged1833_2242.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1747_2258;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1833_2243_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1833_2243 read pattern: { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[12 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
  // Read schedule : { in_ld1_merged1833[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  // Write schedule: { in_1_merged1747[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_in_1_merged1747_2259 = in.in_in_1_merged1747_2259_to_in_in_ld1_merged1833_2243.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1747_2259;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1833_2244_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1833_2244 read pattern: { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[11 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
  // Read schedule : { in_ld1_merged1833[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  // Write schedule: { in_1_merged1747[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_in_1_merged1747_2260 = in.in_in_1_merged1747_2260_to_in_in_ld1_merged1833_2244.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1747_2260;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1833_2245_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1833_2245 read pattern: { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[10 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
  // Read schedule : { in_ld1_merged1833[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  // Write schedule: { in_1_merged1747[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_in_1_merged1747_2261 = in.in_in_1_merged1747_2261_to_in_in_ld1_merged1833_2245.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1747_2261;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1833_2246_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1833_2246 read pattern: { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[9 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
  // Read schedule : { in_ld1_merged1833[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  // Write schedule: { in_1_merged1747[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_in_1_merged1747_2262 = in.in_in_1_merged1747_2262_to_in_in_ld1_merged1833_2246.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1747_2262;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1833_2247_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1833_2247 read pattern: { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[8 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
  // Read schedule : { in_ld1_merged1833[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  // Write schedule: { in_1_merged1747[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_in_1_merged1747_2263 = in.in_in_1_merged1747_2263_to_in_in_ld1_merged1833_2247.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1747_2263;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1833_2248_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1833_2248 read pattern: { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[7 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
  // Read schedule : { in_ld1_merged1833[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  // Write schedule: { in_1_merged1747[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_in_1_merged1747_2264 = in.in_in_1_merged1747_2264_to_in_in_ld1_merged1833_2248.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1747_2264;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1833_2249_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1833_2249 read pattern: { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[6 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
  // Read schedule : { in_ld1_merged1833[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  // Write schedule: { in_1_merged1747[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_in_1_merged1747_2265 = in.in_in_1_merged1747_2265_to_in_in_ld1_merged1833_2249.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1747_2265;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1833_2250_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1833_2250 read pattern: { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[5 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
  // Read schedule : { in_ld1_merged1833[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  // Write schedule: { in_1_merged1747[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_in_1_merged1747_2266 = in.in_in_1_merged1747_2266_to_in_in_ld1_merged1833_2250.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1747_2266;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1833_2251_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1833_2251 read pattern: { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[4 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
  // Read schedule : { in_ld1_merged1833[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  // Write schedule: { in_1_merged1747[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_in_1_merged1747_2267 = in.in_in_1_merged1747_2267_to_in_in_ld1_merged1833_2251.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1747_2267;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1833_2252_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1833_2252 read pattern: { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[3 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
  // Read schedule : { in_ld1_merged1833[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  // Write schedule: { in_1_merged1747[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_in_1_merged1747_2268 = in.in_in_1_merged1747_2268_to_in_in_ld1_merged1833_2252.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1747_2268;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1833_2253_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1833_2253 read pattern: { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[2 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
  // Read schedule : { in_ld1_merged1833[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  // Write schedule: { in_1_merged1747[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_in_1_merged1747_2269 = in.in_in_1_merged1747_2269_to_in_in_ld1_merged1833_2253.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1747_2269;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1833_2254_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1833_2254 read pattern: { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[1 + 16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
  // Read schedule : { in_ld1_merged1833[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  // Write schedule: { in_1_merged1747[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_in_1_merged1747_2270 = in.in_in_1_merged1747_2270_to_in_in_ld1_merged1833_2254.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1747_2270;
  return 0;
}

inline hw_uint<16> in_in_ld1_merged1833_2255_select(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld1_merged1833_2255 read pattern: { in_ld1_merged1833[root = 0, in_ld2, in_ld1] -> in[16in_ld1, in_ld2] : 0 <= in_ld2 <= 1109 and 0 <= in_ld1 <= 82 }
  // Read schedule : { in_ld1_merged1833[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  // Write schedule: { in_1_merged1747[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_in_1_merged1747_2271 = in.in_in_1_merged1747_2271_to_in_in_ld1_merged1833_2255.peek(/* one reader or all rams */ 0);
  return value_in_in_1_merged1747_2271;
  return 0;
}

// # of bundles = 2
// in_1_merged1747_write
//	in_in_1_merged1747_2256
//	in_in_1_merged1747_2257
//	in_in_1_merged1747_2258
//	in_in_1_merged1747_2259
//	in_in_1_merged1747_2260
//	in_in_1_merged1747_2261
//	in_in_1_merged1747_2262
//	in_in_1_merged1747_2263
//	in_in_1_merged1747_2264
//	in_in_1_merged1747_2265
//	in_in_1_merged1747_2266
//	in_in_1_merged1747_2267
//	in_in_1_merged1747_2268
//	in_in_1_merged1747_2269
//	in_in_1_merged1747_2270
//	in_in_1_merged1747_2271
inline void in_in_1_merged1747_write_bundle_write(hw_uint<256>& in_1_merged1747_write, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
	hw_uint<16> in_in_1_merged1747_2256_res = in_1_merged1747_write.extract<0, 15>();
	in_in_1_merged1747_2256_write(in_in_1_merged1747_2256_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1747_2257_res = in_1_merged1747_write.extract<16, 31>();
	in_in_1_merged1747_2257_write(in_in_1_merged1747_2257_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1747_2258_res = in_1_merged1747_write.extract<32, 47>();
	in_in_1_merged1747_2258_write(in_in_1_merged1747_2258_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1747_2259_res = in_1_merged1747_write.extract<48, 63>();
	in_in_1_merged1747_2259_write(in_in_1_merged1747_2259_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1747_2260_res = in_1_merged1747_write.extract<64, 79>();
	in_in_1_merged1747_2260_write(in_in_1_merged1747_2260_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1747_2261_res = in_1_merged1747_write.extract<80, 95>();
	in_in_1_merged1747_2261_write(in_in_1_merged1747_2261_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1747_2262_res = in_1_merged1747_write.extract<96, 111>();
	in_in_1_merged1747_2262_write(in_in_1_merged1747_2262_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1747_2263_res = in_1_merged1747_write.extract<112, 127>();
	in_in_1_merged1747_2263_write(in_in_1_merged1747_2263_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1747_2264_res = in_1_merged1747_write.extract<128, 143>();
	in_in_1_merged1747_2264_write(in_in_1_merged1747_2264_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1747_2265_res = in_1_merged1747_write.extract<144, 159>();
	in_in_1_merged1747_2265_write(in_in_1_merged1747_2265_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1747_2266_res = in_1_merged1747_write.extract<160, 175>();
	in_in_1_merged1747_2266_write(in_in_1_merged1747_2266_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1747_2267_res = in_1_merged1747_write.extract<176, 191>();
	in_in_1_merged1747_2267_write(in_in_1_merged1747_2267_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1747_2268_res = in_1_merged1747_write.extract<192, 207>();
	in_in_1_merged1747_2268_write(in_in_1_merged1747_2268_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1747_2269_res = in_1_merged1747_write.extract<208, 223>();
	in_in_1_merged1747_2269_write(in_in_1_merged1747_2269_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1747_2270_res = in_1_merged1747_write.extract<224, 239>();
	in_in_1_merged1747_2270_write(in_in_1_merged1747_2270_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged1747_2271_res = in_1_merged1747_write.extract<240, 255>();
	in_in_1_merged1747_2271_write(in_in_1_merged1747_2271_res, in, root, in_0, in_1, dynamic_address);
}

// in_ld1_merged1833_read
//	in_in_ld1_merged1833_2240
//	in_in_ld1_merged1833_2241
//	in_in_ld1_merged1833_2242
//	in_in_ld1_merged1833_2243
//	in_in_ld1_merged1833_2244
//	in_in_ld1_merged1833_2245
//	in_in_ld1_merged1833_2246
//	in_in_ld1_merged1833_2247
//	in_in_ld1_merged1833_2248
//	in_in_ld1_merged1833_2249
//	in_in_ld1_merged1833_2250
//	in_in_ld1_merged1833_2251
//	in_in_ld1_merged1833_2252
//	in_in_ld1_merged1833_2253
//	in_in_ld1_merged1833_2254
//	in_in_ld1_merged1833_2255
inline hw_uint<256> in_in_ld1_merged1833_read_bundle_read(in_cache& in, int root, int in_ld2, int in_ld1, int dynamic_address) {
  // # of ports in bundle: 16
    // in_in_ld1_merged1833_2240
    // in_in_ld1_merged1833_2241
    // in_in_ld1_merged1833_2242
    // in_in_ld1_merged1833_2243
    // in_in_ld1_merged1833_2244
    // in_in_ld1_merged1833_2245
    // in_in_ld1_merged1833_2246
    // in_in_ld1_merged1833_2247
    // in_in_ld1_merged1833_2248
    // in_in_ld1_merged1833_2249
    // in_in_ld1_merged1833_2250
    // in_in_ld1_merged1833_2251
    // in_in_ld1_merged1833_2252
    // in_in_ld1_merged1833_2253
    // in_in_ld1_merged1833_2254
    // in_in_ld1_merged1833_2255

	hw_uint<256> result;
	hw_uint<16> in_in_ld1_merged1833_2240_res = in_in_ld1_merged1833_2240_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<0, 256>(result, in_in_ld1_merged1833_2240_res);
	hw_uint<16> in_in_ld1_merged1833_2241_res = in_in_ld1_merged1833_2241_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<16, 256>(result, in_in_ld1_merged1833_2241_res);
	hw_uint<16> in_in_ld1_merged1833_2242_res = in_in_ld1_merged1833_2242_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<32, 256>(result, in_in_ld1_merged1833_2242_res);
	hw_uint<16> in_in_ld1_merged1833_2243_res = in_in_ld1_merged1833_2243_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<48, 256>(result, in_in_ld1_merged1833_2243_res);
	hw_uint<16> in_in_ld1_merged1833_2244_res = in_in_ld1_merged1833_2244_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<64, 256>(result, in_in_ld1_merged1833_2244_res);
	hw_uint<16> in_in_ld1_merged1833_2245_res = in_in_ld1_merged1833_2245_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<80, 256>(result, in_in_ld1_merged1833_2245_res);
	hw_uint<16> in_in_ld1_merged1833_2246_res = in_in_ld1_merged1833_2246_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<96, 256>(result, in_in_ld1_merged1833_2246_res);
	hw_uint<16> in_in_ld1_merged1833_2247_res = in_in_ld1_merged1833_2247_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<112, 256>(result, in_in_ld1_merged1833_2247_res);
	hw_uint<16> in_in_ld1_merged1833_2248_res = in_in_ld1_merged1833_2248_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<128, 256>(result, in_in_ld1_merged1833_2248_res);
	hw_uint<16> in_in_ld1_merged1833_2249_res = in_in_ld1_merged1833_2249_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<144, 256>(result, in_in_ld1_merged1833_2249_res);
	hw_uint<16> in_in_ld1_merged1833_2250_res = in_in_ld1_merged1833_2250_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<160, 256>(result, in_in_ld1_merged1833_2250_res);
	hw_uint<16> in_in_ld1_merged1833_2251_res = in_in_ld1_merged1833_2251_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<176, 256>(result, in_in_ld1_merged1833_2251_res);
	hw_uint<16> in_in_ld1_merged1833_2252_res = in_in_ld1_merged1833_2252_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<192, 256>(result, in_in_ld1_merged1833_2252_res);
	hw_uint<16> in_in_ld1_merged1833_2253_res = in_in_ld1_merged1833_2253_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<208, 256>(result, in_in_ld1_merged1833_2253_res);
	hw_uint<16> in_in_ld1_merged1833_2254_res = in_in_ld1_merged1833_2254_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<224, 256>(result, in_in_ld1_merged1833_2254_res);
	hw_uint<16> in_in_ld1_merged1833_2255_res = in_in_ld1_merged1833_2255_select(in, root, in_ld2, in_ld1, dynamic_address);
	set_at<240, 256>(result, in_in_ld1_merged1833_2255_res);
	return result;
}

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192_merged_banks_4_cache {
	// RAM Box: {[15, 1311], [0, 1109]}
	// Capacity: 168
	// # of read delays: 4
  // 0, 1, 84, 167
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 82> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 82> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_83() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_84() {
		return f4;
	}

	inline hw_uint<16> peek_166() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_167() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193_merged_banks_4_cache {
	// RAM Box: {[14, 1310], [0, 1109]}
	// Capacity: 168
	// # of read delays: 4
  // 0, 1, 84, 167
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 82> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 82> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_83() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_84() {
		return f4;
	}

	inline hw_uint<16> peek_166() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_167() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194_merged_banks_4_cache {
	// RAM Box: {[13, 1309], [0, 1109]}
	// Capacity: 168
	// # of read delays: 4
  // 0, 1, 84, 167
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 82> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 82> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_83() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_84() {
		return f4;
	}

	inline hw_uint<16> peek_166() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_167() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195_merged_banks_4_cache {
	// RAM Box: {[12, 1308], [0, 1109]}
	// Capacity: 168
	// # of read delays: 4
  // 0, 1, 84, 167
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 82> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 82> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_83() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_84() {
		return f4;
	}

	inline hw_uint<16> peek_166() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_167() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196_merged_banks_4_cache {
	// RAM Box: {[11, 1307], [0, 1109]}
	// Capacity: 168
	// # of read delays: 4
  // 0, 1, 84, 167
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 82> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 82> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_83() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_84() {
		return f4;
	}

	inline hw_uint<16> peek_166() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_167() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197_merged_banks_4_cache {
	// RAM Box: {[10, 1306], [0, 1109]}
	// Capacity: 168
	// # of read delays: 4
  // 0, 1, 84, 167
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 82> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 82> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_83() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_84() {
		return f4;
	}

	inline hw_uint<16> peek_166() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_167() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198_merged_banks_4_cache {
	// RAM Box: {[9, 1305], [0, 1109]}
	// Capacity: 168
	// # of read delays: 4
  // 0, 1, 84, 167
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 82> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 82> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_83() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_84() {
		return f4;
	}

	inline hw_uint<16> peek_166() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_167() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199_merged_banks_4_cache {
	// RAM Box: {[8, 1304], [0, 1109]}
	// Capacity: 168
	// # of read delays: 4
  // 0, 1, 84, 167
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 82> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 82> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_83() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_84() {
		return f4;
	}

	inline hw_uint<16> peek_166() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_167() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200_merged_banks_4_cache {
	// RAM Box: {[7, 1303], [0, 1109]}
	// Capacity: 168
	// # of read delays: 4
  // 0, 1, 84, 167
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 82> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 82> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_83() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_84() {
		return f4;
	}

	inline hw_uint<16> peek_166() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_167() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201_merged_banks_4_cache {
	// RAM Box: {[6, 1302], [0, 1109]}
	// Capacity: 168
	// # of read delays: 4
  // 0, 1, 84, 167
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 82> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 82> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_83() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_84() {
		return f4;
	}

	inline hw_uint<16> peek_166() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_167() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202_merged_banks_4_cache {
	// RAM Box: {[5, 1301], [0, 1109]}
	// Capacity: 168
	// # of read delays: 4
  // 0, 1, 84, 167
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 82> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 82> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_83() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_84() {
		return f4;
	}

	inline hw_uint<16> peek_166() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_167() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203_merged_banks_4_cache {
	// RAM Box: {[4, 1300], [0, 1109]}
	// Capacity: 168
	// # of read delays: 4
  // 0, 1, 84, 167
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 82> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 82> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_83() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_84() {
		return f4;
	}

	inline hw_uint<16> peek_166() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_167() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204_merged_banks_4_cache {
	// RAM Box: {[3, 1299], [0, 1109]}
	// Capacity: 168
	// # of read delays: 4
  // 0, 1, 84, 167
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 82> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 82> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_83() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_84() {
		return f4;
	}

	inline hw_uint<16> peek_166() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_167() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205_merged_banks_4_cache {
	// RAM Box: {[2, 1298], [0, 1109]}
	// Capacity: 168
	// # of read delays: 4
  // 0, 1, 84, 167
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 82> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 82> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_83() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_84() {
		return f4;
	}

	inline hw_uint<16> peek_166() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_167() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206_merged_banks_4_cache {
	// RAM Box: {[1, 1297], [0, 1109]}
	// Capacity: 168
	// # of read delays: 4
  // 0, 1, 84, 167
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 82> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 82> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_83() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_84() {
		return f4;
	}

	inline hw_uint<16> peek_166() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_167() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207_merged_banks_4_cache {
	// RAM Box: {[0, 1312], [0, 1108]}
	// Capacity: 168
	// # of read delays: 5
  // 0, 1, 83, 84, 167
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 82> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}

	inline hw_uint<16> peek_84() {
		return f6;
	}

	inline hw_uint<16> peek_166() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_167() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf64_cache {
  // Reader addrs...
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[15 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[15 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[16 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[15 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[14 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[14 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[15 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[14 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[13 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[13 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[14 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[13 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[12 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[12 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[13 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[12 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[11 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[11 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[12 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[11 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[10 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[10 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[11 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[10 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[9 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[9 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[10 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[9 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[8 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[8 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[9 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[8 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[7 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[7 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[8 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[7 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[6 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[6 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[7 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[6 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[5 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[5 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[6 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[5 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[4 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[4 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[5 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[4 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[3 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[3 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[4 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[3 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[2 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[2 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[3 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[2 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[1 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[1 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[2 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[1 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[1 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
    // { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // # of banks: 16
  in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206_merged_banks_4;
  in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207_merged_banks_4_cache in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207_merged_banks_4;
};



inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206);
}

inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207_write(hw_uint<16>& in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
  in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207_merged_banks_4.push(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207);
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2096_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2096 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[15 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192_merged_banks_4.peek_167();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2097_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2097 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[15 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2098_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2098 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[16 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207_merged_banks_4.peek_83();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2099_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2099 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[15 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2100_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2100 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[14 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193_merged_banks_4.peek_167();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2101_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2101 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[14 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2102_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2102 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[15 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2103_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2103 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[14 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2104_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2104 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[13 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194_merged_banks_4.peek_167();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2105_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2105 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[13 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2106_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2106 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[14 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2107_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2107 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[13 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2108_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2108 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[12 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195_merged_banks_4.peek_167();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2109_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2109 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[12 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2110_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2110 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[13 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2111_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2111 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[12 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2112_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2112 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[11 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196_merged_banks_4.peek_167();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2113_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2113 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[11 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2114_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2114 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[12 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2115_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2115 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[11 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2116_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2116 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[10 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197_merged_banks_4.peek_167();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2117_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2117 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[10 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2118_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2118 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[11 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2119_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2119 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[10 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2120_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2120 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[9 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198_merged_banks_4.peek_167();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2121_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2121 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[9 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2122_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2122 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[10 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2123_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2123 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[9 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2124_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2124 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[8 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199_merged_banks_4.peek_167();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2125_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2125 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[8 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2126_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2126 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[9 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2127_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2127 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[8 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2128_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2128 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[7 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200_merged_banks_4.peek_167();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2129_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2129 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[7 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2130_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2130 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[8 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2131_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2131 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[7 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2132_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2132 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[6 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201_merged_banks_4.peek_167();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2133_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2133 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[6 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2134_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2134 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[7 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2135_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2135 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[6 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2136_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2136 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[5 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202_merged_banks_4.peek_167();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2137_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2137 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[5 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2138_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2138 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[6 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2139_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2139 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[5 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2140_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2140 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[4 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203_merged_banks_4.peek_167();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2141_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2141 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[4 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2142_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2142 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[5 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2143_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2143 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[4 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2144_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2144 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[3 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204_merged_banks_4.peek_167();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2145_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2145 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[3 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2146_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2146 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[4 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2147_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2147 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[3 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2148_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2148 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[2 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205_merged_banks_4.peek_167();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2149_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2149 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[2 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2150_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2150 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[3 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2151_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2151 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[2 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2152_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2152 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[1 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206_merged_banks_4.peek_167();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2153_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2153 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[1 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2154_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2154 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[2 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2155_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2155 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[1 + 16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2156_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2156 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[16stg0_1, stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207_merged_banks_4.peek_167();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2157_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2157 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2158_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2158 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[1 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206_merged_banks_4.peek_84();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206;
  return 0;
}

inline hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2159_select(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf64_stg0_1_merged1750_2159 read pattern: { stg0_1_merged1750[root = 0, stg0_0, stg0_1] -> in_FIFO_buf64[16stg0_1, 2 + stg0_0] : 0 <= stg0_0 <= 1107 and 0 <= stg0_1 <= 81 }
  // Read schedule : { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
  auto value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207 = in_FIFO_buf64.in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207_merged_banks_4.peek_1();
  return value_in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207;
  return 0;
}

// # of bundles = 2
// in_to_gp_20_ld65_merged1819_write
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206
//	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207
inline void in_FIFO_buf64_in_to_gp_20_ld65_merged1819_write_bundle_write(hw_uint<256>& in_to_gp_20_ld65_merged1819_write, in_FIFO_buf64_cache& in_FIFO_buf64, int root, int in_to_gp_20_ld66, int in_to_gp_20_ld65, int dynamic_address) {
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192_res = in_to_gp_20_ld65_merged1819_write.extract<0, 15>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2192_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193_res = in_to_gp_20_ld65_merged1819_write.extract<16, 31>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2193_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194_res = in_to_gp_20_ld65_merged1819_write.extract<32, 47>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2194_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195_res = in_to_gp_20_ld65_merged1819_write.extract<48, 63>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2195_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196_res = in_to_gp_20_ld65_merged1819_write.extract<64, 79>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2196_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197_res = in_to_gp_20_ld65_merged1819_write.extract<80, 95>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2197_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198_res = in_to_gp_20_ld65_merged1819_write.extract<96, 111>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2198_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199_res = in_to_gp_20_ld65_merged1819_write.extract<112, 127>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2199_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200_res = in_to_gp_20_ld65_merged1819_write.extract<128, 143>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2200_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201_res = in_to_gp_20_ld65_merged1819_write.extract<144, 159>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2201_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202_res = in_to_gp_20_ld65_merged1819_write.extract<160, 175>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2202_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203_res = in_to_gp_20_ld65_merged1819_write.extract<176, 191>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2203_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204_res = in_to_gp_20_ld65_merged1819_write.extract<192, 207>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2204_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205_res = in_to_gp_20_ld65_merged1819_write.extract<208, 223>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2205_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206_res = in_to_gp_20_ld65_merged1819_write.extract<224, 239>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2206_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
	hw_uint<16> in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207_res = in_to_gp_20_ld65_merged1819_write.extract<240, 255>();
	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207_write(in_FIFO_buf64_in_to_gp_20_ld65_merged1819_2207_res, in_FIFO_buf64, root, in_to_gp_20_ld66, in_to_gp_20_ld65, dynamic_address);
}

// stg0_1_merged1750_read
//	in_FIFO_buf64_stg0_1_merged1750_2096
//	in_FIFO_buf64_stg0_1_merged1750_2097
//	in_FIFO_buf64_stg0_1_merged1750_2098
//	in_FIFO_buf64_stg0_1_merged1750_2099
//	in_FIFO_buf64_stg0_1_merged1750_2100
//	in_FIFO_buf64_stg0_1_merged1750_2101
//	in_FIFO_buf64_stg0_1_merged1750_2102
//	in_FIFO_buf64_stg0_1_merged1750_2103
//	in_FIFO_buf64_stg0_1_merged1750_2104
//	in_FIFO_buf64_stg0_1_merged1750_2105
//	in_FIFO_buf64_stg0_1_merged1750_2106
//	in_FIFO_buf64_stg0_1_merged1750_2107
//	in_FIFO_buf64_stg0_1_merged1750_2108
//	in_FIFO_buf64_stg0_1_merged1750_2109
//	in_FIFO_buf64_stg0_1_merged1750_2110
//	in_FIFO_buf64_stg0_1_merged1750_2111
//	in_FIFO_buf64_stg0_1_merged1750_2112
//	in_FIFO_buf64_stg0_1_merged1750_2113
//	in_FIFO_buf64_stg0_1_merged1750_2114
//	in_FIFO_buf64_stg0_1_merged1750_2115
//	in_FIFO_buf64_stg0_1_merged1750_2116
//	in_FIFO_buf64_stg0_1_merged1750_2117
//	in_FIFO_buf64_stg0_1_merged1750_2118
//	in_FIFO_buf64_stg0_1_merged1750_2119
//	in_FIFO_buf64_stg0_1_merged1750_2120
//	in_FIFO_buf64_stg0_1_merged1750_2121
//	in_FIFO_buf64_stg0_1_merged1750_2122
//	in_FIFO_buf64_stg0_1_merged1750_2123
//	in_FIFO_buf64_stg0_1_merged1750_2124
//	in_FIFO_buf64_stg0_1_merged1750_2125
//	in_FIFO_buf64_stg0_1_merged1750_2126
//	in_FIFO_buf64_stg0_1_merged1750_2127
//	in_FIFO_buf64_stg0_1_merged1750_2128
//	in_FIFO_buf64_stg0_1_merged1750_2129
//	in_FIFO_buf64_stg0_1_merged1750_2130
//	in_FIFO_buf64_stg0_1_merged1750_2131
//	in_FIFO_buf64_stg0_1_merged1750_2132
//	in_FIFO_buf64_stg0_1_merged1750_2133
//	in_FIFO_buf64_stg0_1_merged1750_2134
//	in_FIFO_buf64_stg0_1_merged1750_2135
//	in_FIFO_buf64_stg0_1_merged1750_2136
//	in_FIFO_buf64_stg0_1_merged1750_2137
//	in_FIFO_buf64_stg0_1_merged1750_2138
//	in_FIFO_buf64_stg0_1_merged1750_2139
//	in_FIFO_buf64_stg0_1_merged1750_2140
//	in_FIFO_buf64_stg0_1_merged1750_2141
//	in_FIFO_buf64_stg0_1_merged1750_2142
//	in_FIFO_buf64_stg0_1_merged1750_2143
//	in_FIFO_buf64_stg0_1_merged1750_2144
//	in_FIFO_buf64_stg0_1_merged1750_2145
//	in_FIFO_buf64_stg0_1_merged1750_2146
//	in_FIFO_buf64_stg0_1_merged1750_2147
//	in_FIFO_buf64_stg0_1_merged1750_2148
//	in_FIFO_buf64_stg0_1_merged1750_2149
//	in_FIFO_buf64_stg0_1_merged1750_2150
//	in_FIFO_buf64_stg0_1_merged1750_2151
//	in_FIFO_buf64_stg0_1_merged1750_2152
//	in_FIFO_buf64_stg0_1_merged1750_2153
//	in_FIFO_buf64_stg0_1_merged1750_2154
//	in_FIFO_buf64_stg0_1_merged1750_2155
//	in_FIFO_buf64_stg0_1_merged1750_2156
//	in_FIFO_buf64_stg0_1_merged1750_2157
//	in_FIFO_buf64_stg0_1_merged1750_2158
//	in_FIFO_buf64_stg0_1_merged1750_2159
inline hw_uint<1024> in_FIFO_buf64_stg0_1_merged1750_read_bundle_read(in_FIFO_buf64_cache& in_FIFO_buf64, int root, int stg0_0, int stg0_1, int dynamic_address) {
  // # of ports in bundle: 64
    // in_FIFO_buf64_stg0_1_merged1750_2096
    // in_FIFO_buf64_stg0_1_merged1750_2097
    // in_FIFO_buf64_stg0_1_merged1750_2098
    // in_FIFO_buf64_stg0_1_merged1750_2099
    // in_FIFO_buf64_stg0_1_merged1750_2100
    // in_FIFO_buf64_stg0_1_merged1750_2101
    // in_FIFO_buf64_stg0_1_merged1750_2102
    // in_FIFO_buf64_stg0_1_merged1750_2103
    // in_FIFO_buf64_stg0_1_merged1750_2104
    // in_FIFO_buf64_stg0_1_merged1750_2105
    // in_FIFO_buf64_stg0_1_merged1750_2106
    // in_FIFO_buf64_stg0_1_merged1750_2107
    // in_FIFO_buf64_stg0_1_merged1750_2108
    // in_FIFO_buf64_stg0_1_merged1750_2109
    // in_FIFO_buf64_stg0_1_merged1750_2110
    // in_FIFO_buf64_stg0_1_merged1750_2111
    // in_FIFO_buf64_stg0_1_merged1750_2112
    // in_FIFO_buf64_stg0_1_merged1750_2113
    // in_FIFO_buf64_stg0_1_merged1750_2114
    // in_FIFO_buf64_stg0_1_merged1750_2115
    // in_FIFO_buf64_stg0_1_merged1750_2116
    // in_FIFO_buf64_stg0_1_merged1750_2117
    // in_FIFO_buf64_stg0_1_merged1750_2118
    // in_FIFO_buf64_stg0_1_merged1750_2119
    // in_FIFO_buf64_stg0_1_merged1750_2120
    // in_FIFO_buf64_stg0_1_merged1750_2121
    // in_FIFO_buf64_stg0_1_merged1750_2122
    // in_FIFO_buf64_stg0_1_merged1750_2123
    // in_FIFO_buf64_stg0_1_merged1750_2124
    // in_FIFO_buf64_stg0_1_merged1750_2125
    // in_FIFO_buf64_stg0_1_merged1750_2126
    // in_FIFO_buf64_stg0_1_merged1750_2127
    // in_FIFO_buf64_stg0_1_merged1750_2128
    // in_FIFO_buf64_stg0_1_merged1750_2129
    // in_FIFO_buf64_stg0_1_merged1750_2130
    // in_FIFO_buf64_stg0_1_merged1750_2131
    // in_FIFO_buf64_stg0_1_merged1750_2132
    // in_FIFO_buf64_stg0_1_merged1750_2133
    // in_FIFO_buf64_stg0_1_merged1750_2134
    // in_FIFO_buf64_stg0_1_merged1750_2135
    // in_FIFO_buf64_stg0_1_merged1750_2136
    // in_FIFO_buf64_stg0_1_merged1750_2137
    // in_FIFO_buf64_stg0_1_merged1750_2138
    // in_FIFO_buf64_stg0_1_merged1750_2139
    // in_FIFO_buf64_stg0_1_merged1750_2140
    // in_FIFO_buf64_stg0_1_merged1750_2141
    // in_FIFO_buf64_stg0_1_merged1750_2142
    // in_FIFO_buf64_stg0_1_merged1750_2143
    // in_FIFO_buf64_stg0_1_merged1750_2144
    // in_FIFO_buf64_stg0_1_merged1750_2145
    // in_FIFO_buf64_stg0_1_merged1750_2146
    // in_FIFO_buf64_stg0_1_merged1750_2147
    // in_FIFO_buf64_stg0_1_merged1750_2148
    // in_FIFO_buf64_stg0_1_merged1750_2149
    // in_FIFO_buf64_stg0_1_merged1750_2150
    // in_FIFO_buf64_stg0_1_merged1750_2151
    // in_FIFO_buf64_stg0_1_merged1750_2152
    // in_FIFO_buf64_stg0_1_merged1750_2153
    // in_FIFO_buf64_stg0_1_merged1750_2154
    // in_FIFO_buf64_stg0_1_merged1750_2155
    // in_FIFO_buf64_stg0_1_merged1750_2156
    // in_FIFO_buf64_stg0_1_merged1750_2157
    // in_FIFO_buf64_stg0_1_merged1750_2158
    // in_FIFO_buf64_stg0_1_merged1750_2159

	hw_uint<1024> result;
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2096_res = in_FIFO_buf64_stg0_1_merged1750_2096_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<0, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2096_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2097_res = in_FIFO_buf64_stg0_1_merged1750_2097_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<16, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2097_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2098_res = in_FIFO_buf64_stg0_1_merged1750_2098_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<32, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2098_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2099_res = in_FIFO_buf64_stg0_1_merged1750_2099_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<48, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2099_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2100_res = in_FIFO_buf64_stg0_1_merged1750_2100_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<64, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2100_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2101_res = in_FIFO_buf64_stg0_1_merged1750_2101_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<80, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2101_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2102_res = in_FIFO_buf64_stg0_1_merged1750_2102_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<96, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2102_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2103_res = in_FIFO_buf64_stg0_1_merged1750_2103_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<112, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2103_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2104_res = in_FIFO_buf64_stg0_1_merged1750_2104_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<128, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2104_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2105_res = in_FIFO_buf64_stg0_1_merged1750_2105_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<144, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2105_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2106_res = in_FIFO_buf64_stg0_1_merged1750_2106_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<160, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2106_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2107_res = in_FIFO_buf64_stg0_1_merged1750_2107_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<176, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2107_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2108_res = in_FIFO_buf64_stg0_1_merged1750_2108_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<192, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2108_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2109_res = in_FIFO_buf64_stg0_1_merged1750_2109_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<208, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2109_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2110_res = in_FIFO_buf64_stg0_1_merged1750_2110_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<224, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2110_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2111_res = in_FIFO_buf64_stg0_1_merged1750_2111_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<240, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2111_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2112_res = in_FIFO_buf64_stg0_1_merged1750_2112_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<256, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2112_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2113_res = in_FIFO_buf64_stg0_1_merged1750_2113_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<272, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2113_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2114_res = in_FIFO_buf64_stg0_1_merged1750_2114_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<288, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2114_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2115_res = in_FIFO_buf64_stg0_1_merged1750_2115_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<304, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2115_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2116_res = in_FIFO_buf64_stg0_1_merged1750_2116_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<320, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2116_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2117_res = in_FIFO_buf64_stg0_1_merged1750_2117_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<336, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2117_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2118_res = in_FIFO_buf64_stg0_1_merged1750_2118_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<352, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2118_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2119_res = in_FIFO_buf64_stg0_1_merged1750_2119_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<368, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2119_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2120_res = in_FIFO_buf64_stg0_1_merged1750_2120_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<384, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2120_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2121_res = in_FIFO_buf64_stg0_1_merged1750_2121_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<400, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2121_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2122_res = in_FIFO_buf64_stg0_1_merged1750_2122_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<416, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2122_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2123_res = in_FIFO_buf64_stg0_1_merged1750_2123_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<432, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2123_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2124_res = in_FIFO_buf64_stg0_1_merged1750_2124_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<448, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2124_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2125_res = in_FIFO_buf64_stg0_1_merged1750_2125_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<464, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2125_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2126_res = in_FIFO_buf64_stg0_1_merged1750_2126_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<480, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2126_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2127_res = in_FIFO_buf64_stg0_1_merged1750_2127_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<496, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2127_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2128_res = in_FIFO_buf64_stg0_1_merged1750_2128_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<512, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2128_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2129_res = in_FIFO_buf64_stg0_1_merged1750_2129_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<528, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2129_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2130_res = in_FIFO_buf64_stg0_1_merged1750_2130_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<544, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2130_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2131_res = in_FIFO_buf64_stg0_1_merged1750_2131_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<560, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2131_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2132_res = in_FIFO_buf64_stg0_1_merged1750_2132_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<576, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2132_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2133_res = in_FIFO_buf64_stg0_1_merged1750_2133_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<592, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2133_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2134_res = in_FIFO_buf64_stg0_1_merged1750_2134_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<608, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2134_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2135_res = in_FIFO_buf64_stg0_1_merged1750_2135_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<624, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2135_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2136_res = in_FIFO_buf64_stg0_1_merged1750_2136_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<640, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2136_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2137_res = in_FIFO_buf64_stg0_1_merged1750_2137_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<656, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2137_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2138_res = in_FIFO_buf64_stg0_1_merged1750_2138_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<672, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2138_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2139_res = in_FIFO_buf64_stg0_1_merged1750_2139_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<688, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2139_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2140_res = in_FIFO_buf64_stg0_1_merged1750_2140_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<704, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2140_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2141_res = in_FIFO_buf64_stg0_1_merged1750_2141_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<720, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2141_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2142_res = in_FIFO_buf64_stg0_1_merged1750_2142_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<736, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2142_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2143_res = in_FIFO_buf64_stg0_1_merged1750_2143_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<752, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2143_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2144_res = in_FIFO_buf64_stg0_1_merged1750_2144_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<768, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2144_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2145_res = in_FIFO_buf64_stg0_1_merged1750_2145_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<784, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2145_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2146_res = in_FIFO_buf64_stg0_1_merged1750_2146_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<800, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2146_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2147_res = in_FIFO_buf64_stg0_1_merged1750_2147_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<816, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2147_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2148_res = in_FIFO_buf64_stg0_1_merged1750_2148_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<832, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2148_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2149_res = in_FIFO_buf64_stg0_1_merged1750_2149_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<848, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2149_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2150_res = in_FIFO_buf64_stg0_1_merged1750_2150_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<864, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2150_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2151_res = in_FIFO_buf64_stg0_1_merged1750_2151_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<880, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2151_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2152_res = in_FIFO_buf64_stg0_1_merged1750_2152_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<896, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2152_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2153_res = in_FIFO_buf64_stg0_1_merged1750_2153_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<912, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2153_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2154_res = in_FIFO_buf64_stg0_1_merged1750_2154_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<928, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2154_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2155_res = in_FIFO_buf64_stg0_1_merged1750_2155_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<944, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2155_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2156_res = in_FIFO_buf64_stg0_1_merged1750_2156_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<960, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2156_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2157_res = in_FIFO_buf64_stg0_1_merged1750_2157_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<976, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2157_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2158_res = in_FIFO_buf64_stg0_1_merged1750_2158_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<992, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2158_res);
	hw_uint<16> in_FIFO_buf64_stg0_1_merged1750_2159_res = in_FIFO_buf64_stg0_1_merged1750_2159_select(in_FIFO_buf64, root, stg0_0, stg0_1, dynamic_address);
	set_at<1008, 1024>(result, in_FIFO_buf64_stg0_1_merged1750_2159_res);
	return result;
}

struct stg0_stg0_1_merged1750_2080_to_stg0_stg0_ld5_merged1835_2064_cache {
	// RAM Box: {[15, 1311], [0, 1107]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1750_2081_to_stg0_stg0_ld5_merged1835_2065_cache {
	// RAM Box: {[14, 1310], [0, 1107]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1750_2082_to_stg0_stg0_ld5_merged1835_2066_cache {
	// RAM Box: {[13, 1309], [0, 1107]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1750_2083_to_stg0_stg0_ld5_merged1835_2067_cache {
	// RAM Box: {[12, 1308], [0, 1107]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1750_2084_to_stg0_stg0_ld5_merged1835_2068_cache {
	// RAM Box: {[11, 1307], [0, 1107]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1750_2085_to_stg0_stg0_ld5_merged1835_2069_cache {
	// RAM Box: {[10, 1306], [0, 1107]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1750_2086_to_stg0_stg0_ld5_merged1835_2070_cache {
	// RAM Box: {[9, 1305], [0, 1107]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1750_2087_to_stg0_stg0_ld5_merged1835_2071_cache {
	// RAM Box: {[8, 1304], [0, 1107]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1750_2088_to_stg0_stg0_ld5_merged1835_2072_cache {
	// RAM Box: {[7, 1303], [0, 1107]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1750_2089_to_stg0_stg0_ld5_merged1835_2073_cache {
	// RAM Box: {[6, 1302], [0, 1107]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1750_2090_to_stg0_stg0_ld5_merged1835_2074_cache {
	// RAM Box: {[5, 1301], [0, 1107]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1750_2091_to_stg0_stg0_ld5_merged1835_2075_cache {
	// RAM Box: {[4, 1300], [0, 1107]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1750_2092_to_stg0_stg0_ld5_merged1835_2076_cache {
	// RAM Box: {[3, 1299], [0, 1107]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1750_2093_to_stg0_stg0_ld5_merged1835_2077_cache {
	// RAM Box: {[2, 1298], [0, 1107]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1750_2094_to_stg0_stg0_ld5_merged1835_2078_cache {
	// RAM Box: {[1, 1297], [0, 1107]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_stg0_1_merged1750_2095_to_stg0_stg0_ld5_merged1835_2079_cache {
	// RAM Box: {[0, 1296], [0, 1107]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg0_cache {
  // Reader addrs...
    // { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[15 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
    // { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[14 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
    // { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[13 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
    // { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[12 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
    // { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[11 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
    // { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[10 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
    // { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[9 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
    // { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[8 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
    // { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[7 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
    // { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[6 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
    // { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[5 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
    // { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[4 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
    // { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[3 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
    // { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[2 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
    // { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[1 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
    // { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
  // # of banks: 16
  stg0_stg0_1_merged1750_2080_to_stg0_stg0_ld5_merged1835_2064_cache stg0_stg0_1_merged1750_2080_to_stg0_stg0_ld5_merged1835_2064;
  stg0_stg0_1_merged1750_2081_to_stg0_stg0_ld5_merged1835_2065_cache stg0_stg0_1_merged1750_2081_to_stg0_stg0_ld5_merged1835_2065;
  stg0_stg0_1_merged1750_2082_to_stg0_stg0_ld5_merged1835_2066_cache stg0_stg0_1_merged1750_2082_to_stg0_stg0_ld5_merged1835_2066;
  stg0_stg0_1_merged1750_2083_to_stg0_stg0_ld5_merged1835_2067_cache stg0_stg0_1_merged1750_2083_to_stg0_stg0_ld5_merged1835_2067;
  stg0_stg0_1_merged1750_2084_to_stg0_stg0_ld5_merged1835_2068_cache stg0_stg0_1_merged1750_2084_to_stg0_stg0_ld5_merged1835_2068;
  stg0_stg0_1_merged1750_2085_to_stg0_stg0_ld5_merged1835_2069_cache stg0_stg0_1_merged1750_2085_to_stg0_stg0_ld5_merged1835_2069;
  stg0_stg0_1_merged1750_2086_to_stg0_stg0_ld5_merged1835_2070_cache stg0_stg0_1_merged1750_2086_to_stg0_stg0_ld5_merged1835_2070;
  stg0_stg0_1_merged1750_2087_to_stg0_stg0_ld5_merged1835_2071_cache stg0_stg0_1_merged1750_2087_to_stg0_stg0_ld5_merged1835_2071;
  stg0_stg0_1_merged1750_2088_to_stg0_stg0_ld5_merged1835_2072_cache stg0_stg0_1_merged1750_2088_to_stg0_stg0_ld5_merged1835_2072;
  stg0_stg0_1_merged1750_2089_to_stg0_stg0_ld5_merged1835_2073_cache stg0_stg0_1_merged1750_2089_to_stg0_stg0_ld5_merged1835_2073;
  stg0_stg0_1_merged1750_2090_to_stg0_stg0_ld5_merged1835_2074_cache stg0_stg0_1_merged1750_2090_to_stg0_stg0_ld5_merged1835_2074;
  stg0_stg0_1_merged1750_2091_to_stg0_stg0_ld5_merged1835_2075_cache stg0_stg0_1_merged1750_2091_to_stg0_stg0_ld5_merged1835_2075;
  stg0_stg0_1_merged1750_2092_to_stg0_stg0_ld5_merged1835_2076_cache stg0_stg0_1_merged1750_2092_to_stg0_stg0_ld5_merged1835_2076;
  stg0_stg0_1_merged1750_2093_to_stg0_stg0_ld5_merged1835_2077_cache stg0_stg0_1_merged1750_2093_to_stg0_stg0_ld5_merged1835_2077;
  stg0_stg0_1_merged1750_2094_to_stg0_stg0_ld5_merged1835_2078_cache stg0_stg0_1_merged1750_2094_to_stg0_stg0_ld5_merged1835_2078;
  stg0_stg0_1_merged1750_2095_to_stg0_stg0_ld5_merged1835_2079_cache stg0_stg0_1_merged1750_2095_to_stg0_stg0_ld5_merged1835_2079;
};



inline void stg0_stg0_1_merged1750_2080_write(hw_uint<16>& stg0_stg0_1_merged1750_2080, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1750_2080_to_stg0_stg0_ld5_merged1835_2064.push(stg0_stg0_1_merged1750_2080);
}

inline void stg0_stg0_1_merged1750_2081_write(hw_uint<16>& stg0_stg0_1_merged1750_2081, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1750_2081_to_stg0_stg0_ld5_merged1835_2065.push(stg0_stg0_1_merged1750_2081);
}

inline void stg0_stg0_1_merged1750_2082_write(hw_uint<16>& stg0_stg0_1_merged1750_2082, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1750_2082_to_stg0_stg0_ld5_merged1835_2066.push(stg0_stg0_1_merged1750_2082);
}

inline void stg0_stg0_1_merged1750_2083_write(hw_uint<16>& stg0_stg0_1_merged1750_2083, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1750_2083_to_stg0_stg0_ld5_merged1835_2067.push(stg0_stg0_1_merged1750_2083);
}

inline void stg0_stg0_1_merged1750_2084_write(hw_uint<16>& stg0_stg0_1_merged1750_2084, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1750_2084_to_stg0_stg0_ld5_merged1835_2068.push(stg0_stg0_1_merged1750_2084);
}

inline void stg0_stg0_1_merged1750_2085_write(hw_uint<16>& stg0_stg0_1_merged1750_2085, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1750_2085_to_stg0_stg0_ld5_merged1835_2069.push(stg0_stg0_1_merged1750_2085);
}

inline void stg0_stg0_1_merged1750_2086_write(hw_uint<16>& stg0_stg0_1_merged1750_2086, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1750_2086_to_stg0_stg0_ld5_merged1835_2070.push(stg0_stg0_1_merged1750_2086);
}

inline void stg0_stg0_1_merged1750_2087_write(hw_uint<16>& stg0_stg0_1_merged1750_2087, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1750_2087_to_stg0_stg0_ld5_merged1835_2071.push(stg0_stg0_1_merged1750_2087);
}

inline void stg0_stg0_1_merged1750_2088_write(hw_uint<16>& stg0_stg0_1_merged1750_2088, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1750_2088_to_stg0_stg0_ld5_merged1835_2072.push(stg0_stg0_1_merged1750_2088);
}

inline void stg0_stg0_1_merged1750_2089_write(hw_uint<16>& stg0_stg0_1_merged1750_2089, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1750_2089_to_stg0_stg0_ld5_merged1835_2073.push(stg0_stg0_1_merged1750_2089);
}

inline void stg0_stg0_1_merged1750_2090_write(hw_uint<16>& stg0_stg0_1_merged1750_2090, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1750_2090_to_stg0_stg0_ld5_merged1835_2074.push(stg0_stg0_1_merged1750_2090);
}

inline void stg0_stg0_1_merged1750_2091_write(hw_uint<16>& stg0_stg0_1_merged1750_2091, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1750_2091_to_stg0_stg0_ld5_merged1835_2075.push(stg0_stg0_1_merged1750_2091);
}

inline void stg0_stg0_1_merged1750_2092_write(hw_uint<16>& stg0_stg0_1_merged1750_2092, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1750_2092_to_stg0_stg0_ld5_merged1835_2076.push(stg0_stg0_1_merged1750_2092);
}

inline void stg0_stg0_1_merged1750_2093_write(hw_uint<16>& stg0_stg0_1_merged1750_2093, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1750_2093_to_stg0_stg0_ld5_merged1835_2077.push(stg0_stg0_1_merged1750_2093);
}

inline void stg0_stg0_1_merged1750_2094_write(hw_uint<16>& stg0_stg0_1_merged1750_2094, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1750_2094_to_stg0_stg0_ld5_merged1835_2078.push(stg0_stg0_1_merged1750_2094);
}

inline void stg0_stg0_1_merged1750_2095_write(hw_uint<16>& stg0_stg0_1_merged1750_2095, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged1750_2095_to_stg0_stg0_ld5_merged1835_2079.push(stg0_stg0_1_merged1750_2095);
}

inline hw_uint<16> stg0_stg0_ld5_merged1835_2064_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1835_2064 read pattern: { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[15 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
  // Read schedule : { stg0_ld5_merged1835[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 4] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_stg0_1_merged1750_2080 = stg0.stg0_stg0_1_merged1750_2080_to_stg0_stg0_ld5_merged1835_2064.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1750_2080;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1835_2065_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1835_2065 read pattern: { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[14 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
  // Read schedule : { stg0_ld5_merged1835[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 4] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_stg0_1_merged1750_2081 = stg0.stg0_stg0_1_merged1750_2081_to_stg0_stg0_ld5_merged1835_2065.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1750_2081;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1835_2066_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1835_2066 read pattern: { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[13 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
  // Read schedule : { stg0_ld5_merged1835[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 4] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_stg0_1_merged1750_2082 = stg0.stg0_stg0_1_merged1750_2082_to_stg0_stg0_ld5_merged1835_2066.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1750_2082;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1835_2067_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1835_2067 read pattern: { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[12 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
  // Read schedule : { stg0_ld5_merged1835[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 4] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_stg0_1_merged1750_2083 = stg0.stg0_stg0_1_merged1750_2083_to_stg0_stg0_ld5_merged1835_2067.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1750_2083;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1835_2068_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1835_2068 read pattern: { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[11 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
  // Read schedule : { stg0_ld5_merged1835[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 4] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_stg0_1_merged1750_2084 = stg0.stg0_stg0_1_merged1750_2084_to_stg0_stg0_ld5_merged1835_2068.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1750_2084;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1835_2069_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1835_2069 read pattern: { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[10 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
  // Read schedule : { stg0_ld5_merged1835[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 4] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_stg0_1_merged1750_2085 = stg0.stg0_stg0_1_merged1750_2085_to_stg0_stg0_ld5_merged1835_2069.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1750_2085;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1835_2070_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1835_2070 read pattern: { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[9 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
  // Read schedule : { stg0_ld5_merged1835[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 4] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_stg0_1_merged1750_2086 = stg0.stg0_stg0_1_merged1750_2086_to_stg0_stg0_ld5_merged1835_2070.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1750_2086;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1835_2071_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1835_2071 read pattern: { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[8 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
  // Read schedule : { stg0_ld5_merged1835[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 4] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_stg0_1_merged1750_2087 = stg0.stg0_stg0_1_merged1750_2087_to_stg0_stg0_ld5_merged1835_2071.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1750_2087;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1835_2072_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1835_2072 read pattern: { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[7 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
  // Read schedule : { stg0_ld5_merged1835[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 4] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_stg0_1_merged1750_2088 = stg0.stg0_stg0_1_merged1750_2088_to_stg0_stg0_ld5_merged1835_2072.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1750_2088;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1835_2073_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1835_2073 read pattern: { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[6 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
  // Read schedule : { stg0_ld5_merged1835[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 4] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_stg0_1_merged1750_2089 = stg0.stg0_stg0_1_merged1750_2089_to_stg0_stg0_ld5_merged1835_2073.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1750_2089;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1835_2074_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1835_2074 read pattern: { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[5 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
  // Read schedule : { stg0_ld5_merged1835[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 4] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_stg0_1_merged1750_2090 = stg0.stg0_stg0_1_merged1750_2090_to_stg0_stg0_ld5_merged1835_2074.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1750_2090;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1835_2075_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1835_2075 read pattern: { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[4 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
  // Read schedule : { stg0_ld5_merged1835[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 4] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_stg0_1_merged1750_2091 = stg0.stg0_stg0_1_merged1750_2091_to_stg0_stg0_ld5_merged1835_2075.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1750_2091;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1835_2076_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1835_2076 read pattern: { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[3 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
  // Read schedule : { stg0_ld5_merged1835[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 4] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_stg0_1_merged1750_2092 = stg0.stg0_stg0_1_merged1750_2092_to_stg0_stg0_ld5_merged1835_2076.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1750_2092;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1835_2077_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1835_2077 read pattern: { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[2 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
  // Read schedule : { stg0_ld5_merged1835[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 4] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_stg0_1_merged1750_2093 = stg0.stg0_stg0_1_merged1750_2093_to_stg0_stg0_ld5_merged1835_2077.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1750_2093;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1835_2078_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1835_2078 read pattern: { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[1 + 16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
  // Read schedule : { stg0_ld5_merged1835[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 4] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_stg0_1_merged1750_2094 = stg0.stg0_stg0_1_merged1750_2094_to_stg0_stg0_ld5_merged1835_2078.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1750_2094;
  return 0;
}

inline hw_uint<16> stg0_stg0_ld5_merged1835_2079_select(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg0_ld5_merged1835_2079 read pattern: { stg0_ld5_merged1835[root = 0, stg0_ld6, stg0_ld5] -> stg0[16stg0_ld5, stg0_ld6] : 0 <= stg0_ld6 <= 1107 and 0 <= stg0_ld5 <= 81 }
  // Read schedule : { stg0_ld5_merged1835[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 4] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  // Write schedule: { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_stg0_1_merged1750_2095 = stg0.stg0_stg0_1_merged1750_2095_to_stg0_stg0_ld5_merged1835_2079.peek(/* one reader or all rams */ 0);
  return value_stg0_stg0_1_merged1750_2095;
  return 0;
}

// # of bundles = 2
// stg0_1_merged1750_write
//	stg0_stg0_1_merged1750_2080
//	stg0_stg0_1_merged1750_2081
//	stg0_stg0_1_merged1750_2082
//	stg0_stg0_1_merged1750_2083
//	stg0_stg0_1_merged1750_2084
//	stg0_stg0_1_merged1750_2085
//	stg0_stg0_1_merged1750_2086
//	stg0_stg0_1_merged1750_2087
//	stg0_stg0_1_merged1750_2088
//	stg0_stg0_1_merged1750_2089
//	stg0_stg0_1_merged1750_2090
//	stg0_stg0_1_merged1750_2091
//	stg0_stg0_1_merged1750_2092
//	stg0_stg0_1_merged1750_2093
//	stg0_stg0_1_merged1750_2094
//	stg0_stg0_1_merged1750_2095
inline void stg0_stg0_1_merged1750_write_bundle_write(hw_uint<256>& stg0_1_merged1750_write, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
	hw_uint<16> stg0_stg0_1_merged1750_2080_res = stg0_1_merged1750_write.extract<0, 15>();
	stg0_stg0_1_merged1750_2080_write(stg0_stg0_1_merged1750_2080_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1750_2081_res = stg0_1_merged1750_write.extract<16, 31>();
	stg0_stg0_1_merged1750_2081_write(stg0_stg0_1_merged1750_2081_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1750_2082_res = stg0_1_merged1750_write.extract<32, 47>();
	stg0_stg0_1_merged1750_2082_write(stg0_stg0_1_merged1750_2082_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1750_2083_res = stg0_1_merged1750_write.extract<48, 63>();
	stg0_stg0_1_merged1750_2083_write(stg0_stg0_1_merged1750_2083_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1750_2084_res = stg0_1_merged1750_write.extract<64, 79>();
	stg0_stg0_1_merged1750_2084_write(stg0_stg0_1_merged1750_2084_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1750_2085_res = stg0_1_merged1750_write.extract<80, 95>();
	stg0_stg0_1_merged1750_2085_write(stg0_stg0_1_merged1750_2085_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1750_2086_res = stg0_1_merged1750_write.extract<96, 111>();
	stg0_stg0_1_merged1750_2086_write(stg0_stg0_1_merged1750_2086_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1750_2087_res = stg0_1_merged1750_write.extract<112, 127>();
	stg0_stg0_1_merged1750_2087_write(stg0_stg0_1_merged1750_2087_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1750_2088_res = stg0_1_merged1750_write.extract<128, 143>();
	stg0_stg0_1_merged1750_2088_write(stg0_stg0_1_merged1750_2088_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1750_2089_res = stg0_1_merged1750_write.extract<144, 159>();
	stg0_stg0_1_merged1750_2089_write(stg0_stg0_1_merged1750_2089_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1750_2090_res = stg0_1_merged1750_write.extract<160, 175>();
	stg0_stg0_1_merged1750_2090_write(stg0_stg0_1_merged1750_2090_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1750_2091_res = stg0_1_merged1750_write.extract<176, 191>();
	stg0_stg0_1_merged1750_2091_write(stg0_stg0_1_merged1750_2091_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1750_2092_res = stg0_1_merged1750_write.extract<192, 207>();
	stg0_stg0_1_merged1750_2092_write(stg0_stg0_1_merged1750_2092_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1750_2093_res = stg0_1_merged1750_write.extract<208, 223>();
	stg0_stg0_1_merged1750_2093_write(stg0_stg0_1_merged1750_2093_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1750_2094_res = stg0_1_merged1750_write.extract<224, 239>();
	stg0_stg0_1_merged1750_2094_write(stg0_stg0_1_merged1750_2094_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged1750_2095_res = stg0_1_merged1750_write.extract<240, 255>();
	stg0_stg0_1_merged1750_2095_write(stg0_stg0_1_merged1750_2095_res, stg0, root, stg0_0, stg0_1, dynamic_address);
}

// stg0_ld5_merged1835_read
//	stg0_stg0_ld5_merged1835_2064
//	stg0_stg0_ld5_merged1835_2065
//	stg0_stg0_ld5_merged1835_2066
//	stg0_stg0_ld5_merged1835_2067
//	stg0_stg0_ld5_merged1835_2068
//	stg0_stg0_ld5_merged1835_2069
//	stg0_stg0_ld5_merged1835_2070
//	stg0_stg0_ld5_merged1835_2071
//	stg0_stg0_ld5_merged1835_2072
//	stg0_stg0_ld5_merged1835_2073
//	stg0_stg0_ld5_merged1835_2074
//	stg0_stg0_ld5_merged1835_2075
//	stg0_stg0_ld5_merged1835_2076
//	stg0_stg0_ld5_merged1835_2077
//	stg0_stg0_ld5_merged1835_2078
//	stg0_stg0_ld5_merged1835_2079
inline hw_uint<256> stg0_stg0_ld5_merged1835_read_bundle_read(stg0_cache& stg0, int root, int stg0_ld6, int stg0_ld5, int dynamic_address) {
  // # of ports in bundle: 16
    // stg0_stg0_ld5_merged1835_2064
    // stg0_stg0_ld5_merged1835_2065
    // stg0_stg0_ld5_merged1835_2066
    // stg0_stg0_ld5_merged1835_2067
    // stg0_stg0_ld5_merged1835_2068
    // stg0_stg0_ld5_merged1835_2069
    // stg0_stg0_ld5_merged1835_2070
    // stg0_stg0_ld5_merged1835_2071
    // stg0_stg0_ld5_merged1835_2072
    // stg0_stg0_ld5_merged1835_2073
    // stg0_stg0_ld5_merged1835_2074
    // stg0_stg0_ld5_merged1835_2075
    // stg0_stg0_ld5_merged1835_2076
    // stg0_stg0_ld5_merged1835_2077
    // stg0_stg0_ld5_merged1835_2078
    // stg0_stg0_ld5_merged1835_2079

	hw_uint<256> result;
	hw_uint<16> stg0_stg0_ld5_merged1835_2064_res = stg0_stg0_ld5_merged1835_2064_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<0, 256>(result, stg0_stg0_ld5_merged1835_2064_res);
	hw_uint<16> stg0_stg0_ld5_merged1835_2065_res = stg0_stg0_ld5_merged1835_2065_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<16, 256>(result, stg0_stg0_ld5_merged1835_2065_res);
	hw_uint<16> stg0_stg0_ld5_merged1835_2066_res = stg0_stg0_ld5_merged1835_2066_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<32, 256>(result, stg0_stg0_ld5_merged1835_2066_res);
	hw_uint<16> stg0_stg0_ld5_merged1835_2067_res = stg0_stg0_ld5_merged1835_2067_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<48, 256>(result, stg0_stg0_ld5_merged1835_2067_res);
	hw_uint<16> stg0_stg0_ld5_merged1835_2068_res = stg0_stg0_ld5_merged1835_2068_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<64, 256>(result, stg0_stg0_ld5_merged1835_2068_res);
	hw_uint<16> stg0_stg0_ld5_merged1835_2069_res = stg0_stg0_ld5_merged1835_2069_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<80, 256>(result, stg0_stg0_ld5_merged1835_2069_res);
	hw_uint<16> stg0_stg0_ld5_merged1835_2070_res = stg0_stg0_ld5_merged1835_2070_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<96, 256>(result, stg0_stg0_ld5_merged1835_2070_res);
	hw_uint<16> stg0_stg0_ld5_merged1835_2071_res = stg0_stg0_ld5_merged1835_2071_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<112, 256>(result, stg0_stg0_ld5_merged1835_2071_res);
	hw_uint<16> stg0_stg0_ld5_merged1835_2072_res = stg0_stg0_ld5_merged1835_2072_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<128, 256>(result, stg0_stg0_ld5_merged1835_2072_res);
	hw_uint<16> stg0_stg0_ld5_merged1835_2073_res = stg0_stg0_ld5_merged1835_2073_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<144, 256>(result, stg0_stg0_ld5_merged1835_2073_res);
	hw_uint<16> stg0_stg0_ld5_merged1835_2074_res = stg0_stg0_ld5_merged1835_2074_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<160, 256>(result, stg0_stg0_ld5_merged1835_2074_res);
	hw_uint<16> stg0_stg0_ld5_merged1835_2075_res = stg0_stg0_ld5_merged1835_2075_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<176, 256>(result, stg0_stg0_ld5_merged1835_2075_res);
	hw_uint<16> stg0_stg0_ld5_merged1835_2076_res = stg0_stg0_ld5_merged1835_2076_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<192, 256>(result, stg0_stg0_ld5_merged1835_2076_res);
	hw_uint<16> stg0_stg0_ld5_merged1835_2077_res = stg0_stg0_ld5_merged1835_2077_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<208, 256>(result, stg0_stg0_ld5_merged1835_2077_res);
	hw_uint<16> stg0_stg0_ld5_merged1835_2078_res = stg0_stg0_ld5_merged1835_2078_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<224, 256>(result, stg0_stg0_ld5_merged1835_2078_res);
	hw_uint<16> stg0_stg0_ld5_merged1835_2079_res = stg0_stg0_ld5_merged1835_2079_select(stg0, root, stg0_ld6, stg0_ld5, dynamic_address);
	set_at<240, 256>(result, stg0_stg0_ld5_merged1835_2079_res);
	return result;
}

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016_merged_banks_4_cache {
	// RAM Box: {[15, 1295], [0, 1107]}
	// Capacity: 166
	// # of read delays: 4
  // 0, 1, 83, 165
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 81> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}

	inline hw_uint<16> peek_164() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_165() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017_merged_banks_4_cache {
	// RAM Box: {[14, 1294], [0, 1107]}
	// Capacity: 166
	// # of read delays: 4
  // 0, 1, 83, 165
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 81> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}

	inline hw_uint<16> peek_164() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_165() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018_merged_banks_4_cache {
	// RAM Box: {[13, 1293], [0, 1107]}
	// Capacity: 166
	// # of read delays: 4
  // 0, 1, 83, 165
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 81> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}

	inline hw_uint<16> peek_164() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_165() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019_merged_banks_4_cache {
	// RAM Box: {[12, 1292], [0, 1107]}
	// Capacity: 166
	// # of read delays: 4
  // 0, 1, 83, 165
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 81> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}

	inline hw_uint<16> peek_164() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_165() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020_merged_banks_4_cache {
	// RAM Box: {[11, 1291], [0, 1107]}
	// Capacity: 166
	// # of read delays: 4
  // 0, 1, 83, 165
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 81> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}

	inline hw_uint<16> peek_164() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_165() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021_merged_banks_4_cache {
	// RAM Box: {[10, 1290], [0, 1107]}
	// Capacity: 166
	// # of read delays: 4
  // 0, 1, 83, 165
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 81> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}

	inline hw_uint<16> peek_164() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_165() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022_merged_banks_4_cache {
	// RAM Box: {[9, 1289], [0, 1107]}
	// Capacity: 166
	// # of read delays: 4
  // 0, 1, 83, 165
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 81> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}

	inline hw_uint<16> peek_164() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_165() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023_merged_banks_4_cache {
	// RAM Box: {[8, 1288], [0, 1107]}
	// Capacity: 166
	// # of read delays: 4
  // 0, 1, 83, 165
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 81> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}

	inline hw_uint<16> peek_164() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_165() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024_merged_banks_4_cache {
	// RAM Box: {[7, 1287], [0, 1107]}
	// Capacity: 166
	// # of read delays: 4
  // 0, 1, 83, 165
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 81> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}

	inline hw_uint<16> peek_164() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_165() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025_merged_banks_4_cache {
	// RAM Box: {[6, 1286], [0, 1107]}
	// Capacity: 166
	// # of read delays: 4
  // 0, 1, 83, 165
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 81> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}

	inline hw_uint<16> peek_164() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_165() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026_merged_banks_4_cache {
	// RAM Box: {[5, 1285], [0, 1107]}
	// Capacity: 166
	// # of read delays: 4
  // 0, 1, 83, 165
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 81> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}

	inline hw_uint<16> peek_164() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_165() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027_merged_banks_4_cache {
	// RAM Box: {[4, 1284], [0, 1107]}
	// Capacity: 166
	// # of read delays: 4
  // 0, 1, 83, 165
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 81> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}

	inline hw_uint<16> peek_164() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_165() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028_merged_banks_4_cache {
	// RAM Box: {[3, 1283], [0, 1107]}
	// Capacity: 166
	// # of read delays: 4
  // 0, 1, 83, 165
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 81> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}

	inline hw_uint<16> peek_164() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_165() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029_merged_banks_4_cache {
	// RAM Box: {[2, 1282], [0, 1107]}
	// Capacity: 166
	// # of read delays: 4
  // 0, 1, 83, 165
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 81> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}

	inline hw_uint<16> peek_164() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_165() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030_merged_banks_4_cache {
	// RAM Box: {[1, 1281], [0, 1107]}
	// Capacity: 166
	// # of read delays: 4
  // 0, 1, 83, 165
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 81> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}

	inline hw_uint<16> peek_164() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_165() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031_merged_banks_4_cache {
	// RAM Box: {[0, 1296], [0, 1106]}
	// Capacity: 166
	// # of read delays: 5
  // 0, 1, 82, 83, 165
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 80> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 81> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_81() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_82() {
		return f4;
	}

	inline hw_uint<16> peek_83() {
		return f6;
	}

	inline hw_uint<16> peek_164() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_165() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_FIFO_buf68_cache {
  // Reader addrs...
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[15 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[15 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[16 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[15 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[14 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[14 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[15 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[14 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[13 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[13 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[14 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[13 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[12 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[12 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[13 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[12 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[11 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[11 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[12 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[11 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[10 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[10 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[11 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[10 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[9 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[9 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[10 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[9 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[8 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[8 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[9 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[8 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[7 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[7 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[8 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[7 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[6 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[6 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[7 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[6 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[5 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[5 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[6 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[5 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[4 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[4 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[5 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[4 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[3 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[3 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[4 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[3 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[2 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[2 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[3 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[2 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[1 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[1 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[2 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[1 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[1 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
    // { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // # of banks: 16
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030_merged_banks_4;
  stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031_merged_banks_4_cache stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031_merged_banks_4;
};



inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030);
}

inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031_write(hw_uint<16>& stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
  stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031_merged_banks_4.push(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031);
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1232_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1232 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[15 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016_merged_banks_4.peek_165();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1233_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1233 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[15 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1234_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1234 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[16 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031_merged_banks_4.peek_82();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1235_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1235 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[15 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1236_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1236 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[14 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017_merged_banks_4.peek_165();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1237_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1237 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[14 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1238_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1238 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[15 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1239_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1239 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[14 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1240_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1240 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[13 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018_merged_banks_4.peek_165();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1241_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1241 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[13 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1242_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1242 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[14 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1243_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1243 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[13 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1244_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1244 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[12 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019_merged_banks_4.peek_165();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1245_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1245 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[12 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1246_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1246 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[13 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1247_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1247 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[12 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1248_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1248 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[11 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020_merged_banks_4.peek_165();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1249_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1249 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[11 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1250_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1250 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[12 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1251_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1251 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[11 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1252_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1252 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[10 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021_merged_banks_4.peek_165();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1253_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1253 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[10 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1254_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1254 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[11 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1255_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1255 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[10 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1256_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1256 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[9 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022_merged_banks_4.peek_165();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1257_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1257 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[9 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1258_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1258 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[10 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1259_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1259 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[9 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1260_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1260 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[8 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023_merged_banks_4.peek_165();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1261_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1261 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[8 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1262_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1262 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[9 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1263_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1263 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[8 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1264_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1264 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[7 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024_merged_banks_4.peek_165();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1265_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1265 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[7 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1266_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1266 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[8 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1267_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1267 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[7 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1268_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1268 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[6 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025_merged_banks_4.peek_165();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1269_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1269 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[6 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1270_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1270 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[7 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1271_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1271 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[6 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1272_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1272 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[5 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026_merged_banks_4.peek_165();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1273_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1273 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[5 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1274_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1274 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[6 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1275_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1275 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[5 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1276_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1276 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[4 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027_merged_banks_4.peek_165();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1277_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1277 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[4 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1278_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1278 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[5 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1279_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1279 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[4 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1280_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1280 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[3 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028_merged_banks_4.peek_165();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1281_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1281 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[3 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1282_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1282 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[4 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1283_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1283 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[3 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1284_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1284 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[2 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029_merged_banks_4.peek_165();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1285_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1285 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[2 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1286_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1286 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[3 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1287_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1287 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[2 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1288_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1288 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[1 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030_merged_banks_4.peek_165();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1289_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1289 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[1 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1290_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1290 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[2 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1291_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1291 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[1 + 16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1292_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1292 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[16stg1_1, stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031_merged_banks_4.peek_165();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1293_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1293 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1294_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1294 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[1 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030_merged_banks_4.peek_83();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030;
  return 0;
}

inline hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1295_select(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_FIFO_buf68_stg1_1_merged1753_1295 read pattern: { stg1_1_merged1753[root = 0, stg1_0, stg1_1] -> stg0_FIFO_buf68[16stg1_1, 2 + stg1_0] : 0 <= stg1_0 <= 1105 and 0 <= stg1_1 <= 80 }
  // Read schedule : { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
  auto value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031 = stg0_FIFO_buf68.stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031_merged_banks_4.peek_1();
  return value_stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031;
  return 0;
}

// # of bundles = 2
// stg0_to_gp_84_ld69_merged1845_write
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030
//	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031
inline void stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_write_bundle_write(hw_uint<256>& stg0_to_gp_84_ld69_merged1845_write, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg0_to_gp_84_ld70, int stg0_to_gp_84_ld69, int dynamic_address) {
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016_res = stg0_to_gp_84_ld69_merged1845_write.extract<0, 15>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2016_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017_res = stg0_to_gp_84_ld69_merged1845_write.extract<16, 31>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2017_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018_res = stg0_to_gp_84_ld69_merged1845_write.extract<32, 47>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2018_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019_res = stg0_to_gp_84_ld69_merged1845_write.extract<48, 63>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2019_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020_res = stg0_to_gp_84_ld69_merged1845_write.extract<64, 79>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2020_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021_res = stg0_to_gp_84_ld69_merged1845_write.extract<80, 95>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2021_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022_res = stg0_to_gp_84_ld69_merged1845_write.extract<96, 111>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2022_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023_res = stg0_to_gp_84_ld69_merged1845_write.extract<112, 127>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2023_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024_res = stg0_to_gp_84_ld69_merged1845_write.extract<128, 143>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2024_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025_res = stg0_to_gp_84_ld69_merged1845_write.extract<144, 159>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2025_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026_res = stg0_to_gp_84_ld69_merged1845_write.extract<160, 175>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2026_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027_res = stg0_to_gp_84_ld69_merged1845_write.extract<176, 191>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2027_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028_res = stg0_to_gp_84_ld69_merged1845_write.extract<192, 207>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2028_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029_res = stg0_to_gp_84_ld69_merged1845_write.extract<208, 223>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2029_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030_res = stg0_to_gp_84_ld69_merged1845_write.extract<224, 239>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2030_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
	hw_uint<16> stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031_res = stg0_to_gp_84_ld69_merged1845_write.extract<240, 255>();
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031_write(stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_2031_res, stg0_FIFO_buf68, root, stg0_to_gp_84_ld70, stg0_to_gp_84_ld69, dynamic_address);
}

// stg1_1_merged1753_read
//	stg0_FIFO_buf68_stg1_1_merged1753_1232
//	stg0_FIFO_buf68_stg1_1_merged1753_1233
//	stg0_FIFO_buf68_stg1_1_merged1753_1234
//	stg0_FIFO_buf68_stg1_1_merged1753_1235
//	stg0_FIFO_buf68_stg1_1_merged1753_1236
//	stg0_FIFO_buf68_stg1_1_merged1753_1237
//	stg0_FIFO_buf68_stg1_1_merged1753_1238
//	stg0_FIFO_buf68_stg1_1_merged1753_1239
//	stg0_FIFO_buf68_stg1_1_merged1753_1240
//	stg0_FIFO_buf68_stg1_1_merged1753_1241
//	stg0_FIFO_buf68_stg1_1_merged1753_1242
//	stg0_FIFO_buf68_stg1_1_merged1753_1243
//	stg0_FIFO_buf68_stg1_1_merged1753_1244
//	stg0_FIFO_buf68_stg1_1_merged1753_1245
//	stg0_FIFO_buf68_stg1_1_merged1753_1246
//	stg0_FIFO_buf68_stg1_1_merged1753_1247
//	stg0_FIFO_buf68_stg1_1_merged1753_1248
//	stg0_FIFO_buf68_stg1_1_merged1753_1249
//	stg0_FIFO_buf68_stg1_1_merged1753_1250
//	stg0_FIFO_buf68_stg1_1_merged1753_1251
//	stg0_FIFO_buf68_stg1_1_merged1753_1252
//	stg0_FIFO_buf68_stg1_1_merged1753_1253
//	stg0_FIFO_buf68_stg1_1_merged1753_1254
//	stg0_FIFO_buf68_stg1_1_merged1753_1255
//	stg0_FIFO_buf68_stg1_1_merged1753_1256
//	stg0_FIFO_buf68_stg1_1_merged1753_1257
//	stg0_FIFO_buf68_stg1_1_merged1753_1258
//	stg0_FIFO_buf68_stg1_1_merged1753_1259
//	stg0_FIFO_buf68_stg1_1_merged1753_1260
//	stg0_FIFO_buf68_stg1_1_merged1753_1261
//	stg0_FIFO_buf68_stg1_1_merged1753_1262
//	stg0_FIFO_buf68_stg1_1_merged1753_1263
//	stg0_FIFO_buf68_stg1_1_merged1753_1264
//	stg0_FIFO_buf68_stg1_1_merged1753_1265
//	stg0_FIFO_buf68_stg1_1_merged1753_1266
//	stg0_FIFO_buf68_stg1_1_merged1753_1267
//	stg0_FIFO_buf68_stg1_1_merged1753_1268
//	stg0_FIFO_buf68_stg1_1_merged1753_1269
//	stg0_FIFO_buf68_stg1_1_merged1753_1270
//	stg0_FIFO_buf68_stg1_1_merged1753_1271
//	stg0_FIFO_buf68_stg1_1_merged1753_1272
//	stg0_FIFO_buf68_stg1_1_merged1753_1273
//	stg0_FIFO_buf68_stg1_1_merged1753_1274
//	stg0_FIFO_buf68_stg1_1_merged1753_1275
//	stg0_FIFO_buf68_stg1_1_merged1753_1276
//	stg0_FIFO_buf68_stg1_1_merged1753_1277
//	stg0_FIFO_buf68_stg1_1_merged1753_1278
//	stg0_FIFO_buf68_stg1_1_merged1753_1279
//	stg0_FIFO_buf68_stg1_1_merged1753_1280
//	stg0_FIFO_buf68_stg1_1_merged1753_1281
//	stg0_FIFO_buf68_stg1_1_merged1753_1282
//	stg0_FIFO_buf68_stg1_1_merged1753_1283
//	stg0_FIFO_buf68_stg1_1_merged1753_1284
//	stg0_FIFO_buf68_stg1_1_merged1753_1285
//	stg0_FIFO_buf68_stg1_1_merged1753_1286
//	stg0_FIFO_buf68_stg1_1_merged1753_1287
//	stg0_FIFO_buf68_stg1_1_merged1753_1288
//	stg0_FIFO_buf68_stg1_1_merged1753_1289
//	stg0_FIFO_buf68_stg1_1_merged1753_1290
//	stg0_FIFO_buf68_stg1_1_merged1753_1291
//	stg0_FIFO_buf68_stg1_1_merged1753_1292
//	stg0_FIFO_buf68_stg1_1_merged1753_1293
//	stg0_FIFO_buf68_stg1_1_merged1753_1294
//	stg0_FIFO_buf68_stg1_1_merged1753_1295
inline hw_uint<1024> stg0_FIFO_buf68_stg1_1_merged1753_read_bundle_read(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int root, int stg1_0, int stg1_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg0_FIFO_buf68_stg1_1_merged1753_1232
    // stg0_FIFO_buf68_stg1_1_merged1753_1233
    // stg0_FIFO_buf68_stg1_1_merged1753_1234
    // stg0_FIFO_buf68_stg1_1_merged1753_1235
    // stg0_FIFO_buf68_stg1_1_merged1753_1236
    // stg0_FIFO_buf68_stg1_1_merged1753_1237
    // stg0_FIFO_buf68_stg1_1_merged1753_1238
    // stg0_FIFO_buf68_stg1_1_merged1753_1239
    // stg0_FIFO_buf68_stg1_1_merged1753_1240
    // stg0_FIFO_buf68_stg1_1_merged1753_1241
    // stg0_FIFO_buf68_stg1_1_merged1753_1242
    // stg0_FIFO_buf68_stg1_1_merged1753_1243
    // stg0_FIFO_buf68_stg1_1_merged1753_1244
    // stg0_FIFO_buf68_stg1_1_merged1753_1245
    // stg0_FIFO_buf68_stg1_1_merged1753_1246
    // stg0_FIFO_buf68_stg1_1_merged1753_1247
    // stg0_FIFO_buf68_stg1_1_merged1753_1248
    // stg0_FIFO_buf68_stg1_1_merged1753_1249
    // stg0_FIFO_buf68_stg1_1_merged1753_1250
    // stg0_FIFO_buf68_stg1_1_merged1753_1251
    // stg0_FIFO_buf68_stg1_1_merged1753_1252
    // stg0_FIFO_buf68_stg1_1_merged1753_1253
    // stg0_FIFO_buf68_stg1_1_merged1753_1254
    // stg0_FIFO_buf68_stg1_1_merged1753_1255
    // stg0_FIFO_buf68_stg1_1_merged1753_1256
    // stg0_FIFO_buf68_stg1_1_merged1753_1257
    // stg0_FIFO_buf68_stg1_1_merged1753_1258
    // stg0_FIFO_buf68_stg1_1_merged1753_1259
    // stg0_FIFO_buf68_stg1_1_merged1753_1260
    // stg0_FIFO_buf68_stg1_1_merged1753_1261
    // stg0_FIFO_buf68_stg1_1_merged1753_1262
    // stg0_FIFO_buf68_stg1_1_merged1753_1263
    // stg0_FIFO_buf68_stg1_1_merged1753_1264
    // stg0_FIFO_buf68_stg1_1_merged1753_1265
    // stg0_FIFO_buf68_stg1_1_merged1753_1266
    // stg0_FIFO_buf68_stg1_1_merged1753_1267
    // stg0_FIFO_buf68_stg1_1_merged1753_1268
    // stg0_FIFO_buf68_stg1_1_merged1753_1269
    // stg0_FIFO_buf68_stg1_1_merged1753_1270
    // stg0_FIFO_buf68_stg1_1_merged1753_1271
    // stg0_FIFO_buf68_stg1_1_merged1753_1272
    // stg0_FIFO_buf68_stg1_1_merged1753_1273
    // stg0_FIFO_buf68_stg1_1_merged1753_1274
    // stg0_FIFO_buf68_stg1_1_merged1753_1275
    // stg0_FIFO_buf68_stg1_1_merged1753_1276
    // stg0_FIFO_buf68_stg1_1_merged1753_1277
    // stg0_FIFO_buf68_stg1_1_merged1753_1278
    // stg0_FIFO_buf68_stg1_1_merged1753_1279
    // stg0_FIFO_buf68_stg1_1_merged1753_1280
    // stg0_FIFO_buf68_stg1_1_merged1753_1281
    // stg0_FIFO_buf68_stg1_1_merged1753_1282
    // stg0_FIFO_buf68_stg1_1_merged1753_1283
    // stg0_FIFO_buf68_stg1_1_merged1753_1284
    // stg0_FIFO_buf68_stg1_1_merged1753_1285
    // stg0_FIFO_buf68_stg1_1_merged1753_1286
    // stg0_FIFO_buf68_stg1_1_merged1753_1287
    // stg0_FIFO_buf68_stg1_1_merged1753_1288
    // stg0_FIFO_buf68_stg1_1_merged1753_1289
    // stg0_FIFO_buf68_stg1_1_merged1753_1290
    // stg0_FIFO_buf68_stg1_1_merged1753_1291
    // stg0_FIFO_buf68_stg1_1_merged1753_1292
    // stg0_FIFO_buf68_stg1_1_merged1753_1293
    // stg0_FIFO_buf68_stg1_1_merged1753_1294
    // stg0_FIFO_buf68_stg1_1_merged1753_1295

	hw_uint<1024> result;
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1232_res = stg0_FIFO_buf68_stg1_1_merged1753_1232_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<0, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1232_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1233_res = stg0_FIFO_buf68_stg1_1_merged1753_1233_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<16, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1233_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1234_res = stg0_FIFO_buf68_stg1_1_merged1753_1234_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<32, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1234_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1235_res = stg0_FIFO_buf68_stg1_1_merged1753_1235_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<48, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1235_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1236_res = stg0_FIFO_buf68_stg1_1_merged1753_1236_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<64, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1236_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1237_res = stg0_FIFO_buf68_stg1_1_merged1753_1237_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<80, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1237_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1238_res = stg0_FIFO_buf68_stg1_1_merged1753_1238_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<96, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1238_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1239_res = stg0_FIFO_buf68_stg1_1_merged1753_1239_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<112, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1239_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1240_res = stg0_FIFO_buf68_stg1_1_merged1753_1240_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<128, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1240_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1241_res = stg0_FIFO_buf68_stg1_1_merged1753_1241_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<144, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1241_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1242_res = stg0_FIFO_buf68_stg1_1_merged1753_1242_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<160, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1242_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1243_res = stg0_FIFO_buf68_stg1_1_merged1753_1243_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<176, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1243_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1244_res = stg0_FIFO_buf68_stg1_1_merged1753_1244_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<192, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1244_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1245_res = stg0_FIFO_buf68_stg1_1_merged1753_1245_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<208, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1245_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1246_res = stg0_FIFO_buf68_stg1_1_merged1753_1246_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<224, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1246_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1247_res = stg0_FIFO_buf68_stg1_1_merged1753_1247_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<240, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1247_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1248_res = stg0_FIFO_buf68_stg1_1_merged1753_1248_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<256, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1248_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1249_res = stg0_FIFO_buf68_stg1_1_merged1753_1249_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<272, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1249_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1250_res = stg0_FIFO_buf68_stg1_1_merged1753_1250_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<288, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1250_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1251_res = stg0_FIFO_buf68_stg1_1_merged1753_1251_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<304, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1251_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1252_res = stg0_FIFO_buf68_stg1_1_merged1753_1252_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<320, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1252_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1253_res = stg0_FIFO_buf68_stg1_1_merged1753_1253_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<336, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1253_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1254_res = stg0_FIFO_buf68_stg1_1_merged1753_1254_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<352, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1254_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1255_res = stg0_FIFO_buf68_stg1_1_merged1753_1255_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<368, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1255_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1256_res = stg0_FIFO_buf68_stg1_1_merged1753_1256_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<384, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1256_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1257_res = stg0_FIFO_buf68_stg1_1_merged1753_1257_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<400, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1257_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1258_res = stg0_FIFO_buf68_stg1_1_merged1753_1258_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<416, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1258_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1259_res = stg0_FIFO_buf68_stg1_1_merged1753_1259_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<432, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1259_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1260_res = stg0_FIFO_buf68_stg1_1_merged1753_1260_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<448, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1260_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1261_res = stg0_FIFO_buf68_stg1_1_merged1753_1261_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<464, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1261_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1262_res = stg0_FIFO_buf68_stg1_1_merged1753_1262_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<480, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1262_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1263_res = stg0_FIFO_buf68_stg1_1_merged1753_1263_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<496, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1263_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1264_res = stg0_FIFO_buf68_stg1_1_merged1753_1264_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<512, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1264_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1265_res = stg0_FIFO_buf68_stg1_1_merged1753_1265_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<528, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1265_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1266_res = stg0_FIFO_buf68_stg1_1_merged1753_1266_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<544, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1266_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1267_res = stg0_FIFO_buf68_stg1_1_merged1753_1267_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<560, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1267_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1268_res = stg0_FIFO_buf68_stg1_1_merged1753_1268_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<576, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1268_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1269_res = stg0_FIFO_buf68_stg1_1_merged1753_1269_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<592, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1269_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1270_res = stg0_FIFO_buf68_stg1_1_merged1753_1270_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<608, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1270_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1271_res = stg0_FIFO_buf68_stg1_1_merged1753_1271_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<624, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1271_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1272_res = stg0_FIFO_buf68_stg1_1_merged1753_1272_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<640, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1272_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1273_res = stg0_FIFO_buf68_stg1_1_merged1753_1273_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<656, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1273_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1274_res = stg0_FIFO_buf68_stg1_1_merged1753_1274_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<672, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1274_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1275_res = stg0_FIFO_buf68_stg1_1_merged1753_1275_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<688, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1275_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1276_res = stg0_FIFO_buf68_stg1_1_merged1753_1276_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<704, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1276_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1277_res = stg0_FIFO_buf68_stg1_1_merged1753_1277_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<720, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1277_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1278_res = stg0_FIFO_buf68_stg1_1_merged1753_1278_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<736, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1278_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1279_res = stg0_FIFO_buf68_stg1_1_merged1753_1279_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<752, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1279_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1280_res = stg0_FIFO_buf68_stg1_1_merged1753_1280_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<768, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1280_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1281_res = stg0_FIFO_buf68_stg1_1_merged1753_1281_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<784, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1281_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1282_res = stg0_FIFO_buf68_stg1_1_merged1753_1282_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<800, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1282_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1283_res = stg0_FIFO_buf68_stg1_1_merged1753_1283_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<816, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1283_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1284_res = stg0_FIFO_buf68_stg1_1_merged1753_1284_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<832, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1284_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1285_res = stg0_FIFO_buf68_stg1_1_merged1753_1285_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<848, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1285_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1286_res = stg0_FIFO_buf68_stg1_1_merged1753_1286_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<864, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1286_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1287_res = stg0_FIFO_buf68_stg1_1_merged1753_1287_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<880, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1287_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1288_res = stg0_FIFO_buf68_stg1_1_merged1753_1288_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<896, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1288_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1289_res = stg0_FIFO_buf68_stg1_1_merged1753_1289_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<912, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1289_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1290_res = stg0_FIFO_buf68_stg1_1_merged1753_1290_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<928, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1290_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1291_res = stg0_FIFO_buf68_stg1_1_merged1753_1291_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<944, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1291_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1292_res = stg0_FIFO_buf68_stg1_1_merged1753_1292_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<960, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1292_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1293_res = stg0_FIFO_buf68_stg1_1_merged1753_1293_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<976, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1293_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1294_res = stg0_FIFO_buf68_stg1_1_merged1753_1294_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<992, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1294_res);
	hw_uint<16> stg0_FIFO_buf68_stg1_1_merged1753_1295_res = stg0_FIFO_buf68_stg1_1_merged1753_1295_select(stg0_FIFO_buf68, root, stg1_0, stg1_1, dynamic_address);
	set_at<1008, 1024>(result, stg0_FIFO_buf68_stg1_1_merged1753_1295_res);
	return result;
}

struct stg1_stg1_1_merged1753_1216_to_stg1_stg1_ld9_merged1837_1200_cache {
	// RAM Box: {[15, 1295], [0, 1105]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1753_1217_to_stg1_stg1_ld9_merged1837_1201_cache {
	// RAM Box: {[14, 1294], [0, 1105]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1753_1218_to_stg1_stg1_ld9_merged1837_1202_cache {
	// RAM Box: {[13, 1293], [0, 1105]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1753_1219_to_stg1_stg1_ld9_merged1837_1203_cache {
	// RAM Box: {[12, 1292], [0, 1105]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1753_1220_to_stg1_stg1_ld9_merged1837_1204_cache {
	// RAM Box: {[11, 1291], [0, 1105]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1753_1221_to_stg1_stg1_ld9_merged1837_1205_cache {
	// RAM Box: {[10, 1290], [0, 1105]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1753_1222_to_stg1_stg1_ld9_merged1837_1206_cache {
	// RAM Box: {[9, 1289], [0, 1105]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1753_1223_to_stg1_stg1_ld9_merged1837_1207_cache {
	// RAM Box: {[8, 1288], [0, 1105]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1753_1224_to_stg1_stg1_ld9_merged1837_1208_cache {
	// RAM Box: {[7, 1287], [0, 1105]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1753_1225_to_stg1_stg1_ld9_merged1837_1209_cache {
	// RAM Box: {[6, 1286], [0, 1105]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1753_1226_to_stg1_stg1_ld9_merged1837_1210_cache {
	// RAM Box: {[5, 1285], [0, 1105]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1753_1227_to_stg1_stg1_ld9_merged1837_1211_cache {
	// RAM Box: {[4, 1284], [0, 1105]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1753_1228_to_stg1_stg1_ld9_merged1837_1212_cache {
	// RAM Box: {[3, 1283], [0, 1105]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1753_1229_to_stg1_stg1_ld9_merged1837_1213_cache {
	// RAM Box: {[2, 1282], [0, 1105]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1753_1230_to_stg1_stg1_ld9_merged1837_1214_cache {
	// RAM Box: {[1, 1281], [0, 1105]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_stg1_1_merged1753_1231_to_stg1_stg1_ld9_merged1837_1215_cache {
	// RAM Box: {[0, 1280], [0, 1105]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg1_cache {
  // Reader addrs...
    // { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[15 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
    // { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[14 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
    // { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[13 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
    // { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[12 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
    // { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[11 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
    // { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[10 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
    // { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[9 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
    // { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[8 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
    // { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[7 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
    // { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[6 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
    // { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[5 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
    // { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[4 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
    // { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[3 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
    // { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[2 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
    // { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[1 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
    // { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
  // # of banks: 16
  stg1_stg1_1_merged1753_1216_to_stg1_stg1_ld9_merged1837_1200_cache stg1_stg1_1_merged1753_1216_to_stg1_stg1_ld9_merged1837_1200;
  stg1_stg1_1_merged1753_1217_to_stg1_stg1_ld9_merged1837_1201_cache stg1_stg1_1_merged1753_1217_to_stg1_stg1_ld9_merged1837_1201;
  stg1_stg1_1_merged1753_1218_to_stg1_stg1_ld9_merged1837_1202_cache stg1_stg1_1_merged1753_1218_to_stg1_stg1_ld9_merged1837_1202;
  stg1_stg1_1_merged1753_1219_to_stg1_stg1_ld9_merged1837_1203_cache stg1_stg1_1_merged1753_1219_to_stg1_stg1_ld9_merged1837_1203;
  stg1_stg1_1_merged1753_1220_to_stg1_stg1_ld9_merged1837_1204_cache stg1_stg1_1_merged1753_1220_to_stg1_stg1_ld9_merged1837_1204;
  stg1_stg1_1_merged1753_1221_to_stg1_stg1_ld9_merged1837_1205_cache stg1_stg1_1_merged1753_1221_to_stg1_stg1_ld9_merged1837_1205;
  stg1_stg1_1_merged1753_1222_to_stg1_stg1_ld9_merged1837_1206_cache stg1_stg1_1_merged1753_1222_to_stg1_stg1_ld9_merged1837_1206;
  stg1_stg1_1_merged1753_1223_to_stg1_stg1_ld9_merged1837_1207_cache stg1_stg1_1_merged1753_1223_to_stg1_stg1_ld9_merged1837_1207;
  stg1_stg1_1_merged1753_1224_to_stg1_stg1_ld9_merged1837_1208_cache stg1_stg1_1_merged1753_1224_to_stg1_stg1_ld9_merged1837_1208;
  stg1_stg1_1_merged1753_1225_to_stg1_stg1_ld9_merged1837_1209_cache stg1_stg1_1_merged1753_1225_to_stg1_stg1_ld9_merged1837_1209;
  stg1_stg1_1_merged1753_1226_to_stg1_stg1_ld9_merged1837_1210_cache stg1_stg1_1_merged1753_1226_to_stg1_stg1_ld9_merged1837_1210;
  stg1_stg1_1_merged1753_1227_to_stg1_stg1_ld9_merged1837_1211_cache stg1_stg1_1_merged1753_1227_to_stg1_stg1_ld9_merged1837_1211;
  stg1_stg1_1_merged1753_1228_to_stg1_stg1_ld9_merged1837_1212_cache stg1_stg1_1_merged1753_1228_to_stg1_stg1_ld9_merged1837_1212;
  stg1_stg1_1_merged1753_1229_to_stg1_stg1_ld9_merged1837_1213_cache stg1_stg1_1_merged1753_1229_to_stg1_stg1_ld9_merged1837_1213;
  stg1_stg1_1_merged1753_1230_to_stg1_stg1_ld9_merged1837_1214_cache stg1_stg1_1_merged1753_1230_to_stg1_stg1_ld9_merged1837_1214;
  stg1_stg1_1_merged1753_1231_to_stg1_stg1_ld9_merged1837_1215_cache stg1_stg1_1_merged1753_1231_to_stg1_stg1_ld9_merged1837_1215;
};



inline void stg1_stg1_1_merged1753_1216_write(hw_uint<16>& stg1_stg1_1_merged1753_1216, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1753_1216_to_stg1_stg1_ld9_merged1837_1200.push(stg1_stg1_1_merged1753_1216);
}

inline void stg1_stg1_1_merged1753_1217_write(hw_uint<16>& stg1_stg1_1_merged1753_1217, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1753_1217_to_stg1_stg1_ld9_merged1837_1201.push(stg1_stg1_1_merged1753_1217);
}

inline void stg1_stg1_1_merged1753_1218_write(hw_uint<16>& stg1_stg1_1_merged1753_1218, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1753_1218_to_stg1_stg1_ld9_merged1837_1202.push(stg1_stg1_1_merged1753_1218);
}

inline void stg1_stg1_1_merged1753_1219_write(hw_uint<16>& stg1_stg1_1_merged1753_1219, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1753_1219_to_stg1_stg1_ld9_merged1837_1203.push(stg1_stg1_1_merged1753_1219);
}

inline void stg1_stg1_1_merged1753_1220_write(hw_uint<16>& stg1_stg1_1_merged1753_1220, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1753_1220_to_stg1_stg1_ld9_merged1837_1204.push(stg1_stg1_1_merged1753_1220);
}

inline void stg1_stg1_1_merged1753_1221_write(hw_uint<16>& stg1_stg1_1_merged1753_1221, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1753_1221_to_stg1_stg1_ld9_merged1837_1205.push(stg1_stg1_1_merged1753_1221);
}

inline void stg1_stg1_1_merged1753_1222_write(hw_uint<16>& stg1_stg1_1_merged1753_1222, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1753_1222_to_stg1_stg1_ld9_merged1837_1206.push(stg1_stg1_1_merged1753_1222);
}

inline void stg1_stg1_1_merged1753_1223_write(hw_uint<16>& stg1_stg1_1_merged1753_1223, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1753_1223_to_stg1_stg1_ld9_merged1837_1207.push(stg1_stg1_1_merged1753_1223);
}

inline void stg1_stg1_1_merged1753_1224_write(hw_uint<16>& stg1_stg1_1_merged1753_1224, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1753_1224_to_stg1_stg1_ld9_merged1837_1208.push(stg1_stg1_1_merged1753_1224);
}

inline void stg1_stg1_1_merged1753_1225_write(hw_uint<16>& stg1_stg1_1_merged1753_1225, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1753_1225_to_stg1_stg1_ld9_merged1837_1209.push(stg1_stg1_1_merged1753_1225);
}

inline void stg1_stg1_1_merged1753_1226_write(hw_uint<16>& stg1_stg1_1_merged1753_1226, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1753_1226_to_stg1_stg1_ld9_merged1837_1210.push(stg1_stg1_1_merged1753_1226);
}

inline void stg1_stg1_1_merged1753_1227_write(hw_uint<16>& stg1_stg1_1_merged1753_1227, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1753_1227_to_stg1_stg1_ld9_merged1837_1211.push(stg1_stg1_1_merged1753_1227);
}

inline void stg1_stg1_1_merged1753_1228_write(hw_uint<16>& stg1_stg1_1_merged1753_1228, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1753_1228_to_stg1_stg1_ld9_merged1837_1212.push(stg1_stg1_1_merged1753_1228);
}

inline void stg1_stg1_1_merged1753_1229_write(hw_uint<16>& stg1_stg1_1_merged1753_1229, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1753_1229_to_stg1_stg1_ld9_merged1837_1213.push(stg1_stg1_1_merged1753_1229);
}

inline void stg1_stg1_1_merged1753_1230_write(hw_uint<16>& stg1_stg1_1_merged1753_1230, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1753_1230_to_stg1_stg1_ld9_merged1837_1214.push(stg1_stg1_1_merged1753_1230);
}

inline void stg1_stg1_1_merged1753_1231_write(hw_uint<16>& stg1_stg1_1_merged1753_1231, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged1753_1231_to_stg1_stg1_ld9_merged1837_1215.push(stg1_stg1_1_merged1753_1231);
}

inline hw_uint<16> stg1_stg1_ld9_merged1837_1200_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1837_1200 read pattern: { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[15 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
  // Read schedule : { stg1_ld9_merged1837[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 7] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_stg1_1_merged1753_1216 = stg1.stg1_stg1_1_merged1753_1216_to_stg1_stg1_ld9_merged1837_1200.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1753_1216;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1837_1201_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1837_1201 read pattern: { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[14 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
  // Read schedule : { stg1_ld9_merged1837[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 7] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_stg1_1_merged1753_1217 = stg1.stg1_stg1_1_merged1753_1217_to_stg1_stg1_ld9_merged1837_1201.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1753_1217;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1837_1202_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1837_1202 read pattern: { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[13 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
  // Read schedule : { stg1_ld9_merged1837[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 7] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_stg1_1_merged1753_1218 = stg1.stg1_stg1_1_merged1753_1218_to_stg1_stg1_ld9_merged1837_1202.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1753_1218;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1837_1203_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1837_1203 read pattern: { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[12 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
  // Read schedule : { stg1_ld9_merged1837[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 7] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_stg1_1_merged1753_1219 = stg1.stg1_stg1_1_merged1753_1219_to_stg1_stg1_ld9_merged1837_1203.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1753_1219;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1837_1204_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1837_1204 read pattern: { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[11 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
  // Read schedule : { stg1_ld9_merged1837[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 7] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_stg1_1_merged1753_1220 = stg1.stg1_stg1_1_merged1753_1220_to_stg1_stg1_ld9_merged1837_1204.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1753_1220;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1837_1205_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1837_1205 read pattern: { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[10 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
  // Read schedule : { stg1_ld9_merged1837[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 7] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_stg1_1_merged1753_1221 = stg1.stg1_stg1_1_merged1753_1221_to_stg1_stg1_ld9_merged1837_1205.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1753_1221;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1837_1206_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1837_1206 read pattern: { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[9 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
  // Read schedule : { stg1_ld9_merged1837[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 7] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_stg1_1_merged1753_1222 = stg1.stg1_stg1_1_merged1753_1222_to_stg1_stg1_ld9_merged1837_1206.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1753_1222;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1837_1207_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1837_1207 read pattern: { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[8 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
  // Read schedule : { stg1_ld9_merged1837[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 7] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_stg1_1_merged1753_1223 = stg1.stg1_stg1_1_merged1753_1223_to_stg1_stg1_ld9_merged1837_1207.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1753_1223;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1837_1208_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1837_1208 read pattern: { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[7 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
  // Read schedule : { stg1_ld9_merged1837[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 7] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_stg1_1_merged1753_1224 = stg1.stg1_stg1_1_merged1753_1224_to_stg1_stg1_ld9_merged1837_1208.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1753_1224;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1837_1209_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1837_1209 read pattern: { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[6 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
  // Read schedule : { stg1_ld9_merged1837[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 7] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_stg1_1_merged1753_1225 = stg1.stg1_stg1_1_merged1753_1225_to_stg1_stg1_ld9_merged1837_1209.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1753_1225;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1837_1210_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1837_1210 read pattern: { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[5 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
  // Read schedule : { stg1_ld9_merged1837[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 7] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_stg1_1_merged1753_1226 = stg1.stg1_stg1_1_merged1753_1226_to_stg1_stg1_ld9_merged1837_1210.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1753_1226;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1837_1211_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1837_1211 read pattern: { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[4 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
  // Read schedule : { stg1_ld9_merged1837[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 7] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_stg1_1_merged1753_1227 = stg1.stg1_stg1_1_merged1753_1227_to_stg1_stg1_ld9_merged1837_1211.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1753_1227;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1837_1212_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1837_1212 read pattern: { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[3 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
  // Read schedule : { stg1_ld9_merged1837[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 7] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_stg1_1_merged1753_1228 = stg1.stg1_stg1_1_merged1753_1228_to_stg1_stg1_ld9_merged1837_1212.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1753_1228;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1837_1213_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1837_1213 read pattern: { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[2 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
  // Read schedule : { stg1_ld9_merged1837[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 7] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_stg1_1_merged1753_1229 = stg1.stg1_stg1_1_merged1753_1229_to_stg1_stg1_ld9_merged1837_1213.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1753_1229;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1837_1214_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1837_1214 read pattern: { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[1 + 16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
  // Read schedule : { stg1_ld9_merged1837[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 7] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_stg1_1_merged1753_1230 = stg1.stg1_stg1_1_merged1753_1230_to_stg1_stg1_ld9_merged1837_1214.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1753_1230;
  return 0;
}

inline hw_uint<16> stg1_stg1_ld9_merged1837_1215_select(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg1_ld9_merged1837_1215 read pattern: { stg1_ld9_merged1837[root = 0, stg1_ld10, stg1_ld9] -> stg1[16stg1_ld9, stg1_ld10] : 0 <= stg1_ld10 <= 1105 and 0 <= stg1_ld9 <= 80 }
  // Read schedule : { stg1_ld9_merged1837[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 7] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  // Write schedule: { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_stg1_1_merged1753_1231 = stg1.stg1_stg1_1_merged1753_1231_to_stg1_stg1_ld9_merged1837_1215.peek(/* one reader or all rams */ 0);
  return value_stg1_stg1_1_merged1753_1231;
  return 0;
}

// # of bundles = 2
// stg1_1_merged1753_write
//	stg1_stg1_1_merged1753_1216
//	stg1_stg1_1_merged1753_1217
//	stg1_stg1_1_merged1753_1218
//	stg1_stg1_1_merged1753_1219
//	stg1_stg1_1_merged1753_1220
//	stg1_stg1_1_merged1753_1221
//	stg1_stg1_1_merged1753_1222
//	stg1_stg1_1_merged1753_1223
//	stg1_stg1_1_merged1753_1224
//	stg1_stg1_1_merged1753_1225
//	stg1_stg1_1_merged1753_1226
//	stg1_stg1_1_merged1753_1227
//	stg1_stg1_1_merged1753_1228
//	stg1_stg1_1_merged1753_1229
//	stg1_stg1_1_merged1753_1230
//	stg1_stg1_1_merged1753_1231
inline void stg1_stg1_1_merged1753_write_bundle_write(hw_uint<256>& stg1_1_merged1753_write, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
	hw_uint<16> stg1_stg1_1_merged1753_1216_res = stg1_1_merged1753_write.extract<0, 15>();
	stg1_stg1_1_merged1753_1216_write(stg1_stg1_1_merged1753_1216_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1753_1217_res = stg1_1_merged1753_write.extract<16, 31>();
	stg1_stg1_1_merged1753_1217_write(stg1_stg1_1_merged1753_1217_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1753_1218_res = stg1_1_merged1753_write.extract<32, 47>();
	stg1_stg1_1_merged1753_1218_write(stg1_stg1_1_merged1753_1218_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1753_1219_res = stg1_1_merged1753_write.extract<48, 63>();
	stg1_stg1_1_merged1753_1219_write(stg1_stg1_1_merged1753_1219_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1753_1220_res = stg1_1_merged1753_write.extract<64, 79>();
	stg1_stg1_1_merged1753_1220_write(stg1_stg1_1_merged1753_1220_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1753_1221_res = stg1_1_merged1753_write.extract<80, 95>();
	stg1_stg1_1_merged1753_1221_write(stg1_stg1_1_merged1753_1221_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1753_1222_res = stg1_1_merged1753_write.extract<96, 111>();
	stg1_stg1_1_merged1753_1222_write(stg1_stg1_1_merged1753_1222_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1753_1223_res = stg1_1_merged1753_write.extract<112, 127>();
	stg1_stg1_1_merged1753_1223_write(stg1_stg1_1_merged1753_1223_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1753_1224_res = stg1_1_merged1753_write.extract<128, 143>();
	stg1_stg1_1_merged1753_1224_write(stg1_stg1_1_merged1753_1224_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1753_1225_res = stg1_1_merged1753_write.extract<144, 159>();
	stg1_stg1_1_merged1753_1225_write(stg1_stg1_1_merged1753_1225_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1753_1226_res = stg1_1_merged1753_write.extract<160, 175>();
	stg1_stg1_1_merged1753_1226_write(stg1_stg1_1_merged1753_1226_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1753_1227_res = stg1_1_merged1753_write.extract<176, 191>();
	stg1_stg1_1_merged1753_1227_write(stg1_stg1_1_merged1753_1227_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1753_1228_res = stg1_1_merged1753_write.extract<192, 207>();
	stg1_stg1_1_merged1753_1228_write(stg1_stg1_1_merged1753_1228_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1753_1229_res = stg1_1_merged1753_write.extract<208, 223>();
	stg1_stg1_1_merged1753_1229_write(stg1_stg1_1_merged1753_1229_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1753_1230_res = stg1_1_merged1753_write.extract<224, 239>();
	stg1_stg1_1_merged1753_1230_write(stg1_stg1_1_merged1753_1230_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged1753_1231_res = stg1_1_merged1753_write.extract<240, 255>();
	stg1_stg1_1_merged1753_1231_write(stg1_stg1_1_merged1753_1231_res, stg1, root, stg1_0, stg1_1, dynamic_address);
}

// stg1_ld9_merged1837_read
//	stg1_stg1_ld9_merged1837_1200
//	stg1_stg1_ld9_merged1837_1201
//	stg1_stg1_ld9_merged1837_1202
//	stg1_stg1_ld9_merged1837_1203
//	stg1_stg1_ld9_merged1837_1204
//	stg1_stg1_ld9_merged1837_1205
//	stg1_stg1_ld9_merged1837_1206
//	stg1_stg1_ld9_merged1837_1207
//	stg1_stg1_ld9_merged1837_1208
//	stg1_stg1_ld9_merged1837_1209
//	stg1_stg1_ld9_merged1837_1210
//	stg1_stg1_ld9_merged1837_1211
//	stg1_stg1_ld9_merged1837_1212
//	stg1_stg1_ld9_merged1837_1213
//	stg1_stg1_ld9_merged1837_1214
//	stg1_stg1_ld9_merged1837_1215
inline hw_uint<256> stg1_stg1_ld9_merged1837_read_bundle_read(stg1_cache& stg1, int root, int stg1_ld10, int stg1_ld9, int dynamic_address) {
  // # of ports in bundle: 16
    // stg1_stg1_ld9_merged1837_1200
    // stg1_stg1_ld9_merged1837_1201
    // stg1_stg1_ld9_merged1837_1202
    // stg1_stg1_ld9_merged1837_1203
    // stg1_stg1_ld9_merged1837_1204
    // stg1_stg1_ld9_merged1837_1205
    // stg1_stg1_ld9_merged1837_1206
    // stg1_stg1_ld9_merged1837_1207
    // stg1_stg1_ld9_merged1837_1208
    // stg1_stg1_ld9_merged1837_1209
    // stg1_stg1_ld9_merged1837_1210
    // stg1_stg1_ld9_merged1837_1211
    // stg1_stg1_ld9_merged1837_1212
    // stg1_stg1_ld9_merged1837_1213
    // stg1_stg1_ld9_merged1837_1214
    // stg1_stg1_ld9_merged1837_1215

	hw_uint<256> result;
	hw_uint<16> stg1_stg1_ld9_merged1837_1200_res = stg1_stg1_ld9_merged1837_1200_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<0, 256>(result, stg1_stg1_ld9_merged1837_1200_res);
	hw_uint<16> stg1_stg1_ld9_merged1837_1201_res = stg1_stg1_ld9_merged1837_1201_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<16, 256>(result, stg1_stg1_ld9_merged1837_1201_res);
	hw_uint<16> stg1_stg1_ld9_merged1837_1202_res = stg1_stg1_ld9_merged1837_1202_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<32, 256>(result, stg1_stg1_ld9_merged1837_1202_res);
	hw_uint<16> stg1_stg1_ld9_merged1837_1203_res = stg1_stg1_ld9_merged1837_1203_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<48, 256>(result, stg1_stg1_ld9_merged1837_1203_res);
	hw_uint<16> stg1_stg1_ld9_merged1837_1204_res = stg1_stg1_ld9_merged1837_1204_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<64, 256>(result, stg1_stg1_ld9_merged1837_1204_res);
	hw_uint<16> stg1_stg1_ld9_merged1837_1205_res = stg1_stg1_ld9_merged1837_1205_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<80, 256>(result, stg1_stg1_ld9_merged1837_1205_res);
	hw_uint<16> stg1_stg1_ld9_merged1837_1206_res = stg1_stg1_ld9_merged1837_1206_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<96, 256>(result, stg1_stg1_ld9_merged1837_1206_res);
	hw_uint<16> stg1_stg1_ld9_merged1837_1207_res = stg1_stg1_ld9_merged1837_1207_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<112, 256>(result, stg1_stg1_ld9_merged1837_1207_res);
	hw_uint<16> stg1_stg1_ld9_merged1837_1208_res = stg1_stg1_ld9_merged1837_1208_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<128, 256>(result, stg1_stg1_ld9_merged1837_1208_res);
	hw_uint<16> stg1_stg1_ld9_merged1837_1209_res = stg1_stg1_ld9_merged1837_1209_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<144, 256>(result, stg1_stg1_ld9_merged1837_1209_res);
	hw_uint<16> stg1_stg1_ld9_merged1837_1210_res = stg1_stg1_ld9_merged1837_1210_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<160, 256>(result, stg1_stg1_ld9_merged1837_1210_res);
	hw_uint<16> stg1_stg1_ld9_merged1837_1211_res = stg1_stg1_ld9_merged1837_1211_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<176, 256>(result, stg1_stg1_ld9_merged1837_1211_res);
	hw_uint<16> stg1_stg1_ld9_merged1837_1212_res = stg1_stg1_ld9_merged1837_1212_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<192, 256>(result, stg1_stg1_ld9_merged1837_1212_res);
	hw_uint<16> stg1_stg1_ld9_merged1837_1213_res = stg1_stg1_ld9_merged1837_1213_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<208, 256>(result, stg1_stg1_ld9_merged1837_1213_res);
	hw_uint<16> stg1_stg1_ld9_merged1837_1214_res = stg1_stg1_ld9_merged1837_1214_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<224, 256>(result, stg1_stg1_ld9_merged1837_1214_res);
	hw_uint<16> stg1_stg1_ld9_merged1837_1215_res = stg1_stg1_ld9_merged1837_1215_select(stg1, root, stg1_ld10, stg1_ld9, dynamic_address);
	set_at<240, 256>(result, stg1_stg1_ld9_merged1837_1215_res);
	return result;
}

struct stg10_stg10_1_merged1780_1936_to_stg10_stg10_ld13_merged1809_1920_cache {
	// RAM Box: {[15, 1151], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1780_1937_to_stg10_stg10_ld13_merged1809_1921_cache {
	// RAM Box: {[14, 1150], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1780_1938_to_stg10_stg10_ld13_merged1809_1922_cache {
	// RAM Box: {[13, 1149], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1780_1939_to_stg10_stg10_ld13_merged1809_1923_cache {
	// RAM Box: {[12, 1148], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1780_1940_to_stg10_stg10_ld13_merged1809_1924_cache {
	// RAM Box: {[11, 1147], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1780_1941_to_stg10_stg10_ld13_merged1809_1925_cache {
	// RAM Box: {[10, 1146], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1780_1942_to_stg10_stg10_ld13_merged1809_1926_cache {
	// RAM Box: {[9, 1145], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1780_1943_to_stg10_stg10_ld13_merged1809_1927_cache {
	// RAM Box: {[8, 1144], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1780_1944_to_stg10_stg10_ld13_merged1809_1928_cache {
	// RAM Box: {[7, 1143], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1780_1945_to_stg10_stg10_ld13_merged1809_1929_cache {
	// RAM Box: {[6, 1142], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1780_1946_to_stg10_stg10_ld13_merged1809_1930_cache {
	// RAM Box: {[5, 1141], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1780_1947_to_stg10_stg10_ld13_merged1809_1931_cache {
	// RAM Box: {[4, 1140], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1780_1948_to_stg10_stg10_ld13_merged1809_1932_cache {
	// RAM Box: {[3, 1139], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1780_1949_to_stg10_stg10_ld13_merged1809_1933_cache {
	// RAM Box: {[2, 1138], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1780_1950_to_stg10_stg10_ld13_merged1809_1934_cache {
	// RAM Box: {[1, 1137], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_stg10_1_merged1780_1951_to_stg10_stg10_ld13_merged1809_1935_cache {
	// RAM Box: {[0, 1136], [0, 1087]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg10_cache {
  // Reader addrs...
    // { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[15 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
    // { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[14 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
    // { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[13 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
    // { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[12 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
    // { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[11 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
    // { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[10 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
    // { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[9 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
    // { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[8 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
    // { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[7 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
    // { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[6 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
    // { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[5 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
    // { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[4 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
    // { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[3 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
    // { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[2 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
    // { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[1 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
    // { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
  // # of banks: 16
  stg10_stg10_1_merged1780_1936_to_stg10_stg10_ld13_merged1809_1920_cache stg10_stg10_1_merged1780_1936_to_stg10_stg10_ld13_merged1809_1920;
  stg10_stg10_1_merged1780_1937_to_stg10_stg10_ld13_merged1809_1921_cache stg10_stg10_1_merged1780_1937_to_stg10_stg10_ld13_merged1809_1921;
  stg10_stg10_1_merged1780_1938_to_stg10_stg10_ld13_merged1809_1922_cache stg10_stg10_1_merged1780_1938_to_stg10_stg10_ld13_merged1809_1922;
  stg10_stg10_1_merged1780_1939_to_stg10_stg10_ld13_merged1809_1923_cache stg10_stg10_1_merged1780_1939_to_stg10_stg10_ld13_merged1809_1923;
  stg10_stg10_1_merged1780_1940_to_stg10_stg10_ld13_merged1809_1924_cache stg10_stg10_1_merged1780_1940_to_stg10_stg10_ld13_merged1809_1924;
  stg10_stg10_1_merged1780_1941_to_stg10_stg10_ld13_merged1809_1925_cache stg10_stg10_1_merged1780_1941_to_stg10_stg10_ld13_merged1809_1925;
  stg10_stg10_1_merged1780_1942_to_stg10_stg10_ld13_merged1809_1926_cache stg10_stg10_1_merged1780_1942_to_stg10_stg10_ld13_merged1809_1926;
  stg10_stg10_1_merged1780_1943_to_stg10_stg10_ld13_merged1809_1927_cache stg10_stg10_1_merged1780_1943_to_stg10_stg10_ld13_merged1809_1927;
  stg10_stg10_1_merged1780_1944_to_stg10_stg10_ld13_merged1809_1928_cache stg10_stg10_1_merged1780_1944_to_stg10_stg10_ld13_merged1809_1928;
  stg10_stg10_1_merged1780_1945_to_stg10_stg10_ld13_merged1809_1929_cache stg10_stg10_1_merged1780_1945_to_stg10_stg10_ld13_merged1809_1929;
  stg10_stg10_1_merged1780_1946_to_stg10_stg10_ld13_merged1809_1930_cache stg10_stg10_1_merged1780_1946_to_stg10_stg10_ld13_merged1809_1930;
  stg10_stg10_1_merged1780_1947_to_stg10_stg10_ld13_merged1809_1931_cache stg10_stg10_1_merged1780_1947_to_stg10_stg10_ld13_merged1809_1931;
  stg10_stg10_1_merged1780_1948_to_stg10_stg10_ld13_merged1809_1932_cache stg10_stg10_1_merged1780_1948_to_stg10_stg10_ld13_merged1809_1932;
  stg10_stg10_1_merged1780_1949_to_stg10_stg10_ld13_merged1809_1933_cache stg10_stg10_1_merged1780_1949_to_stg10_stg10_ld13_merged1809_1933;
  stg10_stg10_1_merged1780_1950_to_stg10_stg10_ld13_merged1809_1934_cache stg10_stg10_1_merged1780_1950_to_stg10_stg10_ld13_merged1809_1934;
  stg10_stg10_1_merged1780_1951_to_stg10_stg10_ld13_merged1809_1935_cache stg10_stg10_1_merged1780_1951_to_stg10_stg10_ld13_merged1809_1935;
};



inline void stg10_stg10_1_merged1780_1936_write(hw_uint<16>& stg10_stg10_1_merged1780_1936, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1780_1936_to_stg10_stg10_ld13_merged1809_1920.push(stg10_stg10_1_merged1780_1936);
}

inline void stg10_stg10_1_merged1780_1937_write(hw_uint<16>& stg10_stg10_1_merged1780_1937, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1780_1937_to_stg10_stg10_ld13_merged1809_1921.push(stg10_stg10_1_merged1780_1937);
}

inline void stg10_stg10_1_merged1780_1938_write(hw_uint<16>& stg10_stg10_1_merged1780_1938, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1780_1938_to_stg10_stg10_ld13_merged1809_1922.push(stg10_stg10_1_merged1780_1938);
}

inline void stg10_stg10_1_merged1780_1939_write(hw_uint<16>& stg10_stg10_1_merged1780_1939, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1780_1939_to_stg10_stg10_ld13_merged1809_1923.push(stg10_stg10_1_merged1780_1939);
}

inline void stg10_stg10_1_merged1780_1940_write(hw_uint<16>& stg10_stg10_1_merged1780_1940, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1780_1940_to_stg10_stg10_ld13_merged1809_1924.push(stg10_stg10_1_merged1780_1940);
}

inline void stg10_stg10_1_merged1780_1941_write(hw_uint<16>& stg10_stg10_1_merged1780_1941, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1780_1941_to_stg10_stg10_ld13_merged1809_1925.push(stg10_stg10_1_merged1780_1941);
}

inline void stg10_stg10_1_merged1780_1942_write(hw_uint<16>& stg10_stg10_1_merged1780_1942, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1780_1942_to_stg10_stg10_ld13_merged1809_1926.push(stg10_stg10_1_merged1780_1942);
}

inline void stg10_stg10_1_merged1780_1943_write(hw_uint<16>& stg10_stg10_1_merged1780_1943, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1780_1943_to_stg10_stg10_ld13_merged1809_1927.push(stg10_stg10_1_merged1780_1943);
}

inline void stg10_stg10_1_merged1780_1944_write(hw_uint<16>& stg10_stg10_1_merged1780_1944, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1780_1944_to_stg10_stg10_ld13_merged1809_1928.push(stg10_stg10_1_merged1780_1944);
}

inline void stg10_stg10_1_merged1780_1945_write(hw_uint<16>& stg10_stg10_1_merged1780_1945, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1780_1945_to_stg10_stg10_ld13_merged1809_1929.push(stg10_stg10_1_merged1780_1945);
}

inline void stg10_stg10_1_merged1780_1946_write(hw_uint<16>& stg10_stg10_1_merged1780_1946, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1780_1946_to_stg10_stg10_ld13_merged1809_1930.push(stg10_stg10_1_merged1780_1946);
}

inline void stg10_stg10_1_merged1780_1947_write(hw_uint<16>& stg10_stg10_1_merged1780_1947, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1780_1947_to_stg10_stg10_ld13_merged1809_1931.push(stg10_stg10_1_merged1780_1947);
}

inline void stg10_stg10_1_merged1780_1948_write(hw_uint<16>& stg10_stg10_1_merged1780_1948, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1780_1948_to_stg10_stg10_ld13_merged1809_1932.push(stg10_stg10_1_merged1780_1948);
}

inline void stg10_stg10_1_merged1780_1949_write(hw_uint<16>& stg10_stg10_1_merged1780_1949, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1780_1949_to_stg10_stg10_ld13_merged1809_1933.push(stg10_stg10_1_merged1780_1949);
}

inline void stg10_stg10_1_merged1780_1950_write(hw_uint<16>& stg10_stg10_1_merged1780_1950, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1780_1950_to_stg10_stg10_ld13_merged1809_1934.push(stg10_stg10_1_merged1780_1950);
}

inline void stg10_stg10_1_merged1780_1951_write(hw_uint<16>& stg10_stg10_1_merged1780_1951, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged1780_1951_to_stg10_stg10_ld13_merged1809_1935.push(stg10_stg10_1_merged1780_1951);
}

inline hw_uint<16> stg10_stg10_ld13_merged1809_1920_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1809_1920 read pattern: { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[15 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
  // Read schedule : { stg10_ld13_merged1809[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 34] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_stg10_1_merged1780_1936 = stg10.stg10_stg10_1_merged1780_1936_to_stg10_stg10_ld13_merged1809_1920.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1780_1936;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1809_1921_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1809_1921 read pattern: { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[14 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
  // Read schedule : { stg10_ld13_merged1809[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 34] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_stg10_1_merged1780_1937 = stg10.stg10_stg10_1_merged1780_1937_to_stg10_stg10_ld13_merged1809_1921.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1780_1937;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1809_1922_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1809_1922 read pattern: { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[13 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
  // Read schedule : { stg10_ld13_merged1809[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 34] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_stg10_1_merged1780_1938 = stg10.stg10_stg10_1_merged1780_1938_to_stg10_stg10_ld13_merged1809_1922.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1780_1938;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1809_1923_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1809_1923 read pattern: { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[12 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
  // Read schedule : { stg10_ld13_merged1809[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 34] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_stg10_1_merged1780_1939 = stg10.stg10_stg10_1_merged1780_1939_to_stg10_stg10_ld13_merged1809_1923.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1780_1939;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1809_1924_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1809_1924 read pattern: { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[11 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
  // Read schedule : { stg10_ld13_merged1809[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 34] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_stg10_1_merged1780_1940 = stg10.stg10_stg10_1_merged1780_1940_to_stg10_stg10_ld13_merged1809_1924.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1780_1940;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1809_1925_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1809_1925 read pattern: { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[10 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
  // Read schedule : { stg10_ld13_merged1809[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 34] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_stg10_1_merged1780_1941 = stg10.stg10_stg10_1_merged1780_1941_to_stg10_stg10_ld13_merged1809_1925.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1780_1941;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1809_1926_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1809_1926 read pattern: { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[9 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
  // Read schedule : { stg10_ld13_merged1809[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 34] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_stg10_1_merged1780_1942 = stg10.stg10_stg10_1_merged1780_1942_to_stg10_stg10_ld13_merged1809_1926.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1780_1942;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1809_1927_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1809_1927 read pattern: { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[8 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
  // Read schedule : { stg10_ld13_merged1809[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 34] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_stg10_1_merged1780_1943 = stg10.stg10_stg10_1_merged1780_1943_to_stg10_stg10_ld13_merged1809_1927.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1780_1943;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1809_1928_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1809_1928 read pattern: { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[7 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
  // Read schedule : { stg10_ld13_merged1809[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 34] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_stg10_1_merged1780_1944 = stg10.stg10_stg10_1_merged1780_1944_to_stg10_stg10_ld13_merged1809_1928.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1780_1944;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1809_1929_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1809_1929 read pattern: { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[6 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
  // Read schedule : { stg10_ld13_merged1809[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 34] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_stg10_1_merged1780_1945 = stg10.stg10_stg10_1_merged1780_1945_to_stg10_stg10_ld13_merged1809_1929.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1780_1945;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1809_1930_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1809_1930 read pattern: { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[5 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
  // Read schedule : { stg10_ld13_merged1809[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 34] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_stg10_1_merged1780_1946 = stg10.stg10_stg10_1_merged1780_1946_to_stg10_stg10_ld13_merged1809_1930.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1780_1946;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1809_1931_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1809_1931 read pattern: { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[4 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
  // Read schedule : { stg10_ld13_merged1809[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 34] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_stg10_1_merged1780_1947 = stg10.stg10_stg10_1_merged1780_1947_to_stg10_stg10_ld13_merged1809_1931.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1780_1947;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1809_1932_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1809_1932 read pattern: { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[3 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
  // Read schedule : { stg10_ld13_merged1809[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 34] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_stg10_1_merged1780_1948 = stg10.stg10_stg10_1_merged1780_1948_to_stg10_stg10_ld13_merged1809_1932.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1780_1948;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1809_1933_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1809_1933 read pattern: { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[2 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
  // Read schedule : { stg10_ld13_merged1809[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 34] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_stg10_1_merged1780_1949 = stg10.stg10_stg10_1_merged1780_1949_to_stg10_stg10_ld13_merged1809_1933.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1780_1949;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1809_1934_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1809_1934 read pattern: { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[1 + 16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
  // Read schedule : { stg10_ld13_merged1809[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 34] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_stg10_1_merged1780_1950 = stg10.stg10_stg10_1_merged1780_1950_to_stg10_stg10_ld13_merged1809_1934.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1780_1950;
  return 0;
}

inline hw_uint<16> stg10_stg10_ld13_merged1809_1935_select(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg10_ld13_merged1809_1935 read pattern: { stg10_ld13_merged1809[root = 0, stg10_ld14, stg10_ld13] -> stg10[16stg10_ld13, stg10_ld14] : 0 <= stg10_ld14 <= 1087 and 0 <= stg10_ld13 <= 71 }
  // Read schedule : { stg10_ld13_merged1809[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 34] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_stg10_1_merged1780_1951 = stg10.stg10_stg10_1_merged1780_1951_to_stg10_stg10_ld13_merged1809_1935.peek(/* one reader or all rams */ 0);
  return value_stg10_stg10_1_merged1780_1951;
  return 0;
}

// # of bundles = 2
// stg10_1_merged1780_write
//	stg10_stg10_1_merged1780_1936
//	stg10_stg10_1_merged1780_1937
//	stg10_stg10_1_merged1780_1938
//	stg10_stg10_1_merged1780_1939
//	stg10_stg10_1_merged1780_1940
//	stg10_stg10_1_merged1780_1941
//	stg10_stg10_1_merged1780_1942
//	stg10_stg10_1_merged1780_1943
//	stg10_stg10_1_merged1780_1944
//	stg10_stg10_1_merged1780_1945
//	stg10_stg10_1_merged1780_1946
//	stg10_stg10_1_merged1780_1947
//	stg10_stg10_1_merged1780_1948
//	stg10_stg10_1_merged1780_1949
//	stg10_stg10_1_merged1780_1950
//	stg10_stg10_1_merged1780_1951
inline void stg10_stg10_1_merged1780_write_bundle_write(hw_uint<256>& stg10_1_merged1780_write, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
	hw_uint<16> stg10_stg10_1_merged1780_1936_res = stg10_1_merged1780_write.extract<0, 15>();
	stg10_stg10_1_merged1780_1936_write(stg10_stg10_1_merged1780_1936_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1780_1937_res = stg10_1_merged1780_write.extract<16, 31>();
	stg10_stg10_1_merged1780_1937_write(stg10_stg10_1_merged1780_1937_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1780_1938_res = stg10_1_merged1780_write.extract<32, 47>();
	stg10_stg10_1_merged1780_1938_write(stg10_stg10_1_merged1780_1938_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1780_1939_res = stg10_1_merged1780_write.extract<48, 63>();
	stg10_stg10_1_merged1780_1939_write(stg10_stg10_1_merged1780_1939_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1780_1940_res = stg10_1_merged1780_write.extract<64, 79>();
	stg10_stg10_1_merged1780_1940_write(stg10_stg10_1_merged1780_1940_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1780_1941_res = stg10_1_merged1780_write.extract<80, 95>();
	stg10_stg10_1_merged1780_1941_write(stg10_stg10_1_merged1780_1941_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1780_1942_res = stg10_1_merged1780_write.extract<96, 111>();
	stg10_stg10_1_merged1780_1942_write(stg10_stg10_1_merged1780_1942_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1780_1943_res = stg10_1_merged1780_write.extract<112, 127>();
	stg10_stg10_1_merged1780_1943_write(stg10_stg10_1_merged1780_1943_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1780_1944_res = stg10_1_merged1780_write.extract<128, 143>();
	stg10_stg10_1_merged1780_1944_write(stg10_stg10_1_merged1780_1944_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1780_1945_res = stg10_1_merged1780_write.extract<144, 159>();
	stg10_stg10_1_merged1780_1945_write(stg10_stg10_1_merged1780_1945_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1780_1946_res = stg10_1_merged1780_write.extract<160, 175>();
	stg10_stg10_1_merged1780_1946_write(stg10_stg10_1_merged1780_1946_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1780_1947_res = stg10_1_merged1780_write.extract<176, 191>();
	stg10_stg10_1_merged1780_1947_write(stg10_stg10_1_merged1780_1947_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1780_1948_res = stg10_1_merged1780_write.extract<192, 207>();
	stg10_stg10_1_merged1780_1948_write(stg10_stg10_1_merged1780_1948_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1780_1949_res = stg10_1_merged1780_write.extract<208, 223>();
	stg10_stg10_1_merged1780_1949_write(stg10_stg10_1_merged1780_1949_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1780_1950_res = stg10_1_merged1780_write.extract<224, 239>();
	stg10_stg10_1_merged1780_1950_write(stg10_stg10_1_merged1780_1950_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged1780_1951_res = stg10_1_merged1780_write.extract<240, 255>();
	stg10_stg10_1_merged1780_1951_write(stg10_stg10_1_merged1780_1951_res, stg10, root, stg10_0, stg10_1, dynamic_address);
}

// stg10_ld13_merged1809_read
//	stg10_stg10_ld13_merged1809_1920
//	stg10_stg10_ld13_merged1809_1921
//	stg10_stg10_ld13_merged1809_1922
//	stg10_stg10_ld13_merged1809_1923
//	stg10_stg10_ld13_merged1809_1924
//	stg10_stg10_ld13_merged1809_1925
//	stg10_stg10_ld13_merged1809_1926
//	stg10_stg10_ld13_merged1809_1927
//	stg10_stg10_ld13_merged1809_1928
//	stg10_stg10_ld13_merged1809_1929
//	stg10_stg10_ld13_merged1809_1930
//	stg10_stg10_ld13_merged1809_1931
//	stg10_stg10_ld13_merged1809_1932
//	stg10_stg10_ld13_merged1809_1933
//	stg10_stg10_ld13_merged1809_1934
//	stg10_stg10_ld13_merged1809_1935
inline hw_uint<256> stg10_stg10_ld13_merged1809_read_bundle_read(stg10_cache& stg10, int root, int stg10_ld14, int stg10_ld13, int dynamic_address) {
  // # of ports in bundle: 16
    // stg10_stg10_ld13_merged1809_1920
    // stg10_stg10_ld13_merged1809_1921
    // stg10_stg10_ld13_merged1809_1922
    // stg10_stg10_ld13_merged1809_1923
    // stg10_stg10_ld13_merged1809_1924
    // stg10_stg10_ld13_merged1809_1925
    // stg10_stg10_ld13_merged1809_1926
    // stg10_stg10_ld13_merged1809_1927
    // stg10_stg10_ld13_merged1809_1928
    // stg10_stg10_ld13_merged1809_1929
    // stg10_stg10_ld13_merged1809_1930
    // stg10_stg10_ld13_merged1809_1931
    // stg10_stg10_ld13_merged1809_1932
    // stg10_stg10_ld13_merged1809_1933
    // stg10_stg10_ld13_merged1809_1934
    // stg10_stg10_ld13_merged1809_1935

	hw_uint<256> result;
	hw_uint<16> stg10_stg10_ld13_merged1809_1920_res = stg10_stg10_ld13_merged1809_1920_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<0, 256>(result, stg10_stg10_ld13_merged1809_1920_res);
	hw_uint<16> stg10_stg10_ld13_merged1809_1921_res = stg10_stg10_ld13_merged1809_1921_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<16, 256>(result, stg10_stg10_ld13_merged1809_1921_res);
	hw_uint<16> stg10_stg10_ld13_merged1809_1922_res = stg10_stg10_ld13_merged1809_1922_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<32, 256>(result, stg10_stg10_ld13_merged1809_1922_res);
	hw_uint<16> stg10_stg10_ld13_merged1809_1923_res = stg10_stg10_ld13_merged1809_1923_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<48, 256>(result, stg10_stg10_ld13_merged1809_1923_res);
	hw_uint<16> stg10_stg10_ld13_merged1809_1924_res = stg10_stg10_ld13_merged1809_1924_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<64, 256>(result, stg10_stg10_ld13_merged1809_1924_res);
	hw_uint<16> stg10_stg10_ld13_merged1809_1925_res = stg10_stg10_ld13_merged1809_1925_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<80, 256>(result, stg10_stg10_ld13_merged1809_1925_res);
	hw_uint<16> stg10_stg10_ld13_merged1809_1926_res = stg10_stg10_ld13_merged1809_1926_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<96, 256>(result, stg10_stg10_ld13_merged1809_1926_res);
	hw_uint<16> stg10_stg10_ld13_merged1809_1927_res = stg10_stg10_ld13_merged1809_1927_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<112, 256>(result, stg10_stg10_ld13_merged1809_1927_res);
	hw_uint<16> stg10_stg10_ld13_merged1809_1928_res = stg10_stg10_ld13_merged1809_1928_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<128, 256>(result, stg10_stg10_ld13_merged1809_1928_res);
	hw_uint<16> stg10_stg10_ld13_merged1809_1929_res = stg10_stg10_ld13_merged1809_1929_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<144, 256>(result, stg10_stg10_ld13_merged1809_1929_res);
	hw_uint<16> stg10_stg10_ld13_merged1809_1930_res = stg10_stg10_ld13_merged1809_1930_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<160, 256>(result, stg10_stg10_ld13_merged1809_1930_res);
	hw_uint<16> stg10_stg10_ld13_merged1809_1931_res = stg10_stg10_ld13_merged1809_1931_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<176, 256>(result, stg10_stg10_ld13_merged1809_1931_res);
	hw_uint<16> stg10_stg10_ld13_merged1809_1932_res = stg10_stg10_ld13_merged1809_1932_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<192, 256>(result, stg10_stg10_ld13_merged1809_1932_res);
	hw_uint<16> stg10_stg10_ld13_merged1809_1933_res = stg10_stg10_ld13_merged1809_1933_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<208, 256>(result, stg10_stg10_ld13_merged1809_1933_res);
	hw_uint<16> stg10_stg10_ld13_merged1809_1934_res = stg10_stg10_ld13_merged1809_1934_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<224, 256>(result, stg10_stg10_ld13_merged1809_1934_res);
	hw_uint<16> stg10_stg10_ld13_merged1809_1935_res = stg10_stg10_ld13_merged1809_1935_select(stg10, root, stg10_ld14, stg10_ld13, dynamic_address);
	set_at<240, 256>(result, stg10_stg10_ld13_merged1809_1935_res);
	return result;
}

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872_merged_banks_4_cache {
	// RAM Box: {[15, 1135], [0, 1087]}
	// Capacity: 146
	// # of read delays: 4
  // 0, 1, 73, 145
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 71> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}

	inline hw_uint<16> peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_145() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873_merged_banks_4_cache {
	// RAM Box: {[14, 1134], [0, 1087]}
	// Capacity: 146
	// # of read delays: 4
  // 0, 1, 73, 145
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 71> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}

	inline hw_uint<16> peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_145() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874_merged_banks_4_cache {
	// RAM Box: {[13, 1133], [0, 1087]}
	// Capacity: 146
	// # of read delays: 4
  // 0, 1, 73, 145
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 71> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}

	inline hw_uint<16> peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_145() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875_merged_banks_4_cache {
	// RAM Box: {[12, 1132], [0, 1087]}
	// Capacity: 146
	// # of read delays: 4
  // 0, 1, 73, 145
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 71> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}

	inline hw_uint<16> peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_145() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876_merged_banks_4_cache {
	// RAM Box: {[11, 1131], [0, 1087]}
	// Capacity: 146
	// # of read delays: 4
  // 0, 1, 73, 145
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 71> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}

	inline hw_uint<16> peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_145() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877_merged_banks_4_cache {
	// RAM Box: {[10, 1130], [0, 1087]}
	// Capacity: 146
	// # of read delays: 4
  // 0, 1, 73, 145
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 71> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}

	inline hw_uint<16> peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_145() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878_merged_banks_4_cache {
	// RAM Box: {[9, 1129], [0, 1087]}
	// Capacity: 146
	// # of read delays: 4
  // 0, 1, 73, 145
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 71> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}

	inline hw_uint<16> peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_145() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879_merged_banks_4_cache {
	// RAM Box: {[8, 1128], [0, 1087]}
	// Capacity: 146
	// # of read delays: 4
  // 0, 1, 73, 145
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 71> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}

	inline hw_uint<16> peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_145() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880_merged_banks_4_cache {
	// RAM Box: {[7, 1127], [0, 1087]}
	// Capacity: 146
	// # of read delays: 4
  // 0, 1, 73, 145
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 71> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}

	inline hw_uint<16> peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_145() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881_merged_banks_4_cache {
	// RAM Box: {[6, 1126], [0, 1087]}
	// Capacity: 146
	// # of read delays: 4
  // 0, 1, 73, 145
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 71> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}

	inline hw_uint<16> peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_145() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882_merged_banks_4_cache {
	// RAM Box: {[5, 1125], [0, 1087]}
	// Capacity: 146
	// # of read delays: 4
  // 0, 1, 73, 145
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 71> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}

	inline hw_uint<16> peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_145() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883_merged_banks_4_cache {
	// RAM Box: {[4, 1124], [0, 1087]}
	// Capacity: 146
	// # of read delays: 4
  // 0, 1, 73, 145
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 71> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}

	inline hw_uint<16> peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_145() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884_merged_banks_4_cache {
	// RAM Box: {[3, 1123], [0, 1087]}
	// Capacity: 146
	// # of read delays: 4
  // 0, 1, 73, 145
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 71> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}

	inline hw_uint<16> peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_145() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885_merged_banks_4_cache {
	// RAM Box: {[2, 1122], [0, 1087]}
	// Capacity: 146
	// # of read delays: 4
  // 0, 1, 73, 145
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 71> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}

	inline hw_uint<16> peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_145() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886_merged_banks_4_cache {
	// RAM Box: {[1, 1121], [0, 1087]}
	// Capacity: 146
	// # of read delays: 4
  // 0, 1, 73, 145
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 71> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}

	inline hw_uint<16> peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_145() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887_merged_banks_4_cache {
	// RAM Box: {[0, 1136], [0, 1086]}
	// Capacity: 146
	// # of read delays: 5
  // 0, 1, 72, 73, 145
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 71> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}

	inline hw_uint<16> peek_73() {
		return f6;
	}

	inline hw_uint<16> peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_145() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_FIFO_buf76_cache {
  // Reader addrs...
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[15 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[15 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[16 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[15 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[14 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[14 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[15 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[14 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[13 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[13 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[14 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[13 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[12 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[12 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[13 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[12 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[11 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[11 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[12 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[11 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[10 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[10 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[11 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[10 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[9 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[9 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[10 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[9 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[8 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[8 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[9 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[8 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[7 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[7 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[8 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[7 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[6 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[6 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[7 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[6 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[5 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[5 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[6 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[5 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[4 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[4 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[5 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[4 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[3 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[3 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[4 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[3 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[2 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[2 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[3 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[2 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[1 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[1 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[2 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[1 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[1 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
    // { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // # of banks: 16
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886_merged_banks_4;
  stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887_merged_banks_4_cache stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887_merged_banks_4;
};



inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886);
}

inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887_write(hw_uint<16>& stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
  stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887_merged_banks_4.push(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887);
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1808_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1808 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[15 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872_merged_banks_4.peek_145();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1809_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1809 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[15 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1810_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1810 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[16 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887_merged_banks_4.peek_72();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1811_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1811 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[15 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1812_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1812 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[14 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873_merged_banks_4.peek_145();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1813_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1813 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[14 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1814_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1814 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[15 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1815_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1815 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[14 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1816_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1816 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[13 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874_merged_banks_4.peek_145();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1817_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1817 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[13 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1818_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1818 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[14 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1819_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1819 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[13 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1820_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1820 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[12 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875_merged_banks_4.peek_145();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1821_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1821 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[12 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1822_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1822 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[13 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1823_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1823 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[12 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1824_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1824 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[11 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876_merged_banks_4.peek_145();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1825_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1825 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[11 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1826_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1826 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[12 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1827_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1827 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[11 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1828_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1828 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[10 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877_merged_banks_4.peek_145();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1829_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1829 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[10 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1830_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1830 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[11 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1831_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1831 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[10 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1832_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1832 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[9 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878_merged_banks_4.peek_145();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1833_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1833 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[9 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1834_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1834 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[10 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1835_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1835 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[9 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1836_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1836 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[8 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879_merged_banks_4.peek_145();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1837_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1837 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[8 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1838_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1838 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[9 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1839_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1839 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[8 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1840_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1840 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[7 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880_merged_banks_4.peek_145();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1841_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1841 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[7 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1842_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1842 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[8 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1843_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1843 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[7 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1844_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1844 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[6 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881_merged_banks_4.peek_145();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1845_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1845 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[6 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1846_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1846 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[7 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1847_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1847 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[6 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1848_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1848 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[5 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882_merged_banks_4.peek_145();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1849_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1849 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[5 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1850_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1850 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[6 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1851_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1851 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[5 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1852_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1852 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[4 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883_merged_banks_4.peek_145();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1853_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1853 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[4 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1854_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1854 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[5 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1855_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1855 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[4 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1856_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1856 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[3 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884_merged_banks_4.peek_145();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1857_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1857 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[3 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1858_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1858 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[4 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1859_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1859 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[3 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1860_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1860 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[2 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885_merged_banks_4.peek_145();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1861_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1861 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[2 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1862_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1862 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[3 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1863_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1863 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[2 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1864_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1864 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[1 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886_merged_banks_4.peek_145();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1865_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1865 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[1 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1866_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1866 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[2 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1867_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1867 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[1 + 16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1868_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1868 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[16stg11_1, stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887_merged_banks_4.peek_145();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1869_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1869 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1870_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1870 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[1 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886_merged_banks_4.peek_73();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886;
  return 0;
}

inline hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1871_select(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_FIFO_buf76_stg11_1_merged1783_1871 read pattern: { stg11_1_merged1783[root = 0, stg11_0, stg11_1] -> stg10_FIFO_buf76[16stg11_1, 2 + stg11_0] : 0 <= stg11_0 <= 1085 and 0 <= stg11_1 <= 70 }
  // Read schedule : { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  auto value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887 = stg10_FIFO_buf76.stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887_merged_banks_4.peek_1();
  return value_stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887;
  return 0;
}

// # of bundles = 2
// stg10_to_gp_412_ld77_merged1799_write
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886
//	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887
inline void stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_write_bundle_write(hw_uint<256>& stg10_to_gp_412_ld77_merged1799_write, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg10_to_gp_412_ld78, int stg10_to_gp_412_ld77, int dynamic_address) {
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872_res = stg10_to_gp_412_ld77_merged1799_write.extract<0, 15>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1872_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873_res = stg10_to_gp_412_ld77_merged1799_write.extract<16, 31>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1873_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874_res = stg10_to_gp_412_ld77_merged1799_write.extract<32, 47>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1874_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875_res = stg10_to_gp_412_ld77_merged1799_write.extract<48, 63>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1875_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876_res = stg10_to_gp_412_ld77_merged1799_write.extract<64, 79>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1876_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877_res = stg10_to_gp_412_ld77_merged1799_write.extract<80, 95>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1877_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878_res = stg10_to_gp_412_ld77_merged1799_write.extract<96, 111>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1878_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879_res = stg10_to_gp_412_ld77_merged1799_write.extract<112, 127>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1879_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880_res = stg10_to_gp_412_ld77_merged1799_write.extract<128, 143>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1880_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881_res = stg10_to_gp_412_ld77_merged1799_write.extract<144, 159>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1881_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882_res = stg10_to_gp_412_ld77_merged1799_write.extract<160, 175>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1882_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883_res = stg10_to_gp_412_ld77_merged1799_write.extract<176, 191>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1883_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884_res = stg10_to_gp_412_ld77_merged1799_write.extract<192, 207>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1884_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885_res = stg10_to_gp_412_ld77_merged1799_write.extract<208, 223>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1885_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886_res = stg10_to_gp_412_ld77_merged1799_write.extract<224, 239>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1886_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
	hw_uint<16> stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887_res = stg10_to_gp_412_ld77_merged1799_write.extract<240, 255>();
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887_write(stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_1887_res, stg10_FIFO_buf76, root, stg10_to_gp_412_ld78, stg10_to_gp_412_ld77, dynamic_address);
}

// stg11_1_merged1783_read
//	stg10_FIFO_buf76_stg11_1_merged1783_1808
//	stg10_FIFO_buf76_stg11_1_merged1783_1809
//	stg10_FIFO_buf76_stg11_1_merged1783_1810
//	stg10_FIFO_buf76_stg11_1_merged1783_1811
//	stg10_FIFO_buf76_stg11_1_merged1783_1812
//	stg10_FIFO_buf76_stg11_1_merged1783_1813
//	stg10_FIFO_buf76_stg11_1_merged1783_1814
//	stg10_FIFO_buf76_stg11_1_merged1783_1815
//	stg10_FIFO_buf76_stg11_1_merged1783_1816
//	stg10_FIFO_buf76_stg11_1_merged1783_1817
//	stg10_FIFO_buf76_stg11_1_merged1783_1818
//	stg10_FIFO_buf76_stg11_1_merged1783_1819
//	stg10_FIFO_buf76_stg11_1_merged1783_1820
//	stg10_FIFO_buf76_stg11_1_merged1783_1821
//	stg10_FIFO_buf76_stg11_1_merged1783_1822
//	stg10_FIFO_buf76_stg11_1_merged1783_1823
//	stg10_FIFO_buf76_stg11_1_merged1783_1824
//	stg10_FIFO_buf76_stg11_1_merged1783_1825
//	stg10_FIFO_buf76_stg11_1_merged1783_1826
//	stg10_FIFO_buf76_stg11_1_merged1783_1827
//	stg10_FIFO_buf76_stg11_1_merged1783_1828
//	stg10_FIFO_buf76_stg11_1_merged1783_1829
//	stg10_FIFO_buf76_stg11_1_merged1783_1830
//	stg10_FIFO_buf76_stg11_1_merged1783_1831
//	stg10_FIFO_buf76_stg11_1_merged1783_1832
//	stg10_FIFO_buf76_stg11_1_merged1783_1833
//	stg10_FIFO_buf76_stg11_1_merged1783_1834
//	stg10_FIFO_buf76_stg11_1_merged1783_1835
//	stg10_FIFO_buf76_stg11_1_merged1783_1836
//	stg10_FIFO_buf76_stg11_1_merged1783_1837
//	stg10_FIFO_buf76_stg11_1_merged1783_1838
//	stg10_FIFO_buf76_stg11_1_merged1783_1839
//	stg10_FIFO_buf76_stg11_1_merged1783_1840
//	stg10_FIFO_buf76_stg11_1_merged1783_1841
//	stg10_FIFO_buf76_stg11_1_merged1783_1842
//	stg10_FIFO_buf76_stg11_1_merged1783_1843
//	stg10_FIFO_buf76_stg11_1_merged1783_1844
//	stg10_FIFO_buf76_stg11_1_merged1783_1845
//	stg10_FIFO_buf76_stg11_1_merged1783_1846
//	stg10_FIFO_buf76_stg11_1_merged1783_1847
//	stg10_FIFO_buf76_stg11_1_merged1783_1848
//	stg10_FIFO_buf76_stg11_1_merged1783_1849
//	stg10_FIFO_buf76_stg11_1_merged1783_1850
//	stg10_FIFO_buf76_stg11_1_merged1783_1851
//	stg10_FIFO_buf76_stg11_1_merged1783_1852
//	stg10_FIFO_buf76_stg11_1_merged1783_1853
//	stg10_FIFO_buf76_stg11_1_merged1783_1854
//	stg10_FIFO_buf76_stg11_1_merged1783_1855
//	stg10_FIFO_buf76_stg11_1_merged1783_1856
//	stg10_FIFO_buf76_stg11_1_merged1783_1857
//	stg10_FIFO_buf76_stg11_1_merged1783_1858
//	stg10_FIFO_buf76_stg11_1_merged1783_1859
//	stg10_FIFO_buf76_stg11_1_merged1783_1860
//	stg10_FIFO_buf76_stg11_1_merged1783_1861
//	stg10_FIFO_buf76_stg11_1_merged1783_1862
//	stg10_FIFO_buf76_stg11_1_merged1783_1863
//	stg10_FIFO_buf76_stg11_1_merged1783_1864
//	stg10_FIFO_buf76_stg11_1_merged1783_1865
//	stg10_FIFO_buf76_stg11_1_merged1783_1866
//	stg10_FIFO_buf76_stg11_1_merged1783_1867
//	stg10_FIFO_buf76_stg11_1_merged1783_1868
//	stg10_FIFO_buf76_stg11_1_merged1783_1869
//	stg10_FIFO_buf76_stg11_1_merged1783_1870
//	stg10_FIFO_buf76_stg11_1_merged1783_1871
inline hw_uint<1024> stg10_FIFO_buf76_stg11_1_merged1783_read_bundle_read(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int root, int stg11_0, int stg11_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg10_FIFO_buf76_stg11_1_merged1783_1808
    // stg10_FIFO_buf76_stg11_1_merged1783_1809
    // stg10_FIFO_buf76_stg11_1_merged1783_1810
    // stg10_FIFO_buf76_stg11_1_merged1783_1811
    // stg10_FIFO_buf76_stg11_1_merged1783_1812
    // stg10_FIFO_buf76_stg11_1_merged1783_1813
    // stg10_FIFO_buf76_stg11_1_merged1783_1814
    // stg10_FIFO_buf76_stg11_1_merged1783_1815
    // stg10_FIFO_buf76_stg11_1_merged1783_1816
    // stg10_FIFO_buf76_stg11_1_merged1783_1817
    // stg10_FIFO_buf76_stg11_1_merged1783_1818
    // stg10_FIFO_buf76_stg11_1_merged1783_1819
    // stg10_FIFO_buf76_stg11_1_merged1783_1820
    // stg10_FIFO_buf76_stg11_1_merged1783_1821
    // stg10_FIFO_buf76_stg11_1_merged1783_1822
    // stg10_FIFO_buf76_stg11_1_merged1783_1823
    // stg10_FIFO_buf76_stg11_1_merged1783_1824
    // stg10_FIFO_buf76_stg11_1_merged1783_1825
    // stg10_FIFO_buf76_stg11_1_merged1783_1826
    // stg10_FIFO_buf76_stg11_1_merged1783_1827
    // stg10_FIFO_buf76_stg11_1_merged1783_1828
    // stg10_FIFO_buf76_stg11_1_merged1783_1829
    // stg10_FIFO_buf76_stg11_1_merged1783_1830
    // stg10_FIFO_buf76_stg11_1_merged1783_1831
    // stg10_FIFO_buf76_stg11_1_merged1783_1832
    // stg10_FIFO_buf76_stg11_1_merged1783_1833
    // stg10_FIFO_buf76_stg11_1_merged1783_1834
    // stg10_FIFO_buf76_stg11_1_merged1783_1835
    // stg10_FIFO_buf76_stg11_1_merged1783_1836
    // stg10_FIFO_buf76_stg11_1_merged1783_1837
    // stg10_FIFO_buf76_stg11_1_merged1783_1838
    // stg10_FIFO_buf76_stg11_1_merged1783_1839
    // stg10_FIFO_buf76_stg11_1_merged1783_1840
    // stg10_FIFO_buf76_stg11_1_merged1783_1841
    // stg10_FIFO_buf76_stg11_1_merged1783_1842
    // stg10_FIFO_buf76_stg11_1_merged1783_1843
    // stg10_FIFO_buf76_stg11_1_merged1783_1844
    // stg10_FIFO_buf76_stg11_1_merged1783_1845
    // stg10_FIFO_buf76_stg11_1_merged1783_1846
    // stg10_FIFO_buf76_stg11_1_merged1783_1847
    // stg10_FIFO_buf76_stg11_1_merged1783_1848
    // stg10_FIFO_buf76_stg11_1_merged1783_1849
    // stg10_FIFO_buf76_stg11_1_merged1783_1850
    // stg10_FIFO_buf76_stg11_1_merged1783_1851
    // stg10_FIFO_buf76_stg11_1_merged1783_1852
    // stg10_FIFO_buf76_stg11_1_merged1783_1853
    // stg10_FIFO_buf76_stg11_1_merged1783_1854
    // stg10_FIFO_buf76_stg11_1_merged1783_1855
    // stg10_FIFO_buf76_stg11_1_merged1783_1856
    // stg10_FIFO_buf76_stg11_1_merged1783_1857
    // stg10_FIFO_buf76_stg11_1_merged1783_1858
    // stg10_FIFO_buf76_stg11_1_merged1783_1859
    // stg10_FIFO_buf76_stg11_1_merged1783_1860
    // stg10_FIFO_buf76_stg11_1_merged1783_1861
    // stg10_FIFO_buf76_stg11_1_merged1783_1862
    // stg10_FIFO_buf76_stg11_1_merged1783_1863
    // stg10_FIFO_buf76_stg11_1_merged1783_1864
    // stg10_FIFO_buf76_stg11_1_merged1783_1865
    // stg10_FIFO_buf76_stg11_1_merged1783_1866
    // stg10_FIFO_buf76_stg11_1_merged1783_1867
    // stg10_FIFO_buf76_stg11_1_merged1783_1868
    // stg10_FIFO_buf76_stg11_1_merged1783_1869
    // stg10_FIFO_buf76_stg11_1_merged1783_1870
    // stg10_FIFO_buf76_stg11_1_merged1783_1871

	hw_uint<1024> result;
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1808_res = stg10_FIFO_buf76_stg11_1_merged1783_1808_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<0, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1808_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1809_res = stg10_FIFO_buf76_stg11_1_merged1783_1809_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<16, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1809_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1810_res = stg10_FIFO_buf76_stg11_1_merged1783_1810_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<32, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1810_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1811_res = stg10_FIFO_buf76_stg11_1_merged1783_1811_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<48, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1811_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1812_res = stg10_FIFO_buf76_stg11_1_merged1783_1812_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<64, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1812_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1813_res = stg10_FIFO_buf76_stg11_1_merged1783_1813_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<80, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1813_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1814_res = stg10_FIFO_buf76_stg11_1_merged1783_1814_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<96, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1814_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1815_res = stg10_FIFO_buf76_stg11_1_merged1783_1815_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<112, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1815_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1816_res = stg10_FIFO_buf76_stg11_1_merged1783_1816_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<128, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1816_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1817_res = stg10_FIFO_buf76_stg11_1_merged1783_1817_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<144, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1817_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1818_res = stg10_FIFO_buf76_stg11_1_merged1783_1818_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<160, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1818_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1819_res = stg10_FIFO_buf76_stg11_1_merged1783_1819_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<176, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1819_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1820_res = stg10_FIFO_buf76_stg11_1_merged1783_1820_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<192, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1820_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1821_res = stg10_FIFO_buf76_stg11_1_merged1783_1821_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<208, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1821_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1822_res = stg10_FIFO_buf76_stg11_1_merged1783_1822_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<224, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1822_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1823_res = stg10_FIFO_buf76_stg11_1_merged1783_1823_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<240, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1823_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1824_res = stg10_FIFO_buf76_stg11_1_merged1783_1824_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<256, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1824_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1825_res = stg10_FIFO_buf76_stg11_1_merged1783_1825_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<272, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1825_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1826_res = stg10_FIFO_buf76_stg11_1_merged1783_1826_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<288, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1826_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1827_res = stg10_FIFO_buf76_stg11_1_merged1783_1827_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<304, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1827_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1828_res = stg10_FIFO_buf76_stg11_1_merged1783_1828_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<320, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1828_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1829_res = stg10_FIFO_buf76_stg11_1_merged1783_1829_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<336, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1829_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1830_res = stg10_FIFO_buf76_stg11_1_merged1783_1830_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<352, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1830_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1831_res = stg10_FIFO_buf76_stg11_1_merged1783_1831_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<368, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1831_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1832_res = stg10_FIFO_buf76_stg11_1_merged1783_1832_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<384, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1832_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1833_res = stg10_FIFO_buf76_stg11_1_merged1783_1833_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<400, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1833_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1834_res = stg10_FIFO_buf76_stg11_1_merged1783_1834_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<416, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1834_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1835_res = stg10_FIFO_buf76_stg11_1_merged1783_1835_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<432, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1835_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1836_res = stg10_FIFO_buf76_stg11_1_merged1783_1836_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<448, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1836_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1837_res = stg10_FIFO_buf76_stg11_1_merged1783_1837_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<464, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1837_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1838_res = stg10_FIFO_buf76_stg11_1_merged1783_1838_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<480, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1838_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1839_res = stg10_FIFO_buf76_stg11_1_merged1783_1839_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<496, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1839_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1840_res = stg10_FIFO_buf76_stg11_1_merged1783_1840_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<512, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1840_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1841_res = stg10_FIFO_buf76_stg11_1_merged1783_1841_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<528, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1841_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1842_res = stg10_FIFO_buf76_stg11_1_merged1783_1842_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<544, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1842_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1843_res = stg10_FIFO_buf76_stg11_1_merged1783_1843_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<560, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1843_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1844_res = stg10_FIFO_buf76_stg11_1_merged1783_1844_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<576, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1844_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1845_res = stg10_FIFO_buf76_stg11_1_merged1783_1845_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<592, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1845_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1846_res = stg10_FIFO_buf76_stg11_1_merged1783_1846_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<608, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1846_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1847_res = stg10_FIFO_buf76_stg11_1_merged1783_1847_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<624, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1847_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1848_res = stg10_FIFO_buf76_stg11_1_merged1783_1848_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<640, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1848_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1849_res = stg10_FIFO_buf76_stg11_1_merged1783_1849_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<656, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1849_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1850_res = stg10_FIFO_buf76_stg11_1_merged1783_1850_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<672, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1850_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1851_res = stg10_FIFO_buf76_stg11_1_merged1783_1851_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<688, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1851_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1852_res = stg10_FIFO_buf76_stg11_1_merged1783_1852_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<704, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1852_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1853_res = stg10_FIFO_buf76_stg11_1_merged1783_1853_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<720, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1853_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1854_res = stg10_FIFO_buf76_stg11_1_merged1783_1854_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<736, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1854_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1855_res = stg10_FIFO_buf76_stg11_1_merged1783_1855_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<752, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1855_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1856_res = stg10_FIFO_buf76_stg11_1_merged1783_1856_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<768, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1856_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1857_res = stg10_FIFO_buf76_stg11_1_merged1783_1857_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<784, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1857_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1858_res = stg10_FIFO_buf76_stg11_1_merged1783_1858_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<800, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1858_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1859_res = stg10_FIFO_buf76_stg11_1_merged1783_1859_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<816, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1859_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1860_res = stg10_FIFO_buf76_stg11_1_merged1783_1860_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<832, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1860_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1861_res = stg10_FIFO_buf76_stg11_1_merged1783_1861_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<848, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1861_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1862_res = stg10_FIFO_buf76_stg11_1_merged1783_1862_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<864, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1862_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1863_res = stg10_FIFO_buf76_stg11_1_merged1783_1863_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<880, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1863_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1864_res = stg10_FIFO_buf76_stg11_1_merged1783_1864_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<896, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1864_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1865_res = stg10_FIFO_buf76_stg11_1_merged1783_1865_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<912, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1865_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1866_res = stg10_FIFO_buf76_stg11_1_merged1783_1866_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<928, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1866_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1867_res = stg10_FIFO_buf76_stg11_1_merged1783_1867_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<944, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1867_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1868_res = stg10_FIFO_buf76_stg11_1_merged1783_1868_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<960, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1868_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1869_res = stg10_FIFO_buf76_stg11_1_merged1783_1869_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<976, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1869_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1870_res = stg10_FIFO_buf76_stg11_1_merged1783_1870_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<992, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1870_res);
	hw_uint<16> stg10_FIFO_buf76_stg11_1_merged1783_1871_res = stg10_FIFO_buf76_stg11_1_merged1783_1871_select(stg10_FIFO_buf76, root, stg11_0, stg11_1, dynamic_address);
	set_at<1008, 1024>(result, stg10_FIFO_buf76_stg11_1_merged1783_1871_res);
	return result;
}

struct stg11_stg11_1_merged1783_1792_to_stg11_stg11_ld17_merged1801_1776_cache {
	// RAM Box: {[15, 1135], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1783_1793_to_stg11_stg11_ld17_merged1801_1777_cache {
	// RAM Box: {[14, 1134], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1783_1794_to_stg11_stg11_ld17_merged1801_1778_cache {
	// RAM Box: {[13, 1133], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1783_1795_to_stg11_stg11_ld17_merged1801_1779_cache {
	// RAM Box: {[12, 1132], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1783_1796_to_stg11_stg11_ld17_merged1801_1780_cache {
	// RAM Box: {[11, 1131], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1783_1797_to_stg11_stg11_ld17_merged1801_1781_cache {
	// RAM Box: {[10, 1130], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1783_1798_to_stg11_stg11_ld17_merged1801_1782_cache {
	// RAM Box: {[9, 1129], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1783_1799_to_stg11_stg11_ld17_merged1801_1783_cache {
	// RAM Box: {[8, 1128], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1783_1800_to_stg11_stg11_ld17_merged1801_1784_cache {
	// RAM Box: {[7, 1127], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1783_1801_to_stg11_stg11_ld17_merged1801_1785_cache {
	// RAM Box: {[6, 1126], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1783_1802_to_stg11_stg11_ld17_merged1801_1786_cache {
	// RAM Box: {[5, 1125], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1783_1803_to_stg11_stg11_ld17_merged1801_1787_cache {
	// RAM Box: {[4, 1124], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1783_1804_to_stg11_stg11_ld17_merged1801_1788_cache {
	// RAM Box: {[3, 1123], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1783_1805_to_stg11_stg11_ld17_merged1801_1789_cache {
	// RAM Box: {[2, 1122], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1783_1806_to_stg11_stg11_ld17_merged1801_1790_cache {
	// RAM Box: {[1, 1121], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_stg11_1_merged1783_1807_to_stg11_stg11_ld17_merged1801_1791_cache {
	// RAM Box: {[0, 1120], [0, 1085]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg11_cache {
  // Reader addrs...
    // { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[15 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
    // { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[14 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
    // { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[13 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
    // { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[12 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
    // { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[11 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
    // { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[10 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
    // { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[9 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
    // { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[8 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
    // { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[7 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
    // { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[6 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
    // { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[5 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
    // { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[4 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
    // { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[3 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
    // { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[2 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
    // { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[1 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
    // { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
  // # of banks: 16
  stg11_stg11_1_merged1783_1792_to_stg11_stg11_ld17_merged1801_1776_cache stg11_stg11_1_merged1783_1792_to_stg11_stg11_ld17_merged1801_1776;
  stg11_stg11_1_merged1783_1793_to_stg11_stg11_ld17_merged1801_1777_cache stg11_stg11_1_merged1783_1793_to_stg11_stg11_ld17_merged1801_1777;
  stg11_stg11_1_merged1783_1794_to_stg11_stg11_ld17_merged1801_1778_cache stg11_stg11_1_merged1783_1794_to_stg11_stg11_ld17_merged1801_1778;
  stg11_stg11_1_merged1783_1795_to_stg11_stg11_ld17_merged1801_1779_cache stg11_stg11_1_merged1783_1795_to_stg11_stg11_ld17_merged1801_1779;
  stg11_stg11_1_merged1783_1796_to_stg11_stg11_ld17_merged1801_1780_cache stg11_stg11_1_merged1783_1796_to_stg11_stg11_ld17_merged1801_1780;
  stg11_stg11_1_merged1783_1797_to_stg11_stg11_ld17_merged1801_1781_cache stg11_stg11_1_merged1783_1797_to_stg11_stg11_ld17_merged1801_1781;
  stg11_stg11_1_merged1783_1798_to_stg11_stg11_ld17_merged1801_1782_cache stg11_stg11_1_merged1783_1798_to_stg11_stg11_ld17_merged1801_1782;
  stg11_stg11_1_merged1783_1799_to_stg11_stg11_ld17_merged1801_1783_cache stg11_stg11_1_merged1783_1799_to_stg11_stg11_ld17_merged1801_1783;
  stg11_stg11_1_merged1783_1800_to_stg11_stg11_ld17_merged1801_1784_cache stg11_stg11_1_merged1783_1800_to_stg11_stg11_ld17_merged1801_1784;
  stg11_stg11_1_merged1783_1801_to_stg11_stg11_ld17_merged1801_1785_cache stg11_stg11_1_merged1783_1801_to_stg11_stg11_ld17_merged1801_1785;
  stg11_stg11_1_merged1783_1802_to_stg11_stg11_ld17_merged1801_1786_cache stg11_stg11_1_merged1783_1802_to_stg11_stg11_ld17_merged1801_1786;
  stg11_stg11_1_merged1783_1803_to_stg11_stg11_ld17_merged1801_1787_cache stg11_stg11_1_merged1783_1803_to_stg11_stg11_ld17_merged1801_1787;
  stg11_stg11_1_merged1783_1804_to_stg11_stg11_ld17_merged1801_1788_cache stg11_stg11_1_merged1783_1804_to_stg11_stg11_ld17_merged1801_1788;
  stg11_stg11_1_merged1783_1805_to_stg11_stg11_ld17_merged1801_1789_cache stg11_stg11_1_merged1783_1805_to_stg11_stg11_ld17_merged1801_1789;
  stg11_stg11_1_merged1783_1806_to_stg11_stg11_ld17_merged1801_1790_cache stg11_stg11_1_merged1783_1806_to_stg11_stg11_ld17_merged1801_1790;
  stg11_stg11_1_merged1783_1807_to_stg11_stg11_ld17_merged1801_1791_cache stg11_stg11_1_merged1783_1807_to_stg11_stg11_ld17_merged1801_1791;
};



inline void stg11_stg11_1_merged1783_1792_write(hw_uint<16>& stg11_stg11_1_merged1783_1792, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1783_1792_to_stg11_stg11_ld17_merged1801_1776.push(stg11_stg11_1_merged1783_1792);
}

inline void stg11_stg11_1_merged1783_1793_write(hw_uint<16>& stg11_stg11_1_merged1783_1793, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1783_1793_to_stg11_stg11_ld17_merged1801_1777.push(stg11_stg11_1_merged1783_1793);
}

inline void stg11_stg11_1_merged1783_1794_write(hw_uint<16>& stg11_stg11_1_merged1783_1794, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1783_1794_to_stg11_stg11_ld17_merged1801_1778.push(stg11_stg11_1_merged1783_1794);
}

inline void stg11_stg11_1_merged1783_1795_write(hw_uint<16>& stg11_stg11_1_merged1783_1795, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1783_1795_to_stg11_stg11_ld17_merged1801_1779.push(stg11_stg11_1_merged1783_1795);
}

inline void stg11_stg11_1_merged1783_1796_write(hw_uint<16>& stg11_stg11_1_merged1783_1796, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1783_1796_to_stg11_stg11_ld17_merged1801_1780.push(stg11_stg11_1_merged1783_1796);
}

inline void stg11_stg11_1_merged1783_1797_write(hw_uint<16>& stg11_stg11_1_merged1783_1797, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1783_1797_to_stg11_stg11_ld17_merged1801_1781.push(stg11_stg11_1_merged1783_1797);
}

inline void stg11_stg11_1_merged1783_1798_write(hw_uint<16>& stg11_stg11_1_merged1783_1798, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1783_1798_to_stg11_stg11_ld17_merged1801_1782.push(stg11_stg11_1_merged1783_1798);
}

inline void stg11_stg11_1_merged1783_1799_write(hw_uint<16>& stg11_stg11_1_merged1783_1799, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1783_1799_to_stg11_stg11_ld17_merged1801_1783.push(stg11_stg11_1_merged1783_1799);
}

inline void stg11_stg11_1_merged1783_1800_write(hw_uint<16>& stg11_stg11_1_merged1783_1800, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1783_1800_to_stg11_stg11_ld17_merged1801_1784.push(stg11_stg11_1_merged1783_1800);
}

inline void stg11_stg11_1_merged1783_1801_write(hw_uint<16>& stg11_stg11_1_merged1783_1801, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1783_1801_to_stg11_stg11_ld17_merged1801_1785.push(stg11_stg11_1_merged1783_1801);
}

inline void stg11_stg11_1_merged1783_1802_write(hw_uint<16>& stg11_stg11_1_merged1783_1802, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1783_1802_to_stg11_stg11_ld17_merged1801_1786.push(stg11_stg11_1_merged1783_1802);
}

inline void stg11_stg11_1_merged1783_1803_write(hw_uint<16>& stg11_stg11_1_merged1783_1803, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1783_1803_to_stg11_stg11_ld17_merged1801_1787.push(stg11_stg11_1_merged1783_1803);
}

inline void stg11_stg11_1_merged1783_1804_write(hw_uint<16>& stg11_stg11_1_merged1783_1804, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1783_1804_to_stg11_stg11_ld17_merged1801_1788.push(stg11_stg11_1_merged1783_1804);
}

inline void stg11_stg11_1_merged1783_1805_write(hw_uint<16>& stg11_stg11_1_merged1783_1805, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1783_1805_to_stg11_stg11_ld17_merged1801_1789.push(stg11_stg11_1_merged1783_1805);
}

inline void stg11_stg11_1_merged1783_1806_write(hw_uint<16>& stg11_stg11_1_merged1783_1806, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1783_1806_to_stg11_stg11_ld17_merged1801_1790.push(stg11_stg11_1_merged1783_1806);
}

inline void stg11_stg11_1_merged1783_1807_write(hw_uint<16>& stg11_stg11_1_merged1783_1807, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged1783_1807_to_stg11_stg11_ld17_merged1801_1791.push(stg11_stg11_1_merged1783_1807);
}

inline hw_uint<16> stg11_stg11_ld17_merged1801_1776_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1801_1776 read pattern: { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[15 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
  // Read schedule : { stg11_ld17_merged1801[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 37] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_stg11_1_merged1783_1792 = stg11.stg11_stg11_1_merged1783_1792_to_stg11_stg11_ld17_merged1801_1776.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1783_1792;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1801_1777_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1801_1777 read pattern: { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[14 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
  // Read schedule : { stg11_ld17_merged1801[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 37] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_stg11_1_merged1783_1793 = stg11.stg11_stg11_1_merged1783_1793_to_stg11_stg11_ld17_merged1801_1777.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1783_1793;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1801_1778_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1801_1778 read pattern: { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[13 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
  // Read schedule : { stg11_ld17_merged1801[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 37] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_stg11_1_merged1783_1794 = stg11.stg11_stg11_1_merged1783_1794_to_stg11_stg11_ld17_merged1801_1778.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1783_1794;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1801_1779_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1801_1779 read pattern: { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[12 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
  // Read schedule : { stg11_ld17_merged1801[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 37] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_stg11_1_merged1783_1795 = stg11.stg11_stg11_1_merged1783_1795_to_stg11_stg11_ld17_merged1801_1779.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1783_1795;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1801_1780_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1801_1780 read pattern: { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[11 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
  // Read schedule : { stg11_ld17_merged1801[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 37] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_stg11_1_merged1783_1796 = stg11.stg11_stg11_1_merged1783_1796_to_stg11_stg11_ld17_merged1801_1780.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1783_1796;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1801_1781_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1801_1781 read pattern: { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[10 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
  // Read schedule : { stg11_ld17_merged1801[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 37] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_stg11_1_merged1783_1797 = stg11.stg11_stg11_1_merged1783_1797_to_stg11_stg11_ld17_merged1801_1781.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1783_1797;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1801_1782_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1801_1782 read pattern: { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[9 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
  // Read schedule : { stg11_ld17_merged1801[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 37] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_stg11_1_merged1783_1798 = stg11.stg11_stg11_1_merged1783_1798_to_stg11_stg11_ld17_merged1801_1782.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1783_1798;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1801_1783_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1801_1783 read pattern: { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[8 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
  // Read schedule : { stg11_ld17_merged1801[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 37] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_stg11_1_merged1783_1799 = stg11.stg11_stg11_1_merged1783_1799_to_stg11_stg11_ld17_merged1801_1783.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1783_1799;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1801_1784_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1801_1784 read pattern: { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[7 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
  // Read schedule : { stg11_ld17_merged1801[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 37] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_stg11_1_merged1783_1800 = stg11.stg11_stg11_1_merged1783_1800_to_stg11_stg11_ld17_merged1801_1784.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1783_1800;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1801_1785_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1801_1785 read pattern: { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[6 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
  // Read schedule : { stg11_ld17_merged1801[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 37] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_stg11_1_merged1783_1801 = stg11.stg11_stg11_1_merged1783_1801_to_stg11_stg11_ld17_merged1801_1785.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1783_1801;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1801_1786_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1801_1786 read pattern: { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[5 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
  // Read schedule : { stg11_ld17_merged1801[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 37] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_stg11_1_merged1783_1802 = stg11.stg11_stg11_1_merged1783_1802_to_stg11_stg11_ld17_merged1801_1786.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1783_1802;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1801_1787_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1801_1787 read pattern: { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[4 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
  // Read schedule : { stg11_ld17_merged1801[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 37] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_stg11_1_merged1783_1803 = stg11.stg11_stg11_1_merged1783_1803_to_stg11_stg11_ld17_merged1801_1787.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1783_1803;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1801_1788_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1801_1788 read pattern: { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[3 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
  // Read schedule : { stg11_ld17_merged1801[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 37] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_stg11_1_merged1783_1804 = stg11.stg11_stg11_1_merged1783_1804_to_stg11_stg11_ld17_merged1801_1788.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1783_1804;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1801_1789_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1801_1789 read pattern: { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[2 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
  // Read schedule : { stg11_ld17_merged1801[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 37] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_stg11_1_merged1783_1805 = stg11.stg11_stg11_1_merged1783_1805_to_stg11_stg11_ld17_merged1801_1789.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1783_1805;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1801_1790_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1801_1790 read pattern: { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[1 + 16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
  // Read schedule : { stg11_ld17_merged1801[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 37] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_stg11_1_merged1783_1806 = stg11.stg11_stg11_1_merged1783_1806_to_stg11_stg11_ld17_merged1801_1790.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1783_1806;
  return 0;
}

inline hw_uint<16> stg11_stg11_ld17_merged1801_1791_select(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg11_ld17_merged1801_1791 read pattern: { stg11_ld17_merged1801[root = 0, stg11_ld18, stg11_ld17] -> stg11[16stg11_ld17, stg11_ld18] : 0 <= stg11_ld18 <= 1085 and 0 <= stg11_ld17 <= 70 }
  // Read schedule : { stg11_ld17_merged1801[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 37] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  // Write schedule: { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_stg11_1_merged1783_1807 = stg11.stg11_stg11_1_merged1783_1807_to_stg11_stg11_ld17_merged1801_1791.peek(/* one reader or all rams */ 0);
  return value_stg11_stg11_1_merged1783_1807;
  return 0;
}

// # of bundles = 2
// stg11_1_merged1783_write
//	stg11_stg11_1_merged1783_1792
//	stg11_stg11_1_merged1783_1793
//	stg11_stg11_1_merged1783_1794
//	stg11_stg11_1_merged1783_1795
//	stg11_stg11_1_merged1783_1796
//	stg11_stg11_1_merged1783_1797
//	stg11_stg11_1_merged1783_1798
//	stg11_stg11_1_merged1783_1799
//	stg11_stg11_1_merged1783_1800
//	stg11_stg11_1_merged1783_1801
//	stg11_stg11_1_merged1783_1802
//	stg11_stg11_1_merged1783_1803
//	stg11_stg11_1_merged1783_1804
//	stg11_stg11_1_merged1783_1805
//	stg11_stg11_1_merged1783_1806
//	stg11_stg11_1_merged1783_1807
inline void stg11_stg11_1_merged1783_write_bundle_write(hw_uint<256>& stg11_1_merged1783_write, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
	hw_uint<16> stg11_stg11_1_merged1783_1792_res = stg11_1_merged1783_write.extract<0, 15>();
	stg11_stg11_1_merged1783_1792_write(stg11_stg11_1_merged1783_1792_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1783_1793_res = stg11_1_merged1783_write.extract<16, 31>();
	stg11_stg11_1_merged1783_1793_write(stg11_stg11_1_merged1783_1793_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1783_1794_res = stg11_1_merged1783_write.extract<32, 47>();
	stg11_stg11_1_merged1783_1794_write(stg11_stg11_1_merged1783_1794_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1783_1795_res = stg11_1_merged1783_write.extract<48, 63>();
	stg11_stg11_1_merged1783_1795_write(stg11_stg11_1_merged1783_1795_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1783_1796_res = stg11_1_merged1783_write.extract<64, 79>();
	stg11_stg11_1_merged1783_1796_write(stg11_stg11_1_merged1783_1796_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1783_1797_res = stg11_1_merged1783_write.extract<80, 95>();
	stg11_stg11_1_merged1783_1797_write(stg11_stg11_1_merged1783_1797_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1783_1798_res = stg11_1_merged1783_write.extract<96, 111>();
	stg11_stg11_1_merged1783_1798_write(stg11_stg11_1_merged1783_1798_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1783_1799_res = stg11_1_merged1783_write.extract<112, 127>();
	stg11_stg11_1_merged1783_1799_write(stg11_stg11_1_merged1783_1799_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1783_1800_res = stg11_1_merged1783_write.extract<128, 143>();
	stg11_stg11_1_merged1783_1800_write(stg11_stg11_1_merged1783_1800_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1783_1801_res = stg11_1_merged1783_write.extract<144, 159>();
	stg11_stg11_1_merged1783_1801_write(stg11_stg11_1_merged1783_1801_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1783_1802_res = stg11_1_merged1783_write.extract<160, 175>();
	stg11_stg11_1_merged1783_1802_write(stg11_stg11_1_merged1783_1802_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1783_1803_res = stg11_1_merged1783_write.extract<176, 191>();
	stg11_stg11_1_merged1783_1803_write(stg11_stg11_1_merged1783_1803_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1783_1804_res = stg11_1_merged1783_write.extract<192, 207>();
	stg11_stg11_1_merged1783_1804_write(stg11_stg11_1_merged1783_1804_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1783_1805_res = stg11_1_merged1783_write.extract<208, 223>();
	stg11_stg11_1_merged1783_1805_write(stg11_stg11_1_merged1783_1805_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1783_1806_res = stg11_1_merged1783_write.extract<224, 239>();
	stg11_stg11_1_merged1783_1806_write(stg11_stg11_1_merged1783_1806_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged1783_1807_res = stg11_1_merged1783_write.extract<240, 255>();
	stg11_stg11_1_merged1783_1807_write(stg11_stg11_1_merged1783_1807_res, stg11, root, stg11_0, stg11_1, dynamic_address);
}

// stg11_ld17_merged1801_read
//	stg11_stg11_ld17_merged1801_1776
//	stg11_stg11_ld17_merged1801_1777
//	stg11_stg11_ld17_merged1801_1778
//	stg11_stg11_ld17_merged1801_1779
//	stg11_stg11_ld17_merged1801_1780
//	stg11_stg11_ld17_merged1801_1781
//	stg11_stg11_ld17_merged1801_1782
//	stg11_stg11_ld17_merged1801_1783
//	stg11_stg11_ld17_merged1801_1784
//	stg11_stg11_ld17_merged1801_1785
//	stg11_stg11_ld17_merged1801_1786
//	stg11_stg11_ld17_merged1801_1787
//	stg11_stg11_ld17_merged1801_1788
//	stg11_stg11_ld17_merged1801_1789
//	stg11_stg11_ld17_merged1801_1790
//	stg11_stg11_ld17_merged1801_1791
inline hw_uint<256> stg11_stg11_ld17_merged1801_read_bundle_read(stg11_cache& stg11, int root, int stg11_ld18, int stg11_ld17, int dynamic_address) {
  // # of ports in bundle: 16
    // stg11_stg11_ld17_merged1801_1776
    // stg11_stg11_ld17_merged1801_1777
    // stg11_stg11_ld17_merged1801_1778
    // stg11_stg11_ld17_merged1801_1779
    // stg11_stg11_ld17_merged1801_1780
    // stg11_stg11_ld17_merged1801_1781
    // stg11_stg11_ld17_merged1801_1782
    // stg11_stg11_ld17_merged1801_1783
    // stg11_stg11_ld17_merged1801_1784
    // stg11_stg11_ld17_merged1801_1785
    // stg11_stg11_ld17_merged1801_1786
    // stg11_stg11_ld17_merged1801_1787
    // stg11_stg11_ld17_merged1801_1788
    // stg11_stg11_ld17_merged1801_1789
    // stg11_stg11_ld17_merged1801_1790
    // stg11_stg11_ld17_merged1801_1791

	hw_uint<256> result;
	hw_uint<16> stg11_stg11_ld17_merged1801_1776_res = stg11_stg11_ld17_merged1801_1776_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<0, 256>(result, stg11_stg11_ld17_merged1801_1776_res);
	hw_uint<16> stg11_stg11_ld17_merged1801_1777_res = stg11_stg11_ld17_merged1801_1777_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<16, 256>(result, stg11_stg11_ld17_merged1801_1777_res);
	hw_uint<16> stg11_stg11_ld17_merged1801_1778_res = stg11_stg11_ld17_merged1801_1778_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<32, 256>(result, stg11_stg11_ld17_merged1801_1778_res);
	hw_uint<16> stg11_stg11_ld17_merged1801_1779_res = stg11_stg11_ld17_merged1801_1779_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<48, 256>(result, stg11_stg11_ld17_merged1801_1779_res);
	hw_uint<16> stg11_stg11_ld17_merged1801_1780_res = stg11_stg11_ld17_merged1801_1780_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<64, 256>(result, stg11_stg11_ld17_merged1801_1780_res);
	hw_uint<16> stg11_stg11_ld17_merged1801_1781_res = stg11_stg11_ld17_merged1801_1781_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<80, 256>(result, stg11_stg11_ld17_merged1801_1781_res);
	hw_uint<16> stg11_stg11_ld17_merged1801_1782_res = stg11_stg11_ld17_merged1801_1782_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<96, 256>(result, stg11_stg11_ld17_merged1801_1782_res);
	hw_uint<16> stg11_stg11_ld17_merged1801_1783_res = stg11_stg11_ld17_merged1801_1783_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<112, 256>(result, stg11_stg11_ld17_merged1801_1783_res);
	hw_uint<16> stg11_stg11_ld17_merged1801_1784_res = stg11_stg11_ld17_merged1801_1784_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<128, 256>(result, stg11_stg11_ld17_merged1801_1784_res);
	hw_uint<16> stg11_stg11_ld17_merged1801_1785_res = stg11_stg11_ld17_merged1801_1785_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<144, 256>(result, stg11_stg11_ld17_merged1801_1785_res);
	hw_uint<16> stg11_stg11_ld17_merged1801_1786_res = stg11_stg11_ld17_merged1801_1786_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<160, 256>(result, stg11_stg11_ld17_merged1801_1786_res);
	hw_uint<16> stg11_stg11_ld17_merged1801_1787_res = stg11_stg11_ld17_merged1801_1787_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<176, 256>(result, stg11_stg11_ld17_merged1801_1787_res);
	hw_uint<16> stg11_stg11_ld17_merged1801_1788_res = stg11_stg11_ld17_merged1801_1788_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<192, 256>(result, stg11_stg11_ld17_merged1801_1788_res);
	hw_uint<16> stg11_stg11_ld17_merged1801_1789_res = stg11_stg11_ld17_merged1801_1789_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<208, 256>(result, stg11_stg11_ld17_merged1801_1789_res);
	hw_uint<16> stg11_stg11_ld17_merged1801_1790_res = stg11_stg11_ld17_merged1801_1790_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<224, 256>(result, stg11_stg11_ld17_merged1801_1790_res);
	hw_uint<16> stg11_stg11_ld17_merged1801_1791_res = stg11_stg11_ld17_merged1801_1791_select(stg11, root, stg11_ld18, stg11_ld17, dynamic_address);
	set_at<240, 256>(result, stg11_stg11_ld17_merged1801_1791_res);
	return result;
}

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728_merged_banks_4_cache {
	// RAM Box: {[15, 1119], [0, 1085]}
	// Capacity: 144
	// # of read delays: 4
  // 0, 1, 72, 143
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 70> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}

	inline hw_uint<16> peek_142() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_143() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729_merged_banks_4_cache {
	// RAM Box: {[14, 1118], [0, 1085]}
	// Capacity: 144
	// # of read delays: 4
  // 0, 1, 72, 143
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 70> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}

	inline hw_uint<16> peek_142() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_143() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730_merged_banks_4_cache {
	// RAM Box: {[13, 1117], [0, 1085]}
	// Capacity: 144
	// # of read delays: 4
  // 0, 1, 72, 143
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 70> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}

	inline hw_uint<16> peek_142() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_143() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731_merged_banks_4_cache {
	// RAM Box: {[12, 1116], [0, 1085]}
	// Capacity: 144
	// # of read delays: 4
  // 0, 1, 72, 143
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 70> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}

	inline hw_uint<16> peek_142() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_143() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732_merged_banks_4_cache {
	// RAM Box: {[11, 1115], [0, 1085]}
	// Capacity: 144
	// # of read delays: 4
  // 0, 1, 72, 143
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 70> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}

	inline hw_uint<16> peek_142() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_143() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733_merged_banks_4_cache {
	// RAM Box: {[10, 1114], [0, 1085]}
	// Capacity: 144
	// # of read delays: 4
  // 0, 1, 72, 143
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 70> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}

	inline hw_uint<16> peek_142() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_143() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734_merged_banks_4_cache {
	// RAM Box: {[9, 1113], [0, 1085]}
	// Capacity: 144
	// # of read delays: 4
  // 0, 1, 72, 143
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 70> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}

	inline hw_uint<16> peek_142() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_143() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735_merged_banks_4_cache {
	// RAM Box: {[8, 1112], [0, 1085]}
	// Capacity: 144
	// # of read delays: 4
  // 0, 1, 72, 143
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 70> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}

	inline hw_uint<16> peek_142() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_143() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736_merged_banks_4_cache {
	// RAM Box: {[7, 1111], [0, 1085]}
	// Capacity: 144
	// # of read delays: 4
  // 0, 1, 72, 143
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 70> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}

	inline hw_uint<16> peek_142() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_143() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737_merged_banks_4_cache {
	// RAM Box: {[6, 1110], [0, 1085]}
	// Capacity: 144
	// # of read delays: 4
  // 0, 1, 72, 143
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 70> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}

	inline hw_uint<16> peek_142() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_143() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738_merged_banks_4_cache {
	// RAM Box: {[5, 1109], [0, 1085]}
	// Capacity: 144
	// # of read delays: 4
  // 0, 1, 72, 143
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 70> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}

	inline hw_uint<16> peek_142() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_143() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739_merged_banks_4_cache {
	// RAM Box: {[4, 1108], [0, 1085]}
	// Capacity: 144
	// # of read delays: 4
  // 0, 1, 72, 143
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 70> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}

	inline hw_uint<16> peek_142() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_143() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740_merged_banks_4_cache {
	// RAM Box: {[3, 1107], [0, 1085]}
	// Capacity: 144
	// # of read delays: 4
  // 0, 1, 72, 143
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 70> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}

	inline hw_uint<16> peek_142() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_143() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741_merged_banks_4_cache {
	// RAM Box: {[2, 1106], [0, 1085]}
	// Capacity: 144
	// # of read delays: 4
  // 0, 1, 72, 143
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 70> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}

	inline hw_uint<16> peek_142() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_143() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742_merged_banks_4_cache {
	// RAM Box: {[1, 1105], [0, 1085]}
	// Capacity: 144
	// # of read delays: 4
  // 0, 1, 72, 143
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 70> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}

	inline hw_uint<16> peek_142() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_143() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743_merged_banks_4_cache {
	// RAM Box: {[0, 1120], [0, 1084]}
	// Capacity: 144
	// # of read delays: 5
  // 0, 1, 71, 72, 143
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 70> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_72() {
		return f6;
	}

	inline hw_uint<16> peek_142() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_143() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_FIFO_buf80_cache {
  // Reader addrs...
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[15 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[15 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[16 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[15 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[14 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[14 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[15 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[14 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[13 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[13 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[14 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[13 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[12 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[12 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[13 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[12 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[11 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[11 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[12 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[11 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[10 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[10 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[11 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[10 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[9 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[9 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[10 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[9 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[8 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[8 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[9 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[8 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[7 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[7 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[8 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[7 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[6 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[6 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[7 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[6 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[5 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[5 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[6 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[5 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[4 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[4 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[5 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[4 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[3 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[3 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[4 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[3 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[2 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[2 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[3 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[2 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[1 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[1 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[2 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[1 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[1 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
    // { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // # of banks: 16
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742_merged_banks_4;
  stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743_merged_banks_4_cache stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743_merged_banks_4;
};



inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742);
}

inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743_write(hw_uint<16>& stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
  stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743_merged_banks_4.push(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743);
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1664_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1664 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[15 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728_merged_banks_4.peek_143();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1665_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1665 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[15 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1666_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1666 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[16 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743_merged_banks_4.peek_71();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1667_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1667 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[15 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1668_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1668 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[14 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729_merged_banks_4.peek_143();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1669_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1669 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[14 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1670_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1670 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[15 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1671_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1671 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[14 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1672_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1672 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[13 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730_merged_banks_4.peek_143();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1673_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1673 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[13 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1674_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1674 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[14 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1675_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1675 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[13 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1676_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1676 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[12 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731_merged_banks_4.peek_143();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1677_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1677 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[12 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1678_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1678 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[13 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1679_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1679 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[12 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1680_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1680 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[11 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732_merged_banks_4.peek_143();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1681_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1681 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[11 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1682_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1682 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[12 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1683_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1683 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[11 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1684_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1684 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[10 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733_merged_banks_4.peek_143();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1685_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1685 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[10 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1686_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1686 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[11 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1687_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1687 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[10 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1688_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1688 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[9 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734_merged_banks_4.peek_143();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1689_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1689 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[9 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1690_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1690 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[10 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1691_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1691 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[9 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1692_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1692 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[8 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735_merged_banks_4.peek_143();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1693_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1693 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[8 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1694_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1694 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[9 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1695_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1695 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[8 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1696_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1696 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[7 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736_merged_banks_4.peek_143();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1697_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1697 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[7 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1698_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1698 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[8 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1699_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1699 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[7 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1700_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1700 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[6 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737_merged_banks_4.peek_143();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1701_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1701 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[6 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1702_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1702 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[7 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1703_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1703 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[6 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1704_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1704 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[5 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738_merged_banks_4.peek_143();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1705_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1705 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[5 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1706_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1706 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[6 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1707_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1707 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[5 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1708_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1708 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[4 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739_merged_banks_4.peek_143();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1709_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1709 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[4 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1710_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1710 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[5 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1711_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1711 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[4 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1712_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1712 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[3 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740_merged_banks_4.peek_143();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1713_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1713 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[3 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1714_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1714 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[4 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1715_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1715 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[3 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1716_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1716 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[2 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741_merged_banks_4.peek_143();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1717_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1717 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[2 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1718_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1718 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[3 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1719_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1719 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[2 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1720_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1720 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[1 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742_merged_banks_4.peek_143();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1721_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1721 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[1 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1722_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1722 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[2 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1723_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1723 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[1 + 16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1724_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1724 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[16stg12_1, stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743_merged_banks_4.peek_143();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1725_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1725 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1726_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1726 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[1 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742_merged_banks_4.peek_72();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742;
  return 0;
}

inline hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1727_select(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_FIFO_buf80_stg12_1_merged1786_1727 read pattern: { stg12_1_merged1786[root = 0, stg12_0, stg12_1] -> stg11_FIFO_buf80[16stg12_1, 2 + stg12_0] : 0 <= stg12_0 <= 1083 and 0 <= stg12_1 <= 69 }
  // Read schedule : { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
  auto value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743 = stg11_FIFO_buf80.stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743_merged_banks_4.peek_1();
  return value_stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743;
  return 0;
}

// # of bundles = 2
// stg11_to_gp_516_ld81_merged1849_write
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742
//	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743
inline void stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_write_bundle_write(hw_uint<256>& stg11_to_gp_516_ld81_merged1849_write, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg11_to_gp_516_ld82, int stg11_to_gp_516_ld81, int dynamic_address) {
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728_res = stg11_to_gp_516_ld81_merged1849_write.extract<0, 15>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1728_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729_res = stg11_to_gp_516_ld81_merged1849_write.extract<16, 31>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1729_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730_res = stg11_to_gp_516_ld81_merged1849_write.extract<32, 47>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1730_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731_res = stg11_to_gp_516_ld81_merged1849_write.extract<48, 63>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1731_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732_res = stg11_to_gp_516_ld81_merged1849_write.extract<64, 79>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1732_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733_res = stg11_to_gp_516_ld81_merged1849_write.extract<80, 95>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1733_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734_res = stg11_to_gp_516_ld81_merged1849_write.extract<96, 111>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1734_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735_res = stg11_to_gp_516_ld81_merged1849_write.extract<112, 127>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1735_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736_res = stg11_to_gp_516_ld81_merged1849_write.extract<128, 143>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1736_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737_res = stg11_to_gp_516_ld81_merged1849_write.extract<144, 159>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1737_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738_res = stg11_to_gp_516_ld81_merged1849_write.extract<160, 175>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1738_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739_res = stg11_to_gp_516_ld81_merged1849_write.extract<176, 191>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1739_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740_res = stg11_to_gp_516_ld81_merged1849_write.extract<192, 207>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1740_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741_res = stg11_to_gp_516_ld81_merged1849_write.extract<208, 223>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1741_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742_res = stg11_to_gp_516_ld81_merged1849_write.extract<224, 239>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1742_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
	hw_uint<16> stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743_res = stg11_to_gp_516_ld81_merged1849_write.extract<240, 255>();
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743_write(stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_1743_res, stg11_FIFO_buf80, root, stg11_to_gp_516_ld82, stg11_to_gp_516_ld81, dynamic_address);
}

// stg12_1_merged1786_read
//	stg11_FIFO_buf80_stg12_1_merged1786_1664
//	stg11_FIFO_buf80_stg12_1_merged1786_1665
//	stg11_FIFO_buf80_stg12_1_merged1786_1666
//	stg11_FIFO_buf80_stg12_1_merged1786_1667
//	stg11_FIFO_buf80_stg12_1_merged1786_1668
//	stg11_FIFO_buf80_stg12_1_merged1786_1669
//	stg11_FIFO_buf80_stg12_1_merged1786_1670
//	stg11_FIFO_buf80_stg12_1_merged1786_1671
//	stg11_FIFO_buf80_stg12_1_merged1786_1672
//	stg11_FIFO_buf80_stg12_1_merged1786_1673
//	stg11_FIFO_buf80_stg12_1_merged1786_1674
//	stg11_FIFO_buf80_stg12_1_merged1786_1675
//	stg11_FIFO_buf80_stg12_1_merged1786_1676
//	stg11_FIFO_buf80_stg12_1_merged1786_1677
//	stg11_FIFO_buf80_stg12_1_merged1786_1678
//	stg11_FIFO_buf80_stg12_1_merged1786_1679
//	stg11_FIFO_buf80_stg12_1_merged1786_1680
//	stg11_FIFO_buf80_stg12_1_merged1786_1681
//	stg11_FIFO_buf80_stg12_1_merged1786_1682
//	stg11_FIFO_buf80_stg12_1_merged1786_1683
//	stg11_FIFO_buf80_stg12_1_merged1786_1684
//	stg11_FIFO_buf80_stg12_1_merged1786_1685
//	stg11_FIFO_buf80_stg12_1_merged1786_1686
//	stg11_FIFO_buf80_stg12_1_merged1786_1687
//	stg11_FIFO_buf80_stg12_1_merged1786_1688
//	stg11_FIFO_buf80_stg12_1_merged1786_1689
//	stg11_FIFO_buf80_stg12_1_merged1786_1690
//	stg11_FIFO_buf80_stg12_1_merged1786_1691
//	stg11_FIFO_buf80_stg12_1_merged1786_1692
//	stg11_FIFO_buf80_stg12_1_merged1786_1693
//	stg11_FIFO_buf80_stg12_1_merged1786_1694
//	stg11_FIFO_buf80_stg12_1_merged1786_1695
//	stg11_FIFO_buf80_stg12_1_merged1786_1696
//	stg11_FIFO_buf80_stg12_1_merged1786_1697
//	stg11_FIFO_buf80_stg12_1_merged1786_1698
//	stg11_FIFO_buf80_stg12_1_merged1786_1699
//	stg11_FIFO_buf80_stg12_1_merged1786_1700
//	stg11_FIFO_buf80_stg12_1_merged1786_1701
//	stg11_FIFO_buf80_stg12_1_merged1786_1702
//	stg11_FIFO_buf80_stg12_1_merged1786_1703
//	stg11_FIFO_buf80_stg12_1_merged1786_1704
//	stg11_FIFO_buf80_stg12_1_merged1786_1705
//	stg11_FIFO_buf80_stg12_1_merged1786_1706
//	stg11_FIFO_buf80_stg12_1_merged1786_1707
//	stg11_FIFO_buf80_stg12_1_merged1786_1708
//	stg11_FIFO_buf80_stg12_1_merged1786_1709
//	stg11_FIFO_buf80_stg12_1_merged1786_1710
//	stg11_FIFO_buf80_stg12_1_merged1786_1711
//	stg11_FIFO_buf80_stg12_1_merged1786_1712
//	stg11_FIFO_buf80_stg12_1_merged1786_1713
//	stg11_FIFO_buf80_stg12_1_merged1786_1714
//	stg11_FIFO_buf80_stg12_1_merged1786_1715
//	stg11_FIFO_buf80_stg12_1_merged1786_1716
//	stg11_FIFO_buf80_stg12_1_merged1786_1717
//	stg11_FIFO_buf80_stg12_1_merged1786_1718
//	stg11_FIFO_buf80_stg12_1_merged1786_1719
//	stg11_FIFO_buf80_stg12_1_merged1786_1720
//	stg11_FIFO_buf80_stg12_1_merged1786_1721
//	stg11_FIFO_buf80_stg12_1_merged1786_1722
//	stg11_FIFO_buf80_stg12_1_merged1786_1723
//	stg11_FIFO_buf80_stg12_1_merged1786_1724
//	stg11_FIFO_buf80_stg12_1_merged1786_1725
//	stg11_FIFO_buf80_stg12_1_merged1786_1726
//	stg11_FIFO_buf80_stg12_1_merged1786_1727
inline hw_uint<1024> stg11_FIFO_buf80_stg12_1_merged1786_read_bundle_read(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int root, int stg12_0, int stg12_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg11_FIFO_buf80_stg12_1_merged1786_1664
    // stg11_FIFO_buf80_stg12_1_merged1786_1665
    // stg11_FIFO_buf80_stg12_1_merged1786_1666
    // stg11_FIFO_buf80_stg12_1_merged1786_1667
    // stg11_FIFO_buf80_stg12_1_merged1786_1668
    // stg11_FIFO_buf80_stg12_1_merged1786_1669
    // stg11_FIFO_buf80_stg12_1_merged1786_1670
    // stg11_FIFO_buf80_stg12_1_merged1786_1671
    // stg11_FIFO_buf80_stg12_1_merged1786_1672
    // stg11_FIFO_buf80_stg12_1_merged1786_1673
    // stg11_FIFO_buf80_stg12_1_merged1786_1674
    // stg11_FIFO_buf80_stg12_1_merged1786_1675
    // stg11_FIFO_buf80_stg12_1_merged1786_1676
    // stg11_FIFO_buf80_stg12_1_merged1786_1677
    // stg11_FIFO_buf80_stg12_1_merged1786_1678
    // stg11_FIFO_buf80_stg12_1_merged1786_1679
    // stg11_FIFO_buf80_stg12_1_merged1786_1680
    // stg11_FIFO_buf80_stg12_1_merged1786_1681
    // stg11_FIFO_buf80_stg12_1_merged1786_1682
    // stg11_FIFO_buf80_stg12_1_merged1786_1683
    // stg11_FIFO_buf80_stg12_1_merged1786_1684
    // stg11_FIFO_buf80_stg12_1_merged1786_1685
    // stg11_FIFO_buf80_stg12_1_merged1786_1686
    // stg11_FIFO_buf80_stg12_1_merged1786_1687
    // stg11_FIFO_buf80_stg12_1_merged1786_1688
    // stg11_FIFO_buf80_stg12_1_merged1786_1689
    // stg11_FIFO_buf80_stg12_1_merged1786_1690
    // stg11_FIFO_buf80_stg12_1_merged1786_1691
    // stg11_FIFO_buf80_stg12_1_merged1786_1692
    // stg11_FIFO_buf80_stg12_1_merged1786_1693
    // stg11_FIFO_buf80_stg12_1_merged1786_1694
    // stg11_FIFO_buf80_stg12_1_merged1786_1695
    // stg11_FIFO_buf80_stg12_1_merged1786_1696
    // stg11_FIFO_buf80_stg12_1_merged1786_1697
    // stg11_FIFO_buf80_stg12_1_merged1786_1698
    // stg11_FIFO_buf80_stg12_1_merged1786_1699
    // stg11_FIFO_buf80_stg12_1_merged1786_1700
    // stg11_FIFO_buf80_stg12_1_merged1786_1701
    // stg11_FIFO_buf80_stg12_1_merged1786_1702
    // stg11_FIFO_buf80_stg12_1_merged1786_1703
    // stg11_FIFO_buf80_stg12_1_merged1786_1704
    // stg11_FIFO_buf80_stg12_1_merged1786_1705
    // stg11_FIFO_buf80_stg12_1_merged1786_1706
    // stg11_FIFO_buf80_stg12_1_merged1786_1707
    // stg11_FIFO_buf80_stg12_1_merged1786_1708
    // stg11_FIFO_buf80_stg12_1_merged1786_1709
    // stg11_FIFO_buf80_stg12_1_merged1786_1710
    // stg11_FIFO_buf80_stg12_1_merged1786_1711
    // stg11_FIFO_buf80_stg12_1_merged1786_1712
    // stg11_FIFO_buf80_stg12_1_merged1786_1713
    // stg11_FIFO_buf80_stg12_1_merged1786_1714
    // stg11_FIFO_buf80_stg12_1_merged1786_1715
    // stg11_FIFO_buf80_stg12_1_merged1786_1716
    // stg11_FIFO_buf80_stg12_1_merged1786_1717
    // stg11_FIFO_buf80_stg12_1_merged1786_1718
    // stg11_FIFO_buf80_stg12_1_merged1786_1719
    // stg11_FIFO_buf80_stg12_1_merged1786_1720
    // stg11_FIFO_buf80_stg12_1_merged1786_1721
    // stg11_FIFO_buf80_stg12_1_merged1786_1722
    // stg11_FIFO_buf80_stg12_1_merged1786_1723
    // stg11_FIFO_buf80_stg12_1_merged1786_1724
    // stg11_FIFO_buf80_stg12_1_merged1786_1725
    // stg11_FIFO_buf80_stg12_1_merged1786_1726
    // stg11_FIFO_buf80_stg12_1_merged1786_1727

	hw_uint<1024> result;
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1664_res = stg11_FIFO_buf80_stg12_1_merged1786_1664_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<0, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1664_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1665_res = stg11_FIFO_buf80_stg12_1_merged1786_1665_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<16, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1665_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1666_res = stg11_FIFO_buf80_stg12_1_merged1786_1666_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<32, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1666_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1667_res = stg11_FIFO_buf80_stg12_1_merged1786_1667_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<48, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1667_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1668_res = stg11_FIFO_buf80_stg12_1_merged1786_1668_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<64, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1668_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1669_res = stg11_FIFO_buf80_stg12_1_merged1786_1669_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<80, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1669_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1670_res = stg11_FIFO_buf80_stg12_1_merged1786_1670_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<96, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1670_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1671_res = stg11_FIFO_buf80_stg12_1_merged1786_1671_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<112, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1671_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1672_res = stg11_FIFO_buf80_stg12_1_merged1786_1672_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<128, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1672_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1673_res = stg11_FIFO_buf80_stg12_1_merged1786_1673_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<144, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1673_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1674_res = stg11_FIFO_buf80_stg12_1_merged1786_1674_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<160, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1674_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1675_res = stg11_FIFO_buf80_stg12_1_merged1786_1675_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<176, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1675_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1676_res = stg11_FIFO_buf80_stg12_1_merged1786_1676_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<192, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1676_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1677_res = stg11_FIFO_buf80_stg12_1_merged1786_1677_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<208, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1677_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1678_res = stg11_FIFO_buf80_stg12_1_merged1786_1678_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<224, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1678_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1679_res = stg11_FIFO_buf80_stg12_1_merged1786_1679_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<240, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1679_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1680_res = stg11_FIFO_buf80_stg12_1_merged1786_1680_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<256, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1680_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1681_res = stg11_FIFO_buf80_stg12_1_merged1786_1681_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<272, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1681_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1682_res = stg11_FIFO_buf80_stg12_1_merged1786_1682_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<288, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1682_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1683_res = stg11_FIFO_buf80_stg12_1_merged1786_1683_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<304, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1683_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1684_res = stg11_FIFO_buf80_stg12_1_merged1786_1684_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<320, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1684_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1685_res = stg11_FIFO_buf80_stg12_1_merged1786_1685_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<336, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1685_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1686_res = stg11_FIFO_buf80_stg12_1_merged1786_1686_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<352, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1686_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1687_res = stg11_FIFO_buf80_stg12_1_merged1786_1687_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<368, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1687_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1688_res = stg11_FIFO_buf80_stg12_1_merged1786_1688_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<384, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1688_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1689_res = stg11_FIFO_buf80_stg12_1_merged1786_1689_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<400, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1689_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1690_res = stg11_FIFO_buf80_stg12_1_merged1786_1690_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<416, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1690_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1691_res = stg11_FIFO_buf80_stg12_1_merged1786_1691_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<432, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1691_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1692_res = stg11_FIFO_buf80_stg12_1_merged1786_1692_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<448, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1692_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1693_res = stg11_FIFO_buf80_stg12_1_merged1786_1693_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<464, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1693_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1694_res = stg11_FIFO_buf80_stg12_1_merged1786_1694_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<480, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1694_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1695_res = stg11_FIFO_buf80_stg12_1_merged1786_1695_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<496, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1695_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1696_res = stg11_FIFO_buf80_stg12_1_merged1786_1696_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<512, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1696_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1697_res = stg11_FIFO_buf80_stg12_1_merged1786_1697_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<528, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1697_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1698_res = stg11_FIFO_buf80_stg12_1_merged1786_1698_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<544, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1698_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1699_res = stg11_FIFO_buf80_stg12_1_merged1786_1699_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<560, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1699_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1700_res = stg11_FIFO_buf80_stg12_1_merged1786_1700_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<576, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1700_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1701_res = stg11_FIFO_buf80_stg12_1_merged1786_1701_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<592, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1701_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1702_res = stg11_FIFO_buf80_stg12_1_merged1786_1702_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<608, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1702_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1703_res = stg11_FIFO_buf80_stg12_1_merged1786_1703_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<624, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1703_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1704_res = stg11_FIFO_buf80_stg12_1_merged1786_1704_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<640, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1704_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1705_res = stg11_FIFO_buf80_stg12_1_merged1786_1705_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<656, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1705_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1706_res = stg11_FIFO_buf80_stg12_1_merged1786_1706_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<672, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1706_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1707_res = stg11_FIFO_buf80_stg12_1_merged1786_1707_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<688, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1707_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1708_res = stg11_FIFO_buf80_stg12_1_merged1786_1708_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<704, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1708_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1709_res = stg11_FIFO_buf80_stg12_1_merged1786_1709_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<720, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1709_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1710_res = stg11_FIFO_buf80_stg12_1_merged1786_1710_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<736, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1710_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1711_res = stg11_FIFO_buf80_stg12_1_merged1786_1711_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<752, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1711_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1712_res = stg11_FIFO_buf80_stg12_1_merged1786_1712_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<768, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1712_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1713_res = stg11_FIFO_buf80_stg12_1_merged1786_1713_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<784, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1713_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1714_res = stg11_FIFO_buf80_stg12_1_merged1786_1714_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<800, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1714_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1715_res = stg11_FIFO_buf80_stg12_1_merged1786_1715_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<816, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1715_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1716_res = stg11_FIFO_buf80_stg12_1_merged1786_1716_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<832, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1716_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1717_res = stg11_FIFO_buf80_stg12_1_merged1786_1717_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<848, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1717_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1718_res = stg11_FIFO_buf80_stg12_1_merged1786_1718_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<864, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1718_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1719_res = stg11_FIFO_buf80_stg12_1_merged1786_1719_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<880, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1719_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1720_res = stg11_FIFO_buf80_stg12_1_merged1786_1720_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<896, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1720_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1721_res = stg11_FIFO_buf80_stg12_1_merged1786_1721_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<912, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1721_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1722_res = stg11_FIFO_buf80_stg12_1_merged1786_1722_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<928, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1722_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1723_res = stg11_FIFO_buf80_stg12_1_merged1786_1723_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<944, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1723_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1724_res = stg11_FIFO_buf80_stg12_1_merged1786_1724_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<960, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1724_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1725_res = stg11_FIFO_buf80_stg12_1_merged1786_1725_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<976, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1725_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1726_res = stg11_FIFO_buf80_stg12_1_merged1786_1726_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<992, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1726_res);
	hw_uint<16> stg11_FIFO_buf80_stg12_1_merged1786_1727_res = stg11_FIFO_buf80_stg12_1_merged1786_1727_select(stg11_FIFO_buf80, root, stg12_0, stg12_1, dynamic_address);
	set_at<1008, 1024>(result, stg11_FIFO_buf80_stg12_1_merged1786_1727_res);
	return result;
}

struct stg12_stg12_1_merged1786_1648_to_stg12_stg12_ld21_merged1811_1632_cache {
	// RAM Box: {[15, 1119], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1786_1649_to_stg12_stg12_ld21_merged1811_1633_cache {
	// RAM Box: {[14, 1118], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1786_1650_to_stg12_stg12_ld21_merged1811_1634_cache {
	// RAM Box: {[13, 1117], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1786_1651_to_stg12_stg12_ld21_merged1811_1635_cache {
	// RAM Box: {[12, 1116], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1786_1652_to_stg12_stg12_ld21_merged1811_1636_cache {
	// RAM Box: {[11, 1115], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1786_1653_to_stg12_stg12_ld21_merged1811_1637_cache {
	// RAM Box: {[10, 1114], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1786_1654_to_stg12_stg12_ld21_merged1811_1638_cache {
	// RAM Box: {[9, 1113], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1786_1655_to_stg12_stg12_ld21_merged1811_1639_cache {
	// RAM Box: {[8, 1112], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1786_1656_to_stg12_stg12_ld21_merged1811_1640_cache {
	// RAM Box: {[7, 1111], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1786_1657_to_stg12_stg12_ld21_merged1811_1641_cache {
	// RAM Box: {[6, 1110], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1786_1658_to_stg12_stg12_ld21_merged1811_1642_cache {
	// RAM Box: {[5, 1109], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1786_1659_to_stg12_stg12_ld21_merged1811_1643_cache {
	// RAM Box: {[4, 1108], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1786_1660_to_stg12_stg12_ld21_merged1811_1644_cache {
	// RAM Box: {[3, 1107], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1786_1661_to_stg12_stg12_ld21_merged1811_1645_cache {
	// RAM Box: {[2, 1106], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1786_1662_to_stg12_stg12_ld21_merged1811_1646_cache {
	// RAM Box: {[1, 1105], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_stg12_1_merged1786_1663_to_stg12_stg12_ld21_merged1811_1647_cache {
	// RAM Box: {[0, 1104], [0, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg12_cache {
  // Reader addrs...
    // { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[15 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
    // { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[14 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
    // { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[13 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
    // { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[12 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
    // { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[11 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
    // { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[10 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
    // { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[9 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
    // { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[8 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
    // { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[7 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
    // { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[6 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
    // { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[5 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
    // { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[4 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
    // { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[3 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
    // { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[2 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
    // { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[1 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
    // { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
  // # of banks: 16
  stg12_stg12_1_merged1786_1648_to_stg12_stg12_ld21_merged1811_1632_cache stg12_stg12_1_merged1786_1648_to_stg12_stg12_ld21_merged1811_1632;
  stg12_stg12_1_merged1786_1649_to_stg12_stg12_ld21_merged1811_1633_cache stg12_stg12_1_merged1786_1649_to_stg12_stg12_ld21_merged1811_1633;
  stg12_stg12_1_merged1786_1650_to_stg12_stg12_ld21_merged1811_1634_cache stg12_stg12_1_merged1786_1650_to_stg12_stg12_ld21_merged1811_1634;
  stg12_stg12_1_merged1786_1651_to_stg12_stg12_ld21_merged1811_1635_cache stg12_stg12_1_merged1786_1651_to_stg12_stg12_ld21_merged1811_1635;
  stg12_stg12_1_merged1786_1652_to_stg12_stg12_ld21_merged1811_1636_cache stg12_stg12_1_merged1786_1652_to_stg12_stg12_ld21_merged1811_1636;
  stg12_stg12_1_merged1786_1653_to_stg12_stg12_ld21_merged1811_1637_cache stg12_stg12_1_merged1786_1653_to_stg12_stg12_ld21_merged1811_1637;
  stg12_stg12_1_merged1786_1654_to_stg12_stg12_ld21_merged1811_1638_cache stg12_stg12_1_merged1786_1654_to_stg12_stg12_ld21_merged1811_1638;
  stg12_stg12_1_merged1786_1655_to_stg12_stg12_ld21_merged1811_1639_cache stg12_stg12_1_merged1786_1655_to_stg12_stg12_ld21_merged1811_1639;
  stg12_stg12_1_merged1786_1656_to_stg12_stg12_ld21_merged1811_1640_cache stg12_stg12_1_merged1786_1656_to_stg12_stg12_ld21_merged1811_1640;
  stg12_stg12_1_merged1786_1657_to_stg12_stg12_ld21_merged1811_1641_cache stg12_stg12_1_merged1786_1657_to_stg12_stg12_ld21_merged1811_1641;
  stg12_stg12_1_merged1786_1658_to_stg12_stg12_ld21_merged1811_1642_cache stg12_stg12_1_merged1786_1658_to_stg12_stg12_ld21_merged1811_1642;
  stg12_stg12_1_merged1786_1659_to_stg12_stg12_ld21_merged1811_1643_cache stg12_stg12_1_merged1786_1659_to_stg12_stg12_ld21_merged1811_1643;
  stg12_stg12_1_merged1786_1660_to_stg12_stg12_ld21_merged1811_1644_cache stg12_stg12_1_merged1786_1660_to_stg12_stg12_ld21_merged1811_1644;
  stg12_stg12_1_merged1786_1661_to_stg12_stg12_ld21_merged1811_1645_cache stg12_stg12_1_merged1786_1661_to_stg12_stg12_ld21_merged1811_1645;
  stg12_stg12_1_merged1786_1662_to_stg12_stg12_ld21_merged1811_1646_cache stg12_stg12_1_merged1786_1662_to_stg12_stg12_ld21_merged1811_1646;
  stg12_stg12_1_merged1786_1663_to_stg12_stg12_ld21_merged1811_1647_cache stg12_stg12_1_merged1786_1663_to_stg12_stg12_ld21_merged1811_1647;
};



inline void stg12_stg12_1_merged1786_1648_write(hw_uint<16>& stg12_stg12_1_merged1786_1648, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1786_1648_to_stg12_stg12_ld21_merged1811_1632.push(stg12_stg12_1_merged1786_1648);
}

inline void stg12_stg12_1_merged1786_1649_write(hw_uint<16>& stg12_stg12_1_merged1786_1649, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1786_1649_to_stg12_stg12_ld21_merged1811_1633.push(stg12_stg12_1_merged1786_1649);
}

inline void stg12_stg12_1_merged1786_1650_write(hw_uint<16>& stg12_stg12_1_merged1786_1650, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1786_1650_to_stg12_stg12_ld21_merged1811_1634.push(stg12_stg12_1_merged1786_1650);
}

inline void stg12_stg12_1_merged1786_1651_write(hw_uint<16>& stg12_stg12_1_merged1786_1651, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1786_1651_to_stg12_stg12_ld21_merged1811_1635.push(stg12_stg12_1_merged1786_1651);
}

inline void stg12_stg12_1_merged1786_1652_write(hw_uint<16>& stg12_stg12_1_merged1786_1652, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1786_1652_to_stg12_stg12_ld21_merged1811_1636.push(stg12_stg12_1_merged1786_1652);
}

inline void stg12_stg12_1_merged1786_1653_write(hw_uint<16>& stg12_stg12_1_merged1786_1653, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1786_1653_to_stg12_stg12_ld21_merged1811_1637.push(stg12_stg12_1_merged1786_1653);
}

inline void stg12_stg12_1_merged1786_1654_write(hw_uint<16>& stg12_stg12_1_merged1786_1654, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1786_1654_to_stg12_stg12_ld21_merged1811_1638.push(stg12_stg12_1_merged1786_1654);
}

inline void stg12_stg12_1_merged1786_1655_write(hw_uint<16>& stg12_stg12_1_merged1786_1655, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1786_1655_to_stg12_stg12_ld21_merged1811_1639.push(stg12_stg12_1_merged1786_1655);
}

inline void stg12_stg12_1_merged1786_1656_write(hw_uint<16>& stg12_stg12_1_merged1786_1656, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1786_1656_to_stg12_stg12_ld21_merged1811_1640.push(stg12_stg12_1_merged1786_1656);
}

inline void stg12_stg12_1_merged1786_1657_write(hw_uint<16>& stg12_stg12_1_merged1786_1657, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1786_1657_to_stg12_stg12_ld21_merged1811_1641.push(stg12_stg12_1_merged1786_1657);
}

inline void stg12_stg12_1_merged1786_1658_write(hw_uint<16>& stg12_stg12_1_merged1786_1658, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1786_1658_to_stg12_stg12_ld21_merged1811_1642.push(stg12_stg12_1_merged1786_1658);
}

inline void stg12_stg12_1_merged1786_1659_write(hw_uint<16>& stg12_stg12_1_merged1786_1659, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1786_1659_to_stg12_stg12_ld21_merged1811_1643.push(stg12_stg12_1_merged1786_1659);
}

inline void stg12_stg12_1_merged1786_1660_write(hw_uint<16>& stg12_stg12_1_merged1786_1660, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1786_1660_to_stg12_stg12_ld21_merged1811_1644.push(stg12_stg12_1_merged1786_1660);
}

inline void stg12_stg12_1_merged1786_1661_write(hw_uint<16>& stg12_stg12_1_merged1786_1661, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1786_1661_to_stg12_stg12_ld21_merged1811_1645.push(stg12_stg12_1_merged1786_1661);
}

inline void stg12_stg12_1_merged1786_1662_write(hw_uint<16>& stg12_stg12_1_merged1786_1662, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1786_1662_to_stg12_stg12_ld21_merged1811_1646.push(stg12_stg12_1_merged1786_1662);
}

inline void stg12_stg12_1_merged1786_1663_write(hw_uint<16>& stg12_stg12_1_merged1786_1663, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged1786_1663_to_stg12_stg12_ld21_merged1811_1647.push(stg12_stg12_1_merged1786_1663);
}

inline hw_uint<16> stg12_stg12_ld21_merged1811_1632_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1811_1632 read pattern: { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[15 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
  // Read schedule : { stg12_ld21_merged1811[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 40] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_stg12_1_merged1786_1648 = stg12.stg12_stg12_1_merged1786_1648_to_stg12_stg12_ld21_merged1811_1632.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1786_1648;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1811_1633_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1811_1633 read pattern: { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[14 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
  // Read schedule : { stg12_ld21_merged1811[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 40] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_stg12_1_merged1786_1649 = stg12.stg12_stg12_1_merged1786_1649_to_stg12_stg12_ld21_merged1811_1633.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1786_1649;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1811_1634_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1811_1634 read pattern: { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[13 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
  // Read schedule : { stg12_ld21_merged1811[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 40] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_stg12_1_merged1786_1650 = stg12.stg12_stg12_1_merged1786_1650_to_stg12_stg12_ld21_merged1811_1634.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1786_1650;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1811_1635_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1811_1635 read pattern: { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[12 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
  // Read schedule : { stg12_ld21_merged1811[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 40] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_stg12_1_merged1786_1651 = stg12.stg12_stg12_1_merged1786_1651_to_stg12_stg12_ld21_merged1811_1635.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1786_1651;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1811_1636_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1811_1636 read pattern: { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[11 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
  // Read schedule : { stg12_ld21_merged1811[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 40] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_stg12_1_merged1786_1652 = stg12.stg12_stg12_1_merged1786_1652_to_stg12_stg12_ld21_merged1811_1636.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1786_1652;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1811_1637_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1811_1637 read pattern: { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[10 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
  // Read schedule : { stg12_ld21_merged1811[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 40] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_stg12_1_merged1786_1653 = stg12.stg12_stg12_1_merged1786_1653_to_stg12_stg12_ld21_merged1811_1637.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1786_1653;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1811_1638_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1811_1638 read pattern: { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[9 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
  // Read schedule : { stg12_ld21_merged1811[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 40] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_stg12_1_merged1786_1654 = stg12.stg12_stg12_1_merged1786_1654_to_stg12_stg12_ld21_merged1811_1638.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1786_1654;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1811_1639_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1811_1639 read pattern: { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[8 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
  // Read schedule : { stg12_ld21_merged1811[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 40] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_stg12_1_merged1786_1655 = stg12.stg12_stg12_1_merged1786_1655_to_stg12_stg12_ld21_merged1811_1639.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1786_1655;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1811_1640_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1811_1640 read pattern: { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[7 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
  // Read schedule : { stg12_ld21_merged1811[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 40] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_stg12_1_merged1786_1656 = stg12.stg12_stg12_1_merged1786_1656_to_stg12_stg12_ld21_merged1811_1640.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1786_1656;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1811_1641_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1811_1641 read pattern: { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[6 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
  // Read schedule : { stg12_ld21_merged1811[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 40] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_stg12_1_merged1786_1657 = stg12.stg12_stg12_1_merged1786_1657_to_stg12_stg12_ld21_merged1811_1641.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1786_1657;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1811_1642_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1811_1642 read pattern: { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[5 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
  // Read schedule : { stg12_ld21_merged1811[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 40] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_stg12_1_merged1786_1658 = stg12.stg12_stg12_1_merged1786_1658_to_stg12_stg12_ld21_merged1811_1642.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1786_1658;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1811_1643_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1811_1643 read pattern: { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[4 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
  // Read schedule : { stg12_ld21_merged1811[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 40] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_stg12_1_merged1786_1659 = stg12.stg12_stg12_1_merged1786_1659_to_stg12_stg12_ld21_merged1811_1643.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1786_1659;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1811_1644_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1811_1644 read pattern: { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[3 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
  // Read schedule : { stg12_ld21_merged1811[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 40] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_stg12_1_merged1786_1660 = stg12.stg12_stg12_1_merged1786_1660_to_stg12_stg12_ld21_merged1811_1644.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1786_1660;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1811_1645_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1811_1645 read pattern: { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[2 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
  // Read schedule : { stg12_ld21_merged1811[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 40] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_stg12_1_merged1786_1661 = stg12.stg12_stg12_1_merged1786_1661_to_stg12_stg12_ld21_merged1811_1645.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1786_1661;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1811_1646_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1811_1646 read pattern: { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[1 + 16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
  // Read schedule : { stg12_ld21_merged1811[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 40] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_stg12_1_merged1786_1662 = stg12.stg12_stg12_1_merged1786_1662_to_stg12_stg12_ld21_merged1811_1646.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1786_1662;
  return 0;
}

inline hw_uint<16> stg12_stg12_ld21_merged1811_1647_select(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg12_ld21_merged1811_1647 read pattern: { stg12_ld21_merged1811[root = 0, stg12_ld22, stg12_ld21] -> stg12[16stg12_ld21, stg12_ld22] : 0 <= stg12_ld22 <= 1083 and 0 <= stg12_ld21 <= 69 }
  // Read schedule : { stg12_ld21_merged1811[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 40] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  // Write schedule: { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_stg12_1_merged1786_1663 = stg12.stg12_stg12_1_merged1786_1663_to_stg12_stg12_ld21_merged1811_1647.peek(/* one reader or all rams */ 0);
  return value_stg12_stg12_1_merged1786_1663;
  return 0;
}

// # of bundles = 2
// stg12_1_merged1786_write
//	stg12_stg12_1_merged1786_1648
//	stg12_stg12_1_merged1786_1649
//	stg12_stg12_1_merged1786_1650
//	stg12_stg12_1_merged1786_1651
//	stg12_stg12_1_merged1786_1652
//	stg12_stg12_1_merged1786_1653
//	stg12_stg12_1_merged1786_1654
//	stg12_stg12_1_merged1786_1655
//	stg12_stg12_1_merged1786_1656
//	stg12_stg12_1_merged1786_1657
//	stg12_stg12_1_merged1786_1658
//	stg12_stg12_1_merged1786_1659
//	stg12_stg12_1_merged1786_1660
//	stg12_stg12_1_merged1786_1661
//	stg12_stg12_1_merged1786_1662
//	stg12_stg12_1_merged1786_1663
inline void stg12_stg12_1_merged1786_write_bundle_write(hw_uint<256>& stg12_1_merged1786_write, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
	hw_uint<16> stg12_stg12_1_merged1786_1648_res = stg12_1_merged1786_write.extract<0, 15>();
	stg12_stg12_1_merged1786_1648_write(stg12_stg12_1_merged1786_1648_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1786_1649_res = stg12_1_merged1786_write.extract<16, 31>();
	stg12_stg12_1_merged1786_1649_write(stg12_stg12_1_merged1786_1649_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1786_1650_res = stg12_1_merged1786_write.extract<32, 47>();
	stg12_stg12_1_merged1786_1650_write(stg12_stg12_1_merged1786_1650_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1786_1651_res = stg12_1_merged1786_write.extract<48, 63>();
	stg12_stg12_1_merged1786_1651_write(stg12_stg12_1_merged1786_1651_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1786_1652_res = stg12_1_merged1786_write.extract<64, 79>();
	stg12_stg12_1_merged1786_1652_write(stg12_stg12_1_merged1786_1652_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1786_1653_res = stg12_1_merged1786_write.extract<80, 95>();
	stg12_stg12_1_merged1786_1653_write(stg12_stg12_1_merged1786_1653_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1786_1654_res = stg12_1_merged1786_write.extract<96, 111>();
	stg12_stg12_1_merged1786_1654_write(stg12_stg12_1_merged1786_1654_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1786_1655_res = stg12_1_merged1786_write.extract<112, 127>();
	stg12_stg12_1_merged1786_1655_write(stg12_stg12_1_merged1786_1655_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1786_1656_res = stg12_1_merged1786_write.extract<128, 143>();
	stg12_stg12_1_merged1786_1656_write(stg12_stg12_1_merged1786_1656_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1786_1657_res = stg12_1_merged1786_write.extract<144, 159>();
	stg12_stg12_1_merged1786_1657_write(stg12_stg12_1_merged1786_1657_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1786_1658_res = stg12_1_merged1786_write.extract<160, 175>();
	stg12_stg12_1_merged1786_1658_write(stg12_stg12_1_merged1786_1658_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1786_1659_res = stg12_1_merged1786_write.extract<176, 191>();
	stg12_stg12_1_merged1786_1659_write(stg12_stg12_1_merged1786_1659_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1786_1660_res = stg12_1_merged1786_write.extract<192, 207>();
	stg12_stg12_1_merged1786_1660_write(stg12_stg12_1_merged1786_1660_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1786_1661_res = stg12_1_merged1786_write.extract<208, 223>();
	stg12_stg12_1_merged1786_1661_write(stg12_stg12_1_merged1786_1661_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1786_1662_res = stg12_1_merged1786_write.extract<224, 239>();
	stg12_stg12_1_merged1786_1662_write(stg12_stg12_1_merged1786_1662_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged1786_1663_res = stg12_1_merged1786_write.extract<240, 255>();
	stg12_stg12_1_merged1786_1663_write(stg12_stg12_1_merged1786_1663_res, stg12, root, stg12_0, stg12_1, dynamic_address);
}

// stg12_ld21_merged1811_read
//	stg12_stg12_ld21_merged1811_1632
//	stg12_stg12_ld21_merged1811_1633
//	stg12_stg12_ld21_merged1811_1634
//	stg12_stg12_ld21_merged1811_1635
//	stg12_stg12_ld21_merged1811_1636
//	stg12_stg12_ld21_merged1811_1637
//	stg12_stg12_ld21_merged1811_1638
//	stg12_stg12_ld21_merged1811_1639
//	stg12_stg12_ld21_merged1811_1640
//	stg12_stg12_ld21_merged1811_1641
//	stg12_stg12_ld21_merged1811_1642
//	stg12_stg12_ld21_merged1811_1643
//	stg12_stg12_ld21_merged1811_1644
//	stg12_stg12_ld21_merged1811_1645
//	stg12_stg12_ld21_merged1811_1646
//	stg12_stg12_ld21_merged1811_1647
inline hw_uint<256> stg12_stg12_ld21_merged1811_read_bundle_read(stg12_cache& stg12, int root, int stg12_ld22, int stg12_ld21, int dynamic_address) {
  // # of ports in bundle: 16
    // stg12_stg12_ld21_merged1811_1632
    // stg12_stg12_ld21_merged1811_1633
    // stg12_stg12_ld21_merged1811_1634
    // stg12_stg12_ld21_merged1811_1635
    // stg12_stg12_ld21_merged1811_1636
    // stg12_stg12_ld21_merged1811_1637
    // stg12_stg12_ld21_merged1811_1638
    // stg12_stg12_ld21_merged1811_1639
    // stg12_stg12_ld21_merged1811_1640
    // stg12_stg12_ld21_merged1811_1641
    // stg12_stg12_ld21_merged1811_1642
    // stg12_stg12_ld21_merged1811_1643
    // stg12_stg12_ld21_merged1811_1644
    // stg12_stg12_ld21_merged1811_1645
    // stg12_stg12_ld21_merged1811_1646
    // stg12_stg12_ld21_merged1811_1647

	hw_uint<256> result;
	hw_uint<16> stg12_stg12_ld21_merged1811_1632_res = stg12_stg12_ld21_merged1811_1632_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<0, 256>(result, stg12_stg12_ld21_merged1811_1632_res);
	hw_uint<16> stg12_stg12_ld21_merged1811_1633_res = stg12_stg12_ld21_merged1811_1633_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<16, 256>(result, stg12_stg12_ld21_merged1811_1633_res);
	hw_uint<16> stg12_stg12_ld21_merged1811_1634_res = stg12_stg12_ld21_merged1811_1634_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<32, 256>(result, stg12_stg12_ld21_merged1811_1634_res);
	hw_uint<16> stg12_stg12_ld21_merged1811_1635_res = stg12_stg12_ld21_merged1811_1635_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<48, 256>(result, stg12_stg12_ld21_merged1811_1635_res);
	hw_uint<16> stg12_stg12_ld21_merged1811_1636_res = stg12_stg12_ld21_merged1811_1636_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<64, 256>(result, stg12_stg12_ld21_merged1811_1636_res);
	hw_uint<16> stg12_stg12_ld21_merged1811_1637_res = stg12_stg12_ld21_merged1811_1637_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<80, 256>(result, stg12_stg12_ld21_merged1811_1637_res);
	hw_uint<16> stg12_stg12_ld21_merged1811_1638_res = stg12_stg12_ld21_merged1811_1638_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<96, 256>(result, stg12_stg12_ld21_merged1811_1638_res);
	hw_uint<16> stg12_stg12_ld21_merged1811_1639_res = stg12_stg12_ld21_merged1811_1639_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<112, 256>(result, stg12_stg12_ld21_merged1811_1639_res);
	hw_uint<16> stg12_stg12_ld21_merged1811_1640_res = stg12_stg12_ld21_merged1811_1640_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<128, 256>(result, stg12_stg12_ld21_merged1811_1640_res);
	hw_uint<16> stg12_stg12_ld21_merged1811_1641_res = stg12_stg12_ld21_merged1811_1641_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<144, 256>(result, stg12_stg12_ld21_merged1811_1641_res);
	hw_uint<16> stg12_stg12_ld21_merged1811_1642_res = stg12_stg12_ld21_merged1811_1642_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<160, 256>(result, stg12_stg12_ld21_merged1811_1642_res);
	hw_uint<16> stg12_stg12_ld21_merged1811_1643_res = stg12_stg12_ld21_merged1811_1643_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<176, 256>(result, stg12_stg12_ld21_merged1811_1643_res);
	hw_uint<16> stg12_stg12_ld21_merged1811_1644_res = stg12_stg12_ld21_merged1811_1644_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<192, 256>(result, stg12_stg12_ld21_merged1811_1644_res);
	hw_uint<16> stg12_stg12_ld21_merged1811_1645_res = stg12_stg12_ld21_merged1811_1645_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<208, 256>(result, stg12_stg12_ld21_merged1811_1645_res);
	hw_uint<16> stg12_stg12_ld21_merged1811_1646_res = stg12_stg12_ld21_merged1811_1646_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<224, 256>(result, stg12_stg12_ld21_merged1811_1646_res);
	hw_uint<16> stg12_stg12_ld21_merged1811_1647_res = stg12_stg12_ld21_merged1811_1647_select(stg12, root, stg12_ld22, stg12_ld21, dynamic_address);
	set_at<240, 256>(result, stg12_stg12_ld21_merged1811_1647_res);
	return result;
}

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584_merged_banks_4_cache {
	// RAM Box: {[15, 1103], [0, 1083]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585_merged_banks_4_cache {
	// RAM Box: {[14, 1102], [0, 1083]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586_merged_banks_4_cache {
	// RAM Box: {[13, 1101], [0, 1083]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587_merged_banks_4_cache {
	// RAM Box: {[12, 1100], [0, 1083]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588_merged_banks_4_cache {
	// RAM Box: {[11, 1099], [0, 1083]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589_merged_banks_4_cache {
	// RAM Box: {[10, 1098], [0, 1083]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590_merged_banks_4_cache {
	// RAM Box: {[9, 1097], [0, 1083]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591_merged_banks_4_cache {
	// RAM Box: {[8, 1096], [0, 1083]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592_merged_banks_4_cache {
	// RAM Box: {[7, 1095], [0, 1083]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593_merged_banks_4_cache {
	// RAM Box: {[6, 1094], [0, 1083]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594_merged_banks_4_cache {
	// RAM Box: {[5, 1093], [0, 1083]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595_merged_banks_4_cache {
	// RAM Box: {[4, 1092], [0, 1083]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596_merged_banks_4_cache {
	// RAM Box: {[3, 1091], [0, 1083]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597_merged_banks_4_cache {
	// RAM Box: {[2, 1090], [0, 1083]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598_merged_banks_4_cache {
	// RAM Box: {[1, 1089], [0, 1083]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599_merged_banks_4_cache {
	// RAM Box: {[0, 1104], [0, 1082]}
	// Capacity: 142
	// # of read delays: 5
  // 0, 1, 70, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 69> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}

	inline hw_uint<16> peek_71() {
		return f6;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_141() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_FIFO_buf84_cache {
  // Reader addrs...
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[15 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[15 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[16 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[15 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[14 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[14 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[15 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[14 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[13 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[13 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[14 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[13 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[12 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[12 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[13 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[12 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[11 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[11 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[12 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[11 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[10 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[10 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[11 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[10 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[9 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[9 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[10 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[9 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[8 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[8 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[9 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[8 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[7 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[7 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[8 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[7 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[6 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[6 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[7 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[6 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[5 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[5 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[6 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[5 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[4 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[4 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[5 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[4 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[3 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[3 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[4 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[3 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[2 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[2 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[3 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[2 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[1 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[1 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[2 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[1 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[1 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
    // { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // # of banks: 16
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598_merged_banks_4;
  stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599_merged_banks_4_cache stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599_merged_banks_4;
};



inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598);
}

inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599_write(hw_uint<16>& stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
  stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599_merged_banks_4.push(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599);
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1520_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1520 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[15 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584_merged_banks_4.peek_141();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1521_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1521 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[15 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1522_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1522 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[16 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599_merged_banks_4.peek_70();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1523_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1523 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[15 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1524_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1524 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[14 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585_merged_banks_4.peek_141();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1525_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1525 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[14 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1526_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1526 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[15 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1527_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1527 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[14 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1528_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1528 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[13 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586_merged_banks_4.peek_141();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1529_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1529 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[13 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1530_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1530 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[14 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1531_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1531 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[13 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1532_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1532 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[12 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587_merged_banks_4.peek_141();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1533_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1533 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[12 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1534_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1534 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[13 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1535_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1535 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[12 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1536_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1536 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[11 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588_merged_banks_4.peek_141();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1537_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1537 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[11 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1538_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1538 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[12 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1539_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1539 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[11 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1540_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1540 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[10 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589_merged_banks_4.peek_141();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1541_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1541 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[10 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1542_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1542 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[11 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1543_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1543 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[10 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1544_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1544 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[9 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590_merged_banks_4.peek_141();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1545_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1545 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[9 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1546_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1546 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[10 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1547_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1547 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[9 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1548_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1548 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[8 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591_merged_banks_4.peek_141();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1549_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1549 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[8 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1550_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1550 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[9 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1551_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1551 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[8 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1552_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1552 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[7 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592_merged_banks_4.peek_141();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1553_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1553 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[7 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1554_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1554 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[8 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1555_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1555 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[7 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1556_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1556 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[6 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593_merged_banks_4.peek_141();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1557_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1557 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[6 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1558_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1558 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[7 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1559_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1559 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[6 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1560_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1560 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[5 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594_merged_banks_4.peek_141();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1561_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1561 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[5 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1562_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1562 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[6 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1563_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1563 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[5 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1564_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1564 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[4 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595_merged_banks_4.peek_141();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1565_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1565 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[4 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1566_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1566 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[5 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1567_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1567 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[4 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1568_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1568 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[3 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596_merged_banks_4.peek_141();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1569_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1569 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[3 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1570_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1570 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[4 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1571_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1571 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[3 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1572_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1572 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[2 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597_merged_banks_4.peek_141();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1573_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1573 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[2 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1574_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1574 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[3 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1575_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1575 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[2 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1576_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1576 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[1 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598_merged_banks_4.peek_141();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1577_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1577 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[1 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1578_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1578 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[2 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1579_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1579 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[1 + 16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1580_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1580 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[16stg13_1, stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599_merged_banks_4.peek_141();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1581_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1581 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1582_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1582 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[1 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598_merged_banks_4.peek_71();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598;
  return 0;
}

inline hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1583_select(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_FIFO_buf84_stg13_1_merged1789_1583 read pattern: { stg13_1_merged1789[root = 0, stg13_0, stg13_1] -> stg12_FIFO_buf84[16stg13_1, 2 + stg13_0] : 0 <= stg13_0 <= 1081 and 0 <= stg13_1 <= 68 }
  // Read schedule : { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
  auto value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599 = stg12_FIFO_buf84.stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599_merged_banks_4.peek_1();
  return value_stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599;
  return 0;
}

// # of bundles = 2
// stg12_to_gp_620_ld85_merged1847_write
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598
//	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599
inline void stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_write_bundle_write(hw_uint<256>& stg12_to_gp_620_ld85_merged1847_write, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg12_to_gp_620_ld86, int stg12_to_gp_620_ld85, int dynamic_address) {
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584_res = stg12_to_gp_620_ld85_merged1847_write.extract<0, 15>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1584_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585_res = stg12_to_gp_620_ld85_merged1847_write.extract<16, 31>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1585_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586_res = stg12_to_gp_620_ld85_merged1847_write.extract<32, 47>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1586_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587_res = stg12_to_gp_620_ld85_merged1847_write.extract<48, 63>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1587_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588_res = stg12_to_gp_620_ld85_merged1847_write.extract<64, 79>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1588_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589_res = stg12_to_gp_620_ld85_merged1847_write.extract<80, 95>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1589_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590_res = stg12_to_gp_620_ld85_merged1847_write.extract<96, 111>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1590_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591_res = stg12_to_gp_620_ld85_merged1847_write.extract<112, 127>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1591_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592_res = stg12_to_gp_620_ld85_merged1847_write.extract<128, 143>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1592_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593_res = stg12_to_gp_620_ld85_merged1847_write.extract<144, 159>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1593_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594_res = stg12_to_gp_620_ld85_merged1847_write.extract<160, 175>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1594_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595_res = stg12_to_gp_620_ld85_merged1847_write.extract<176, 191>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1595_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596_res = stg12_to_gp_620_ld85_merged1847_write.extract<192, 207>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1596_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597_res = stg12_to_gp_620_ld85_merged1847_write.extract<208, 223>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1597_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598_res = stg12_to_gp_620_ld85_merged1847_write.extract<224, 239>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1598_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
	hw_uint<16> stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599_res = stg12_to_gp_620_ld85_merged1847_write.extract<240, 255>();
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599_write(stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_1599_res, stg12_FIFO_buf84, root, stg12_to_gp_620_ld86, stg12_to_gp_620_ld85, dynamic_address);
}

// stg13_1_merged1789_read
//	stg12_FIFO_buf84_stg13_1_merged1789_1520
//	stg12_FIFO_buf84_stg13_1_merged1789_1521
//	stg12_FIFO_buf84_stg13_1_merged1789_1522
//	stg12_FIFO_buf84_stg13_1_merged1789_1523
//	stg12_FIFO_buf84_stg13_1_merged1789_1524
//	stg12_FIFO_buf84_stg13_1_merged1789_1525
//	stg12_FIFO_buf84_stg13_1_merged1789_1526
//	stg12_FIFO_buf84_stg13_1_merged1789_1527
//	stg12_FIFO_buf84_stg13_1_merged1789_1528
//	stg12_FIFO_buf84_stg13_1_merged1789_1529
//	stg12_FIFO_buf84_stg13_1_merged1789_1530
//	stg12_FIFO_buf84_stg13_1_merged1789_1531
//	stg12_FIFO_buf84_stg13_1_merged1789_1532
//	stg12_FIFO_buf84_stg13_1_merged1789_1533
//	stg12_FIFO_buf84_stg13_1_merged1789_1534
//	stg12_FIFO_buf84_stg13_1_merged1789_1535
//	stg12_FIFO_buf84_stg13_1_merged1789_1536
//	stg12_FIFO_buf84_stg13_1_merged1789_1537
//	stg12_FIFO_buf84_stg13_1_merged1789_1538
//	stg12_FIFO_buf84_stg13_1_merged1789_1539
//	stg12_FIFO_buf84_stg13_1_merged1789_1540
//	stg12_FIFO_buf84_stg13_1_merged1789_1541
//	stg12_FIFO_buf84_stg13_1_merged1789_1542
//	stg12_FIFO_buf84_stg13_1_merged1789_1543
//	stg12_FIFO_buf84_stg13_1_merged1789_1544
//	stg12_FIFO_buf84_stg13_1_merged1789_1545
//	stg12_FIFO_buf84_stg13_1_merged1789_1546
//	stg12_FIFO_buf84_stg13_1_merged1789_1547
//	stg12_FIFO_buf84_stg13_1_merged1789_1548
//	stg12_FIFO_buf84_stg13_1_merged1789_1549
//	stg12_FIFO_buf84_stg13_1_merged1789_1550
//	stg12_FIFO_buf84_stg13_1_merged1789_1551
//	stg12_FIFO_buf84_stg13_1_merged1789_1552
//	stg12_FIFO_buf84_stg13_1_merged1789_1553
//	stg12_FIFO_buf84_stg13_1_merged1789_1554
//	stg12_FIFO_buf84_stg13_1_merged1789_1555
//	stg12_FIFO_buf84_stg13_1_merged1789_1556
//	stg12_FIFO_buf84_stg13_1_merged1789_1557
//	stg12_FIFO_buf84_stg13_1_merged1789_1558
//	stg12_FIFO_buf84_stg13_1_merged1789_1559
//	stg12_FIFO_buf84_stg13_1_merged1789_1560
//	stg12_FIFO_buf84_stg13_1_merged1789_1561
//	stg12_FIFO_buf84_stg13_1_merged1789_1562
//	stg12_FIFO_buf84_stg13_1_merged1789_1563
//	stg12_FIFO_buf84_stg13_1_merged1789_1564
//	stg12_FIFO_buf84_stg13_1_merged1789_1565
//	stg12_FIFO_buf84_stg13_1_merged1789_1566
//	stg12_FIFO_buf84_stg13_1_merged1789_1567
//	stg12_FIFO_buf84_stg13_1_merged1789_1568
//	stg12_FIFO_buf84_stg13_1_merged1789_1569
//	stg12_FIFO_buf84_stg13_1_merged1789_1570
//	stg12_FIFO_buf84_stg13_1_merged1789_1571
//	stg12_FIFO_buf84_stg13_1_merged1789_1572
//	stg12_FIFO_buf84_stg13_1_merged1789_1573
//	stg12_FIFO_buf84_stg13_1_merged1789_1574
//	stg12_FIFO_buf84_stg13_1_merged1789_1575
//	stg12_FIFO_buf84_stg13_1_merged1789_1576
//	stg12_FIFO_buf84_stg13_1_merged1789_1577
//	stg12_FIFO_buf84_stg13_1_merged1789_1578
//	stg12_FIFO_buf84_stg13_1_merged1789_1579
//	stg12_FIFO_buf84_stg13_1_merged1789_1580
//	stg12_FIFO_buf84_stg13_1_merged1789_1581
//	stg12_FIFO_buf84_stg13_1_merged1789_1582
//	stg12_FIFO_buf84_stg13_1_merged1789_1583
inline hw_uint<1024> stg12_FIFO_buf84_stg13_1_merged1789_read_bundle_read(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int root, int stg13_0, int stg13_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg12_FIFO_buf84_stg13_1_merged1789_1520
    // stg12_FIFO_buf84_stg13_1_merged1789_1521
    // stg12_FIFO_buf84_stg13_1_merged1789_1522
    // stg12_FIFO_buf84_stg13_1_merged1789_1523
    // stg12_FIFO_buf84_stg13_1_merged1789_1524
    // stg12_FIFO_buf84_stg13_1_merged1789_1525
    // stg12_FIFO_buf84_stg13_1_merged1789_1526
    // stg12_FIFO_buf84_stg13_1_merged1789_1527
    // stg12_FIFO_buf84_stg13_1_merged1789_1528
    // stg12_FIFO_buf84_stg13_1_merged1789_1529
    // stg12_FIFO_buf84_stg13_1_merged1789_1530
    // stg12_FIFO_buf84_stg13_1_merged1789_1531
    // stg12_FIFO_buf84_stg13_1_merged1789_1532
    // stg12_FIFO_buf84_stg13_1_merged1789_1533
    // stg12_FIFO_buf84_stg13_1_merged1789_1534
    // stg12_FIFO_buf84_stg13_1_merged1789_1535
    // stg12_FIFO_buf84_stg13_1_merged1789_1536
    // stg12_FIFO_buf84_stg13_1_merged1789_1537
    // stg12_FIFO_buf84_stg13_1_merged1789_1538
    // stg12_FIFO_buf84_stg13_1_merged1789_1539
    // stg12_FIFO_buf84_stg13_1_merged1789_1540
    // stg12_FIFO_buf84_stg13_1_merged1789_1541
    // stg12_FIFO_buf84_stg13_1_merged1789_1542
    // stg12_FIFO_buf84_stg13_1_merged1789_1543
    // stg12_FIFO_buf84_stg13_1_merged1789_1544
    // stg12_FIFO_buf84_stg13_1_merged1789_1545
    // stg12_FIFO_buf84_stg13_1_merged1789_1546
    // stg12_FIFO_buf84_stg13_1_merged1789_1547
    // stg12_FIFO_buf84_stg13_1_merged1789_1548
    // stg12_FIFO_buf84_stg13_1_merged1789_1549
    // stg12_FIFO_buf84_stg13_1_merged1789_1550
    // stg12_FIFO_buf84_stg13_1_merged1789_1551
    // stg12_FIFO_buf84_stg13_1_merged1789_1552
    // stg12_FIFO_buf84_stg13_1_merged1789_1553
    // stg12_FIFO_buf84_stg13_1_merged1789_1554
    // stg12_FIFO_buf84_stg13_1_merged1789_1555
    // stg12_FIFO_buf84_stg13_1_merged1789_1556
    // stg12_FIFO_buf84_stg13_1_merged1789_1557
    // stg12_FIFO_buf84_stg13_1_merged1789_1558
    // stg12_FIFO_buf84_stg13_1_merged1789_1559
    // stg12_FIFO_buf84_stg13_1_merged1789_1560
    // stg12_FIFO_buf84_stg13_1_merged1789_1561
    // stg12_FIFO_buf84_stg13_1_merged1789_1562
    // stg12_FIFO_buf84_stg13_1_merged1789_1563
    // stg12_FIFO_buf84_stg13_1_merged1789_1564
    // stg12_FIFO_buf84_stg13_1_merged1789_1565
    // stg12_FIFO_buf84_stg13_1_merged1789_1566
    // stg12_FIFO_buf84_stg13_1_merged1789_1567
    // stg12_FIFO_buf84_stg13_1_merged1789_1568
    // stg12_FIFO_buf84_stg13_1_merged1789_1569
    // stg12_FIFO_buf84_stg13_1_merged1789_1570
    // stg12_FIFO_buf84_stg13_1_merged1789_1571
    // stg12_FIFO_buf84_stg13_1_merged1789_1572
    // stg12_FIFO_buf84_stg13_1_merged1789_1573
    // stg12_FIFO_buf84_stg13_1_merged1789_1574
    // stg12_FIFO_buf84_stg13_1_merged1789_1575
    // stg12_FIFO_buf84_stg13_1_merged1789_1576
    // stg12_FIFO_buf84_stg13_1_merged1789_1577
    // stg12_FIFO_buf84_stg13_1_merged1789_1578
    // stg12_FIFO_buf84_stg13_1_merged1789_1579
    // stg12_FIFO_buf84_stg13_1_merged1789_1580
    // stg12_FIFO_buf84_stg13_1_merged1789_1581
    // stg12_FIFO_buf84_stg13_1_merged1789_1582
    // stg12_FIFO_buf84_stg13_1_merged1789_1583

	hw_uint<1024> result;
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1520_res = stg12_FIFO_buf84_stg13_1_merged1789_1520_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<0, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1520_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1521_res = stg12_FIFO_buf84_stg13_1_merged1789_1521_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<16, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1521_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1522_res = stg12_FIFO_buf84_stg13_1_merged1789_1522_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<32, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1522_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1523_res = stg12_FIFO_buf84_stg13_1_merged1789_1523_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<48, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1523_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1524_res = stg12_FIFO_buf84_stg13_1_merged1789_1524_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<64, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1524_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1525_res = stg12_FIFO_buf84_stg13_1_merged1789_1525_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<80, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1525_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1526_res = stg12_FIFO_buf84_stg13_1_merged1789_1526_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<96, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1526_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1527_res = stg12_FIFO_buf84_stg13_1_merged1789_1527_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<112, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1527_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1528_res = stg12_FIFO_buf84_stg13_1_merged1789_1528_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<128, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1528_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1529_res = stg12_FIFO_buf84_stg13_1_merged1789_1529_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<144, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1529_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1530_res = stg12_FIFO_buf84_stg13_1_merged1789_1530_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<160, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1530_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1531_res = stg12_FIFO_buf84_stg13_1_merged1789_1531_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<176, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1531_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1532_res = stg12_FIFO_buf84_stg13_1_merged1789_1532_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<192, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1532_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1533_res = stg12_FIFO_buf84_stg13_1_merged1789_1533_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<208, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1533_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1534_res = stg12_FIFO_buf84_stg13_1_merged1789_1534_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<224, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1534_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1535_res = stg12_FIFO_buf84_stg13_1_merged1789_1535_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<240, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1535_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1536_res = stg12_FIFO_buf84_stg13_1_merged1789_1536_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<256, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1536_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1537_res = stg12_FIFO_buf84_stg13_1_merged1789_1537_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<272, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1537_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1538_res = stg12_FIFO_buf84_stg13_1_merged1789_1538_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<288, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1538_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1539_res = stg12_FIFO_buf84_stg13_1_merged1789_1539_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<304, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1539_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1540_res = stg12_FIFO_buf84_stg13_1_merged1789_1540_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<320, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1540_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1541_res = stg12_FIFO_buf84_stg13_1_merged1789_1541_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<336, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1541_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1542_res = stg12_FIFO_buf84_stg13_1_merged1789_1542_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<352, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1542_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1543_res = stg12_FIFO_buf84_stg13_1_merged1789_1543_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<368, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1543_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1544_res = stg12_FIFO_buf84_stg13_1_merged1789_1544_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<384, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1544_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1545_res = stg12_FIFO_buf84_stg13_1_merged1789_1545_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<400, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1545_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1546_res = stg12_FIFO_buf84_stg13_1_merged1789_1546_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<416, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1546_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1547_res = stg12_FIFO_buf84_stg13_1_merged1789_1547_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<432, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1547_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1548_res = stg12_FIFO_buf84_stg13_1_merged1789_1548_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<448, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1548_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1549_res = stg12_FIFO_buf84_stg13_1_merged1789_1549_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<464, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1549_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1550_res = stg12_FIFO_buf84_stg13_1_merged1789_1550_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<480, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1550_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1551_res = stg12_FIFO_buf84_stg13_1_merged1789_1551_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<496, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1551_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1552_res = stg12_FIFO_buf84_stg13_1_merged1789_1552_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<512, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1552_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1553_res = stg12_FIFO_buf84_stg13_1_merged1789_1553_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<528, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1553_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1554_res = stg12_FIFO_buf84_stg13_1_merged1789_1554_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<544, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1554_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1555_res = stg12_FIFO_buf84_stg13_1_merged1789_1555_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<560, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1555_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1556_res = stg12_FIFO_buf84_stg13_1_merged1789_1556_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<576, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1556_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1557_res = stg12_FIFO_buf84_stg13_1_merged1789_1557_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<592, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1557_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1558_res = stg12_FIFO_buf84_stg13_1_merged1789_1558_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<608, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1558_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1559_res = stg12_FIFO_buf84_stg13_1_merged1789_1559_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<624, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1559_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1560_res = stg12_FIFO_buf84_stg13_1_merged1789_1560_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<640, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1560_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1561_res = stg12_FIFO_buf84_stg13_1_merged1789_1561_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<656, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1561_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1562_res = stg12_FIFO_buf84_stg13_1_merged1789_1562_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<672, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1562_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1563_res = stg12_FIFO_buf84_stg13_1_merged1789_1563_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<688, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1563_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1564_res = stg12_FIFO_buf84_stg13_1_merged1789_1564_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<704, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1564_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1565_res = stg12_FIFO_buf84_stg13_1_merged1789_1565_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<720, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1565_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1566_res = stg12_FIFO_buf84_stg13_1_merged1789_1566_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<736, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1566_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1567_res = stg12_FIFO_buf84_stg13_1_merged1789_1567_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<752, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1567_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1568_res = stg12_FIFO_buf84_stg13_1_merged1789_1568_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<768, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1568_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1569_res = stg12_FIFO_buf84_stg13_1_merged1789_1569_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<784, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1569_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1570_res = stg12_FIFO_buf84_stg13_1_merged1789_1570_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<800, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1570_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1571_res = stg12_FIFO_buf84_stg13_1_merged1789_1571_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<816, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1571_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1572_res = stg12_FIFO_buf84_stg13_1_merged1789_1572_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<832, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1572_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1573_res = stg12_FIFO_buf84_stg13_1_merged1789_1573_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<848, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1573_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1574_res = stg12_FIFO_buf84_stg13_1_merged1789_1574_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<864, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1574_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1575_res = stg12_FIFO_buf84_stg13_1_merged1789_1575_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<880, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1575_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1576_res = stg12_FIFO_buf84_stg13_1_merged1789_1576_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<896, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1576_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1577_res = stg12_FIFO_buf84_stg13_1_merged1789_1577_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<912, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1577_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1578_res = stg12_FIFO_buf84_stg13_1_merged1789_1578_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<928, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1578_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1579_res = stg12_FIFO_buf84_stg13_1_merged1789_1579_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<944, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1579_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1580_res = stg12_FIFO_buf84_stg13_1_merged1789_1580_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<960, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1580_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1581_res = stg12_FIFO_buf84_stg13_1_merged1789_1581_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<976, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1581_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1582_res = stg12_FIFO_buf84_stg13_1_merged1789_1582_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<992, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1582_res);
	hw_uint<16> stg12_FIFO_buf84_stg13_1_merged1789_1583_res = stg12_FIFO_buf84_stg13_1_merged1789_1583_select(stg12_FIFO_buf84, root, stg13_0, stg13_1, dynamic_address);
	set_at<1008, 1024>(result, stg12_FIFO_buf84_stg13_1_merged1789_1583_res);
	return result;
}

struct stg13_stg13_1_merged1789_1504_to_stg13_stg13_ld25_merged1813_1488_cache {
	// RAM Box: {[15, 1103], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1789_1505_to_stg13_stg13_ld25_merged1813_1489_cache {
	// RAM Box: {[14, 1102], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1789_1506_to_stg13_stg13_ld25_merged1813_1490_cache {
	// RAM Box: {[13, 1101], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1789_1507_to_stg13_stg13_ld25_merged1813_1491_cache {
	// RAM Box: {[12, 1100], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1789_1508_to_stg13_stg13_ld25_merged1813_1492_cache {
	// RAM Box: {[11, 1099], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1789_1509_to_stg13_stg13_ld25_merged1813_1493_cache {
	// RAM Box: {[10, 1098], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1789_1510_to_stg13_stg13_ld25_merged1813_1494_cache {
	// RAM Box: {[9, 1097], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1789_1511_to_stg13_stg13_ld25_merged1813_1495_cache {
	// RAM Box: {[8, 1096], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1789_1512_to_stg13_stg13_ld25_merged1813_1496_cache {
	// RAM Box: {[7, 1095], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1789_1513_to_stg13_stg13_ld25_merged1813_1497_cache {
	// RAM Box: {[6, 1094], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1789_1514_to_stg13_stg13_ld25_merged1813_1498_cache {
	// RAM Box: {[5, 1093], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1789_1515_to_stg13_stg13_ld25_merged1813_1499_cache {
	// RAM Box: {[4, 1092], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1789_1516_to_stg13_stg13_ld25_merged1813_1500_cache {
	// RAM Box: {[3, 1091], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1789_1517_to_stg13_stg13_ld25_merged1813_1501_cache {
	// RAM Box: {[2, 1090], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1789_1518_to_stg13_stg13_ld25_merged1813_1502_cache {
	// RAM Box: {[1, 1089], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_stg13_1_merged1789_1519_to_stg13_stg13_ld25_merged1813_1503_cache {
	// RAM Box: {[0, 1088], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg13_cache {
  // Reader addrs...
    // { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[15 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
    // { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[14 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
    // { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[13 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
    // { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[12 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
    // { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[11 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
    // { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[10 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
    // { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[9 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
    // { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[8 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
    // { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[7 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
    // { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[6 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
    // { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[5 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
    // { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[4 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
    // { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[3 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
    // { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[2 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
    // { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[1 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
    // { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
  // # of banks: 16
  stg13_stg13_1_merged1789_1504_to_stg13_stg13_ld25_merged1813_1488_cache stg13_stg13_1_merged1789_1504_to_stg13_stg13_ld25_merged1813_1488;
  stg13_stg13_1_merged1789_1505_to_stg13_stg13_ld25_merged1813_1489_cache stg13_stg13_1_merged1789_1505_to_stg13_stg13_ld25_merged1813_1489;
  stg13_stg13_1_merged1789_1506_to_stg13_stg13_ld25_merged1813_1490_cache stg13_stg13_1_merged1789_1506_to_stg13_stg13_ld25_merged1813_1490;
  stg13_stg13_1_merged1789_1507_to_stg13_stg13_ld25_merged1813_1491_cache stg13_stg13_1_merged1789_1507_to_stg13_stg13_ld25_merged1813_1491;
  stg13_stg13_1_merged1789_1508_to_stg13_stg13_ld25_merged1813_1492_cache stg13_stg13_1_merged1789_1508_to_stg13_stg13_ld25_merged1813_1492;
  stg13_stg13_1_merged1789_1509_to_stg13_stg13_ld25_merged1813_1493_cache stg13_stg13_1_merged1789_1509_to_stg13_stg13_ld25_merged1813_1493;
  stg13_stg13_1_merged1789_1510_to_stg13_stg13_ld25_merged1813_1494_cache stg13_stg13_1_merged1789_1510_to_stg13_stg13_ld25_merged1813_1494;
  stg13_stg13_1_merged1789_1511_to_stg13_stg13_ld25_merged1813_1495_cache stg13_stg13_1_merged1789_1511_to_stg13_stg13_ld25_merged1813_1495;
  stg13_stg13_1_merged1789_1512_to_stg13_stg13_ld25_merged1813_1496_cache stg13_stg13_1_merged1789_1512_to_stg13_stg13_ld25_merged1813_1496;
  stg13_stg13_1_merged1789_1513_to_stg13_stg13_ld25_merged1813_1497_cache stg13_stg13_1_merged1789_1513_to_stg13_stg13_ld25_merged1813_1497;
  stg13_stg13_1_merged1789_1514_to_stg13_stg13_ld25_merged1813_1498_cache stg13_stg13_1_merged1789_1514_to_stg13_stg13_ld25_merged1813_1498;
  stg13_stg13_1_merged1789_1515_to_stg13_stg13_ld25_merged1813_1499_cache stg13_stg13_1_merged1789_1515_to_stg13_stg13_ld25_merged1813_1499;
  stg13_stg13_1_merged1789_1516_to_stg13_stg13_ld25_merged1813_1500_cache stg13_stg13_1_merged1789_1516_to_stg13_stg13_ld25_merged1813_1500;
  stg13_stg13_1_merged1789_1517_to_stg13_stg13_ld25_merged1813_1501_cache stg13_stg13_1_merged1789_1517_to_stg13_stg13_ld25_merged1813_1501;
  stg13_stg13_1_merged1789_1518_to_stg13_stg13_ld25_merged1813_1502_cache stg13_stg13_1_merged1789_1518_to_stg13_stg13_ld25_merged1813_1502;
  stg13_stg13_1_merged1789_1519_to_stg13_stg13_ld25_merged1813_1503_cache stg13_stg13_1_merged1789_1519_to_stg13_stg13_ld25_merged1813_1503;
};



inline void stg13_stg13_1_merged1789_1504_write(hw_uint<16>& stg13_stg13_1_merged1789_1504, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1789_1504_to_stg13_stg13_ld25_merged1813_1488.push(stg13_stg13_1_merged1789_1504);
}

inline void stg13_stg13_1_merged1789_1505_write(hw_uint<16>& stg13_stg13_1_merged1789_1505, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1789_1505_to_stg13_stg13_ld25_merged1813_1489.push(stg13_stg13_1_merged1789_1505);
}

inline void stg13_stg13_1_merged1789_1506_write(hw_uint<16>& stg13_stg13_1_merged1789_1506, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1789_1506_to_stg13_stg13_ld25_merged1813_1490.push(stg13_stg13_1_merged1789_1506);
}

inline void stg13_stg13_1_merged1789_1507_write(hw_uint<16>& stg13_stg13_1_merged1789_1507, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1789_1507_to_stg13_stg13_ld25_merged1813_1491.push(stg13_stg13_1_merged1789_1507);
}

inline void stg13_stg13_1_merged1789_1508_write(hw_uint<16>& stg13_stg13_1_merged1789_1508, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1789_1508_to_stg13_stg13_ld25_merged1813_1492.push(stg13_stg13_1_merged1789_1508);
}

inline void stg13_stg13_1_merged1789_1509_write(hw_uint<16>& stg13_stg13_1_merged1789_1509, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1789_1509_to_stg13_stg13_ld25_merged1813_1493.push(stg13_stg13_1_merged1789_1509);
}

inline void stg13_stg13_1_merged1789_1510_write(hw_uint<16>& stg13_stg13_1_merged1789_1510, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1789_1510_to_stg13_stg13_ld25_merged1813_1494.push(stg13_stg13_1_merged1789_1510);
}

inline void stg13_stg13_1_merged1789_1511_write(hw_uint<16>& stg13_stg13_1_merged1789_1511, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1789_1511_to_stg13_stg13_ld25_merged1813_1495.push(stg13_stg13_1_merged1789_1511);
}

inline void stg13_stg13_1_merged1789_1512_write(hw_uint<16>& stg13_stg13_1_merged1789_1512, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1789_1512_to_stg13_stg13_ld25_merged1813_1496.push(stg13_stg13_1_merged1789_1512);
}

inline void stg13_stg13_1_merged1789_1513_write(hw_uint<16>& stg13_stg13_1_merged1789_1513, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1789_1513_to_stg13_stg13_ld25_merged1813_1497.push(stg13_stg13_1_merged1789_1513);
}

inline void stg13_stg13_1_merged1789_1514_write(hw_uint<16>& stg13_stg13_1_merged1789_1514, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1789_1514_to_stg13_stg13_ld25_merged1813_1498.push(stg13_stg13_1_merged1789_1514);
}

inline void stg13_stg13_1_merged1789_1515_write(hw_uint<16>& stg13_stg13_1_merged1789_1515, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1789_1515_to_stg13_stg13_ld25_merged1813_1499.push(stg13_stg13_1_merged1789_1515);
}

inline void stg13_stg13_1_merged1789_1516_write(hw_uint<16>& stg13_stg13_1_merged1789_1516, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1789_1516_to_stg13_stg13_ld25_merged1813_1500.push(stg13_stg13_1_merged1789_1516);
}

inline void stg13_stg13_1_merged1789_1517_write(hw_uint<16>& stg13_stg13_1_merged1789_1517, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1789_1517_to_stg13_stg13_ld25_merged1813_1501.push(stg13_stg13_1_merged1789_1517);
}

inline void stg13_stg13_1_merged1789_1518_write(hw_uint<16>& stg13_stg13_1_merged1789_1518, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1789_1518_to_stg13_stg13_ld25_merged1813_1502.push(stg13_stg13_1_merged1789_1518);
}

inline void stg13_stg13_1_merged1789_1519_write(hw_uint<16>& stg13_stg13_1_merged1789_1519, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged1789_1519_to_stg13_stg13_ld25_merged1813_1503.push(stg13_stg13_1_merged1789_1519);
}

inline hw_uint<16> stg13_stg13_ld25_merged1813_1488_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1813_1488 read pattern: { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[15 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
  // Read schedule : { stg13_ld25_merged1813[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 43] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_stg13_1_merged1789_1504 = stg13.stg13_stg13_1_merged1789_1504_to_stg13_stg13_ld25_merged1813_1488.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1789_1504;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1813_1489_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1813_1489 read pattern: { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[14 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
  // Read schedule : { stg13_ld25_merged1813[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 43] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_stg13_1_merged1789_1505 = stg13.stg13_stg13_1_merged1789_1505_to_stg13_stg13_ld25_merged1813_1489.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1789_1505;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1813_1490_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1813_1490 read pattern: { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[13 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
  // Read schedule : { stg13_ld25_merged1813[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 43] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_stg13_1_merged1789_1506 = stg13.stg13_stg13_1_merged1789_1506_to_stg13_stg13_ld25_merged1813_1490.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1789_1506;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1813_1491_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1813_1491 read pattern: { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[12 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
  // Read schedule : { stg13_ld25_merged1813[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 43] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_stg13_1_merged1789_1507 = stg13.stg13_stg13_1_merged1789_1507_to_stg13_stg13_ld25_merged1813_1491.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1789_1507;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1813_1492_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1813_1492 read pattern: { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[11 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
  // Read schedule : { stg13_ld25_merged1813[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 43] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_stg13_1_merged1789_1508 = stg13.stg13_stg13_1_merged1789_1508_to_stg13_stg13_ld25_merged1813_1492.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1789_1508;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1813_1493_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1813_1493 read pattern: { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[10 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
  // Read schedule : { stg13_ld25_merged1813[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 43] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_stg13_1_merged1789_1509 = stg13.stg13_stg13_1_merged1789_1509_to_stg13_stg13_ld25_merged1813_1493.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1789_1509;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1813_1494_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1813_1494 read pattern: { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[9 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
  // Read schedule : { stg13_ld25_merged1813[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 43] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_stg13_1_merged1789_1510 = stg13.stg13_stg13_1_merged1789_1510_to_stg13_stg13_ld25_merged1813_1494.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1789_1510;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1813_1495_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1813_1495 read pattern: { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[8 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
  // Read schedule : { stg13_ld25_merged1813[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 43] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_stg13_1_merged1789_1511 = stg13.stg13_stg13_1_merged1789_1511_to_stg13_stg13_ld25_merged1813_1495.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1789_1511;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1813_1496_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1813_1496 read pattern: { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[7 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
  // Read schedule : { stg13_ld25_merged1813[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 43] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_stg13_1_merged1789_1512 = stg13.stg13_stg13_1_merged1789_1512_to_stg13_stg13_ld25_merged1813_1496.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1789_1512;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1813_1497_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1813_1497 read pattern: { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[6 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
  // Read schedule : { stg13_ld25_merged1813[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 43] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_stg13_1_merged1789_1513 = stg13.stg13_stg13_1_merged1789_1513_to_stg13_stg13_ld25_merged1813_1497.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1789_1513;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1813_1498_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1813_1498 read pattern: { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[5 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
  // Read schedule : { stg13_ld25_merged1813[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 43] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_stg13_1_merged1789_1514 = stg13.stg13_stg13_1_merged1789_1514_to_stg13_stg13_ld25_merged1813_1498.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1789_1514;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1813_1499_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1813_1499 read pattern: { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[4 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
  // Read schedule : { stg13_ld25_merged1813[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 43] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_stg13_1_merged1789_1515 = stg13.stg13_stg13_1_merged1789_1515_to_stg13_stg13_ld25_merged1813_1499.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1789_1515;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1813_1500_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1813_1500 read pattern: { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[3 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
  // Read schedule : { stg13_ld25_merged1813[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 43] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_stg13_1_merged1789_1516 = stg13.stg13_stg13_1_merged1789_1516_to_stg13_stg13_ld25_merged1813_1500.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1789_1516;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1813_1501_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1813_1501 read pattern: { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[2 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
  // Read schedule : { stg13_ld25_merged1813[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 43] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_stg13_1_merged1789_1517 = stg13.stg13_stg13_1_merged1789_1517_to_stg13_stg13_ld25_merged1813_1501.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1789_1517;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1813_1502_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1813_1502 read pattern: { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[1 + 16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
  // Read schedule : { stg13_ld25_merged1813[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 43] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_stg13_1_merged1789_1518 = stg13.stg13_stg13_1_merged1789_1518_to_stg13_stg13_ld25_merged1813_1502.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1789_1518;
  return 0;
}

inline hw_uint<16> stg13_stg13_ld25_merged1813_1503_select(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg13_ld25_merged1813_1503 read pattern: { stg13_ld25_merged1813[root = 0, stg13_ld26, stg13_ld25] -> stg13[16stg13_ld25, stg13_ld26] : 0 <= stg13_ld26 <= 1081 and 0 <= stg13_ld25 <= 68 }
  // Read schedule : { stg13_ld25_merged1813[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 43] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  // Write schedule: { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_stg13_1_merged1789_1519 = stg13.stg13_stg13_1_merged1789_1519_to_stg13_stg13_ld25_merged1813_1503.peek(/* one reader or all rams */ 0);
  return value_stg13_stg13_1_merged1789_1519;
  return 0;
}

// # of bundles = 2
// stg13_1_merged1789_write
//	stg13_stg13_1_merged1789_1504
//	stg13_stg13_1_merged1789_1505
//	stg13_stg13_1_merged1789_1506
//	stg13_stg13_1_merged1789_1507
//	stg13_stg13_1_merged1789_1508
//	stg13_stg13_1_merged1789_1509
//	stg13_stg13_1_merged1789_1510
//	stg13_stg13_1_merged1789_1511
//	stg13_stg13_1_merged1789_1512
//	stg13_stg13_1_merged1789_1513
//	stg13_stg13_1_merged1789_1514
//	stg13_stg13_1_merged1789_1515
//	stg13_stg13_1_merged1789_1516
//	stg13_stg13_1_merged1789_1517
//	stg13_stg13_1_merged1789_1518
//	stg13_stg13_1_merged1789_1519
inline void stg13_stg13_1_merged1789_write_bundle_write(hw_uint<256>& stg13_1_merged1789_write, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
	hw_uint<16> stg13_stg13_1_merged1789_1504_res = stg13_1_merged1789_write.extract<0, 15>();
	stg13_stg13_1_merged1789_1504_write(stg13_stg13_1_merged1789_1504_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1789_1505_res = stg13_1_merged1789_write.extract<16, 31>();
	stg13_stg13_1_merged1789_1505_write(stg13_stg13_1_merged1789_1505_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1789_1506_res = stg13_1_merged1789_write.extract<32, 47>();
	stg13_stg13_1_merged1789_1506_write(stg13_stg13_1_merged1789_1506_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1789_1507_res = stg13_1_merged1789_write.extract<48, 63>();
	stg13_stg13_1_merged1789_1507_write(stg13_stg13_1_merged1789_1507_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1789_1508_res = stg13_1_merged1789_write.extract<64, 79>();
	stg13_stg13_1_merged1789_1508_write(stg13_stg13_1_merged1789_1508_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1789_1509_res = stg13_1_merged1789_write.extract<80, 95>();
	stg13_stg13_1_merged1789_1509_write(stg13_stg13_1_merged1789_1509_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1789_1510_res = stg13_1_merged1789_write.extract<96, 111>();
	stg13_stg13_1_merged1789_1510_write(stg13_stg13_1_merged1789_1510_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1789_1511_res = stg13_1_merged1789_write.extract<112, 127>();
	stg13_stg13_1_merged1789_1511_write(stg13_stg13_1_merged1789_1511_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1789_1512_res = stg13_1_merged1789_write.extract<128, 143>();
	stg13_stg13_1_merged1789_1512_write(stg13_stg13_1_merged1789_1512_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1789_1513_res = stg13_1_merged1789_write.extract<144, 159>();
	stg13_stg13_1_merged1789_1513_write(stg13_stg13_1_merged1789_1513_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1789_1514_res = stg13_1_merged1789_write.extract<160, 175>();
	stg13_stg13_1_merged1789_1514_write(stg13_stg13_1_merged1789_1514_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1789_1515_res = stg13_1_merged1789_write.extract<176, 191>();
	stg13_stg13_1_merged1789_1515_write(stg13_stg13_1_merged1789_1515_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1789_1516_res = stg13_1_merged1789_write.extract<192, 207>();
	stg13_stg13_1_merged1789_1516_write(stg13_stg13_1_merged1789_1516_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1789_1517_res = stg13_1_merged1789_write.extract<208, 223>();
	stg13_stg13_1_merged1789_1517_write(stg13_stg13_1_merged1789_1517_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1789_1518_res = stg13_1_merged1789_write.extract<224, 239>();
	stg13_stg13_1_merged1789_1518_write(stg13_stg13_1_merged1789_1518_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged1789_1519_res = stg13_1_merged1789_write.extract<240, 255>();
	stg13_stg13_1_merged1789_1519_write(stg13_stg13_1_merged1789_1519_res, stg13, root, stg13_0, stg13_1, dynamic_address);
}

// stg13_ld25_merged1813_read
//	stg13_stg13_ld25_merged1813_1488
//	stg13_stg13_ld25_merged1813_1489
//	stg13_stg13_ld25_merged1813_1490
//	stg13_stg13_ld25_merged1813_1491
//	stg13_stg13_ld25_merged1813_1492
//	stg13_stg13_ld25_merged1813_1493
//	stg13_stg13_ld25_merged1813_1494
//	stg13_stg13_ld25_merged1813_1495
//	stg13_stg13_ld25_merged1813_1496
//	stg13_stg13_ld25_merged1813_1497
//	stg13_stg13_ld25_merged1813_1498
//	stg13_stg13_ld25_merged1813_1499
//	stg13_stg13_ld25_merged1813_1500
//	stg13_stg13_ld25_merged1813_1501
//	stg13_stg13_ld25_merged1813_1502
//	stg13_stg13_ld25_merged1813_1503
inline hw_uint<256> stg13_stg13_ld25_merged1813_read_bundle_read(stg13_cache& stg13, int root, int stg13_ld26, int stg13_ld25, int dynamic_address) {
  // # of ports in bundle: 16
    // stg13_stg13_ld25_merged1813_1488
    // stg13_stg13_ld25_merged1813_1489
    // stg13_stg13_ld25_merged1813_1490
    // stg13_stg13_ld25_merged1813_1491
    // stg13_stg13_ld25_merged1813_1492
    // stg13_stg13_ld25_merged1813_1493
    // stg13_stg13_ld25_merged1813_1494
    // stg13_stg13_ld25_merged1813_1495
    // stg13_stg13_ld25_merged1813_1496
    // stg13_stg13_ld25_merged1813_1497
    // stg13_stg13_ld25_merged1813_1498
    // stg13_stg13_ld25_merged1813_1499
    // stg13_stg13_ld25_merged1813_1500
    // stg13_stg13_ld25_merged1813_1501
    // stg13_stg13_ld25_merged1813_1502
    // stg13_stg13_ld25_merged1813_1503

	hw_uint<256> result;
	hw_uint<16> stg13_stg13_ld25_merged1813_1488_res = stg13_stg13_ld25_merged1813_1488_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<0, 256>(result, stg13_stg13_ld25_merged1813_1488_res);
	hw_uint<16> stg13_stg13_ld25_merged1813_1489_res = stg13_stg13_ld25_merged1813_1489_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<16, 256>(result, stg13_stg13_ld25_merged1813_1489_res);
	hw_uint<16> stg13_stg13_ld25_merged1813_1490_res = stg13_stg13_ld25_merged1813_1490_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<32, 256>(result, stg13_stg13_ld25_merged1813_1490_res);
	hw_uint<16> stg13_stg13_ld25_merged1813_1491_res = stg13_stg13_ld25_merged1813_1491_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<48, 256>(result, stg13_stg13_ld25_merged1813_1491_res);
	hw_uint<16> stg13_stg13_ld25_merged1813_1492_res = stg13_stg13_ld25_merged1813_1492_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<64, 256>(result, stg13_stg13_ld25_merged1813_1492_res);
	hw_uint<16> stg13_stg13_ld25_merged1813_1493_res = stg13_stg13_ld25_merged1813_1493_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<80, 256>(result, stg13_stg13_ld25_merged1813_1493_res);
	hw_uint<16> stg13_stg13_ld25_merged1813_1494_res = stg13_stg13_ld25_merged1813_1494_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<96, 256>(result, stg13_stg13_ld25_merged1813_1494_res);
	hw_uint<16> stg13_stg13_ld25_merged1813_1495_res = stg13_stg13_ld25_merged1813_1495_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<112, 256>(result, stg13_stg13_ld25_merged1813_1495_res);
	hw_uint<16> stg13_stg13_ld25_merged1813_1496_res = stg13_stg13_ld25_merged1813_1496_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<128, 256>(result, stg13_stg13_ld25_merged1813_1496_res);
	hw_uint<16> stg13_stg13_ld25_merged1813_1497_res = stg13_stg13_ld25_merged1813_1497_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<144, 256>(result, stg13_stg13_ld25_merged1813_1497_res);
	hw_uint<16> stg13_stg13_ld25_merged1813_1498_res = stg13_stg13_ld25_merged1813_1498_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<160, 256>(result, stg13_stg13_ld25_merged1813_1498_res);
	hw_uint<16> stg13_stg13_ld25_merged1813_1499_res = stg13_stg13_ld25_merged1813_1499_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<176, 256>(result, stg13_stg13_ld25_merged1813_1499_res);
	hw_uint<16> stg13_stg13_ld25_merged1813_1500_res = stg13_stg13_ld25_merged1813_1500_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<192, 256>(result, stg13_stg13_ld25_merged1813_1500_res);
	hw_uint<16> stg13_stg13_ld25_merged1813_1501_res = stg13_stg13_ld25_merged1813_1501_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<208, 256>(result, stg13_stg13_ld25_merged1813_1501_res);
	hw_uint<16> stg13_stg13_ld25_merged1813_1502_res = stg13_stg13_ld25_merged1813_1502_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<224, 256>(result, stg13_stg13_ld25_merged1813_1502_res);
	hw_uint<16> stg13_stg13_ld25_merged1813_1503_res = stg13_stg13_ld25_merged1813_1503_select(stg13, root, stg13_ld26, stg13_ld25, dynamic_address);
	set_at<240, 256>(result, stg13_stg13_ld25_merged1813_1503_res);
	return result;
}

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440_merged_banks_4_cache {
	// RAM Box: {[15, 1087], [0, 1081]}
	// Capacity: 140
	// # of read delays: 4
  // 0, 1, 70, 139
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 68> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}

	inline hw_uint<16> peek_138() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_139() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441_merged_banks_4_cache {
	// RAM Box: {[14, 1086], [0, 1081]}
	// Capacity: 140
	// # of read delays: 4
  // 0, 1, 70, 139
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 68> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}

	inline hw_uint<16> peek_138() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_139() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442_merged_banks_4_cache {
	// RAM Box: {[13, 1085], [0, 1081]}
	// Capacity: 140
	// # of read delays: 4
  // 0, 1, 70, 139
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 68> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}

	inline hw_uint<16> peek_138() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_139() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443_merged_banks_4_cache {
	// RAM Box: {[12, 1084], [0, 1081]}
	// Capacity: 140
	// # of read delays: 4
  // 0, 1, 70, 139
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 68> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}

	inline hw_uint<16> peek_138() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_139() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444_merged_banks_4_cache {
	// RAM Box: {[11, 1083], [0, 1081]}
	// Capacity: 140
	// # of read delays: 4
  // 0, 1, 70, 139
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 68> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}

	inline hw_uint<16> peek_138() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_139() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445_merged_banks_4_cache {
	// RAM Box: {[10, 1082], [0, 1081]}
	// Capacity: 140
	// # of read delays: 4
  // 0, 1, 70, 139
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 68> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}

	inline hw_uint<16> peek_138() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_139() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446_merged_banks_4_cache {
	// RAM Box: {[9, 1081], [0, 1081]}
	// Capacity: 140
	// # of read delays: 4
  // 0, 1, 70, 139
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 68> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}

	inline hw_uint<16> peek_138() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_139() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447_merged_banks_4_cache {
	// RAM Box: {[8, 1080], [0, 1081]}
	// Capacity: 140
	// # of read delays: 4
  // 0, 1, 70, 139
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 68> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}

	inline hw_uint<16> peek_138() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_139() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448_merged_banks_4_cache {
	// RAM Box: {[7, 1079], [0, 1081]}
	// Capacity: 140
	// # of read delays: 4
  // 0, 1, 70, 139
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 68> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}

	inline hw_uint<16> peek_138() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_139() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449_merged_banks_4_cache {
	// RAM Box: {[6, 1078], [0, 1081]}
	// Capacity: 140
	// # of read delays: 4
  // 0, 1, 70, 139
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 68> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}

	inline hw_uint<16> peek_138() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_139() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450_merged_banks_4_cache {
	// RAM Box: {[5, 1077], [0, 1081]}
	// Capacity: 140
	// # of read delays: 4
  // 0, 1, 70, 139
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 68> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}

	inline hw_uint<16> peek_138() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_139() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451_merged_banks_4_cache {
	// RAM Box: {[4, 1076], [0, 1081]}
	// Capacity: 140
	// # of read delays: 4
  // 0, 1, 70, 139
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 68> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}

	inline hw_uint<16> peek_138() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_139() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452_merged_banks_4_cache {
	// RAM Box: {[3, 1075], [0, 1081]}
	// Capacity: 140
	// # of read delays: 4
  // 0, 1, 70, 139
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 68> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}

	inline hw_uint<16> peek_138() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_139() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453_merged_banks_4_cache {
	// RAM Box: {[2, 1074], [0, 1081]}
	// Capacity: 140
	// # of read delays: 4
  // 0, 1, 70, 139
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 68> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}

	inline hw_uint<16> peek_138() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_139() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454_merged_banks_4_cache {
	// RAM Box: {[1, 1073], [0, 1081]}
	// Capacity: 140
	// # of read delays: 4
  // 0, 1, 70, 139
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 68> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}

	inline hw_uint<16> peek_138() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_139() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455_merged_banks_4_cache {
	// RAM Box: {[0, 1088], [0, 1080]}
	// Capacity: 140
	// # of read delays: 5
  // 0, 1, 69, 70, 139
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 68> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_70() {
		return f6;
	}

	inline hw_uint<16> peek_138() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_139() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_FIFO_buf88_cache {
  // Reader addrs...
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[15 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[15 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[16 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[15 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[14 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[14 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[15 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[14 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[13 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[13 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[14 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[13 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[12 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[12 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[13 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[12 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[11 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[11 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[12 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[11 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[10 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[10 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[11 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[10 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[9 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[9 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[10 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[9 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[8 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[8 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[9 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[8 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[7 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[7 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[8 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[7 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[6 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[6 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[7 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[6 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[5 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[5 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[6 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[5 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[4 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[4 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[5 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[4 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[3 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[3 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[4 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[3 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[2 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[2 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[3 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[2 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[1 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[1 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[2 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[1 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[1 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
    // { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // # of banks: 16
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454_merged_banks_4;
  stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455_merged_banks_4_cache stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455_merged_banks_4;
};



inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454);
}

inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455_write(hw_uint<16>& stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
  stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455_merged_banks_4.push(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455);
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1376_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1376 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[15 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440_merged_banks_4.peek_139();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1377_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1377 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[15 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1378_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1378 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[16 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455_merged_banks_4.peek_69();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1379_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1379 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[15 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1380_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1380 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[14 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441_merged_banks_4.peek_139();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1381_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1381 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[14 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1382_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1382 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[15 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1383_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1383 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[14 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1384_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1384 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[13 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442_merged_banks_4.peek_139();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1385_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1385 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[13 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1386_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1386 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[14 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1387_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1387 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[13 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1388_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1388 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[12 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443_merged_banks_4.peek_139();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1389_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1389 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[12 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1390_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1390 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[13 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1391_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1391 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[12 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1392_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1392 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[11 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444_merged_banks_4.peek_139();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1393_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1393 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[11 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1394_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1394 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[12 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1395_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1395 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[11 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1396_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1396 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[10 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445_merged_banks_4.peek_139();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1397_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1397 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[10 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1398_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1398 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[11 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1399_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1399 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[10 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1400_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1400 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[9 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446_merged_banks_4.peek_139();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1401_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1401 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[9 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1402_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1402 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[10 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1403_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1403 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[9 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1404_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1404 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[8 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447_merged_banks_4.peek_139();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1405_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1405 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[8 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1406_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1406 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[9 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1407_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1407 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[8 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1408_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1408 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[7 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448_merged_banks_4.peek_139();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1409_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1409 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[7 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1410_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1410 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[8 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1411_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1411 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[7 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1412_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1412 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[6 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449_merged_banks_4.peek_139();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1413_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1413 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[6 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1414_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1414 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[7 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1415_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1415 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[6 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1416_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1416 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[5 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450_merged_banks_4.peek_139();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1417_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1417 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[5 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1418_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1418 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[6 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1419_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1419 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[5 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1420_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1420 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[4 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451_merged_banks_4.peek_139();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1421_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1421 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[4 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1422_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1422 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[5 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1423_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1423 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[4 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1424_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1424 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[3 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452_merged_banks_4.peek_139();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1425_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1425 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[3 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1426_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1426 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[4 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1427_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1427 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[3 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1428_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1428 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[2 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453_merged_banks_4.peek_139();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1429_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1429 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[2 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1430_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1430 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[3 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1431_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1431 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[2 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1432_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1432 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[1 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454_merged_banks_4.peek_139();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1433_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1433 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[1 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1434_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1434 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[2 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1435_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1435 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[1 + 16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1436_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1436 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455_merged_banks_4.peek_139();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1437_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1437 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1438_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1438 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[1 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454_merged_banks_4.peek_70();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454;
  return 0;
}

inline hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1439_select(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_FIFO_buf88_stg14_1_merged1792_1439 read pattern: { stg14_1_merged1792[root = 0, stg14_0, stg14_1] -> stg13_FIFO_buf88[16stg14_1, 2 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 67 }
  // Read schedule : { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
  auto value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455 = stg13_FIFO_buf88.stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455_merged_banks_4.peek_1();
  return value_stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455;
  return 0;
}

// # of bundles = 2
// stg13_to_gp_724_ld89_merged1853_write
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454
//	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455
inline void stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_write_bundle_write(hw_uint<256>& stg13_to_gp_724_ld89_merged1853_write, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg13_to_gp_724_ld90, int stg13_to_gp_724_ld89, int dynamic_address) {
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440_res = stg13_to_gp_724_ld89_merged1853_write.extract<0, 15>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1440_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441_res = stg13_to_gp_724_ld89_merged1853_write.extract<16, 31>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1441_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442_res = stg13_to_gp_724_ld89_merged1853_write.extract<32, 47>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1442_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443_res = stg13_to_gp_724_ld89_merged1853_write.extract<48, 63>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1443_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444_res = stg13_to_gp_724_ld89_merged1853_write.extract<64, 79>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1444_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445_res = stg13_to_gp_724_ld89_merged1853_write.extract<80, 95>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1445_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446_res = stg13_to_gp_724_ld89_merged1853_write.extract<96, 111>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1446_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447_res = stg13_to_gp_724_ld89_merged1853_write.extract<112, 127>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1447_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448_res = stg13_to_gp_724_ld89_merged1853_write.extract<128, 143>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1448_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449_res = stg13_to_gp_724_ld89_merged1853_write.extract<144, 159>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1449_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450_res = stg13_to_gp_724_ld89_merged1853_write.extract<160, 175>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1450_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451_res = stg13_to_gp_724_ld89_merged1853_write.extract<176, 191>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1451_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452_res = stg13_to_gp_724_ld89_merged1853_write.extract<192, 207>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1452_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453_res = stg13_to_gp_724_ld89_merged1853_write.extract<208, 223>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1453_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454_res = stg13_to_gp_724_ld89_merged1853_write.extract<224, 239>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1454_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
	hw_uint<16> stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455_res = stg13_to_gp_724_ld89_merged1853_write.extract<240, 255>();
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455_write(stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_1455_res, stg13_FIFO_buf88, root, stg13_to_gp_724_ld90, stg13_to_gp_724_ld89, dynamic_address);
}

// stg14_1_merged1792_read
//	stg13_FIFO_buf88_stg14_1_merged1792_1376
//	stg13_FIFO_buf88_stg14_1_merged1792_1377
//	stg13_FIFO_buf88_stg14_1_merged1792_1378
//	stg13_FIFO_buf88_stg14_1_merged1792_1379
//	stg13_FIFO_buf88_stg14_1_merged1792_1380
//	stg13_FIFO_buf88_stg14_1_merged1792_1381
//	stg13_FIFO_buf88_stg14_1_merged1792_1382
//	stg13_FIFO_buf88_stg14_1_merged1792_1383
//	stg13_FIFO_buf88_stg14_1_merged1792_1384
//	stg13_FIFO_buf88_stg14_1_merged1792_1385
//	stg13_FIFO_buf88_stg14_1_merged1792_1386
//	stg13_FIFO_buf88_stg14_1_merged1792_1387
//	stg13_FIFO_buf88_stg14_1_merged1792_1388
//	stg13_FIFO_buf88_stg14_1_merged1792_1389
//	stg13_FIFO_buf88_stg14_1_merged1792_1390
//	stg13_FIFO_buf88_stg14_1_merged1792_1391
//	stg13_FIFO_buf88_stg14_1_merged1792_1392
//	stg13_FIFO_buf88_stg14_1_merged1792_1393
//	stg13_FIFO_buf88_stg14_1_merged1792_1394
//	stg13_FIFO_buf88_stg14_1_merged1792_1395
//	stg13_FIFO_buf88_stg14_1_merged1792_1396
//	stg13_FIFO_buf88_stg14_1_merged1792_1397
//	stg13_FIFO_buf88_stg14_1_merged1792_1398
//	stg13_FIFO_buf88_stg14_1_merged1792_1399
//	stg13_FIFO_buf88_stg14_1_merged1792_1400
//	stg13_FIFO_buf88_stg14_1_merged1792_1401
//	stg13_FIFO_buf88_stg14_1_merged1792_1402
//	stg13_FIFO_buf88_stg14_1_merged1792_1403
//	stg13_FIFO_buf88_stg14_1_merged1792_1404
//	stg13_FIFO_buf88_stg14_1_merged1792_1405
//	stg13_FIFO_buf88_stg14_1_merged1792_1406
//	stg13_FIFO_buf88_stg14_1_merged1792_1407
//	stg13_FIFO_buf88_stg14_1_merged1792_1408
//	stg13_FIFO_buf88_stg14_1_merged1792_1409
//	stg13_FIFO_buf88_stg14_1_merged1792_1410
//	stg13_FIFO_buf88_stg14_1_merged1792_1411
//	stg13_FIFO_buf88_stg14_1_merged1792_1412
//	stg13_FIFO_buf88_stg14_1_merged1792_1413
//	stg13_FIFO_buf88_stg14_1_merged1792_1414
//	stg13_FIFO_buf88_stg14_1_merged1792_1415
//	stg13_FIFO_buf88_stg14_1_merged1792_1416
//	stg13_FIFO_buf88_stg14_1_merged1792_1417
//	stg13_FIFO_buf88_stg14_1_merged1792_1418
//	stg13_FIFO_buf88_stg14_1_merged1792_1419
//	stg13_FIFO_buf88_stg14_1_merged1792_1420
//	stg13_FIFO_buf88_stg14_1_merged1792_1421
//	stg13_FIFO_buf88_stg14_1_merged1792_1422
//	stg13_FIFO_buf88_stg14_1_merged1792_1423
//	stg13_FIFO_buf88_stg14_1_merged1792_1424
//	stg13_FIFO_buf88_stg14_1_merged1792_1425
//	stg13_FIFO_buf88_stg14_1_merged1792_1426
//	stg13_FIFO_buf88_stg14_1_merged1792_1427
//	stg13_FIFO_buf88_stg14_1_merged1792_1428
//	stg13_FIFO_buf88_stg14_1_merged1792_1429
//	stg13_FIFO_buf88_stg14_1_merged1792_1430
//	stg13_FIFO_buf88_stg14_1_merged1792_1431
//	stg13_FIFO_buf88_stg14_1_merged1792_1432
//	stg13_FIFO_buf88_stg14_1_merged1792_1433
//	stg13_FIFO_buf88_stg14_1_merged1792_1434
//	stg13_FIFO_buf88_stg14_1_merged1792_1435
//	stg13_FIFO_buf88_stg14_1_merged1792_1436
//	stg13_FIFO_buf88_stg14_1_merged1792_1437
//	stg13_FIFO_buf88_stg14_1_merged1792_1438
//	stg13_FIFO_buf88_stg14_1_merged1792_1439
inline hw_uint<1024> stg13_FIFO_buf88_stg14_1_merged1792_read_bundle_read(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int root, int stg14_0, int stg14_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg13_FIFO_buf88_stg14_1_merged1792_1376
    // stg13_FIFO_buf88_stg14_1_merged1792_1377
    // stg13_FIFO_buf88_stg14_1_merged1792_1378
    // stg13_FIFO_buf88_stg14_1_merged1792_1379
    // stg13_FIFO_buf88_stg14_1_merged1792_1380
    // stg13_FIFO_buf88_stg14_1_merged1792_1381
    // stg13_FIFO_buf88_stg14_1_merged1792_1382
    // stg13_FIFO_buf88_stg14_1_merged1792_1383
    // stg13_FIFO_buf88_stg14_1_merged1792_1384
    // stg13_FIFO_buf88_stg14_1_merged1792_1385
    // stg13_FIFO_buf88_stg14_1_merged1792_1386
    // stg13_FIFO_buf88_stg14_1_merged1792_1387
    // stg13_FIFO_buf88_stg14_1_merged1792_1388
    // stg13_FIFO_buf88_stg14_1_merged1792_1389
    // stg13_FIFO_buf88_stg14_1_merged1792_1390
    // stg13_FIFO_buf88_stg14_1_merged1792_1391
    // stg13_FIFO_buf88_stg14_1_merged1792_1392
    // stg13_FIFO_buf88_stg14_1_merged1792_1393
    // stg13_FIFO_buf88_stg14_1_merged1792_1394
    // stg13_FIFO_buf88_stg14_1_merged1792_1395
    // stg13_FIFO_buf88_stg14_1_merged1792_1396
    // stg13_FIFO_buf88_stg14_1_merged1792_1397
    // stg13_FIFO_buf88_stg14_1_merged1792_1398
    // stg13_FIFO_buf88_stg14_1_merged1792_1399
    // stg13_FIFO_buf88_stg14_1_merged1792_1400
    // stg13_FIFO_buf88_stg14_1_merged1792_1401
    // stg13_FIFO_buf88_stg14_1_merged1792_1402
    // stg13_FIFO_buf88_stg14_1_merged1792_1403
    // stg13_FIFO_buf88_stg14_1_merged1792_1404
    // stg13_FIFO_buf88_stg14_1_merged1792_1405
    // stg13_FIFO_buf88_stg14_1_merged1792_1406
    // stg13_FIFO_buf88_stg14_1_merged1792_1407
    // stg13_FIFO_buf88_stg14_1_merged1792_1408
    // stg13_FIFO_buf88_stg14_1_merged1792_1409
    // stg13_FIFO_buf88_stg14_1_merged1792_1410
    // stg13_FIFO_buf88_stg14_1_merged1792_1411
    // stg13_FIFO_buf88_stg14_1_merged1792_1412
    // stg13_FIFO_buf88_stg14_1_merged1792_1413
    // stg13_FIFO_buf88_stg14_1_merged1792_1414
    // stg13_FIFO_buf88_stg14_1_merged1792_1415
    // stg13_FIFO_buf88_stg14_1_merged1792_1416
    // stg13_FIFO_buf88_stg14_1_merged1792_1417
    // stg13_FIFO_buf88_stg14_1_merged1792_1418
    // stg13_FIFO_buf88_stg14_1_merged1792_1419
    // stg13_FIFO_buf88_stg14_1_merged1792_1420
    // stg13_FIFO_buf88_stg14_1_merged1792_1421
    // stg13_FIFO_buf88_stg14_1_merged1792_1422
    // stg13_FIFO_buf88_stg14_1_merged1792_1423
    // stg13_FIFO_buf88_stg14_1_merged1792_1424
    // stg13_FIFO_buf88_stg14_1_merged1792_1425
    // stg13_FIFO_buf88_stg14_1_merged1792_1426
    // stg13_FIFO_buf88_stg14_1_merged1792_1427
    // stg13_FIFO_buf88_stg14_1_merged1792_1428
    // stg13_FIFO_buf88_stg14_1_merged1792_1429
    // stg13_FIFO_buf88_stg14_1_merged1792_1430
    // stg13_FIFO_buf88_stg14_1_merged1792_1431
    // stg13_FIFO_buf88_stg14_1_merged1792_1432
    // stg13_FIFO_buf88_stg14_1_merged1792_1433
    // stg13_FIFO_buf88_stg14_1_merged1792_1434
    // stg13_FIFO_buf88_stg14_1_merged1792_1435
    // stg13_FIFO_buf88_stg14_1_merged1792_1436
    // stg13_FIFO_buf88_stg14_1_merged1792_1437
    // stg13_FIFO_buf88_stg14_1_merged1792_1438
    // stg13_FIFO_buf88_stg14_1_merged1792_1439

	hw_uint<1024> result;
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1376_res = stg13_FIFO_buf88_stg14_1_merged1792_1376_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<0, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1376_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1377_res = stg13_FIFO_buf88_stg14_1_merged1792_1377_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<16, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1377_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1378_res = stg13_FIFO_buf88_stg14_1_merged1792_1378_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<32, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1378_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1379_res = stg13_FIFO_buf88_stg14_1_merged1792_1379_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<48, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1379_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1380_res = stg13_FIFO_buf88_stg14_1_merged1792_1380_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<64, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1380_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1381_res = stg13_FIFO_buf88_stg14_1_merged1792_1381_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<80, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1381_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1382_res = stg13_FIFO_buf88_stg14_1_merged1792_1382_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<96, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1382_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1383_res = stg13_FIFO_buf88_stg14_1_merged1792_1383_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<112, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1383_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1384_res = stg13_FIFO_buf88_stg14_1_merged1792_1384_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<128, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1384_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1385_res = stg13_FIFO_buf88_stg14_1_merged1792_1385_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<144, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1385_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1386_res = stg13_FIFO_buf88_stg14_1_merged1792_1386_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<160, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1386_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1387_res = stg13_FIFO_buf88_stg14_1_merged1792_1387_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<176, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1387_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1388_res = stg13_FIFO_buf88_stg14_1_merged1792_1388_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<192, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1388_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1389_res = stg13_FIFO_buf88_stg14_1_merged1792_1389_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<208, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1389_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1390_res = stg13_FIFO_buf88_stg14_1_merged1792_1390_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<224, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1390_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1391_res = stg13_FIFO_buf88_stg14_1_merged1792_1391_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<240, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1391_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1392_res = stg13_FIFO_buf88_stg14_1_merged1792_1392_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<256, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1392_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1393_res = stg13_FIFO_buf88_stg14_1_merged1792_1393_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<272, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1393_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1394_res = stg13_FIFO_buf88_stg14_1_merged1792_1394_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<288, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1394_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1395_res = stg13_FIFO_buf88_stg14_1_merged1792_1395_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<304, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1395_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1396_res = stg13_FIFO_buf88_stg14_1_merged1792_1396_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<320, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1396_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1397_res = stg13_FIFO_buf88_stg14_1_merged1792_1397_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<336, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1397_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1398_res = stg13_FIFO_buf88_stg14_1_merged1792_1398_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<352, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1398_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1399_res = stg13_FIFO_buf88_stg14_1_merged1792_1399_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<368, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1399_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1400_res = stg13_FIFO_buf88_stg14_1_merged1792_1400_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<384, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1400_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1401_res = stg13_FIFO_buf88_stg14_1_merged1792_1401_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<400, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1401_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1402_res = stg13_FIFO_buf88_stg14_1_merged1792_1402_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<416, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1402_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1403_res = stg13_FIFO_buf88_stg14_1_merged1792_1403_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<432, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1403_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1404_res = stg13_FIFO_buf88_stg14_1_merged1792_1404_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<448, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1404_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1405_res = stg13_FIFO_buf88_stg14_1_merged1792_1405_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<464, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1405_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1406_res = stg13_FIFO_buf88_stg14_1_merged1792_1406_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<480, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1406_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1407_res = stg13_FIFO_buf88_stg14_1_merged1792_1407_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<496, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1407_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1408_res = stg13_FIFO_buf88_stg14_1_merged1792_1408_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<512, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1408_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1409_res = stg13_FIFO_buf88_stg14_1_merged1792_1409_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<528, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1409_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1410_res = stg13_FIFO_buf88_stg14_1_merged1792_1410_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<544, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1410_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1411_res = stg13_FIFO_buf88_stg14_1_merged1792_1411_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<560, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1411_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1412_res = stg13_FIFO_buf88_stg14_1_merged1792_1412_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<576, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1412_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1413_res = stg13_FIFO_buf88_stg14_1_merged1792_1413_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<592, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1413_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1414_res = stg13_FIFO_buf88_stg14_1_merged1792_1414_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<608, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1414_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1415_res = stg13_FIFO_buf88_stg14_1_merged1792_1415_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<624, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1415_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1416_res = stg13_FIFO_buf88_stg14_1_merged1792_1416_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<640, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1416_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1417_res = stg13_FIFO_buf88_stg14_1_merged1792_1417_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<656, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1417_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1418_res = stg13_FIFO_buf88_stg14_1_merged1792_1418_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<672, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1418_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1419_res = stg13_FIFO_buf88_stg14_1_merged1792_1419_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<688, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1419_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1420_res = stg13_FIFO_buf88_stg14_1_merged1792_1420_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<704, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1420_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1421_res = stg13_FIFO_buf88_stg14_1_merged1792_1421_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<720, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1421_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1422_res = stg13_FIFO_buf88_stg14_1_merged1792_1422_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<736, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1422_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1423_res = stg13_FIFO_buf88_stg14_1_merged1792_1423_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<752, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1423_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1424_res = stg13_FIFO_buf88_stg14_1_merged1792_1424_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<768, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1424_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1425_res = stg13_FIFO_buf88_stg14_1_merged1792_1425_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<784, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1425_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1426_res = stg13_FIFO_buf88_stg14_1_merged1792_1426_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<800, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1426_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1427_res = stg13_FIFO_buf88_stg14_1_merged1792_1427_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<816, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1427_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1428_res = stg13_FIFO_buf88_stg14_1_merged1792_1428_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<832, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1428_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1429_res = stg13_FIFO_buf88_stg14_1_merged1792_1429_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<848, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1429_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1430_res = stg13_FIFO_buf88_stg14_1_merged1792_1430_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<864, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1430_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1431_res = stg13_FIFO_buf88_stg14_1_merged1792_1431_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<880, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1431_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1432_res = stg13_FIFO_buf88_stg14_1_merged1792_1432_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<896, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1432_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1433_res = stg13_FIFO_buf88_stg14_1_merged1792_1433_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<912, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1433_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1434_res = stg13_FIFO_buf88_stg14_1_merged1792_1434_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<928, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1434_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1435_res = stg13_FIFO_buf88_stg14_1_merged1792_1435_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<944, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1435_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1436_res = stg13_FIFO_buf88_stg14_1_merged1792_1436_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<960, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1436_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1437_res = stg13_FIFO_buf88_stg14_1_merged1792_1437_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<976, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1437_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1438_res = stg13_FIFO_buf88_stg14_1_merged1792_1438_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<992, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1438_res);
	hw_uint<16> stg13_FIFO_buf88_stg14_1_merged1792_1439_res = stg13_FIFO_buf88_stg14_1_merged1792_1439_select(stg13_FIFO_buf88, root, stg14_0, stg14_1, dynamic_address);
	set_at<1008, 1024>(result, stg13_FIFO_buf88_stg14_1_merged1792_1439_res);
	return result;
}

struct stg14_stg14_1_merged1792_1360_to_stg14_stg14_ld29_merged1827_1344_cache {
	// RAM Box: {[15, 1087], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1792_1361_to_stg14_stg14_ld29_merged1827_1345_cache {
	// RAM Box: {[14, 1086], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1792_1362_to_stg14_stg14_ld29_merged1827_1346_cache {
	// RAM Box: {[13, 1085], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1792_1363_to_stg14_stg14_ld29_merged1827_1347_cache {
	// RAM Box: {[12, 1084], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1792_1364_to_stg14_stg14_ld29_merged1827_1348_cache {
	// RAM Box: {[11, 1083], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1792_1365_to_stg14_stg14_ld29_merged1827_1349_cache {
	// RAM Box: {[10, 1082], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1792_1366_to_stg14_stg14_ld29_merged1827_1350_cache {
	// RAM Box: {[9, 1081], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1792_1367_to_stg14_stg14_ld29_merged1827_1351_cache {
	// RAM Box: {[8, 1080], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1792_1368_to_stg14_stg14_ld29_merged1827_1352_cache {
	// RAM Box: {[7, 1079], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1792_1369_to_stg14_stg14_ld29_merged1827_1353_cache {
	// RAM Box: {[6, 1078], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1792_1370_to_stg14_stg14_ld29_merged1827_1354_cache {
	// RAM Box: {[5, 1077], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1792_1371_to_stg14_stg14_ld29_merged1827_1355_cache {
	// RAM Box: {[4, 1076], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1792_1372_to_stg14_stg14_ld29_merged1827_1356_cache {
	// RAM Box: {[3, 1075], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1792_1373_to_stg14_stg14_ld29_merged1827_1357_cache {
	// RAM Box: {[2, 1074], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1792_1374_to_stg14_stg14_ld29_merged1827_1358_cache {
	// RAM Box: {[1, 1073], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged1792_1375_to_stg14_stg14_ld29_merged1827_1359_cache {
	// RAM Box: {[0, 1072], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_cache {
  // Reader addrs...
    // { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[15 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
    // { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[14 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
    // { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[13 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
    // { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[12 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
    // { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[11 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
    // { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[10 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
    // { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[9 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
    // { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[8 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
    // { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[7 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
    // { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[6 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
    // { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[5 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
    // { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[4 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
    // { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[3 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
    // { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[2 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
    // { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[1 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
    // { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
  // # of banks: 16
  stg14_stg14_1_merged1792_1360_to_stg14_stg14_ld29_merged1827_1344_cache stg14_stg14_1_merged1792_1360_to_stg14_stg14_ld29_merged1827_1344;
  stg14_stg14_1_merged1792_1361_to_stg14_stg14_ld29_merged1827_1345_cache stg14_stg14_1_merged1792_1361_to_stg14_stg14_ld29_merged1827_1345;
  stg14_stg14_1_merged1792_1362_to_stg14_stg14_ld29_merged1827_1346_cache stg14_stg14_1_merged1792_1362_to_stg14_stg14_ld29_merged1827_1346;
  stg14_stg14_1_merged1792_1363_to_stg14_stg14_ld29_merged1827_1347_cache stg14_stg14_1_merged1792_1363_to_stg14_stg14_ld29_merged1827_1347;
  stg14_stg14_1_merged1792_1364_to_stg14_stg14_ld29_merged1827_1348_cache stg14_stg14_1_merged1792_1364_to_stg14_stg14_ld29_merged1827_1348;
  stg14_stg14_1_merged1792_1365_to_stg14_stg14_ld29_merged1827_1349_cache stg14_stg14_1_merged1792_1365_to_stg14_stg14_ld29_merged1827_1349;
  stg14_stg14_1_merged1792_1366_to_stg14_stg14_ld29_merged1827_1350_cache stg14_stg14_1_merged1792_1366_to_stg14_stg14_ld29_merged1827_1350;
  stg14_stg14_1_merged1792_1367_to_stg14_stg14_ld29_merged1827_1351_cache stg14_stg14_1_merged1792_1367_to_stg14_stg14_ld29_merged1827_1351;
  stg14_stg14_1_merged1792_1368_to_stg14_stg14_ld29_merged1827_1352_cache stg14_stg14_1_merged1792_1368_to_stg14_stg14_ld29_merged1827_1352;
  stg14_stg14_1_merged1792_1369_to_stg14_stg14_ld29_merged1827_1353_cache stg14_stg14_1_merged1792_1369_to_stg14_stg14_ld29_merged1827_1353;
  stg14_stg14_1_merged1792_1370_to_stg14_stg14_ld29_merged1827_1354_cache stg14_stg14_1_merged1792_1370_to_stg14_stg14_ld29_merged1827_1354;
  stg14_stg14_1_merged1792_1371_to_stg14_stg14_ld29_merged1827_1355_cache stg14_stg14_1_merged1792_1371_to_stg14_stg14_ld29_merged1827_1355;
  stg14_stg14_1_merged1792_1372_to_stg14_stg14_ld29_merged1827_1356_cache stg14_stg14_1_merged1792_1372_to_stg14_stg14_ld29_merged1827_1356;
  stg14_stg14_1_merged1792_1373_to_stg14_stg14_ld29_merged1827_1357_cache stg14_stg14_1_merged1792_1373_to_stg14_stg14_ld29_merged1827_1357;
  stg14_stg14_1_merged1792_1374_to_stg14_stg14_ld29_merged1827_1358_cache stg14_stg14_1_merged1792_1374_to_stg14_stg14_ld29_merged1827_1358;
  stg14_stg14_1_merged1792_1375_to_stg14_stg14_ld29_merged1827_1359_cache stg14_stg14_1_merged1792_1375_to_stg14_stg14_ld29_merged1827_1359;
};



inline void stg14_stg14_1_merged1792_1360_write(hw_uint<16>& stg14_stg14_1_merged1792_1360, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1792_1360_to_stg14_stg14_ld29_merged1827_1344.push(stg14_stg14_1_merged1792_1360);
}

inline void stg14_stg14_1_merged1792_1361_write(hw_uint<16>& stg14_stg14_1_merged1792_1361, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1792_1361_to_stg14_stg14_ld29_merged1827_1345.push(stg14_stg14_1_merged1792_1361);
}

inline void stg14_stg14_1_merged1792_1362_write(hw_uint<16>& stg14_stg14_1_merged1792_1362, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1792_1362_to_stg14_stg14_ld29_merged1827_1346.push(stg14_stg14_1_merged1792_1362);
}

inline void stg14_stg14_1_merged1792_1363_write(hw_uint<16>& stg14_stg14_1_merged1792_1363, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1792_1363_to_stg14_stg14_ld29_merged1827_1347.push(stg14_stg14_1_merged1792_1363);
}

inline void stg14_stg14_1_merged1792_1364_write(hw_uint<16>& stg14_stg14_1_merged1792_1364, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1792_1364_to_stg14_stg14_ld29_merged1827_1348.push(stg14_stg14_1_merged1792_1364);
}

inline void stg14_stg14_1_merged1792_1365_write(hw_uint<16>& stg14_stg14_1_merged1792_1365, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1792_1365_to_stg14_stg14_ld29_merged1827_1349.push(stg14_stg14_1_merged1792_1365);
}

inline void stg14_stg14_1_merged1792_1366_write(hw_uint<16>& stg14_stg14_1_merged1792_1366, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1792_1366_to_stg14_stg14_ld29_merged1827_1350.push(stg14_stg14_1_merged1792_1366);
}

inline void stg14_stg14_1_merged1792_1367_write(hw_uint<16>& stg14_stg14_1_merged1792_1367, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1792_1367_to_stg14_stg14_ld29_merged1827_1351.push(stg14_stg14_1_merged1792_1367);
}

inline void stg14_stg14_1_merged1792_1368_write(hw_uint<16>& stg14_stg14_1_merged1792_1368, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1792_1368_to_stg14_stg14_ld29_merged1827_1352.push(stg14_stg14_1_merged1792_1368);
}

inline void stg14_stg14_1_merged1792_1369_write(hw_uint<16>& stg14_stg14_1_merged1792_1369, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1792_1369_to_stg14_stg14_ld29_merged1827_1353.push(stg14_stg14_1_merged1792_1369);
}

inline void stg14_stg14_1_merged1792_1370_write(hw_uint<16>& stg14_stg14_1_merged1792_1370, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1792_1370_to_stg14_stg14_ld29_merged1827_1354.push(stg14_stg14_1_merged1792_1370);
}

inline void stg14_stg14_1_merged1792_1371_write(hw_uint<16>& stg14_stg14_1_merged1792_1371, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1792_1371_to_stg14_stg14_ld29_merged1827_1355.push(stg14_stg14_1_merged1792_1371);
}

inline void stg14_stg14_1_merged1792_1372_write(hw_uint<16>& stg14_stg14_1_merged1792_1372, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1792_1372_to_stg14_stg14_ld29_merged1827_1356.push(stg14_stg14_1_merged1792_1372);
}

inline void stg14_stg14_1_merged1792_1373_write(hw_uint<16>& stg14_stg14_1_merged1792_1373, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1792_1373_to_stg14_stg14_ld29_merged1827_1357.push(stg14_stg14_1_merged1792_1373);
}

inline void stg14_stg14_1_merged1792_1374_write(hw_uint<16>& stg14_stg14_1_merged1792_1374, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1792_1374_to_stg14_stg14_ld29_merged1827_1358.push(stg14_stg14_1_merged1792_1374);
}

inline void stg14_stg14_1_merged1792_1375_write(hw_uint<16>& stg14_stg14_1_merged1792_1375, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged1792_1375_to_stg14_stg14_ld29_merged1827_1359.push(stg14_stg14_1_merged1792_1375);
}

inline hw_uint<16> stg14_stg14_ld29_merged1827_1344_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1827_1344 read pattern: { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[15 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
  // Read schedule : { stg14_ld29_merged1827[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_stg14_1_merged1792_1360 = stg14.stg14_stg14_1_merged1792_1360_to_stg14_stg14_ld29_merged1827_1344.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1792_1360;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1827_1345_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1827_1345 read pattern: { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[14 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
  // Read schedule : { stg14_ld29_merged1827[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_stg14_1_merged1792_1361 = stg14.stg14_stg14_1_merged1792_1361_to_stg14_stg14_ld29_merged1827_1345.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1792_1361;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1827_1346_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1827_1346 read pattern: { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[13 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
  // Read schedule : { stg14_ld29_merged1827[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_stg14_1_merged1792_1362 = stg14.stg14_stg14_1_merged1792_1362_to_stg14_stg14_ld29_merged1827_1346.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1792_1362;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1827_1347_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1827_1347 read pattern: { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[12 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
  // Read schedule : { stg14_ld29_merged1827[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_stg14_1_merged1792_1363 = stg14.stg14_stg14_1_merged1792_1363_to_stg14_stg14_ld29_merged1827_1347.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1792_1363;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1827_1348_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1827_1348 read pattern: { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[11 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
  // Read schedule : { stg14_ld29_merged1827[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_stg14_1_merged1792_1364 = stg14.stg14_stg14_1_merged1792_1364_to_stg14_stg14_ld29_merged1827_1348.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1792_1364;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1827_1349_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1827_1349 read pattern: { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[10 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
  // Read schedule : { stg14_ld29_merged1827[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_stg14_1_merged1792_1365 = stg14.stg14_stg14_1_merged1792_1365_to_stg14_stg14_ld29_merged1827_1349.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1792_1365;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1827_1350_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1827_1350 read pattern: { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[9 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
  // Read schedule : { stg14_ld29_merged1827[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_stg14_1_merged1792_1366 = stg14.stg14_stg14_1_merged1792_1366_to_stg14_stg14_ld29_merged1827_1350.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1792_1366;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1827_1351_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1827_1351 read pattern: { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[8 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
  // Read schedule : { stg14_ld29_merged1827[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_stg14_1_merged1792_1367 = stg14.stg14_stg14_1_merged1792_1367_to_stg14_stg14_ld29_merged1827_1351.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1792_1367;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1827_1352_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1827_1352 read pattern: { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[7 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
  // Read schedule : { stg14_ld29_merged1827[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_stg14_1_merged1792_1368 = stg14.stg14_stg14_1_merged1792_1368_to_stg14_stg14_ld29_merged1827_1352.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1792_1368;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1827_1353_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1827_1353 read pattern: { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[6 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
  // Read schedule : { stg14_ld29_merged1827[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_stg14_1_merged1792_1369 = stg14.stg14_stg14_1_merged1792_1369_to_stg14_stg14_ld29_merged1827_1353.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1792_1369;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1827_1354_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1827_1354 read pattern: { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[5 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
  // Read schedule : { stg14_ld29_merged1827[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_stg14_1_merged1792_1370 = stg14.stg14_stg14_1_merged1792_1370_to_stg14_stg14_ld29_merged1827_1354.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1792_1370;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1827_1355_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1827_1355 read pattern: { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[4 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
  // Read schedule : { stg14_ld29_merged1827[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_stg14_1_merged1792_1371 = stg14.stg14_stg14_1_merged1792_1371_to_stg14_stg14_ld29_merged1827_1355.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1792_1371;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1827_1356_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1827_1356 read pattern: { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[3 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
  // Read schedule : { stg14_ld29_merged1827[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_stg14_1_merged1792_1372 = stg14.stg14_stg14_1_merged1792_1372_to_stg14_stg14_ld29_merged1827_1356.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1792_1372;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1827_1357_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1827_1357 read pattern: { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[2 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
  // Read schedule : { stg14_ld29_merged1827[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_stg14_1_merged1792_1373 = stg14.stg14_stg14_1_merged1792_1373_to_stg14_stg14_ld29_merged1827_1357.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1792_1373;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1827_1358_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1827_1358 read pattern: { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[1 + 16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
  // Read schedule : { stg14_ld29_merged1827[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_stg14_1_merged1792_1374 = stg14.stg14_stg14_1_merged1792_1374_to_stg14_stg14_ld29_merged1827_1358.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1792_1374;
  return 0;
}

inline hw_uint<16> stg14_stg14_ld29_merged1827_1359_select(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_stg14_ld29_merged1827_1359 read pattern: { stg14_ld29_merged1827[root = 0, stg14_ld30, stg14_ld29] -> stg14[16stg14_ld29, stg14_ld30] : 0 <= stg14_ld30 <= 1079 and 0 <= stg14_ld29 <= 67 }
  // Read schedule : { stg14_ld29_merged1827[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_stg14_1_merged1792_1375 = stg14.stg14_stg14_1_merged1792_1375_to_stg14_stg14_ld29_merged1827_1359.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged1792_1375;
  return 0;
}

// # of bundles = 2
// stg14_1_merged1792_write
//	stg14_stg14_1_merged1792_1360
//	stg14_stg14_1_merged1792_1361
//	stg14_stg14_1_merged1792_1362
//	stg14_stg14_1_merged1792_1363
//	stg14_stg14_1_merged1792_1364
//	stg14_stg14_1_merged1792_1365
//	stg14_stg14_1_merged1792_1366
//	stg14_stg14_1_merged1792_1367
//	stg14_stg14_1_merged1792_1368
//	stg14_stg14_1_merged1792_1369
//	stg14_stg14_1_merged1792_1370
//	stg14_stg14_1_merged1792_1371
//	stg14_stg14_1_merged1792_1372
//	stg14_stg14_1_merged1792_1373
//	stg14_stg14_1_merged1792_1374
//	stg14_stg14_1_merged1792_1375
inline void stg14_stg14_1_merged1792_write_bundle_write(hw_uint<256>& stg14_1_merged1792_write, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
	hw_uint<16> stg14_stg14_1_merged1792_1360_res = stg14_1_merged1792_write.extract<0, 15>();
	stg14_stg14_1_merged1792_1360_write(stg14_stg14_1_merged1792_1360_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1792_1361_res = stg14_1_merged1792_write.extract<16, 31>();
	stg14_stg14_1_merged1792_1361_write(stg14_stg14_1_merged1792_1361_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1792_1362_res = stg14_1_merged1792_write.extract<32, 47>();
	stg14_stg14_1_merged1792_1362_write(stg14_stg14_1_merged1792_1362_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1792_1363_res = stg14_1_merged1792_write.extract<48, 63>();
	stg14_stg14_1_merged1792_1363_write(stg14_stg14_1_merged1792_1363_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1792_1364_res = stg14_1_merged1792_write.extract<64, 79>();
	stg14_stg14_1_merged1792_1364_write(stg14_stg14_1_merged1792_1364_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1792_1365_res = stg14_1_merged1792_write.extract<80, 95>();
	stg14_stg14_1_merged1792_1365_write(stg14_stg14_1_merged1792_1365_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1792_1366_res = stg14_1_merged1792_write.extract<96, 111>();
	stg14_stg14_1_merged1792_1366_write(stg14_stg14_1_merged1792_1366_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1792_1367_res = stg14_1_merged1792_write.extract<112, 127>();
	stg14_stg14_1_merged1792_1367_write(stg14_stg14_1_merged1792_1367_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1792_1368_res = stg14_1_merged1792_write.extract<128, 143>();
	stg14_stg14_1_merged1792_1368_write(stg14_stg14_1_merged1792_1368_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1792_1369_res = stg14_1_merged1792_write.extract<144, 159>();
	stg14_stg14_1_merged1792_1369_write(stg14_stg14_1_merged1792_1369_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1792_1370_res = stg14_1_merged1792_write.extract<160, 175>();
	stg14_stg14_1_merged1792_1370_write(stg14_stg14_1_merged1792_1370_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1792_1371_res = stg14_1_merged1792_write.extract<176, 191>();
	stg14_stg14_1_merged1792_1371_write(stg14_stg14_1_merged1792_1371_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1792_1372_res = stg14_1_merged1792_write.extract<192, 207>();
	stg14_stg14_1_merged1792_1372_write(stg14_stg14_1_merged1792_1372_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1792_1373_res = stg14_1_merged1792_write.extract<208, 223>();
	stg14_stg14_1_merged1792_1373_write(stg14_stg14_1_merged1792_1373_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1792_1374_res = stg14_1_merged1792_write.extract<224, 239>();
	stg14_stg14_1_merged1792_1374_write(stg14_stg14_1_merged1792_1374_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged1792_1375_res = stg14_1_merged1792_write.extract<240, 255>();
	stg14_stg14_1_merged1792_1375_write(stg14_stg14_1_merged1792_1375_res, stg14, root, stg14_0, stg14_1, dynamic_address);
}

// stg14_ld29_merged1827_read
//	stg14_stg14_ld29_merged1827_1344
//	stg14_stg14_ld29_merged1827_1345
//	stg14_stg14_ld29_merged1827_1346
//	stg14_stg14_ld29_merged1827_1347
//	stg14_stg14_ld29_merged1827_1348
//	stg14_stg14_ld29_merged1827_1349
//	stg14_stg14_ld29_merged1827_1350
//	stg14_stg14_ld29_merged1827_1351
//	stg14_stg14_ld29_merged1827_1352
//	stg14_stg14_ld29_merged1827_1353
//	stg14_stg14_ld29_merged1827_1354
//	stg14_stg14_ld29_merged1827_1355
//	stg14_stg14_ld29_merged1827_1356
//	stg14_stg14_ld29_merged1827_1357
//	stg14_stg14_ld29_merged1827_1358
//	stg14_stg14_ld29_merged1827_1359
inline hw_uint<256> stg14_stg14_ld29_merged1827_read_bundle_read(stg14_cache& stg14, int root, int stg14_ld30, int stg14_ld29, int dynamic_address) {
  // # of ports in bundle: 16
    // stg14_stg14_ld29_merged1827_1344
    // stg14_stg14_ld29_merged1827_1345
    // stg14_stg14_ld29_merged1827_1346
    // stg14_stg14_ld29_merged1827_1347
    // stg14_stg14_ld29_merged1827_1348
    // stg14_stg14_ld29_merged1827_1349
    // stg14_stg14_ld29_merged1827_1350
    // stg14_stg14_ld29_merged1827_1351
    // stg14_stg14_ld29_merged1827_1352
    // stg14_stg14_ld29_merged1827_1353
    // stg14_stg14_ld29_merged1827_1354
    // stg14_stg14_ld29_merged1827_1355
    // stg14_stg14_ld29_merged1827_1356
    // stg14_stg14_ld29_merged1827_1357
    // stg14_stg14_ld29_merged1827_1358
    // stg14_stg14_ld29_merged1827_1359

	hw_uint<256> result;
	hw_uint<16> stg14_stg14_ld29_merged1827_1344_res = stg14_stg14_ld29_merged1827_1344_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<0, 256>(result, stg14_stg14_ld29_merged1827_1344_res);
	hw_uint<16> stg14_stg14_ld29_merged1827_1345_res = stg14_stg14_ld29_merged1827_1345_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<16, 256>(result, stg14_stg14_ld29_merged1827_1345_res);
	hw_uint<16> stg14_stg14_ld29_merged1827_1346_res = stg14_stg14_ld29_merged1827_1346_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<32, 256>(result, stg14_stg14_ld29_merged1827_1346_res);
	hw_uint<16> stg14_stg14_ld29_merged1827_1347_res = stg14_stg14_ld29_merged1827_1347_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<48, 256>(result, stg14_stg14_ld29_merged1827_1347_res);
	hw_uint<16> stg14_stg14_ld29_merged1827_1348_res = stg14_stg14_ld29_merged1827_1348_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<64, 256>(result, stg14_stg14_ld29_merged1827_1348_res);
	hw_uint<16> stg14_stg14_ld29_merged1827_1349_res = stg14_stg14_ld29_merged1827_1349_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<80, 256>(result, stg14_stg14_ld29_merged1827_1349_res);
	hw_uint<16> stg14_stg14_ld29_merged1827_1350_res = stg14_stg14_ld29_merged1827_1350_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<96, 256>(result, stg14_stg14_ld29_merged1827_1350_res);
	hw_uint<16> stg14_stg14_ld29_merged1827_1351_res = stg14_stg14_ld29_merged1827_1351_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<112, 256>(result, stg14_stg14_ld29_merged1827_1351_res);
	hw_uint<16> stg14_stg14_ld29_merged1827_1352_res = stg14_stg14_ld29_merged1827_1352_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<128, 256>(result, stg14_stg14_ld29_merged1827_1352_res);
	hw_uint<16> stg14_stg14_ld29_merged1827_1353_res = stg14_stg14_ld29_merged1827_1353_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<144, 256>(result, stg14_stg14_ld29_merged1827_1353_res);
	hw_uint<16> stg14_stg14_ld29_merged1827_1354_res = stg14_stg14_ld29_merged1827_1354_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<160, 256>(result, stg14_stg14_ld29_merged1827_1354_res);
	hw_uint<16> stg14_stg14_ld29_merged1827_1355_res = stg14_stg14_ld29_merged1827_1355_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<176, 256>(result, stg14_stg14_ld29_merged1827_1355_res);
	hw_uint<16> stg14_stg14_ld29_merged1827_1356_res = stg14_stg14_ld29_merged1827_1356_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<192, 256>(result, stg14_stg14_ld29_merged1827_1356_res);
	hw_uint<16> stg14_stg14_ld29_merged1827_1357_res = stg14_stg14_ld29_merged1827_1357_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<208, 256>(result, stg14_stg14_ld29_merged1827_1357_res);
	hw_uint<16> stg14_stg14_ld29_merged1827_1358_res = stg14_stg14_ld29_merged1827_1358_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<224, 256>(result, stg14_stg14_ld29_merged1827_1358_res);
	hw_uint<16> stg14_stg14_ld29_merged1827_1359_res = stg14_stg14_ld29_merged1827_1359_select(stg14, root, stg14_ld30, stg14_ld29, dynamic_address);
	set_at<240, 256>(result, stg14_stg14_ld29_merged1827_1359_res);
	return result;
}

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1296_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2176_cache {
	// RAM Box: {[15, 1087], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1297_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2177_cache {
	// RAM Box: {[14, 1086], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1298_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2178_cache {
	// RAM Box: {[13, 1085], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1299_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2179_cache {
	// RAM Box: {[12, 1084], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1300_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2180_cache {
	// RAM Box: {[11, 1083], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1301_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2181_cache {
	// RAM Box: {[10, 1082], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1302_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2182_cache {
	// RAM Box: {[9, 1081], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1303_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2183_cache {
	// RAM Box: {[8, 1080], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1304_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2184_cache {
	// RAM Box: {[7, 1079], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1305_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2185_cache {
	// RAM Box: {[6, 1078], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1306_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2186_cache {
	// RAM Box: {[5, 1077], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1307_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2187_cache {
	// RAM Box: {[4, 1076], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1308_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2188_cache {
	// RAM Box: {[3, 1075], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1309_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2189_cache {
	// RAM Box: {[2, 1074], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1310_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2190_cache {
	// RAM Box: {[1, 1073], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1311_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2191_cache {
	// RAM Box: {[0, 1072], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_FIFO_buf92_cache {
  // Reader addrs...
    // { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[15 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
    // { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[14 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
    // { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[13 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
    // { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[12 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
    // { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[11 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
    // { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[10 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
    // { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[9 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
    // { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[8 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
    // { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[7 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
    // { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[6 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
    // { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[5 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
    // { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[4 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
    // { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[3 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
    // { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[2 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
    // { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[1 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
    // { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
  // # of banks: 16
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1296_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2176_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1296_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2176;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1297_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2177_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1297_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2177;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1298_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2178_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1298_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2178;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1299_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2179_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1299_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2179;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1300_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2180_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1300_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2180;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1301_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2181_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1301_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2181;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1302_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2182_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1302_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2182;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1303_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2183_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1303_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2183;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1304_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2184_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1304_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2184;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1305_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2185_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1305_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2185;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1306_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2186_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1306_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2186;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1307_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2187_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1307_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2187;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1308_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2188_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1308_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2188;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1309_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2189_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1309_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2189;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1310_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2190_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1310_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2190;
  stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1311_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2191_cache stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1311_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2191;
};



inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1296_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1296, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1296_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2176.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1296);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1297_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1297, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1297_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2177.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1297);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1298_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1298, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1298_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2178.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1298);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1299_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1299, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1299_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2179.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1299);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1300_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1300, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1300_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2180.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1300);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1301_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1301, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1301_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2181.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1301);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1302_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1302, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1302_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2182.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1302);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1303_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1303, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1303_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2183.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1303);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1304_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1304, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1304_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2184.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1304);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1305_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1305, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1305_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2185.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1305);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1306_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1306, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1306_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2186.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1306);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1307_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1307, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1307_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2187.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1307);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1308_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1308, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1308_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2188.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1308);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1309_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1309, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1309_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2189.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1309);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1310_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1310, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1310_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2190.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1310);
}

inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1311_write(hw_uint<16>& stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1311, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
  stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1311_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2191.push(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1311);
}

inline hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2176_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac_d_16_0, int jac_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac_d_16_1_merged1797_2176 read pattern: { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[15 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
  // Read schedule : { jac_d_16_1_merged1797[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1851[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1296 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1296_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2176.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1296;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2177_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac_d_16_0, int jac_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac_d_16_1_merged1797_2177 read pattern: { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[14 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
  // Read schedule : { jac_d_16_1_merged1797[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1851[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1297 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1297_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2177.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1297;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2178_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac_d_16_0, int jac_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac_d_16_1_merged1797_2178 read pattern: { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[13 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
  // Read schedule : { jac_d_16_1_merged1797[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1851[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1298 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1298_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2178.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1298;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2179_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac_d_16_0, int jac_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac_d_16_1_merged1797_2179 read pattern: { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[12 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
  // Read schedule : { jac_d_16_1_merged1797[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1851[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1299 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1299_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2179.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1299;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2180_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac_d_16_0, int jac_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac_d_16_1_merged1797_2180 read pattern: { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[11 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
  // Read schedule : { jac_d_16_1_merged1797[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1851[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1300 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1300_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2180.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1300;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2181_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac_d_16_0, int jac_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac_d_16_1_merged1797_2181 read pattern: { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[10 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
  // Read schedule : { jac_d_16_1_merged1797[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1851[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1301 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1301_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2181.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1301;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2182_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac_d_16_0, int jac_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac_d_16_1_merged1797_2182 read pattern: { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[9 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
  // Read schedule : { jac_d_16_1_merged1797[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1851[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1302 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1302_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2182.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1302;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2183_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac_d_16_0, int jac_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac_d_16_1_merged1797_2183 read pattern: { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[8 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
  // Read schedule : { jac_d_16_1_merged1797[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1851[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1303 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1303_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2183.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1303;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2184_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac_d_16_0, int jac_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac_d_16_1_merged1797_2184 read pattern: { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[7 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
  // Read schedule : { jac_d_16_1_merged1797[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1851[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1304 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1304_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2184.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1304;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2185_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac_d_16_0, int jac_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac_d_16_1_merged1797_2185 read pattern: { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[6 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
  // Read schedule : { jac_d_16_1_merged1797[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1851[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1305 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1305_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2185.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1305;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2186_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac_d_16_0, int jac_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac_d_16_1_merged1797_2186 read pattern: { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[5 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
  // Read schedule : { jac_d_16_1_merged1797[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1851[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1306 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1306_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2186.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1306;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2187_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac_d_16_0, int jac_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac_d_16_1_merged1797_2187 read pattern: { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[4 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
  // Read schedule : { jac_d_16_1_merged1797[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1851[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1307 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1307_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2187.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1307;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2188_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac_d_16_0, int jac_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac_d_16_1_merged1797_2188 read pattern: { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[3 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
  // Read schedule : { jac_d_16_1_merged1797[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1851[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1308 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1308_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2188.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1308;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2189_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac_d_16_0, int jac_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac_d_16_1_merged1797_2189 read pattern: { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[2 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
  // Read schedule : { jac_d_16_1_merged1797[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1851[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1309 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1309_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2189.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1309;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2190_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac_d_16_0, int jac_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac_d_16_1_merged1797_2190 read pattern: { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[1 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
  // Read schedule : { jac_d_16_1_merged1797[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1851[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1310 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1310_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2190.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1310;
  return 0;
}

inline hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2191_select(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac_d_16_0, int jac_d_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_FIFO_buf92_jac_d_16_1_merged1797_2191 read pattern: { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> stg14_FIFO_buf92[16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
  // Read schedule : { jac_d_16_1_merged1797[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  // Write schedule: { stg14_to_gp_128_ld93_merged1851[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
  auto value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1311 = stg14_FIFO_buf92.stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1311_to_stg14_FIFO_buf92_jac_d_16_1_merged1797_2191.peek(/* one reader or all rams */ 0);
  return value_stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1311;
  return 0;
}

// # of bundles = 2
// jac_d_16_1_merged1797_read
//	stg14_FIFO_buf92_jac_d_16_1_merged1797_2176
//	stg14_FIFO_buf92_jac_d_16_1_merged1797_2177
//	stg14_FIFO_buf92_jac_d_16_1_merged1797_2178
//	stg14_FIFO_buf92_jac_d_16_1_merged1797_2179
//	stg14_FIFO_buf92_jac_d_16_1_merged1797_2180
//	stg14_FIFO_buf92_jac_d_16_1_merged1797_2181
//	stg14_FIFO_buf92_jac_d_16_1_merged1797_2182
//	stg14_FIFO_buf92_jac_d_16_1_merged1797_2183
//	stg14_FIFO_buf92_jac_d_16_1_merged1797_2184
//	stg14_FIFO_buf92_jac_d_16_1_merged1797_2185
//	stg14_FIFO_buf92_jac_d_16_1_merged1797_2186
//	stg14_FIFO_buf92_jac_d_16_1_merged1797_2187
//	stg14_FIFO_buf92_jac_d_16_1_merged1797_2188
//	stg14_FIFO_buf92_jac_d_16_1_merged1797_2189
//	stg14_FIFO_buf92_jac_d_16_1_merged1797_2190
//	stg14_FIFO_buf92_jac_d_16_1_merged1797_2191
inline hw_uint<256> stg14_FIFO_buf92_jac_d_16_1_merged1797_read_bundle_read(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int jac_d_16_0, int jac_d_16_1, int dynamic_address) {
  // # of ports in bundle: 16
    // stg14_FIFO_buf92_jac_d_16_1_merged1797_2176
    // stg14_FIFO_buf92_jac_d_16_1_merged1797_2177
    // stg14_FIFO_buf92_jac_d_16_1_merged1797_2178
    // stg14_FIFO_buf92_jac_d_16_1_merged1797_2179
    // stg14_FIFO_buf92_jac_d_16_1_merged1797_2180
    // stg14_FIFO_buf92_jac_d_16_1_merged1797_2181
    // stg14_FIFO_buf92_jac_d_16_1_merged1797_2182
    // stg14_FIFO_buf92_jac_d_16_1_merged1797_2183
    // stg14_FIFO_buf92_jac_d_16_1_merged1797_2184
    // stg14_FIFO_buf92_jac_d_16_1_merged1797_2185
    // stg14_FIFO_buf92_jac_d_16_1_merged1797_2186
    // stg14_FIFO_buf92_jac_d_16_1_merged1797_2187
    // stg14_FIFO_buf92_jac_d_16_1_merged1797_2188
    // stg14_FIFO_buf92_jac_d_16_1_merged1797_2189
    // stg14_FIFO_buf92_jac_d_16_1_merged1797_2190
    // stg14_FIFO_buf92_jac_d_16_1_merged1797_2191

	hw_uint<256> result;
	hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2176_res = stg14_FIFO_buf92_jac_d_16_1_merged1797_2176_select(stg14_FIFO_buf92, root, jac_d_16_0, jac_d_16_1, dynamic_address);
	set_at<0, 256>(result, stg14_FIFO_buf92_jac_d_16_1_merged1797_2176_res);
	hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2177_res = stg14_FIFO_buf92_jac_d_16_1_merged1797_2177_select(stg14_FIFO_buf92, root, jac_d_16_0, jac_d_16_1, dynamic_address);
	set_at<16, 256>(result, stg14_FIFO_buf92_jac_d_16_1_merged1797_2177_res);
	hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2178_res = stg14_FIFO_buf92_jac_d_16_1_merged1797_2178_select(stg14_FIFO_buf92, root, jac_d_16_0, jac_d_16_1, dynamic_address);
	set_at<32, 256>(result, stg14_FIFO_buf92_jac_d_16_1_merged1797_2178_res);
	hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2179_res = stg14_FIFO_buf92_jac_d_16_1_merged1797_2179_select(stg14_FIFO_buf92, root, jac_d_16_0, jac_d_16_1, dynamic_address);
	set_at<48, 256>(result, stg14_FIFO_buf92_jac_d_16_1_merged1797_2179_res);
	hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2180_res = stg14_FIFO_buf92_jac_d_16_1_merged1797_2180_select(stg14_FIFO_buf92, root, jac_d_16_0, jac_d_16_1, dynamic_address);
	set_at<64, 256>(result, stg14_FIFO_buf92_jac_d_16_1_merged1797_2180_res);
	hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2181_res = stg14_FIFO_buf92_jac_d_16_1_merged1797_2181_select(stg14_FIFO_buf92, root, jac_d_16_0, jac_d_16_1, dynamic_address);
	set_at<80, 256>(result, stg14_FIFO_buf92_jac_d_16_1_merged1797_2181_res);
	hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2182_res = stg14_FIFO_buf92_jac_d_16_1_merged1797_2182_select(stg14_FIFO_buf92, root, jac_d_16_0, jac_d_16_1, dynamic_address);
	set_at<96, 256>(result, stg14_FIFO_buf92_jac_d_16_1_merged1797_2182_res);
	hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2183_res = stg14_FIFO_buf92_jac_d_16_1_merged1797_2183_select(stg14_FIFO_buf92, root, jac_d_16_0, jac_d_16_1, dynamic_address);
	set_at<112, 256>(result, stg14_FIFO_buf92_jac_d_16_1_merged1797_2183_res);
	hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2184_res = stg14_FIFO_buf92_jac_d_16_1_merged1797_2184_select(stg14_FIFO_buf92, root, jac_d_16_0, jac_d_16_1, dynamic_address);
	set_at<128, 256>(result, stg14_FIFO_buf92_jac_d_16_1_merged1797_2184_res);
	hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2185_res = stg14_FIFO_buf92_jac_d_16_1_merged1797_2185_select(stg14_FIFO_buf92, root, jac_d_16_0, jac_d_16_1, dynamic_address);
	set_at<144, 256>(result, stg14_FIFO_buf92_jac_d_16_1_merged1797_2185_res);
	hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2186_res = stg14_FIFO_buf92_jac_d_16_1_merged1797_2186_select(stg14_FIFO_buf92, root, jac_d_16_0, jac_d_16_1, dynamic_address);
	set_at<160, 256>(result, stg14_FIFO_buf92_jac_d_16_1_merged1797_2186_res);
	hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2187_res = stg14_FIFO_buf92_jac_d_16_1_merged1797_2187_select(stg14_FIFO_buf92, root, jac_d_16_0, jac_d_16_1, dynamic_address);
	set_at<176, 256>(result, stg14_FIFO_buf92_jac_d_16_1_merged1797_2187_res);
	hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2188_res = stg14_FIFO_buf92_jac_d_16_1_merged1797_2188_select(stg14_FIFO_buf92, root, jac_d_16_0, jac_d_16_1, dynamic_address);
	set_at<192, 256>(result, stg14_FIFO_buf92_jac_d_16_1_merged1797_2188_res);
	hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2189_res = stg14_FIFO_buf92_jac_d_16_1_merged1797_2189_select(stg14_FIFO_buf92, root, jac_d_16_0, jac_d_16_1, dynamic_address);
	set_at<208, 256>(result, stg14_FIFO_buf92_jac_d_16_1_merged1797_2189_res);
	hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2190_res = stg14_FIFO_buf92_jac_d_16_1_merged1797_2190_select(stg14_FIFO_buf92, root, jac_d_16_0, jac_d_16_1, dynamic_address);
	set_at<224, 256>(result, stg14_FIFO_buf92_jac_d_16_1_merged1797_2190_res);
	hw_uint<16> stg14_FIFO_buf92_jac_d_16_1_merged1797_2191_res = stg14_FIFO_buf92_jac_d_16_1_merged1797_2191_select(stg14_FIFO_buf92, root, jac_d_16_0, jac_d_16_1, dynamic_address);
	set_at<240, 256>(result, stg14_FIFO_buf92_jac_d_16_1_merged1797_2191_res);
	return result;
}

// stg14_to_gp_128_ld93_merged1851_write
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1296
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1297
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1298
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1299
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1300
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1301
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1302
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1303
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1304
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1305
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1306
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1307
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1308
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1309
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1310
//	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1311
inline void stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_write_bundle_write(hw_uint<256>& stg14_to_gp_128_ld93_merged1851_write, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int root, int stg14_to_gp_128_ld94, int stg14_to_gp_128_ld93, int dynamic_address) {
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1296_res = stg14_to_gp_128_ld93_merged1851_write.extract<0, 15>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1296_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1296_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1297_res = stg14_to_gp_128_ld93_merged1851_write.extract<16, 31>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1297_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1297_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1298_res = stg14_to_gp_128_ld93_merged1851_write.extract<32, 47>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1298_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1298_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1299_res = stg14_to_gp_128_ld93_merged1851_write.extract<48, 63>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1299_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1299_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1300_res = stg14_to_gp_128_ld93_merged1851_write.extract<64, 79>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1300_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1300_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1301_res = stg14_to_gp_128_ld93_merged1851_write.extract<80, 95>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1301_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1301_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1302_res = stg14_to_gp_128_ld93_merged1851_write.extract<96, 111>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1302_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1302_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1303_res = stg14_to_gp_128_ld93_merged1851_write.extract<112, 127>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1303_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1303_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1304_res = stg14_to_gp_128_ld93_merged1851_write.extract<128, 143>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1304_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1304_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1305_res = stg14_to_gp_128_ld93_merged1851_write.extract<144, 159>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1305_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1305_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1306_res = stg14_to_gp_128_ld93_merged1851_write.extract<160, 175>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1306_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1306_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1307_res = stg14_to_gp_128_ld93_merged1851_write.extract<176, 191>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1307_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1307_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1308_res = stg14_to_gp_128_ld93_merged1851_write.extract<192, 207>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1308_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1308_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1309_res = stg14_to_gp_128_ld93_merged1851_write.extract<208, 223>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1309_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1309_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1310_res = stg14_to_gp_128_ld93_merged1851_write.extract<224, 239>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1310_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1310_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
	hw_uint<16> stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1311_res = stg14_to_gp_128_ld93_merged1851_write.extract<240, 255>();
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1311_write(stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_1311_res, stg14_FIFO_buf92, root, stg14_to_gp_128_ld94, stg14_to_gp_128_ld93, dynamic_address);
}

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152_merged_banks_4_cache {
	// RAM Box: {[15, 1279], [0, 1105]}
	// Capacity: 164
	// # of read delays: 4
  // 0, 1, 82, 163
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 80> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 80> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_81() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_82() {
		return f4;
	}

	inline hw_uint<16> peek_162() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_163() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153_merged_banks_4_cache {
	// RAM Box: {[14, 1278], [0, 1105]}
	// Capacity: 164
	// # of read delays: 4
  // 0, 1, 82, 163
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 80> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 80> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_81() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_82() {
		return f4;
	}

	inline hw_uint<16> peek_162() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_163() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154_merged_banks_4_cache {
	// RAM Box: {[13, 1277], [0, 1105]}
	// Capacity: 164
	// # of read delays: 4
  // 0, 1, 82, 163
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 80> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 80> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_81() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_82() {
		return f4;
	}

	inline hw_uint<16> peek_162() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_163() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155_merged_banks_4_cache {
	// RAM Box: {[12, 1276], [0, 1105]}
	// Capacity: 164
	// # of read delays: 4
  // 0, 1, 82, 163
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 80> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 80> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_81() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_82() {
		return f4;
	}

	inline hw_uint<16> peek_162() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_163() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156_merged_banks_4_cache {
	// RAM Box: {[11, 1275], [0, 1105]}
	// Capacity: 164
	// # of read delays: 4
  // 0, 1, 82, 163
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 80> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 80> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_81() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_82() {
		return f4;
	}

	inline hw_uint<16> peek_162() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_163() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157_merged_banks_4_cache {
	// RAM Box: {[10, 1274], [0, 1105]}
	// Capacity: 164
	// # of read delays: 4
  // 0, 1, 82, 163
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 80> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 80> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_81() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_82() {
		return f4;
	}

	inline hw_uint<16> peek_162() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_163() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158_merged_banks_4_cache {
	// RAM Box: {[9, 1273], [0, 1105]}
	// Capacity: 164
	// # of read delays: 4
  // 0, 1, 82, 163
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 80> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 80> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_81() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_82() {
		return f4;
	}

	inline hw_uint<16> peek_162() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_163() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159_merged_banks_4_cache {
	// RAM Box: {[8, 1272], [0, 1105]}
	// Capacity: 164
	// # of read delays: 4
  // 0, 1, 82, 163
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 80> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 80> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_81() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_82() {
		return f4;
	}

	inline hw_uint<16> peek_162() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_163() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160_merged_banks_4_cache {
	// RAM Box: {[7, 1271], [0, 1105]}
	// Capacity: 164
	// # of read delays: 4
  // 0, 1, 82, 163
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 80> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 80> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_81() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_82() {
		return f4;
	}

	inline hw_uint<16> peek_162() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_163() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161_merged_banks_4_cache {
	// RAM Box: {[6, 1270], [0, 1105]}
	// Capacity: 164
	// # of read delays: 4
  // 0, 1, 82, 163
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 80> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 80> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_81() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_82() {
		return f4;
	}

	inline hw_uint<16> peek_162() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_163() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162_merged_banks_4_cache {
	// RAM Box: {[5, 1269], [0, 1105]}
	// Capacity: 164
	// # of read delays: 4
  // 0, 1, 82, 163
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 80> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 80> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_81() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_82() {
		return f4;
	}

	inline hw_uint<16> peek_162() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_163() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163_merged_banks_4_cache {
	// RAM Box: {[4, 1268], [0, 1105]}
	// Capacity: 164
	// # of read delays: 4
  // 0, 1, 82, 163
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 80> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 80> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_81() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_82() {
		return f4;
	}

	inline hw_uint<16> peek_162() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_163() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164_merged_banks_4_cache {
	// RAM Box: {[3, 1267], [0, 1105]}
	// Capacity: 164
	// # of read delays: 4
  // 0, 1, 82, 163
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 80> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 80> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_81() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_82() {
		return f4;
	}

	inline hw_uint<16> peek_162() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_163() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165_merged_banks_4_cache {
	// RAM Box: {[2, 1266], [0, 1105]}
	// Capacity: 164
	// # of read delays: 4
  // 0, 1, 82, 163
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 80> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 80> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_81() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_82() {
		return f4;
	}

	inline hw_uint<16> peek_162() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_163() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166_merged_banks_4_cache {
	// RAM Box: {[1, 1265], [0, 1105]}
	// Capacity: 164
	// # of read delays: 4
  // 0, 1, 82, 163
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 80> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 80> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_81() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_82() {
		return f4;
	}

	inline hw_uint<16> peek_162() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_163() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167_merged_banks_4_cache {
	// RAM Box: {[0, 1280], [0, 1104]}
	// Capacity: 164
	// # of read delays: 5
  // 0, 1, 81, 82, 163
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 80> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}

	inline hw_uint<16> peek_82() {
		return f6;
	}

	inline hw_uint<16> peek_162() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_163() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_FIFO_buf72_cache {
  // Reader addrs...
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[15 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[15 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[16 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[15 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[14 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[14 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[15 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[14 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[13 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[13 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[14 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[13 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[12 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[12 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[13 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[12 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[11 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[11 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[12 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[11 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[10 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[10 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[11 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[10 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[9 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[9 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[10 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[9 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[8 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[8 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[9 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[8 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[7 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[7 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[8 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[7 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[6 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[6 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[7 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[6 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[5 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[5 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[6 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[5 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[4 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[4 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[5 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[4 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[3 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[3 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[4 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[3 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[2 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[2 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[3 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[2 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[1 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[1 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[2 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[1 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[1 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
    // { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // # of banks: 16
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166_merged_banks_4;
  stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167_merged_banks_4_cache stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167_merged_banks_4;
};



inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166);
}

inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167_write(hw_uint<16>& stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
  stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167_merged_banks_4.push(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167);
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1088_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1088 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[15 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152_merged_banks_4.peek_163();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1089_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1089 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[15 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1090_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1090 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[16 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167_merged_banks_4.peek_81();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1091_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1091 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[15 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1092_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1092 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[14 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153_merged_banks_4.peek_163();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1093_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1093 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[14 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1094_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1094 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[15 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1095_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1095 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[14 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1096_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1096 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[13 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154_merged_banks_4.peek_163();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1097_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1097 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[13 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1098_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1098 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[14 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1099_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1099 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[13 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1100_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1100 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[12 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155_merged_banks_4.peek_163();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1101_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1101 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[12 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1102_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1102 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[13 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1103_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1103 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[12 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1104_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1104 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[11 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156_merged_banks_4.peek_163();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1105_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1105 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[11 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1106_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1106 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[12 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1107_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1107 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[11 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1108_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1108 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[10 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157_merged_banks_4.peek_163();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1109_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1109 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[10 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1110_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1110 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[11 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1111_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1111 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[10 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1112_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1112 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[9 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158_merged_banks_4.peek_163();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1113_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1113 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[9 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1114_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1114 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[10 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1115_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1115 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[9 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1116_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1116 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[8 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159_merged_banks_4.peek_163();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1117_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1117 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[8 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1118_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1118 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[9 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1119_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1119 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[8 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1120_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1120 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[7 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160_merged_banks_4.peek_163();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1121_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1121 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[7 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1122_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1122 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[8 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1123_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1123 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[7 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1124_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1124 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[6 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161_merged_banks_4.peek_163();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1125_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1125 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[6 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1126_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1126 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[7 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1127_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1127 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[6 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1128_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1128 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[5 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162_merged_banks_4.peek_163();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1129_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1129 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[5 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1130_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1130 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[6 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1131_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1131 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[5 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1132_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1132 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[4 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163_merged_banks_4.peek_163();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1133_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1133 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[4 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1134_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1134 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[5 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1135_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1135 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[4 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1136_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1136 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[3 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164_merged_banks_4.peek_163();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1137_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1137 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[3 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1138_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1138 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[4 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1139_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1139 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[3 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1140_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1140 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[2 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165_merged_banks_4.peek_163();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1141_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1141 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[2 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1142_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1142 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[3 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1143_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1143 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[2 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1144_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1144 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[1 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166_merged_banks_4.peek_163();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1145_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1145 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[1 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1146_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1146 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[2 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1147_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1147 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[1 + 16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1148_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1148 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[16stg2_1, stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167_merged_banks_4.peek_163();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1149_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1149 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1150_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1150 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[1 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166_merged_banks_4.peek_82();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166;
  return 0;
}

inline hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1151_select(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_FIFO_buf72_stg2_1_merged1756_1151 read pattern: { stg2_1_merged1756[root = 0, stg2_0, stg2_1] -> stg1_FIFO_buf72[16stg2_1, 2 + stg2_0] : 0 <= stg2_0 <= 1103 and 0 <= stg2_1 <= 79 }
  // Read schedule : { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
  auto value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167 = stg1_FIFO_buf72.stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167_merged_banks_4.peek_1();
  return value_stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167;
  return 0;
}

// # of bundles = 2
// stg1_to_gp_98_ld73_merged1821_write
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166
//	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167
inline void stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_write_bundle_write(hw_uint<256>& stg1_to_gp_98_ld73_merged1821_write, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg1_to_gp_98_ld74, int stg1_to_gp_98_ld73, int dynamic_address) {
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152_res = stg1_to_gp_98_ld73_merged1821_write.extract<0, 15>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1152_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153_res = stg1_to_gp_98_ld73_merged1821_write.extract<16, 31>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1153_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154_res = stg1_to_gp_98_ld73_merged1821_write.extract<32, 47>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1154_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155_res = stg1_to_gp_98_ld73_merged1821_write.extract<48, 63>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1155_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156_res = stg1_to_gp_98_ld73_merged1821_write.extract<64, 79>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1156_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157_res = stg1_to_gp_98_ld73_merged1821_write.extract<80, 95>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1157_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158_res = stg1_to_gp_98_ld73_merged1821_write.extract<96, 111>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1158_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159_res = stg1_to_gp_98_ld73_merged1821_write.extract<112, 127>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1159_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160_res = stg1_to_gp_98_ld73_merged1821_write.extract<128, 143>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1160_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161_res = stg1_to_gp_98_ld73_merged1821_write.extract<144, 159>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1161_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162_res = stg1_to_gp_98_ld73_merged1821_write.extract<160, 175>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1162_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163_res = stg1_to_gp_98_ld73_merged1821_write.extract<176, 191>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1163_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164_res = stg1_to_gp_98_ld73_merged1821_write.extract<192, 207>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1164_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165_res = stg1_to_gp_98_ld73_merged1821_write.extract<208, 223>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1165_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166_res = stg1_to_gp_98_ld73_merged1821_write.extract<224, 239>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1166_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
	hw_uint<16> stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167_res = stg1_to_gp_98_ld73_merged1821_write.extract<240, 255>();
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167_write(stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_1167_res, stg1_FIFO_buf72, root, stg1_to_gp_98_ld74, stg1_to_gp_98_ld73, dynamic_address);
}

// stg2_1_merged1756_read
//	stg1_FIFO_buf72_stg2_1_merged1756_1088
//	stg1_FIFO_buf72_stg2_1_merged1756_1089
//	stg1_FIFO_buf72_stg2_1_merged1756_1090
//	stg1_FIFO_buf72_stg2_1_merged1756_1091
//	stg1_FIFO_buf72_stg2_1_merged1756_1092
//	stg1_FIFO_buf72_stg2_1_merged1756_1093
//	stg1_FIFO_buf72_stg2_1_merged1756_1094
//	stg1_FIFO_buf72_stg2_1_merged1756_1095
//	stg1_FIFO_buf72_stg2_1_merged1756_1096
//	stg1_FIFO_buf72_stg2_1_merged1756_1097
//	stg1_FIFO_buf72_stg2_1_merged1756_1098
//	stg1_FIFO_buf72_stg2_1_merged1756_1099
//	stg1_FIFO_buf72_stg2_1_merged1756_1100
//	stg1_FIFO_buf72_stg2_1_merged1756_1101
//	stg1_FIFO_buf72_stg2_1_merged1756_1102
//	stg1_FIFO_buf72_stg2_1_merged1756_1103
//	stg1_FIFO_buf72_stg2_1_merged1756_1104
//	stg1_FIFO_buf72_stg2_1_merged1756_1105
//	stg1_FIFO_buf72_stg2_1_merged1756_1106
//	stg1_FIFO_buf72_stg2_1_merged1756_1107
//	stg1_FIFO_buf72_stg2_1_merged1756_1108
//	stg1_FIFO_buf72_stg2_1_merged1756_1109
//	stg1_FIFO_buf72_stg2_1_merged1756_1110
//	stg1_FIFO_buf72_stg2_1_merged1756_1111
//	stg1_FIFO_buf72_stg2_1_merged1756_1112
//	stg1_FIFO_buf72_stg2_1_merged1756_1113
//	stg1_FIFO_buf72_stg2_1_merged1756_1114
//	stg1_FIFO_buf72_stg2_1_merged1756_1115
//	stg1_FIFO_buf72_stg2_1_merged1756_1116
//	stg1_FIFO_buf72_stg2_1_merged1756_1117
//	stg1_FIFO_buf72_stg2_1_merged1756_1118
//	stg1_FIFO_buf72_stg2_1_merged1756_1119
//	stg1_FIFO_buf72_stg2_1_merged1756_1120
//	stg1_FIFO_buf72_stg2_1_merged1756_1121
//	stg1_FIFO_buf72_stg2_1_merged1756_1122
//	stg1_FIFO_buf72_stg2_1_merged1756_1123
//	stg1_FIFO_buf72_stg2_1_merged1756_1124
//	stg1_FIFO_buf72_stg2_1_merged1756_1125
//	stg1_FIFO_buf72_stg2_1_merged1756_1126
//	stg1_FIFO_buf72_stg2_1_merged1756_1127
//	stg1_FIFO_buf72_stg2_1_merged1756_1128
//	stg1_FIFO_buf72_stg2_1_merged1756_1129
//	stg1_FIFO_buf72_stg2_1_merged1756_1130
//	stg1_FIFO_buf72_stg2_1_merged1756_1131
//	stg1_FIFO_buf72_stg2_1_merged1756_1132
//	stg1_FIFO_buf72_stg2_1_merged1756_1133
//	stg1_FIFO_buf72_stg2_1_merged1756_1134
//	stg1_FIFO_buf72_stg2_1_merged1756_1135
//	stg1_FIFO_buf72_stg2_1_merged1756_1136
//	stg1_FIFO_buf72_stg2_1_merged1756_1137
//	stg1_FIFO_buf72_stg2_1_merged1756_1138
//	stg1_FIFO_buf72_stg2_1_merged1756_1139
//	stg1_FIFO_buf72_stg2_1_merged1756_1140
//	stg1_FIFO_buf72_stg2_1_merged1756_1141
//	stg1_FIFO_buf72_stg2_1_merged1756_1142
//	stg1_FIFO_buf72_stg2_1_merged1756_1143
//	stg1_FIFO_buf72_stg2_1_merged1756_1144
//	stg1_FIFO_buf72_stg2_1_merged1756_1145
//	stg1_FIFO_buf72_stg2_1_merged1756_1146
//	stg1_FIFO_buf72_stg2_1_merged1756_1147
//	stg1_FIFO_buf72_stg2_1_merged1756_1148
//	stg1_FIFO_buf72_stg2_1_merged1756_1149
//	stg1_FIFO_buf72_stg2_1_merged1756_1150
//	stg1_FIFO_buf72_stg2_1_merged1756_1151
inline hw_uint<1024> stg1_FIFO_buf72_stg2_1_merged1756_read_bundle_read(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int root, int stg2_0, int stg2_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg1_FIFO_buf72_stg2_1_merged1756_1088
    // stg1_FIFO_buf72_stg2_1_merged1756_1089
    // stg1_FIFO_buf72_stg2_1_merged1756_1090
    // stg1_FIFO_buf72_stg2_1_merged1756_1091
    // stg1_FIFO_buf72_stg2_1_merged1756_1092
    // stg1_FIFO_buf72_stg2_1_merged1756_1093
    // stg1_FIFO_buf72_stg2_1_merged1756_1094
    // stg1_FIFO_buf72_stg2_1_merged1756_1095
    // stg1_FIFO_buf72_stg2_1_merged1756_1096
    // stg1_FIFO_buf72_stg2_1_merged1756_1097
    // stg1_FIFO_buf72_stg2_1_merged1756_1098
    // stg1_FIFO_buf72_stg2_1_merged1756_1099
    // stg1_FIFO_buf72_stg2_1_merged1756_1100
    // stg1_FIFO_buf72_stg2_1_merged1756_1101
    // stg1_FIFO_buf72_stg2_1_merged1756_1102
    // stg1_FIFO_buf72_stg2_1_merged1756_1103
    // stg1_FIFO_buf72_stg2_1_merged1756_1104
    // stg1_FIFO_buf72_stg2_1_merged1756_1105
    // stg1_FIFO_buf72_stg2_1_merged1756_1106
    // stg1_FIFO_buf72_stg2_1_merged1756_1107
    // stg1_FIFO_buf72_stg2_1_merged1756_1108
    // stg1_FIFO_buf72_stg2_1_merged1756_1109
    // stg1_FIFO_buf72_stg2_1_merged1756_1110
    // stg1_FIFO_buf72_stg2_1_merged1756_1111
    // stg1_FIFO_buf72_stg2_1_merged1756_1112
    // stg1_FIFO_buf72_stg2_1_merged1756_1113
    // stg1_FIFO_buf72_stg2_1_merged1756_1114
    // stg1_FIFO_buf72_stg2_1_merged1756_1115
    // stg1_FIFO_buf72_stg2_1_merged1756_1116
    // stg1_FIFO_buf72_stg2_1_merged1756_1117
    // stg1_FIFO_buf72_stg2_1_merged1756_1118
    // stg1_FIFO_buf72_stg2_1_merged1756_1119
    // stg1_FIFO_buf72_stg2_1_merged1756_1120
    // stg1_FIFO_buf72_stg2_1_merged1756_1121
    // stg1_FIFO_buf72_stg2_1_merged1756_1122
    // stg1_FIFO_buf72_stg2_1_merged1756_1123
    // stg1_FIFO_buf72_stg2_1_merged1756_1124
    // stg1_FIFO_buf72_stg2_1_merged1756_1125
    // stg1_FIFO_buf72_stg2_1_merged1756_1126
    // stg1_FIFO_buf72_stg2_1_merged1756_1127
    // stg1_FIFO_buf72_stg2_1_merged1756_1128
    // stg1_FIFO_buf72_stg2_1_merged1756_1129
    // stg1_FIFO_buf72_stg2_1_merged1756_1130
    // stg1_FIFO_buf72_stg2_1_merged1756_1131
    // stg1_FIFO_buf72_stg2_1_merged1756_1132
    // stg1_FIFO_buf72_stg2_1_merged1756_1133
    // stg1_FIFO_buf72_stg2_1_merged1756_1134
    // stg1_FIFO_buf72_stg2_1_merged1756_1135
    // stg1_FIFO_buf72_stg2_1_merged1756_1136
    // stg1_FIFO_buf72_stg2_1_merged1756_1137
    // stg1_FIFO_buf72_stg2_1_merged1756_1138
    // stg1_FIFO_buf72_stg2_1_merged1756_1139
    // stg1_FIFO_buf72_stg2_1_merged1756_1140
    // stg1_FIFO_buf72_stg2_1_merged1756_1141
    // stg1_FIFO_buf72_stg2_1_merged1756_1142
    // stg1_FIFO_buf72_stg2_1_merged1756_1143
    // stg1_FIFO_buf72_stg2_1_merged1756_1144
    // stg1_FIFO_buf72_stg2_1_merged1756_1145
    // stg1_FIFO_buf72_stg2_1_merged1756_1146
    // stg1_FIFO_buf72_stg2_1_merged1756_1147
    // stg1_FIFO_buf72_stg2_1_merged1756_1148
    // stg1_FIFO_buf72_stg2_1_merged1756_1149
    // stg1_FIFO_buf72_stg2_1_merged1756_1150
    // stg1_FIFO_buf72_stg2_1_merged1756_1151

	hw_uint<1024> result;
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1088_res = stg1_FIFO_buf72_stg2_1_merged1756_1088_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<0, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1088_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1089_res = stg1_FIFO_buf72_stg2_1_merged1756_1089_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<16, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1089_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1090_res = stg1_FIFO_buf72_stg2_1_merged1756_1090_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<32, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1090_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1091_res = stg1_FIFO_buf72_stg2_1_merged1756_1091_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<48, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1091_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1092_res = stg1_FIFO_buf72_stg2_1_merged1756_1092_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<64, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1092_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1093_res = stg1_FIFO_buf72_stg2_1_merged1756_1093_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<80, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1093_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1094_res = stg1_FIFO_buf72_stg2_1_merged1756_1094_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<96, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1094_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1095_res = stg1_FIFO_buf72_stg2_1_merged1756_1095_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<112, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1095_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1096_res = stg1_FIFO_buf72_stg2_1_merged1756_1096_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<128, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1096_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1097_res = stg1_FIFO_buf72_stg2_1_merged1756_1097_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<144, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1097_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1098_res = stg1_FIFO_buf72_stg2_1_merged1756_1098_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<160, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1098_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1099_res = stg1_FIFO_buf72_stg2_1_merged1756_1099_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<176, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1099_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1100_res = stg1_FIFO_buf72_stg2_1_merged1756_1100_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<192, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1100_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1101_res = stg1_FIFO_buf72_stg2_1_merged1756_1101_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<208, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1101_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1102_res = stg1_FIFO_buf72_stg2_1_merged1756_1102_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<224, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1102_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1103_res = stg1_FIFO_buf72_stg2_1_merged1756_1103_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<240, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1103_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1104_res = stg1_FIFO_buf72_stg2_1_merged1756_1104_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<256, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1104_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1105_res = stg1_FIFO_buf72_stg2_1_merged1756_1105_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<272, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1105_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1106_res = stg1_FIFO_buf72_stg2_1_merged1756_1106_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<288, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1106_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1107_res = stg1_FIFO_buf72_stg2_1_merged1756_1107_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<304, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1107_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1108_res = stg1_FIFO_buf72_stg2_1_merged1756_1108_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<320, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1108_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1109_res = stg1_FIFO_buf72_stg2_1_merged1756_1109_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<336, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1109_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1110_res = stg1_FIFO_buf72_stg2_1_merged1756_1110_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<352, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1110_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1111_res = stg1_FIFO_buf72_stg2_1_merged1756_1111_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<368, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1111_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1112_res = stg1_FIFO_buf72_stg2_1_merged1756_1112_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<384, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1112_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1113_res = stg1_FIFO_buf72_stg2_1_merged1756_1113_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<400, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1113_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1114_res = stg1_FIFO_buf72_stg2_1_merged1756_1114_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<416, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1114_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1115_res = stg1_FIFO_buf72_stg2_1_merged1756_1115_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<432, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1115_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1116_res = stg1_FIFO_buf72_stg2_1_merged1756_1116_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<448, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1116_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1117_res = stg1_FIFO_buf72_stg2_1_merged1756_1117_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<464, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1117_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1118_res = stg1_FIFO_buf72_stg2_1_merged1756_1118_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<480, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1118_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1119_res = stg1_FIFO_buf72_stg2_1_merged1756_1119_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<496, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1119_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1120_res = stg1_FIFO_buf72_stg2_1_merged1756_1120_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<512, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1120_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1121_res = stg1_FIFO_buf72_stg2_1_merged1756_1121_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<528, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1121_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1122_res = stg1_FIFO_buf72_stg2_1_merged1756_1122_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<544, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1122_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1123_res = stg1_FIFO_buf72_stg2_1_merged1756_1123_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<560, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1123_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1124_res = stg1_FIFO_buf72_stg2_1_merged1756_1124_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<576, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1124_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1125_res = stg1_FIFO_buf72_stg2_1_merged1756_1125_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<592, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1125_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1126_res = stg1_FIFO_buf72_stg2_1_merged1756_1126_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<608, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1126_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1127_res = stg1_FIFO_buf72_stg2_1_merged1756_1127_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<624, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1127_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1128_res = stg1_FIFO_buf72_stg2_1_merged1756_1128_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<640, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1128_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1129_res = stg1_FIFO_buf72_stg2_1_merged1756_1129_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<656, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1129_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1130_res = stg1_FIFO_buf72_stg2_1_merged1756_1130_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<672, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1130_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1131_res = stg1_FIFO_buf72_stg2_1_merged1756_1131_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<688, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1131_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1132_res = stg1_FIFO_buf72_stg2_1_merged1756_1132_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<704, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1132_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1133_res = stg1_FIFO_buf72_stg2_1_merged1756_1133_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<720, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1133_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1134_res = stg1_FIFO_buf72_stg2_1_merged1756_1134_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<736, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1134_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1135_res = stg1_FIFO_buf72_stg2_1_merged1756_1135_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<752, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1135_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1136_res = stg1_FIFO_buf72_stg2_1_merged1756_1136_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<768, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1136_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1137_res = stg1_FIFO_buf72_stg2_1_merged1756_1137_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<784, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1137_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1138_res = stg1_FIFO_buf72_stg2_1_merged1756_1138_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<800, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1138_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1139_res = stg1_FIFO_buf72_stg2_1_merged1756_1139_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<816, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1139_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1140_res = stg1_FIFO_buf72_stg2_1_merged1756_1140_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<832, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1140_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1141_res = stg1_FIFO_buf72_stg2_1_merged1756_1141_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<848, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1141_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1142_res = stg1_FIFO_buf72_stg2_1_merged1756_1142_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<864, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1142_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1143_res = stg1_FIFO_buf72_stg2_1_merged1756_1143_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<880, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1143_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1144_res = stg1_FIFO_buf72_stg2_1_merged1756_1144_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<896, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1144_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1145_res = stg1_FIFO_buf72_stg2_1_merged1756_1145_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<912, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1145_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1146_res = stg1_FIFO_buf72_stg2_1_merged1756_1146_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<928, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1146_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1147_res = stg1_FIFO_buf72_stg2_1_merged1756_1147_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<944, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1147_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1148_res = stg1_FIFO_buf72_stg2_1_merged1756_1148_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<960, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1148_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1149_res = stg1_FIFO_buf72_stg2_1_merged1756_1149_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<976, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1149_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1150_res = stg1_FIFO_buf72_stg2_1_merged1756_1150_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<992, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1150_res);
	hw_uint<16> stg1_FIFO_buf72_stg2_1_merged1756_1151_res = stg1_FIFO_buf72_stg2_1_merged1756_1151_select(stg1_FIFO_buf72, root, stg2_0, stg2_1, dynamic_address);
	set_at<1008, 1024>(result, stg1_FIFO_buf72_stg2_1_merged1756_1151_res);
	return result;
}

struct stg2_stg2_1_merged1756_1072_to_stg2_stg2_ld33_merged1805_1056_cache {
	// RAM Box: {[15, 1279], [0, 1103]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1756_1073_to_stg2_stg2_ld33_merged1805_1057_cache {
	// RAM Box: {[14, 1278], [0, 1103]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1756_1074_to_stg2_stg2_ld33_merged1805_1058_cache {
	// RAM Box: {[13, 1277], [0, 1103]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1756_1075_to_stg2_stg2_ld33_merged1805_1059_cache {
	// RAM Box: {[12, 1276], [0, 1103]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1756_1076_to_stg2_stg2_ld33_merged1805_1060_cache {
	// RAM Box: {[11, 1275], [0, 1103]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1756_1077_to_stg2_stg2_ld33_merged1805_1061_cache {
	// RAM Box: {[10, 1274], [0, 1103]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1756_1078_to_stg2_stg2_ld33_merged1805_1062_cache {
	// RAM Box: {[9, 1273], [0, 1103]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1756_1079_to_stg2_stg2_ld33_merged1805_1063_cache {
	// RAM Box: {[8, 1272], [0, 1103]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1756_1080_to_stg2_stg2_ld33_merged1805_1064_cache {
	// RAM Box: {[7, 1271], [0, 1103]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1756_1081_to_stg2_stg2_ld33_merged1805_1065_cache {
	// RAM Box: {[6, 1270], [0, 1103]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1756_1082_to_stg2_stg2_ld33_merged1805_1066_cache {
	// RAM Box: {[5, 1269], [0, 1103]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1756_1083_to_stg2_stg2_ld33_merged1805_1067_cache {
	// RAM Box: {[4, 1268], [0, 1103]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1756_1084_to_stg2_stg2_ld33_merged1805_1068_cache {
	// RAM Box: {[3, 1267], [0, 1103]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1756_1085_to_stg2_stg2_ld33_merged1805_1069_cache {
	// RAM Box: {[2, 1266], [0, 1103]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1756_1086_to_stg2_stg2_ld33_merged1805_1070_cache {
	// RAM Box: {[1, 1265], [0, 1103]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_stg2_1_merged1756_1087_to_stg2_stg2_ld33_merged1805_1071_cache {
	// RAM Box: {[0, 1264], [0, 1103]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg2_cache {
  // Reader addrs...
    // { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[15 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
    // { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[14 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
    // { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[13 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
    // { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[12 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
    // { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[11 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
    // { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[10 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
    // { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[9 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
    // { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[8 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
    // { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[7 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
    // { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[6 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
    // { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[5 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
    // { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[4 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
    // { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[3 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
    // { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[2 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
    // { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[1 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
    // { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
  // # of banks: 16
  stg2_stg2_1_merged1756_1072_to_stg2_stg2_ld33_merged1805_1056_cache stg2_stg2_1_merged1756_1072_to_stg2_stg2_ld33_merged1805_1056;
  stg2_stg2_1_merged1756_1073_to_stg2_stg2_ld33_merged1805_1057_cache stg2_stg2_1_merged1756_1073_to_stg2_stg2_ld33_merged1805_1057;
  stg2_stg2_1_merged1756_1074_to_stg2_stg2_ld33_merged1805_1058_cache stg2_stg2_1_merged1756_1074_to_stg2_stg2_ld33_merged1805_1058;
  stg2_stg2_1_merged1756_1075_to_stg2_stg2_ld33_merged1805_1059_cache stg2_stg2_1_merged1756_1075_to_stg2_stg2_ld33_merged1805_1059;
  stg2_stg2_1_merged1756_1076_to_stg2_stg2_ld33_merged1805_1060_cache stg2_stg2_1_merged1756_1076_to_stg2_stg2_ld33_merged1805_1060;
  stg2_stg2_1_merged1756_1077_to_stg2_stg2_ld33_merged1805_1061_cache stg2_stg2_1_merged1756_1077_to_stg2_stg2_ld33_merged1805_1061;
  stg2_stg2_1_merged1756_1078_to_stg2_stg2_ld33_merged1805_1062_cache stg2_stg2_1_merged1756_1078_to_stg2_stg2_ld33_merged1805_1062;
  stg2_stg2_1_merged1756_1079_to_stg2_stg2_ld33_merged1805_1063_cache stg2_stg2_1_merged1756_1079_to_stg2_stg2_ld33_merged1805_1063;
  stg2_stg2_1_merged1756_1080_to_stg2_stg2_ld33_merged1805_1064_cache stg2_stg2_1_merged1756_1080_to_stg2_stg2_ld33_merged1805_1064;
  stg2_stg2_1_merged1756_1081_to_stg2_stg2_ld33_merged1805_1065_cache stg2_stg2_1_merged1756_1081_to_stg2_stg2_ld33_merged1805_1065;
  stg2_stg2_1_merged1756_1082_to_stg2_stg2_ld33_merged1805_1066_cache stg2_stg2_1_merged1756_1082_to_stg2_stg2_ld33_merged1805_1066;
  stg2_stg2_1_merged1756_1083_to_stg2_stg2_ld33_merged1805_1067_cache stg2_stg2_1_merged1756_1083_to_stg2_stg2_ld33_merged1805_1067;
  stg2_stg2_1_merged1756_1084_to_stg2_stg2_ld33_merged1805_1068_cache stg2_stg2_1_merged1756_1084_to_stg2_stg2_ld33_merged1805_1068;
  stg2_stg2_1_merged1756_1085_to_stg2_stg2_ld33_merged1805_1069_cache stg2_stg2_1_merged1756_1085_to_stg2_stg2_ld33_merged1805_1069;
  stg2_stg2_1_merged1756_1086_to_stg2_stg2_ld33_merged1805_1070_cache stg2_stg2_1_merged1756_1086_to_stg2_stg2_ld33_merged1805_1070;
  stg2_stg2_1_merged1756_1087_to_stg2_stg2_ld33_merged1805_1071_cache stg2_stg2_1_merged1756_1087_to_stg2_stg2_ld33_merged1805_1071;
};



inline void stg2_stg2_1_merged1756_1072_write(hw_uint<16>& stg2_stg2_1_merged1756_1072, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1756_1072_to_stg2_stg2_ld33_merged1805_1056.push(stg2_stg2_1_merged1756_1072);
}

inline void stg2_stg2_1_merged1756_1073_write(hw_uint<16>& stg2_stg2_1_merged1756_1073, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1756_1073_to_stg2_stg2_ld33_merged1805_1057.push(stg2_stg2_1_merged1756_1073);
}

inline void stg2_stg2_1_merged1756_1074_write(hw_uint<16>& stg2_stg2_1_merged1756_1074, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1756_1074_to_stg2_stg2_ld33_merged1805_1058.push(stg2_stg2_1_merged1756_1074);
}

inline void stg2_stg2_1_merged1756_1075_write(hw_uint<16>& stg2_stg2_1_merged1756_1075, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1756_1075_to_stg2_stg2_ld33_merged1805_1059.push(stg2_stg2_1_merged1756_1075);
}

inline void stg2_stg2_1_merged1756_1076_write(hw_uint<16>& stg2_stg2_1_merged1756_1076, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1756_1076_to_stg2_stg2_ld33_merged1805_1060.push(stg2_stg2_1_merged1756_1076);
}

inline void stg2_stg2_1_merged1756_1077_write(hw_uint<16>& stg2_stg2_1_merged1756_1077, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1756_1077_to_stg2_stg2_ld33_merged1805_1061.push(stg2_stg2_1_merged1756_1077);
}

inline void stg2_stg2_1_merged1756_1078_write(hw_uint<16>& stg2_stg2_1_merged1756_1078, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1756_1078_to_stg2_stg2_ld33_merged1805_1062.push(stg2_stg2_1_merged1756_1078);
}

inline void stg2_stg2_1_merged1756_1079_write(hw_uint<16>& stg2_stg2_1_merged1756_1079, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1756_1079_to_stg2_stg2_ld33_merged1805_1063.push(stg2_stg2_1_merged1756_1079);
}

inline void stg2_stg2_1_merged1756_1080_write(hw_uint<16>& stg2_stg2_1_merged1756_1080, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1756_1080_to_stg2_stg2_ld33_merged1805_1064.push(stg2_stg2_1_merged1756_1080);
}

inline void stg2_stg2_1_merged1756_1081_write(hw_uint<16>& stg2_stg2_1_merged1756_1081, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1756_1081_to_stg2_stg2_ld33_merged1805_1065.push(stg2_stg2_1_merged1756_1081);
}

inline void stg2_stg2_1_merged1756_1082_write(hw_uint<16>& stg2_stg2_1_merged1756_1082, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1756_1082_to_stg2_stg2_ld33_merged1805_1066.push(stg2_stg2_1_merged1756_1082);
}

inline void stg2_stg2_1_merged1756_1083_write(hw_uint<16>& stg2_stg2_1_merged1756_1083, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1756_1083_to_stg2_stg2_ld33_merged1805_1067.push(stg2_stg2_1_merged1756_1083);
}

inline void stg2_stg2_1_merged1756_1084_write(hw_uint<16>& stg2_stg2_1_merged1756_1084, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1756_1084_to_stg2_stg2_ld33_merged1805_1068.push(stg2_stg2_1_merged1756_1084);
}

inline void stg2_stg2_1_merged1756_1085_write(hw_uint<16>& stg2_stg2_1_merged1756_1085, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1756_1085_to_stg2_stg2_ld33_merged1805_1069.push(stg2_stg2_1_merged1756_1085);
}

inline void stg2_stg2_1_merged1756_1086_write(hw_uint<16>& stg2_stg2_1_merged1756_1086, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1756_1086_to_stg2_stg2_ld33_merged1805_1070.push(stg2_stg2_1_merged1756_1086);
}

inline void stg2_stg2_1_merged1756_1087_write(hw_uint<16>& stg2_stg2_1_merged1756_1087, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged1756_1087_to_stg2_stg2_ld33_merged1805_1071.push(stg2_stg2_1_merged1756_1087);
}

inline hw_uint<16> stg2_stg2_ld33_merged1805_1056_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1805_1056 read pattern: { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[15 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
  // Read schedule : { stg2_ld33_merged1805[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 10] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_stg2_1_merged1756_1072 = stg2.stg2_stg2_1_merged1756_1072_to_stg2_stg2_ld33_merged1805_1056.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1756_1072;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1805_1057_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1805_1057 read pattern: { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[14 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
  // Read schedule : { stg2_ld33_merged1805[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 10] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_stg2_1_merged1756_1073 = stg2.stg2_stg2_1_merged1756_1073_to_stg2_stg2_ld33_merged1805_1057.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1756_1073;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1805_1058_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1805_1058 read pattern: { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[13 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
  // Read schedule : { stg2_ld33_merged1805[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 10] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_stg2_1_merged1756_1074 = stg2.stg2_stg2_1_merged1756_1074_to_stg2_stg2_ld33_merged1805_1058.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1756_1074;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1805_1059_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1805_1059 read pattern: { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[12 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
  // Read schedule : { stg2_ld33_merged1805[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 10] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_stg2_1_merged1756_1075 = stg2.stg2_stg2_1_merged1756_1075_to_stg2_stg2_ld33_merged1805_1059.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1756_1075;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1805_1060_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1805_1060 read pattern: { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[11 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
  // Read schedule : { stg2_ld33_merged1805[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 10] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_stg2_1_merged1756_1076 = stg2.stg2_stg2_1_merged1756_1076_to_stg2_stg2_ld33_merged1805_1060.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1756_1076;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1805_1061_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1805_1061 read pattern: { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[10 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
  // Read schedule : { stg2_ld33_merged1805[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 10] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_stg2_1_merged1756_1077 = stg2.stg2_stg2_1_merged1756_1077_to_stg2_stg2_ld33_merged1805_1061.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1756_1077;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1805_1062_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1805_1062 read pattern: { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[9 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
  // Read schedule : { stg2_ld33_merged1805[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 10] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_stg2_1_merged1756_1078 = stg2.stg2_stg2_1_merged1756_1078_to_stg2_stg2_ld33_merged1805_1062.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1756_1078;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1805_1063_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1805_1063 read pattern: { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[8 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
  // Read schedule : { stg2_ld33_merged1805[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 10] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_stg2_1_merged1756_1079 = stg2.stg2_stg2_1_merged1756_1079_to_stg2_stg2_ld33_merged1805_1063.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1756_1079;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1805_1064_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1805_1064 read pattern: { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[7 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
  // Read schedule : { stg2_ld33_merged1805[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 10] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_stg2_1_merged1756_1080 = stg2.stg2_stg2_1_merged1756_1080_to_stg2_stg2_ld33_merged1805_1064.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1756_1080;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1805_1065_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1805_1065 read pattern: { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[6 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
  // Read schedule : { stg2_ld33_merged1805[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 10] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_stg2_1_merged1756_1081 = stg2.stg2_stg2_1_merged1756_1081_to_stg2_stg2_ld33_merged1805_1065.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1756_1081;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1805_1066_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1805_1066 read pattern: { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[5 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
  // Read schedule : { stg2_ld33_merged1805[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 10] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_stg2_1_merged1756_1082 = stg2.stg2_stg2_1_merged1756_1082_to_stg2_stg2_ld33_merged1805_1066.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1756_1082;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1805_1067_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1805_1067 read pattern: { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[4 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
  // Read schedule : { stg2_ld33_merged1805[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 10] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_stg2_1_merged1756_1083 = stg2.stg2_stg2_1_merged1756_1083_to_stg2_stg2_ld33_merged1805_1067.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1756_1083;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1805_1068_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1805_1068 read pattern: { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[3 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
  // Read schedule : { stg2_ld33_merged1805[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 10] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_stg2_1_merged1756_1084 = stg2.stg2_stg2_1_merged1756_1084_to_stg2_stg2_ld33_merged1805_1068.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1756_1084;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1805_1069_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1805_1069 read pattern: { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[2 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
  // Read schedule : { stg2_ld33_merged1805[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 10] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_stg2_1_merged1756_1085 = stg2.stg2_stg2_1_merged1756_1085_to_stg2_stg2_ld33_merged1805_1069.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1756_1085;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1805_1070_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1805_1070 read pattern: { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[1 + 16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
  // Read schedule : { stg2_ld33_merged1805[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 10] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_stg2_1_merged1756_1086 = stg2.stg2_stg2_1_merged1756_1086_to_stg2_stg2_ld33_merged1805_1070.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1756_1086;
  return 0;
}

inline hw_uint<16> stg2_stg2_ld33_merged1805_1071_select(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg2_ld33_merged1805_1071 read pattern: { stg2_ld33_merged1805[root = 0, stg2_ld34, stg2_ld33] -> stg2[16stg2_ld33, stg2_ld34] : 0 <= stg2_ld34 <= 1103 and 0 <= stg2_ld33 <= 79 }
  // Read schedule : { stg2_ld33_merged1805[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 10] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  // Write schedule: { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_stg2_1_merged1756_1087 = stg2.stg2_stg2_1_merged1756_1087_to_stg2_stg2_ld33_merged1805_1071.peek(/* one reader or all rams */ 0);
  return value_stg2_stg2_1_merged1756_1087;
  return 0;
}

// # of bundles = 2
// stg2_1_merged1756_write
//	stg2_stg2_1_merged1756_1072
//	stg2_stg2_1_merged1756_1073
//	stg2_stg2_1_merged1756_1074
//	stg2_stg2_1_merged1756_1075
//	stg2_stg2_1_merged1756_1076
//	stg2_stg2_1_merged1756_1077
//	stg2_stg2_1_merged1756_1078
//	stg2_stg2_1_merged1756_1079
//	stg2_stg2_1_merged1756_1080
//	stg2_stg2_1_merged1756_1081
//	stg2_stg2_1_merged1756_1082
//	stg2_stg2_1_merged1756_1083
//	stg2_stg2_1_merged1756_1084
//	stg2_stg2_1_merged1756_1085
//	stg2_stg2_1_merged1756_1086
//	stg2_stg2_1_merged1756_1087
inline void stg2_stg2_1_merged1756_write_bundle_write(hw_uint<256>& stg2_1_merged1756_write, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
	hw_uint<16> stg2_stg2_1_merged1756_1072_res = stg2_1_merged1756_write.extract<0, 15>();
	stg2_stg2_1_merged1756_1072_write(stg2_stg2_1_merged1756_1072_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1756_1073_res = stg2_1_merged1756_write.extract<16, 31>();
	stg2_stg2_1_merged1756_1073_write(stg2_stg2_1_merged1756_1073_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1756_1074_res = stg2_1_merged1756_write.extract<32, 47>();
	stg2_stg2_1_merged1756_1074_write(stg2_stg2_1_merged1756_1074_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1756_1075_res = stg2_1_merged1756_write.extract<48, 63>();
	stg2_stg2_1_merged1756_1075_write(stg2_stg2_1_merged1756_1075_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1756_1076_res = stg2_1_merged1756_write.extract<64, 79>();
	stg2_stg2_1_merged1756_1076_write(stg2_stg2_1_merged1756_1076_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1756_1077_res = stg2_1_merged1756_write.extract<80, 95>();
	stg2_stg2_1_merged1756_1077_write(stg2_stg2_1_merged1756_1077_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1756_1078_res = stg2_1_merged1756_write.extract<96, 111>();
	stg2_stg2_1_merged1756_1078_write(stg2_stg2_1_merged1756_1078_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1756_1079_res = stg2_1_merged1756_write.extract<112, 127>();
	stg2_stg2_1_merged1756_1079_write(stg2_stg2_1_merged1756_1079_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1756_1080_res = stg2_1_merged1756_write.extract<128, 143>();
	stg2_stg2_1_merged1756_1080_write(stg2_stg2_1_merged1756_1080_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1756_1081_res = stg2_1_merged1756_write.extract<144, 159>();
	stg2_stg2_1_merged1756_1081_write(stg2_stg2_1_merged1756_1081_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1756_1082_res = stg2_1_merged1756_write.extract<160, 175>();
	stg2_stg2_1_merged1756_1082_write(stg2_stg2_1_merged1756_1082_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1756_1083_res = stg2_1_merged1756_write.extract<176, 191>();
	stg2_stg2_1_merged1756_1083_write(stg2_stg2_1_merged1756_1083_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1756_1084_res = stg2_1_merged1756_write.extract<192, 207>();
	stg2_stg2_1_merged1756_1084_write(stg2_stg2_1_merged1756_1084_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1756_1085_res = stg2_1_merged1756_write.extract<208, 223>();
	stg2_stg2_1_merged1756_1085_write(stg2_stg2_1_merged1756_1085_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1756_1086_res = stg2_1_merged1756_write.extract<224, 239>();
	stg2_stg2_1_merged1756_1086_write(stg2_stg2_1_merged1756_1086_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged1756_1087_res = stg2_1_merged1756_write.extract<240, 255>();
	stg2_stg2_1_merged1756_1087_write(stg2_stg2_1_merged1756_1087_res, stg2, root, stg2_0, stg2_1, dynamic_address);
}

// stg2_ld33_merged1805_read
//	stg2_stg2_ld33_merged1805_1056
//	stg2_stg2_ld33_merged1805_1057
//	stg2_stg2_ld33_merged1805_1058
//	stg2_stg2_ld33_merged1805_1059
//	stg2_stg2_ld33_merged1805_1060
//	stg2_stg2_ld33_merged1805_1061
//	stg2_stg2_ld33_merged1805_1062
//	stg2_stg2_ld33_merged1805_1063
//	stg2_stg2_ld33_merged1805_1064
//	stg2_stg2_ld33_merged1805_1065
//	stg2_stg2_ld33_merged1805_1066
//	stg2_stg2_ld33_merged1805_1067
//	stg2_stg2_ld33_merged1805_1068
//	stg2_stg2_ld33_merged1805_1069
//	stg2_stg2_ld33_merged1805_1070
//	stg2_stg2_ld33_merged1805_1071
inline hw_uint<256> stg2_stg2_ld33_merged1805_read_bundle_read(stg2_cache& stg2, int root, int stg2_ld34, int stg2_ld33, int dynamic_address) {
  // # of ports in bundle: 16
    // stg2_stg2_ld33_merged1805_1056
    // stg2_stg2_ld33_merged1805_1057
    // stg2_stg2_ld33_merged1805_1058
    // stg2_stg2_ld33_merged1805_1059
    // stg2_stg2_ld33_merged1805_1060
    // stg2_stg2_ld33_merged1805_1061
    // stg2_stg2_ld33_merged1805_1062
    // stg2_stg2_ld33_merged1805_1063
    // stg2_stg2_ld33_merged1805_1064
    // stg2_stg2_ld33_merged1805_1065
    // stg2_stg2_ld33_merged1805_1066
    // stg2_stg2_ld33_merged1805_1067
    // stg2_stg2_ld33_merged1805_1068
    // stg2_stg2_ld33_merged1805_1069
    // stg2_stg2_ld33_merged1805_1070
    // stg2_stg2_ld33_merged1805_1071

	hw_uint<256> result;
	hw_uint<16> stg2_stg2_ld33_merged1805_1056_res = stg2_stg2_ld33_merged1805_1056_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<0, 256>(result, stg2_stg2_ld33_merged1805_1056_res);
	hw_uint<16> stg2_stg2_ld33_merged1805_1057_res = stg2_stg2_ld33_merged1805_1057_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<16, 256>(result, stg2_stg2_ld33_merged1805_1057_res);
	hw_uint<16> stg2_stg2_ld33_merged1805_1058_res = stg2_stg2_ld33_merged1805_1058_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<32, 256>(result, stg2_stg2_ld33_merged1805_1058_res);
	hw_uint<16> stg2_stg2_ld33_merged1805_1059_res = stg2_stg2_ld33_merged1805_1059_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<48, 256>(result, stg2_stg2_ld33_merged1805_1059_res);
	hw_uint<16> stg2_stg2_ld33_merged1805_1060_res = stg2_stg2_ld33_merged1805_1060_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<64, 256>(result, stg2_stg2_ld33_merged1805_1060_res);
	hw_uint<16> stg2_stg2_ld33_merged1805_1061_res = stg2_stg2_ld33_merged1805_1061_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<80, 256>(result, stg2_stg2_ld33_merged1805_1061_res);
	hw_uint<16> stg2_stg2_ld33_merged1805_1062_res = stg2_stg2_ld33_merged1805_1062_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<96, 256>(result, stg2_stg2_ld33_merged1805_1062_res);
	hw_uint<16> stg2_stg2_ld33_merged1805_1063_res = stg2_stg2_ld33_merged1805_1063_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<112, 256>(result, stg2_stg2_ld33_merged1805_1063_res);
	hw_uint<16> stg2_stg2_ld33_merged1805_1064_res = stg2_stg2_ld33_merged1805_1064_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<128, 256>(result, stg2_stg2_ld33_merged1805_1064_res);
	hw_uint<16> stg2_stg2_ld33_merged1805_1065_res = stg2_stg2_ld33_merged1805_1065_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<144, 256>(result, stg2_stg2_ld33_merged1805_1065_res);
	hw_uint<16> stg2_stg2_ld33_merged1805_1066_res = stg2_stg2_ld33_merged1805_1066_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<160, 256>(result, stg2_stg2_ld33_merged1805_1066_res);
	hw_uint<16> stg2_stg2_ld33_merged1805_1067_res = stg2_stg2_ld33_merged1805_1067_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<176, 256>(result, stg2_stg2_ld33_merged1805_1067_res);
	hw_uint<16> stg2_stg2_ld33_merged1805_1068_res = stg2_stg2_ld33_merged1805_1068_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<192, 256>(result, stg2_stg2_ld33_merged1805_1068_res);
	hw_uint<16> stg2_stg2_ld33_merged1805_1069_res = stg2_stg2_ld33_merged1805_1069_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<208, 256>(result, stg2_stg2_ld33_merged1805_1069_res);
	hw_uint<16> stg2_stg2_ld33_merged1805_1070_res = stg2_stg2_ld33_merged1805_1070_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<224, 256>(result, stg2_stg2_ld33_merged1805_1070_res);
	hw_uint<16> stg2_stg2_ld33_merged1805_1071_res = stg2_stg2_ld33_merged1805_1071_select(stg2, root, stg2_ld34, stg2_ld33, dynamic_address);
	set_at<240, 256>(result, stg2_stg2_ld33_merged1805_1071_res);
	return result;
}

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008_merged_banks_4_cache {
	// RAM Box: {[15, 1263], [0, 1103]}
	// Capacity: 162
	// # of read delays: 4
  // 0, 1, 81, 161
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 79> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}

	inline hw_uint<16> peek_160() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_161() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009_merged_banks_4_cache {
	// RAM Box: {[14, 1262], [0, 1103]}
	// Capacity: 162
	// # of read delays: 4
  // 0, 1, 81, 161
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 79> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}

	inline hw_uint<16> peek_160() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_161() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010_merged_banks_4_cache {
	// RAM Box: {[13, 1261], [0, 1103]}
	// Capacity: 162
	// # of read delays: 4
  // 0, 1, 81, 161
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 79> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}

	inline hw_uint<16> peek_160() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_161() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011_merged_banks_4_cache {
	// RAM Box: {[12, 1260], [0, 1103]}
	// Capacity: 162
	// # of read delays: 4
  // 0, 1, 81, 161
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 79> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}

	inline hw_uint<16> peek_160() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_161() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012_merged_banks_4_cache {
	// RAM Box: {[11, 1259], [0, 1103]}
	// Capacity: 162
	// # of read delays: 4
  // 0, 1, 81, 161
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 79> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}

	inline hw_uint<16> peek_160() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_161() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013_merged_banks_4_cache {
	// RAM Box: {[10, 1258], [0, 1103]}
	// Capacity: 162
	// # of read delays: 4
  // 0, 1, 81, 161
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 79> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}

	inline hw_uint<16> peek_160() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_161() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014_merged_banks_4_cache {
	// RAM Box: {[9, 1257], [0, 1103]}
	// Capacity: 162
	// # of read delays: 4
  // 0, 1, 81, 161
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 79> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}

	inline hw_uint<16> peek_160() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_161() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015_merged_banks_4_cache {
	// RAM Box: {[8, 1256], [0, 1103]}
	// Capacity: 162
	// # of read delays: 4
  // 0, 1, 81, 161
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 79> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}

	inline hw_uint<16> peek_160() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_161() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016_merged_banks_4_cache {
	// RAM Box: {[7, 1255], [0, 1103]}
	// Capacity: 162
	// # of read delays: 4
  // 0, 1, 81, 161
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 79> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}

	inline hw_uint<16> peek_160() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_161() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017_merged_banks_4_cache {
	// RAM Box: {[6, 1254], [0, 1103]}
	// Capacity: 162
	// # of read delays: 4
  // 0, 1, 81, 161
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 79> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}

	inline hw_uint<16> peek_160() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_161() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018_merged_banks_4_cache {
	// RAM Box: {[5, 1253], [0, 1103]}
	// Capacity: 162
	// # of read delays: 4
  // 0, 1, 81, 161
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 79> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}

	inline hw_uint<16> peek_160() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_161() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019_merged_banks_4_cache {
	// RAM Box: {[4, 1252], [0, 1103]}
	// Capacity: 162
	// # of read delays: 4
  // 0, 1, 81, 161
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 79> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}

	inline hw_uint<16> peek_160() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_161() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020_merged_banks_4_cache {
	// RAM Box: {[3, 1251], [0, 1103]}
	// Capacity: 162
	// # of read delays: 4
  // 0, 1, 81, 161
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 79> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}

	inline hw_uint<16> peek_160() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_161() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021_merged_banks_4_cache {
	// RAM Box: {[2, 1250], [0, 1103]}
	// Capacity: 162
	// # of read delays: 4
  // 0, 1, 81, 161
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 79> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}

	inline hw_uint<16> peek_160() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_161() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022_merged_banks_4_cache {
	// RAM Box: {[1, 1249], [0, 1103]}
	// Capacity: 162
	// # of read delays: 4
  // 0, 1, 81, 161
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 79> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}

	inline hw_uint<16> peek_160() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_161() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023_merged_banks_4_cache {
	// RAM Box: {[0, 1264], [0, 1102]}
	// Capacity: 162
	// # of read delays: 5
  // 0, 1, 80, 81, 161
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 78> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 79> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_79() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_80() {
		return f4;
	}

	inline hw_uint<16> peek_81() {
		return f6;
	}

	inline hw_uint<16> peek_160() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_161() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_FIFO_buf96_cache {
  // Reader addrs...
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[1 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[1 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[2 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[1 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[1 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[15 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[15 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[16 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[15 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[14 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[14 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[15 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[14 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[13 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[13 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[14 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[13 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[12 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[12 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[13 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[12 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[11 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[11 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[12 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[11 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[10 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[10 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[11 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[10 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[9 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[9 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[10 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[9 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[8 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[8 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[9 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[8 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[7 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[7 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[8 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[7 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[6 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[6 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[7 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[6 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[5 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[5 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[6 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[5 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[4 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[4 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[5 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[4 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[3 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[3 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[4 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[3 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[2 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[2 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[3 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
    // { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[2 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // # of banks: 16
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022_merged_banks_4;
  stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023_merged_banks_4_cache stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023_merged_banks_4;
};



inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022);
}

inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023_write(hw_uint<16>& stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
  stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023_merged_banks_4.push(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023);
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_1000_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_1000 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[1 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022_merged_banks_4.peek_161();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_1001_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_1001 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[1 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_1002_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_1002 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[2 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_1003_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_1003 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[1 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_1004_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_1004 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023_merged_banks_4.peek_161();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_1005_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_1005 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_1006_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_1006 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[1 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_1007_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_1007 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_944_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_944 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[15 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008_merged_banks_4.peek_161();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_945_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_945 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[15 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_946_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_946 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[16 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023_merged_banks_4.peek_80();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_947_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_947 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[15 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_948_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_948 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[14 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009_merged_banks_4.peek_161();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_949_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_949 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[14 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_950_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_950 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[15 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_951_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_951 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[14 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_952_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_952 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[13 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010_merged_banks_4.peek_161();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_953_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_953 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[13 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_954_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_954 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[14 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_955_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_955 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[13 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_956_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_956 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[12 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011_merged_banks_4.peek_161();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_957_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_957 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[12 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_958_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_958 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[13 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_959_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_959 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[12 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_960_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_960 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[11 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012_merged_banks_4.peek_161();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_961_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_961 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[11 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_962_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_962 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[12 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_963_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_963 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[11 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_964_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_964 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[10 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013_merged_banks_4.peek_161();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_965_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_965 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[10 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_966_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_966 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[11 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_967_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_967 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[10 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_968_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_968 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[9 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014_merged_banks_4.peek_161();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_969_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_969 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[9 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_970_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_970 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[10 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_971_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_971 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[9 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_972_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_972 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[8 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015_merged_banks_4.peek_161();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_973_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_973 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[8 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_974_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_974 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[9 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_975_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_975 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[8 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_976_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_976 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[7 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016_merged_banks_4.peek_161();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_977_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_977 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[7 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_978_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_978 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[8 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_979_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_979 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[7 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_980_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_980 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[6 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017_merged_banks_4.peek_161();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_981_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_981 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[6 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_982_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_982 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[7 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_983_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_983 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[6 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_984_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_984 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[5 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018_merged_banks_4.peek_161();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_985_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_985 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[5 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_986_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_986 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[6 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_987_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_987 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[5 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_988_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_988 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[4 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019_merged_banks_4.peek_161();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_989_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_989 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[4 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_990_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_990 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[5 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_991_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_991 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[4 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_992_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_992 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[3 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020_merged_banks_4.peek_161();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_993_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_993 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[3 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_994_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_994 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[4 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_995_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_995 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[3 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_996_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_996 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[2 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021_merged_banks_4.peek_161();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_997_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_997 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[2 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_998_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_998 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[3 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020_merged_banks_4.peek_81();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020;
  return 0;
}

inline hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_999_select(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_FIFO_buf96_stg3_1_merged1759_999 read pattern: { stg3_1_merged1759[root = 0, stg3_0, stg3_1] -> stg2_FIFO_buf96[2 + 16stg3_1, 2 + stg3_0] : 0 <= stg3_0 <= 1101 and 0 <= stg3_1 <= 78 }
  // Read schedule : { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
  auto value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021 = stg2_FIFO_buf96.stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021_merged_banks_4.peek_1();
  return value_stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021;
  return 0;
}

// # of bundles = 2
// stg2_to_gp_1032_ld97_merged1855_write
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022
//	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023
inline void stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_write_bundle_write(hw_uint<256>& stg2_to_gp_1032_ld97_merged1855_write, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg2_to_gp_1032_ld98, int stg2_to_gp_1032_ld97, int dynamic_address) {
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008_res = stg2_to_gp_1032_ld97_merged1855_write.extract<0, 15>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1008_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009_res = stg2_to_gp_1032_ld97_merged1855_write.extract<16, 31>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1009_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010_res = stg2_to_gp_1032_ld97_merged1855_write.extract<32, 47>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1010_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011_res = stg2_to_gp_1032_ld97_merged1855_write.extract<48, 63>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1011_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012_res = stg2_to_gp_1032_ld97_merged1855_write.extract<64, 79>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1012_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013_res = stg2_to_gp_1032_ld97_merged1855_write.extract<80, 95>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1013_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014_res = stg2_to_gp_1032_ld97_merged1855_write.extract<96, 111>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1014_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015_res = stg2_to_gp_1032_ld97_merged1855_write.extract<112, 127>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1015_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016_res = stg2_to_gp_1032_ld97_merged1855_write.extract<128, 143>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1016_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017_res = stg2_to_gp_1032_ld97_merged1855_write.extract<144, 159>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1017_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018_res = stg2_to_gp_1032_ld97_merged1855_write.extract<160, 175>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1018_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019_res = stg2_to_gp_1032_ld97_merged1855_write.extract<176, 191>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1019_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020_res = stg2_to_gp_1032_ld97_merged1855_write.extract<192, 207>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1020_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021_res = stg2_to_gp_1032_ld97_merged1855_write.extract<208, 223>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1021_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022_res = stg2_to_gp_1032_ld97_merged1855_write.extract<224, 239>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1022_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
	hw_uint<16> stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023_res = stg2_to_gp_1032_ld97_merged1855_write.extract<240, 255>();
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023_write(stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_1023_res, stg2_FIFO_buf96, root, stg2_to_gp_1032_ld98, stg2_to_gp_1032_ld97, dynamic_address);
}

// stg3_1_merged1759_read
//	stg2_FIFO_buf96_stg3_1_merged1759_944
//	stg2_FIFO_buf96_stg3_1_merged1759_945
//	stg2_FIFO_buf96_stg3_1_merged1759_946
//	stg2_FIFO_buf96_stg3_1_merged1759_947
//	stg2_FIFO_buf96_stg3_1_merged1759_948
//	stg2_FIFO_buf96_stg3_1_merged1759_949
//	stg2_FIFO_buf96_stg3_1_merged1759_950
//	stg2_FIFO_buf96_stg3_1_merged1759_951
//	stg2_FIFO_buf96_stg3_1_merged1759_952
//	stg2_FIFO_buf96_stg3_1_merged1759_953
//	stg2_FIFO_buf96_stg3_1_merged1759_954
//	stg2_FIFO_buf96_stg3_1_merged1759_955
//	stg2_FIFO_buf96_stg3_1_merged1759_956
//	stg2_FIFO_buf96_stg3_1_merged1759_957
//	stg2_FIFO_buf96_stg3_1_merged1759_958
//	stg2_FIFO_buf96_stg3_1_merged1759_959
//	stg2_FIFO_buf96_stg3_1_merged1759_960
//	stg2_FIFO_buf96_stg3_1_merged1759_961
//	stg2_FIFO_buf96_stg3_1_merged1759_962
//	stg2_FIFO_buf96_stg3_1_merged1759_963
//	stg2_FIFO_buf96_stg3_1_merged1759_964
//	stg2_FIFO_buf96_stg3_1_merged1759_965
//	stg2_FIFO_buf96_stg3_1_merged1759_966
//	stg2_FIFO_buf96_stg3_1_merged1759_967
//	stg2_FIFO_buf96_stg3_1_merged1759_968
//	stg2_FIFO_buf96_stg3_1_merged1759_969
//	stg2_FIFO_buf96_stg3_1_merged1759_970
//	stg2_FIFO_buf96_stg3_1_merged1759_971
//	stg2_FIFO_buf96_stg3_1_merged1759_972
//	stg2_FIFO_buf96_stg3_1_merged1759_973
//	stg2_FIFO_buf96_stg3_1_merged1759_974
//	stg2_FIFO_buf96_stg3_1_merged1759_975
//	stg2_FIFO_buf96_stg3_1_merged1759_976
//	stg2_FIFO_buf96_stg3_1_merged1759_977
//	stg2_FIFO_buf96_stg3_1_merged1759_978
//	stg2_FIFO_buf96_stg3_1_merged1759_979
//	stg2_FIFO_buf96_stg3_1_merged1759_980
//	stg2_FIFO_buf96_stg3_1_merged1759_981
//	stg2_FIFO_buf96_stg3_1_merged1759_982
//	stg2_FIFO_buf96_stg3_1_merged1759_983
//	stg2_FIFO_buf96_stg3_1_merged1759_984
//	stg2_FIFO_buf96_stg3_1_merged1759_985
//	stg2_FIFO_buf96_stg3_1_merged1759_986
//	stg2_FIFO_buf96_stg3_1_merged1759_987
//	stg2_FIFO_buf96_stg3_1_merged1759_988
//	stg2_FIFO_buf96_stg3_1_merged1759_989
//	stg2_FIFO_buf96_stg3_1_merged1759_990
//	stg2_FIFO_buf96_stg3_1_merged1759_991
//	stg2_FIFO_buf96_stg3_1_merged1759_992
//	stg2_FIFO_buf96_stg3_1_merged1759_993
//	stg2_FIFO_buf96_stg3_1_merged1759_994
//	stg2_FIFO_buf96_stg3_1_merged1759_995
//	stg2_FIFO_buf96_stg3_1_merged1759_996
//	stg2_FIFO_buf96_stg3_1_merged1759_997
//	stg2_FIFO_buf96_stg3_1_merged1759_998
//	stg2_FIFO_buf96_stg3_1_merged1759_999
//	stg2_FIFO_buf96_stg3_1_merged1759_1000
//	stg2_FIFO_buf96_stg3_1_merged1759_1001
//	stg2_FIFO_buf96_stg3_1_merged1759_1002
//	stg2_FIFO_buf96_stg3_1_merged1759_1003
//	stg2_FIFO_buf96_stg3_1_merged1759_1004
//	stg2_FIFO_buf96_stg3_1_merged1759_1005
//	stg2_FIFO_buf96_stg3_1_merged1759_1006
//	stg2_FIFO_buf96_stg3_1_merged1759_1007
inline hw_uint<1024> stg2_FIFO_buf96_stg3_1_merged1759_read_bundle_read(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int root, int stg3_0, int stg3_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg2_FIFO_buf96_stg3_1_merged1759_944
    // stg2_FIFO_buf96_stg3_1_merged1759_945
    // stg2_FIFO_buf96_stg3_1_merged1759_946
    // stg2_FIFO_buf96_stg3_1_merged1759_947
    // stg2_FIFO_buf96_stg3_1_merged1759_948
    // stg2_FIFO_buf96_stg3_1_merged1759_949
    // stg2_FIFO_buf96_stg3_1_merged1759_950
    // stg2_FIFO_buf96_stg3_1_merged1759_951
    // stg2_FIFO_buf96_stg3_1_merged1759_952
    // stg2_FIFO_buf96_stg3_1_merged1759_953
    // stg2_FIFO_buf96_stg3_1_merged1759_954
    // stg2_FIFO_buf96_stg3_1_merged1759_955
    // stg2_FIFO_buf96_stg3_1_merged1759_956
    // stg2_FIFO_buf96_stg3_1_merged1759_957
    // stg2_FIFO_buf96_stg3_1_merged1759_958
    // stg2_FIFO_buf96_stg3_1_merged1759_959
    // stg2_FIFO_buf96_stg3_1_merged1759_960
    // stg2_FIFO_buf96_stg3_1_merged1759_961
    // stg2_FIFO_buf96_stg3_1_merged1759_962
    // stg2_FIFO_buf96_stg3_1_merged1759_963
    // stg2_FIFO_buf96_stg3_1_merged1759_964
    // stg2_FIFO_buf96_stg3_1_merged1759_965
    // stg2_FIFO_buf96_stg3_1_merged1759_966
    // stg2_FIFO_buf96_stg3_1_merged1759_967
    // stg2_FIFO_buf96_stg3_1_merged1759_968
    // stg2_FIFO_buf96_stg3_1_merged1759_969
    // stg2_FIFO_buf96_stg3_1_merged1759_970
    // stg2_FIFO_buf96_stg3_1_merged1759_971
    // stg2_FIFO_buf96_stg3_1_merged1759_972
    // stg2_FIFO_buf96_stg3_1_merged1759_973
    // stg2_FIFO_buf96_stg3_1_merged1759_974
    // stg2_FIFO_buf96_stg3_1_merged1759_975
    // stg2_FIFO_buf96_stg3_1_merged1759_976
    // stg2_FIFO_buf96_stg3_1_merged1759_977
    // stg2_FIFO_buf96_stg3_1_merged1759_978
    // stg2_FIFO_buf96_stg3_1_merged1759_979
    // stg2_FIFO_buf96_stg3_1_merged1759_980
    // stg2_FIFO_buf96_stg3_1_merged1759_981
    // stg2_FIFO_buf96_stg3_1_merged1759_982
    // stg2_FIFO_buf96_stg3_1_merged1759_983
    // stg2_FIFO_buf96_stg3_1_merged1759_984
    // stg2_FIFO_buf96_stg3_1_merged1759_985
    // stg2_FIFO_buf96_stg3_1_merged1759_986
    // stg2_FIFO_buf96_stg3_1_merged1759_987
    // stg2_FIFO_buf96_stg3_1_merged1759_988
    // stg2_FIFO_buf96_stg3_1_merged1759_989
    // stg2_FIFO_buf96_stg3_1_merged1759_990
    // stg2_FIFO_buf96_stg3_1_merged1759_991
    // stg2_FIFO_buf96_stg3_1_merged1759_992
    // stg2_FIFO_buf96_stg3_1_merged1759_993
    // stg2_FIFO_buf96_stg3_1_merged1759_994
    // stg2_FIFO_buf96_stg3_1_merged1759_995
    // stg2_FIFO_buf96_stg3_1_merged1759_996
    // stg2_FIFO_buf96_stg3_1_merged1759_997
    // stg2_FIFO_buf96_stg3_1_merged1759_998
    // stg2_FIFO_buf96_stg3_1_merged1759_999
    // stg2_FIFO_buf96_stg3_1_merged1759_1000
    // stg2_FIFO_buf96_stg3_1_merged1759_1001
    // stg2_FIFO_buf96_stg3_1_merged1759_1002
    // stg2_FIFO_buf96_stg3_1_merged1759_1003
    // stg2_FIFO_buf96_stg3_1_merged1759_1004
    // stg2_FIFO_buf96_stg3_1_merged1759_1005
    // stg2_FIFO_buf96_stg3_1_merged1759_1006
    // stg2_FIFO_buf96_stg3_1_merged1759_1007

	hw_uint<1024> result;
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_944_res = stg2_FIFO_buf96_stg3_1_merged1759_944_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<0, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_944_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_945_res = stg2_FIFO_buf96_stg3_1_merged1759_945_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<16, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_945_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_946_res = stg2_FIFO_buf96_stg3_1_merged1759_946_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<32, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_946_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_947_res = stg2_FIFO_buf96_stg3_1_merged1759_947_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<48, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_947_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_948_res = stg2_FIFO_buf96_stg3_1_merged1759_948_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<64, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_948_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_949_res = stg2_FIFO_buf96_stg3_1_merged1759_949_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<80, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_949_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_950_res = stg2_FIFO_buf96_stg3_1_merged1759_950_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<96, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_950_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_951_res = stg2_FIFO_buf96_stg3_1_merged1759_951_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<112, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_951_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_952_res = stg2_FIFO_buf96_stg3_1_merged1759_952_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<128, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_952_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_953_res = stg2_FIFO_buf96_stg3_1_merged1759_953_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<144, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_953_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_954_res = stg2_FIFO_buf96_stg3_1_merged1759_954_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<160, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_954_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_955_res = stg2_FIFO_buf96_stg3_1_merged1759_955_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<176, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_955_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_956_res = stg2_FIFO_buf96_stg3_1_merged1759_956_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<192, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_956_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_957_res = stg2_FIFO_buf96_stg3_1_merged1759_957_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<208, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_957_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_958_res = stg2_FIFO_buf96_stg3_1_merged1759_958_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<224, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_958_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_959_res = stg2_FIFO_buf96_stg3_1_merged1759_959_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<240, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_959_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_960_res = stg2_FIFO_buf96_stg3_1_merged1759_960_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<256, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_960_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_961_res = stg2_FIFO_buf96_stg3_1_merged1759_961_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<272, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_961_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_962_res = stg2_FIFO_buf96_stg3_1_merged1759_962_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<288, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_962_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_963_res = stg2_FIFO_buf96_stg3_1_merged1759_963_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<304, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_963_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_964_res = stg2_FIFO_buf96_stg3_1_merged1759_964_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<320, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_964_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_965_res = stg2_FIFO_buf96_stg3_1_merged1759_965_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<336, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_965_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_966_res = stg2_FIFO_buf96_stg3_1_merged1759_966_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<352, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_966_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_967_res = stg2_FIFO_buf96_stg3_1_merged1759_967_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<368, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_967_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_968_res = stg2_FIFO_buf96_stg3_1_merged1759_968_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<384, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_968_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_969_res = stg2_FIFO_buf96_stg3_1_merged1759_969_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<400, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_969_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_970_res = stg2_FIFO_buf96_stg3_1_merged1759_970_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<416, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_970_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_971_res = stg2_FIFO_buf96_stg3_1_merged1759_971_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<432, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_971_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_972_res = stg2_FIFO_buf96_stg3_1_merged1759_972_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<448, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_972_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_973_res = stg2_FIFO_buf96_stg3_1_merged1759_973_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<464, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_973_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_974_res = stg2_FIFO_buf96_stg3_1_merged1759_974_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<480, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_974_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_975_res = stg2_FIFO_buf96_stg3_1_merged1759_975_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<496, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_975_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_976_res = stg2_FIFO_buf96_stg3_1_merged1759_976_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<512, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_976_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_977_res = stg2_FIFO_buf96_stg3_1_merged1759_977_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<528, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_977_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_978_res = stg2_FIFO_buf96_stg3_1_merged1759_978_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<544, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_978_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_979_res = stg2_FIFO_buf96_stg3_1_merged1759_979_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<560, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_979_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_980_res = stg2_FIFO_buf96_stg3_1_merged1759_980_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<576, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_980_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_981_res = stg2_FIFO_buf96_stg3_1_merged1759_981_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<592, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_981_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_982_res = stg2_FIFO_buf96_stg3_1_merged1759_982_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<608, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_982_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_983_res = stg2_FIFO_buf96_stg3_1_merged1759_983_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<624, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_983_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_984_res = stg2_FIFO_buf96_stg3_1_merged1759_984_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<640, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_984_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_985_res = stg2_FIFO_buf96_stg3_1_merged1759_985_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<656, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_985_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_986_res = stg2_FIFO_buf96_stg3_1_merged1759_986_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<672, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_986_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_987_res = stg2_FIFO_buf96_stg3_1_merged1759_987_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<688, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_987_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_988_res = stg2_FIFO_buf96_stg3_1_merged1759_988_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<704, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_988_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_989_res = stg2_FIFO_buf96_stg3_1_merged1759_989_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<720, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_989_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_990_res = stg2_FIFO_buf96_stg3_1_merged1759_990_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<736, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_990_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_991_res = stg2_FIFO_buf96_stg3_1_merged1759_991_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<752, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_991_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_992_res = stg2_FIFO_buf96_stg3_1_merged1759_992_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<768, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_992_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_993_res = stg2_FIFO_buf96_stg3_1_merged1759_993_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<784, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_993_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_994_res = stg2_FIFO_buf96_stg3_1_merged1759_994_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<800, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_994_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_995_res = stg2_FIFO_buf96_stg3_1_merged1759_995_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<816, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_995_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_996_res = stg2_FIFO_buf96_stg3_1_merged1759_996_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<832, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_996_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_997_res = stg2_FIFO_buf96_stg3_1_merged1759_997_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<848, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_997_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_998_res = stg2_FIFO_buf96_stg3_1_merged1759_998_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<864, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_998_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_999_res = stg2_FIFO_buf96_stg3_1_merged1759_999_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<880, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_999_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_1000_res = stg2_FIFO_buf96_stg3_1_merged1759_1000_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<896, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_1000_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_1001_res = stg2_FIFO_buf96_stg3_1_merged1759_1001_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<912, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_1001_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_1002_res = stg2_FIFO_buf96_stg3_1_merged1759_1002_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<928, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_1002_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_1003_res = stg2_FIFO_buf96_stg3_1_merged1759_1003_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<944, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_1003_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_1004_res = stg2_FIFO_buf96_stg3_1_merged1759_1004_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<960, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_1004_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_1005_res = stg2_FIFO_buf96_stg3_1_merged1759_1005_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<976, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_1005_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_1006_res = stg2_FIFO_buf96_stg3_1_merged1759_1006_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<992, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_1006_res);
	hw_uint<16> stg2_FIFO_buf96_stg3_1_merged1759_1007_res = stg2_FIFO_buf96_stg3_1_merged1759_1007_select(stg2_FIFO_buf96, root, stg3_0, stg3_1, dynamic_address);
	set_at<1008, 1024>(result, stg2_FIFO_buf96_stg3_1_merged1759_1007_res);
	return result;
}

struct stg3_stg3_1_merged1759_928_to_stg3_stg3_ld37_merged1807_912_cache {
	// RAM Box: {[15, 1263], [0, 1101]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1759_929_to_stg3_stg3_ld37_merged1807_913_cache {
	// RAM Box: {[14, 1262], [0, 1101]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1759_930_to_stg3_stg3_ld37_merged1807_914_cache {
	// RAM Box: {[13, 1261], [0, 1101]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1759_931_to_stg3_stg3_ld37_merged1807_915_cache {
	// RAM Box: {[12, 1260], [0, 1101]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1759_932_to_stg3_stg3_ld37_merged1807_916_cache {
	// RAM Box: {[11, 1259], [0, 1101]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1759_933_to_stg3_stg3_ld37_merged1807_917_cache {
	// RAM Box: {[10, 1258], [0, 1101]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1759_934_to_stg3_stg3_ld37_merged1807_918_cache {
	// RAM Box: {[9, 1257], [0, 1101]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1759_935_to_stg3_stg3_ld37_merged1807_919_cache {
	// RAM Box: {[8, 1256], [0, 1101]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1759_936_to_stg3_stg3_ld37_merged1807_920_cache {
	// RAM Box: {[7, 1255], [0, 1101]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1759_937_to_stg3_stg3_ld37_merged1807_921_cache {
	// RAM Box: {[6, 1254], [0, 1101]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1759_938_to_stg3_stg3_ld37_merged1807_922_cache {
	// RAM Box: {[5, 1253], [0, 1101]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1759_939_to_stg3_stg3_ld37_merged1807_923_cache {
	// RAM Box: {[4, 1252], [0, 1101]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1759_940_to_stg3_stg3_ld37_merged1807_924_cache {
	// RAM Box: {[3, 1251], [0, 1101]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1759_941_to_stg3_stg3_ld37_merged1807_925_cache {
	// RAM Box: {[2, 1250], [0, 1101]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1759_942_to_stg3_stg3_ld37_merged1807_926_cache {
	// RAM Box: {[1, 1249], [0, 1101]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_stg3_1_merged1759_943_to_stg3_stg3_ld37_merged1807_927_cache {
	// RAM Box: {[0, 1248], [0, 1101]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg3_cache {
  // Reader addrs...
    // { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[15 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
    // { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[14 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
    // { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[13 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
    // { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[12 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
    // { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[11 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
    // { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[10 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
    // { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[9 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
    // { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[8 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
    // { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[7 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
    // { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[6 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
    // { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[5 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
    // { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[4 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
    // { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[3 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
    // { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[2 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
    // { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[1 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
    // { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
  // # of banks: 16
  stg3_stg3_1_merged1759_928_to_stg3_stg3_ld37_merged1807_912_cache stg3_stg3_1_merged1759_928_to_stg3_stg3_ld37_merged1807_912;
  stg3_stg3_1_merged1759_929_to_stg3_stg3_ld37_merged1807_913_cache stg3_stg3_1_merged1759_929_to_stg3_stg3_ld37_merged1807_913;
  stg3_stg3_1_merged1759_930_to_stg3_stg3_ld37_merged1807_914_cache stg3_stg3_1_merged1759_930_to_stg3_stg3_ld37_merged1807_914;
  stg3_stg3_1_merged1759_931_to_stg3_stg3_ld37_merged1807_915_cache stg3_stg3_1_merged1759_931_to_stg3_stg3_ld37_merged1807_915;
  stg3_stg3_1_merged1759_932_to_stg3_stg3_ld37_merged1807_916_cache stg3_stg3_1_merged1759_932_to_stg3_stg3_ld37_merged1807_916;
  stg3_stg3_1_merged1759_933_to_stg3_stg3_ld37_merged1807_917_cache stg3_stg3_1_merged1759_933_to_stg3_stg3_ld37_merged1807_917;
  stg3_stg3_1_merged1759_934_to_stg3_stg3_ld37_merged1807_918_cache stg3_stg3_1_merged1759_934_to_stg3_stg3_ld37_merged1807_918;
  stg3_stg3_1_merged1759_935_to_stg3_stg3_ld37_merged1807_919_cache stg3_stg3_1_merged1759_935_to_stg3_stg3_ld37_merged1807_919;
  stg3_stg3_1_merged1759_936_to_stg3_stg3_ld37_merged1807_920_cache stg3_stg3_1_merged1759_936_to_stg3_stg3_ld37_merged1807_920;
  stg3_stg3_1_merged1759_937_to_stg3_stg3_ld37_merged1807_921_cache stg3_stg3_1_merged1759_937_to_stg3_stg3_ld37_merged1807_921;
  stg3_stg3_1_merged1759_938_to_stg3_stg3_ld37_merged1807_922_cache stg3_stg3_1_merged1759_938_to_stg3_stg3_ld37_merged1807_922;
  stg3_stg3_1_merged1759_939_to_stg3_stg3_ld37_merged1807_923_cache stg3_stg3_1_merged1759_939_to_stg3_stg3_ld37_merged1807_923;
  stg3_stg3_1_merged1759_940_to_stg3_stg3_ld37_merged1807_924_cache stg3_stg3_1_merged1759_940_to_stg3_stg3_ld37_merged1807_924;
  stg3_stg3_1_merged1759_941_to_stg3_stg3_ld37_merged1807_925_cache stg3_stg3_1_merged1759_941_to_stg3_stg3_ld37_merged1807_925;
  stg3_stg3_1_merged1759_942_to_stg3_stg3_ld37_merged1807_926_cache stg3_stg3_1_merged1759_942_to_stg3_stg3_ld37_merged1807_926;
  stg3_stg3_1_merged1759_943_to_stg3_stg3_ld37_merged1807_927_cache stg3_stg3_1_merged1759_943_to_stg3_stg3_ld37_merged1807_927;
};



inline void stg3_stg3_1_merged1759_928_write(hw_uint<16>& stg3_stg3_1_merged1759_928, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1759_928_to_stg3_stg3_ld37_merged1807_912.push(stg3_stg3_1_merged1759_928);
}

inline void stg3_stg3_1_merged1759_929_write(hw_uint<16>& stg3_stg3_1_merged1759_929, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1759_929_to_stg3_stg3_ld37_merged1807_913.push(stg3_stg3_1_merged1759_929);
}

inline void stg3_stg3_1_merged1759_930_write(hw_uint<16>& stg3_stg3_1_merged1759_930, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1759_930_to_stg3_stg3_ld37_merged1807_914.push(stg3_stg3_1_merged1759_930);
}

inline void stg3_stg3_1_merged1759_931_write(hw_uint<16>& stg3_stg3_1_merged1759_931, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1759_931_to_stg3_stg3_ld37_merged1807_915.push(stg3_stg3_1_merged1759_931);
}

inline void stg3_stg3_1_merged1759_932_write(hw_uint<16>& stg3_stg3_1_merged1759_932, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1759_932_to_stg3_stg3_ld37_merged1807_916.push(stg3_stg3_1_merged1759_932);
}

inline void stg3_stg3_1_merged1759_933_write(hw_uint<16>& stg3_stg3_1_merged1759_933, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1759_933_to_stg3_stg3_ld37_merged1807_917.push(stg3_stg3_1_merged1759_933);
}

inline void stg3_stg3_1_merged1759_934_write(hw_uint<16>& stg3_stg3_1_merged1759_934, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1759_934_to_stg3_stg3_ld37_merged1807_918.push(stg3_stg3_1_merged1759_934);
}

inline void stg3_stg3_1_merged1759_935_write(hw_uint<16>& stg3_stg3_1_merged1759_935, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1759_935_to_stg3_stg3_ld37_merged1807_919.push(stg3_stg3_1_merged1759_935);
}

inline void stg3_stg3_1_merged1759_936_write(hw_uint<16>& stg3_stg3_1_merged1759_936, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1759_936_to_stg3_stg3_ld37_merged1807_920.push(stg3_stg3_1_merged1759_936);
}

inline void stg3_stg3_1_merged1759_937_write(hw_uint<16>& stg3_stg3_1_merged1759_937, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1759_937_to_stg3_stg3_ld37_merged1807_921.push(stg3_stg3_1_merged1759_937);
}

inline void stg3_stg3_1_merged1759_938_write(hw_uint<16>& stg3_stg3_1_merged1759_938, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1759_938_to_stg3_stg3_ld37_merged1807_922.push(stg3_stg3_1_merged1759_938);
}

inline void stg3_stg3_1_merged1759_939_write(hw_uint<16>& stg3_stg3_1_merged1759_939, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1759_939_to_stg3_stg3_ld37_merged1807_923.push(stg3_stg3_1_merged1759_939);
}

inline void stg3_stg3_1_merged1759_940_write(hw_uint<16>& stg3_stg3_1_merged1759_940, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1759_940_to_stg3_stg3_ld37_merged1807_924.push(stg3_stg3_1_merged1759_940);
}

inline void stg3_stg3_1_merged1759_941_write(hw_uint<16>& stg3_stg3_1_merged1759_941, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1759_941_to_stg3_stg3_ld37_merged1807_925.push(stg3_stg3_1_merged1759_941);
}

inline void stg3_stg3_1_merged1759_942_write(hw_uint<16>& stg3_stg3_1_merged1759_942, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1759_942_to_stg3_stg3_ld37_merged1807_926.push(stg3_stg3_1_merged1759_942);
}

inline void stg3_stg3_1_merged1759_943_write(hw_uint<16>& stg3_stg3_1_merged1759_943, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged1759_943_to_stg3_stg3_ld37_merged1807_927.push(stg3_stg3_1_merged1759_943);
}

inline hw_uint<16> stg3_stg3_ld37_merged1807_912_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1807_912 read pattern: { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[15 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
  // Read schedule : { stg3_ld37_merged1807[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 13] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_stg3_1_merged1759_928 = stg3.stg3_stg3_1_merged1759_928_to_stg3_stg3_ld37_merged1807_912.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1759_928;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1807_913_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1807_913 read pattern: { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[14 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
  // Read schedule : { stg3_ld37_merged1807[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 13] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_stg3_1_merged1759_929 = stg3.stg3_stg3_1_merged1759_929_to_stg3_stg3_ld37_merged1807_913.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1759_929;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1807_914_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1807_914 read pattern: { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[13 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
  // Read schedule : { stg3_ld37_merged1807[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 13] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_stg3_1_merged1759_930 = stg3.stg3_stg3_1_merged1759_930_to_stg3_stg3_ld37_merged1807_914.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1759_930;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1807_915_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1807_915 read pattern: { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[12 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
  // Read schedule : { stg3_ld37_merged1807[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 13] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_stg3_1_merged1759_931 = stg3.stg3_stg3_1_merged1759_931_to_stg3_stg3_ld37_merged1807_915.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1759_931;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1807_916_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1807_916 read pattern: { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[11 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
  // Read schedule : { stg3_ld37_merged1807[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 13] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_stg3_1_merged1759_932 = stg3.stg3_stg3_1_merged1759_932_to_stg3_stg3_ld37_merged1807_916.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1759_932;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1807_917_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1807_917 read pattern: { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[10 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
  // Read schedule : { stg3_ld37_merged1807[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 13] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_stg3_1_merged1759_933 = stg3.stg3_stg3_1_merged1759_933_to_stg3_stg3_ld37_merged1807_917.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1759_933;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1807_918_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1807_918 read pattern: { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[9 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
  // Read schedule : { stg3_ld37_merged1807[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 13] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_stg3_1_merged1759_934 = stg3.stg3_stg3_1_merged1759_934_to_stg3_stg3_ld37_merged1807_918.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1759_934;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1807_919_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1807_919 read pattern: { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[8 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
  // Read schedule : { stg3_ld37_merged1807[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 13] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_stg3_1_merged1759_935 = stg3.stg3_stg3_1_merged1759_935_to_stg3_stg3_ld37_merged1807_919.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1759_935;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1807_920_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1807_920 read pattern: { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[7 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
  // Read schedule : { stg3_ld37_merged1807[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 13] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_stg3_1_merged1759_936 = stg3.stg3_stg3_1_merged1759_936_to_stg3_stg3_ld37_merged1807_920.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1759_936;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1807_921_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1807_921 read pattern: { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[6 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
  // Read schedule : { stg3_ld37_merged1807[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 13] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_stg3_1_merged1759_937 = stg3.stg3_stg3_1_merged1759_937_to_stg3_stg3_ld37_merged1807_921.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1759_937;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1807_922_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1807_922 read pattern: { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[5 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
  // Read schedule : { stg3_ld37_merged1807[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 13] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_stg3_1_merged1759_938 = stg3.stg3_stg3_1_merged1759_938_to_stg3_stg3_ld37_merged1807_922.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1759_938;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1807_923_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1807_923 read pattern: { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[4 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
  // Read schedule : { stg3_ld37_merged1807[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 13] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_stg3_1_merged1759_939 = stg3.stg3_stg3_1_merged1759_939_to_stg3_stg3_ld37_merged1807_923.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1759_939;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1807_924_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1807_924 read pattern: { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[3 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
  // Read schedule : { stg3_ld37_merged1807[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 13] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_stg3_1_merged1759_940 = stg3.stg3_stg3_1_merged1759_940_to_stg3_stg3_ld37_merged1807_924.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1759_940;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1807_925_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1807_925 read pattern: { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[2 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
  // Read schedule : { stg3_ld37_merged1807[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 13] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_stg3_1_merged1759_941 = stg3.stg3_stg3_1_merged1759_941_to_stg3_stg3_ld37_merged1807_925.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1759_941;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1807_926_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1807_926 read pattern: { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[1 + 16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
  // Read schedule : { stg3_ld37_merged1807[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 13] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_stg3_1_merged1759_942 = stg3.stg3_stg3_1_merged1759_942_to_stg3_stg3_ld37_merged1807_926.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1759_942;
  return 0;
}

inline hw_uint<16> stg3_stg3_ld37_merged1807_927_select(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg3_ld37_merged1807_927 read pattern: { stg3_ld37_merged1807[root = 0, stg3_ld38, stg3_ld37] -> stg3[16stg3_ld37, stg3_ld38] : 0 <= stg3_ld38 <= 1101 and 0 <= stg3_ld37 <= 78 }
  // Read schedule : { stg3_ld37_merged1807[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 13] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  // Write schedule: { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_stg3_1_merged1759_943 = stg3.stg3_stg3_1_merged1759_943_to_stg3_stg3_ld37_merged1807_927.peek(/* one reader or all rams */ 0);
  return value_stg3_stg3_1_merged1759_943;
  return 0;
}

// # of bundles = 2
// stg3_1_merged1759_write
//	stg3_stg3_1_merged1759_928
//	stg3_stg3_1_merged1759_929
//	stg3_stg3_1_merged1759_930
//	stg3_stg3_1_merged1759_931
//	stg3_stg3_1_merged1759_932
//	stg3_stg3_1_merged1759_933
//	stg3_stg3_1_merged1759_934
//	stg3_stg3_1_merged1759_935
//	stg3_stg3_1_merged1759_936
//	stg3_stg3_1_merged1759_937
//	stg3_stg3_1_merged1759_938
//	stg3_stg3_1_merged1759_939
//	stg3_stg3_1_merged1759_940
//	stg3_stg3_1_merged1759_941
//	stg3_stg3_1_merged1759_942
//	stg3_stg3_1_merged1759_943
inline void stg3_stg3_1_merged1759_write_bundle_write(hw_uint<256>& stg3_1_merged1759_write, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
	hw_uint<16> stg3_stg3_1_merged1759_928_res = stg3_1_merged1759_write.extract<0, 15>();
	stg3_stg3_1_merged1759_928_write(stg3_stg3_1_merged1759_928_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1759_929_res = stg3_1_merged1759_write.extract<16, 31>();
	stg3_stg3_1_merged1759_929_write(stg3_stg3_1_merged1759_929_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1759_930_res = stg3_1_merged1759_write.extract<32, 47>();
	stg3_stg3_1_merged1759_930_write(stg3_stg3_1_merged1759_930_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1759_931_res = stg3_1_merged1759_write.extract<48, 63>();
	stg3_stg3_1_merged1759_931_write(stg3_stg3_1_merged1759_931_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1759_932_res = stg3_1_merged1759_write.extract<64, 79>();
	stg3_stg3_1_merged1759_932_write(stg3_stg3_1_merged1759_932_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1759_933_res = stg3_1_merged1759_write.extract<80, 95>();
	stg3_stg3_1_merged1759_933_write(stg3_stg3_1_merged1759_933_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1759_934_res = stg3_1_merged1759_write.extract<96, 111>();
	stg3_stg3_1_merged1759_934_write(stg3_stg3_1_merged1759_934_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1759_935_res = stg3_1_merged1759_write.extract<112, 127>();
	stg3_stg3_1_merged1759_935_write(stg3_stg3_1_merged1759_935_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1759_936_res = stg3_1_merged1759_write.extract<128, 143>();
	stg3_stg3_1_merged1759_936_write(stg3_stg3_1_merged1759_936_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1759_937_res = stg3_1_merged1759_write.extract<144, 159>();
	stg3_stg3_1_merged1759_937_write(stg3_stg3_1_merged1759_937_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1759_938_res = stg3_1_merged1759_write.extract<160, 175>();
	stg3_stg3_1_merged1759_938_write(stg3_stg3_1_merged1759_938_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1759_939_res = stg3_1_merged1759_write.extract<176, 191>();
	stg3_stg3_1_merged1759_939_write(stg3_stg3_1_merged1759_939_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1759_940_res = stg3_1_merged1759_write.extract<192, 207>();
	stg3_stg3_1_merged1759_940_write(stg3_stg3_1_merged1759_940_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1759_941_res = stg3_1_merged1759_write.extract<208, 223>();
	stg3_stg3_1_merged1759_941_write(stg3_stg3_1_merged1759_941_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1759_942_res = stg3_1_merged1759_write.extract<224, 239>();
	stg3_stg3_1_merged1759_942_write(stg3_stg3_1_merged1759_942_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged1759_943_res = stg3_1_merged1759_write.extract<240, 255>();
	stg3_stg3_1_merged1759_943_write(stg3_stg3_1_merged1759_943_res, stg3, root, stg3_0, stg3_1, dynamic_address);
}

// stg3_ld37_merged1807_read
//	stg3_stg3_ld37_merged1807_912
//	stg3_stg3_ld37_merged1807_913
//	stg3_stg3_ld37_merged1807_914
//	stg3_stg3_ld37_merged1807_915
//	stg3_stg3_ld37_merged1807_916
//	stg3_stg3_ld37_merged1807_917
//	stg3_stg3_ld37_merged1807_918
//	stg3_stg3_ld37_merged1807_919
//	stg3_stg3_ld37_merged1807_920
//	stg3_stg3_ld37_merged1807_921
//	stg3_stg3_ld37_merged1807_922
//	stg3_stg3_ld37_merged1807_923
//	stg3_stg3_ld37_merged1807_924
//	stg3_stg3_ld37_merged1807_925
//	stg3_stg3_ld37_merged1807_926
//	stg3_stg3_ld37_merged1807_927
inline hw_uint<256> stg3_stg3_ld37_merged1807_read_bundle_read(stg3_cache& stg3, int root, int stg3_ld38, int stg3_ld37, int dynamic_address) {
  // # of ports in bundle: 16
    // stg3_stg3_ld37_merged1807_912
    // stg3_stg3_ld37_merged1807_913
    // stg3_stg3_ld37_merged1807_914
    // stg3_stg3_ld37_merged1807_915
    // stg3_stg3_ld37_merged1807_916
    // stg3_stg3_ld37_merged1807_917
    // stg3_stg3_ld37_merged1807_918
    // stg3_stg3_ld37_merged1807_919
    // stg3_stg3_ld37_merged1807_920
    // stg3_stg3_ld37_merged1807_921
    // stg3_stg3_ld37_merged1807_922
    // stg3_stg3_ld37_merged1807_923
    // stg3_stg3_ld37_merged1807_924
    // stg3_stg3_ld37_merged1807_925
    // stg3_stg3_ld37_merged1807_926
    // stg3_stg3_ld37_merged1807_927

	hw_uint<256> result;
	hw_uint<16> stg3_stg3_ld37_merged1807_912_res = stg3_stg3_ld37_merged1807_912_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<0, 256>(result, stg3_stg3_ld37_merged1807_912_res);
	hw_uint<16> stg3_stg3_ld37_merged1807_913_res = stg3_stg3_ld37_merged1807_913_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<16, 256>(result, stg3_stg3_ld37_merged1807_913_res);
	hw_uint<16> stg3_stg3_ld37_merged1807_914_res = stg3_stg3_ld37_merged1807_914_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<32, 256>(result, stg3_stg3_ld37_merged1807_914_res);
	hw_uint<16> stg3_stg3_ld37_merged1807_915_res = stg3_stg3_ld37_merged1807_915_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<48, 256>(result, stg3_stg3_ld37_merged1807_915_res);
	hw_uint<16> stg3_stg3_ld37_merged1807_916_res = stg3_stg3_ld37_merged1807_916_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<64, 256>(result, stg3_stg3_ld37_merged1807_916_res);
	hw_uint<16> stg3_stg3_ld37_merged1807_917_res = stg3_stg3_ld37_merged1807_917_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<80, 256>(result, stg3_stg3_ld37_merged1807_917_res);
	hw_uint<16> stg3_stg3_ld37_merged1807_918_res = stg3_stg3_ld37_merged1807_918_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<96, 256>(result, stg3_stg3_ld37_merged1807_918_res);
	hw_uint<16> stg3_stg3_ld37_merged1807_919_res = stg3_stg3_ld37_merged1807_919_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<112, 256>(result, stg3_stg3_ld37_merged1807_919_res);
	hw_uint<16> stg3_stg3_ld37_merged1807_920_res = stg3_stg3_ld37_merged1807_920_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<128, 256>(result, stg3_stg3_ld37_merged1807_920_res);
	hw_uint<16> stg3_stg3_ld37_merged1807_921_res = stg3_stg3_ld37_merged1807_921_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<144, 256>(result, stg3_stg3_ld37_merged1807_921_res);
	hw_uint<16> stg3_stg3_ld37_merged1807_922_res = stg3_stg3_ld37_merged1807_922_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<160, 256>(result, stg3_stg3_ld37_merged1807_922_res);
	hw_uint<16> stg3_stg3_ld37_merged1807_923_res = stg3_stg3_ld37_merged1807_923_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<176, 256>(result, stg3_stg3_ld37_merged1807_923_res);
	hw_uint<16> stg3_stg3_ld37_merged1807_924_res = stg3_stg3_ld37_merged1807_924_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<192, 256>(result, stg3_stg3_ld37_merged1807_924_res);
	hw_uint<16> stg3_stg3_ld37_merged1807_925_res = stg3_stg3_ld37_merged1807_925_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<208, 256>(result, stg3_stg3_ld37_merged1807_925_res);
	hw_uint<16> stg3_stg3_ld37_merged1807_926_res = stg3_stg3_ld37_merged1807_926_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<224, 256>(result, stg3_stg3_ld37_merged1807_926_res);
	hw_uint<16> stg3_stg3_ld37_merged1807_927_res = stg3_stg3_ld37_merged1807_927_select(stg3, root, stg3_ld38, stg3_ld37, dynamic_address);
	set_at<240, 256>(result, stg3_stg3_ld37_merged1807_927_res);
	return result;
}

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864_merged_banks_4_cache {
	// RAM Box: {[15, 1247], [0, 1101]}
	// Capacity: 160
	// # of read delays: 4
  // 0, 1, 80, 159
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 78> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 78> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_79() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_80() {
		return f4;
	}

	inline hw_uint<16> peek_158() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_159() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865_merged_banks_4_cache {
	// RAM Box: {[14, 1246], [0, 1101]}
	// Capacity: 160
	// # of read delays: 4
  // 0, 1, 80, 159
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 78> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 78> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_79() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_80() {
		return f4;
	}

	inline hw_uint<16> peek_158() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_159() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866_merged_banks_4_cache {
	// RAM Box: {[13, 1245], [0, 1101]}
	// Capacity: 160
	// # of read delays: 4
  // 0, 1, 80, 159
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 78> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 78> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_79() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_80() {
		return f4;
	}

	inline hw_uint<16> peek_158() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_159() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867_merged_banks_4_cache {
	// RAM Box: {[12, 1244], [0, 1101]}
	// Capacity: 160
	// # of read delays: 4
  // 0, 1, 80, 159
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 78> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 78> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_79() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_80() {
		return f4;
	}

	inline hw_uint<16> peek_158() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_159() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868_merged_banks_4_cache {
	// RAM Box: {[11, 1243], [0, 1101]}
	// Capacity: 160
	// # of read delays: 4
  // 0, 1, 80, 159
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 78> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 78> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_79() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_80() {
		return f4;
	}

	inline hw_uint<16> peek_158() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_159() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869_merged_banks_4_cache {
	// RAM Box: {[10, 1242], [0, 1101]}
	// Capacity: 160
	// # of read delays: 4
  // 0, 1, 80, 159
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 78> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 78> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_79() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_80() {
		return f4;
	}

	inline hw_uint<16> peek_158() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_159() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870_merged_banks_4_cache {
	// RAM Box: {[9, 1241], [0, 1101]}
	// Capacity: 160
	// # of read delays: 4
  // 0, 1, 80, 159
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 78> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 78> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_79() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_80() {
		return f4;
	}

	inline hw_uint<16> peek_158() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_159() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871_merged_banks_4_cache {
	// RAM Box: {[8, 1240], [0, 1101]}
	// Capacity: 160
	// # of read delays: 4
  // 0, 1, 80, 159
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 78> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 78> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_79() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_80() {
		return f4;
	}

	inline hw_uint<16> peek_158() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_159() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872_merged_banks_4_cache {
	// RAM Box: {[7, 1239], [0, 1101]}
	// Capacity: 160
	// # of read delays: 4
  // 0, 1, 80, 159
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 78> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 78> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_79() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_80() {
		return f4;
	}

	inline hw_uint<16> peek_158() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_159() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873_merged_banks_4_cache {
	// RAM Box: {[6, 1238], [0, 1101]}
	// Capacity: 160
	// # of read delays: 4
  // 0, 1, 80, 159
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 78> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 78> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_79() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_80() {
		return f4;
	}

	inline hw_uint<16> peek_158() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_159() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874_merged_banks_4_cache {
	// RAM Box: {[5, 1237], [0, 1101]}
	// Capacity: 160
	// # of read delays: 4
  // 0, 1, 80, 159
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 78> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 78> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_79() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_80() {
		return f4;
	}

	inline hw_uint<16> peek_158() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_159() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875_merged_banks_4_cache {
	// RAM Box: {[4, 1236], [0, 1101]}
	// Capacity: 160
	// # of read delays: 4
  // 0, 1, 80, 159
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 78> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 78> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_79() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_80() {
		return f4;
	}

	inline hw_uint<16> peek_158() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_159() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876_merged_banks_4_cache {
	// RAM Box: {[3, 1235], [0, 1101]}
	// Capacity: 160
	// # of read delays: 4
  // 0, 1, 80, 159
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 78> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 78> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_79() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_80() {
		return f4;
	}

	inline hw_uint<16> peek_158() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_159() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877_merged_banks_4_cache {
	// RAM Box: {[2, 1234], [0, 1101]}
	// Capacity: 160
	// # of read delays: 4
  // 0, 1, 80, 159
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 78> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 78> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_79() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_80() {
		return f4;
	}

	inline hw_uint<16> peek_158() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_159() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878_merged_banks_4_cache {
	// RAM Box: {[1, 1233], [0, 1101]}
	// Capacity: 160
	// # of read delays: 4
  // 0, 1, 80, 159
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 78> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 78> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_79() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_80() {
		return f4;
	}

	inline hw_uint<16> peek_158() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_159() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879_merged_banks_4_cache {
	// RAM Box: {[0, 1248], [0, 1100]}
	// Capacity: 160
	// # of read delays: 5
  // 0, 1, 79, 80, 159
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 78> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}

	inline hw_uint<16> peek_80() {
		return f6;
	}

	inline hw_uint<16> peek_158() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_159() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_FIFO_buf100_cache {
  // Reader addrs...
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[15 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[15 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[16 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[15 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[14 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[14 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[15 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[14 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[13 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[13 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[14 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[13 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[12 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[12 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[13 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[12 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[11 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[11 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[12 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[11 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[10 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[10 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[11 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[10 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[9 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[9 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[10 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[9 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[8 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[8 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[9 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[8 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[7 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[7 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[8 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[7 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[6 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[6 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[7 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[6 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[5 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[5 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[6 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[5 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[4 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[4 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[5 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[4 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[3 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[3 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[4 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[3 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[2 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[2 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[3 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[2 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[1 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[1 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[2 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[1 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[1 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
    // { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // # of banks: 16
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878_merged_banks_4;
  stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879_merged_banks_4_cache stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879_merged_banks_4;
};



inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878);
}

inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879_write(hw_uint<16>& stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
  stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879_merged_banks_4.push(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879);
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_800_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_800 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[15 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864_merged_banks_4.peek_159();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_801_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_801 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[15 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_802_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_802 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[16 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879_merged_banks_4.peek_79();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_803_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_803 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[15 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_804_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_804 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[14 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865_merged_banks_4.peek_159();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_805_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_805 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[14 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_806_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_806 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[15 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_807_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_807 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[14 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_808_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_808 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[13 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866_merged_banks_4.peek_159();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_809_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_809 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[13 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_810_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_810 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[14 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_811_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_811 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[13 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_812_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_812 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[12 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867_merged_banks_4.peek_159();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_813_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_813 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[12 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_814_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_814 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[13 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_815_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_815 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[12 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_816_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_816 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[11 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868_merged_banks_4.peek_159();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_817_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_817 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[11 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_818_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_818 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[12 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_819_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_819 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[11 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_820_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_820 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[10 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869_merged_banks_4.peek_159();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_821_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_821 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[10 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_822_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_822 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[11 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_823_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_823 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[10 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_824_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_824 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[9 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870_merged_banks_4.peek_159();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_825_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_825 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[9 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_826_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_826 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[10 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_827_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_827 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[9 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_828_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_828 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[8 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871_merged_banks_4.peek_159();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_829_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_829 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[8 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_830_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_830 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[9 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_831_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_831 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[8 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_832_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_832 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[7 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872_merged_banks_4.peek_159();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_833_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_833 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[7 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_834_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_834 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[8 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_835_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_835 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[7 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_836_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_836 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[6 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873_merged_banks_4.peek_159();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_837_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_837 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[6 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_838_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_838 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[7 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_839_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_839 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[6 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_840_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_840 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[5 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874_merged_banks_4.peek_159();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_841_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_841 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[5 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_842_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_842 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[6 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_843_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_843 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[5 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_844_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_844 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[4 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875_merged_banks_4.peek_159();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_845_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_845 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[4 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_846_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_846 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[5 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_847_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_847 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[4 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_848_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_848 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[3 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876_merged_banks_4.peek_159();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_849_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_849 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[3 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_850_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_850 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[4 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_851_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_851 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[3 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_852_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_852 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[2 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877_merged_banks_4.peek_159();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_853_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_853 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[2 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_854_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_854 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[3 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_855_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_855 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[2 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_856_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_856 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[1 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878_merged_banks_4.peek_159();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_857_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_857 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[1 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_858_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_858 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[2 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_859_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_859 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[1 + 16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_860_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_860 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[16stg4_1, stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879_merged_banks_4.peek_159();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_861_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_861 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_862_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_862 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[1 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878_merged_banks_4.peek_80();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878;
  return 0;
}

inline hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_863_select(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_FIFO_buf100_stg4_1_merged1762_863 read pattern: { stg4_1_merged1762[root = 0, stg4_0, stg4_1] -> stg3_FIFO_buf100[16stg4_1, 2 + stg4_0] : 0 <= stg4_0 <= 1099 and 0 <= stg4_1 <= 77 }
  // Read schedule : { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
  auto value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879 = stg3_FIFO_buf100.stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879_merged_banks_4.peek_1();
  return value_stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879;
  return 0;
}

// # of bundles = 2
// stg3_to_gp_1136_ld101_merged1857_write
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878
//	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879
inline void stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_write_bundle_write(hw_uint<256>& stg3_to_gp_1136_ld101_merged1857_write, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg3_to_gp_1136_ld102, int stg3_to_gp_1136_ld101, int dynamic_address) {
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864_res = stg3_to_gp_1136_ld101_merged1857_write.extract<0, 15>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_864_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865_res = stg3_to_gp_1136_ld101_merged1857_write.extract<16, 31>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_865_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866_res = stg3_to_gp_1136_ld101_merged1857_write.extract<32, 47>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_866_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867_res = stg3_to_gp_1136_ld101_merged1857_write.extract<48, 63>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_867_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868_res = stg3_to_gp_1136_ld101_merged1857_write.extract<64, 79>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_868_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869_res = stg3_to_gp_1136_ld101_merged1857_write.extract<80, 95>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_869_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870_res = stg3_to_gp_1136_ld101_merged1857_write.extract<96, 111>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_870_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871_res = stg3_to_gp_1136_ld101_merged1857_write.extract<112, 127>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_871_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872_res = stg3_to_gp_1136_ld101_merged1857_write.extract<128, 143>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_872_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873_res = stg3_to_gp_1136_ld101_merged1857_write.extract<144, 159>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_873_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874_res = stg3_to_gp_1136_ld101_merged1857_write.extract<160, 175>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_874_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875_res = stg3_to_gp_1136_ld101_merged1857_write.extract<176, 191>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_875_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876_res = stg3_to_gp_1136_ld101_merged1857_write.extract<192, 207>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_876_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877_res = stg3_to_gp_1136_ld101_merged1857_write.extract<208, 223>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_877_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878_res = stg3_to_gp_1136_ld101_merged1857_write.extract<224, 239>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_878_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
	hw_uint<16> stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879_res = stg3_to_gp_1136_ld101_merged1857_write.extract<240, 255>();
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879_write(stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_879_res, stg3_FIFO_buf100, root, stg3_to_gp_1136_ld102, stg3_to_gp_1136_ld101, dynamic_address);
}

// stg4_1_merged1762_read
//	stg3_FIFO_buf100_stg4_1_merged1762_800
//	stg3_FIFO_buf100_stg4_1_merged1762_801
//	stg3_FIFO_buf100_stg4_1_merged1762_802
//	stg3_FIFO_buf100_stg4_1_merged1762_803
//	stg3_FIFO_buf100_stg4_1_merged1762_804
//	stg3_FIFO_buf100_stg4_1_merged1762_805
//	stg3_FIFO_buf100_stg4_1_merged1762_806
//	stg3_FIFO_buf100_stg4_1_merged1762_807
//	stg3_FIFO_buf100_stg4_1_merged1762_808
//	stg3_FIFO_buf100_stg4_1_merged1762_809
//	stg3_FIFO_buf100_stg4_1_merged1762_810
//	stg3_FIFO_buf100_stg4_1_merged1762_811
//	stg3_FIFO_buf100_stg4_1_merged1762_812
//	stg3_FIFO_buf100_stg4_1_merged1762_813
//	stg3_FIFO_buf100_stg4_1_merged1762_814
//	stg3_FIFO_buf100_stg4_1_merged1762_815
//	stg3_FIFO_buf100_stg4_1_merged1762_816
//	stg3_FIFO_buf100_stg4_1_merged1762_817
//	stg3_FIFO_buf100_stg4_1_merged1762_818
//	stg3_FIFO_buf100_stg4_1_merged1762_819
//	stg3_FIFO_buf100_stg4_1_merged1762_820
//	stg3_FIFO_buf100_stg4_1_merged1762_821
//	stg3_FIFO_buf100_stg4_1_merged1762_822
//	stg3_FIFO_buf100_stg4_1_merged1762_823
//	stg3_FIFO_buf100_stg4_1_merged1762_824
//	stg3_FIFO_buf100_stg4_1_merged1762_825
//	stg3_FIFO_buf100_stg4_1_merged1762_826
//	stg3_FIFO_buf100_stg4_1_merged1762_827
//	stg3_FIFO_buf100_stg4_1_merged1762_828
//	stg3_FIFO_buf100_stg4_1_merged1762_829
//	stg3_FIFO_buf100_stg4_1_merged1762_830
//	stg3_FIFO_buf100_stg4_1_merged1762_831
//	stg3_FIFO_buf100_stg4_1_merged1762_832
//	stg3_FIFO_buf100_stg4_1_merged1762_833
//	stg3_FIFO_buf100_stg4_1_merged1762_834
//	stg3_FIFO_buf100_stg4_1_merged1762_835
//	stg3_FIFO_buf100_stg4_1_merged1762_836
//	stg3_FIFO_buf100_stg4_1_merged1762_837
//	stg3_FIFO_buf100_stg4_1_merged1762_838
//	stg3_FIFO_buf100_stg4_1_merged1762_839
//	stg3_FIFO_buf100_stg4_1_merged1762_840
//	stg3_FIFO_buf100_stg4_1_merged1762_841
//	stg3_FIFO_buf100_stg4_1_merged1762_842
//	stg3_FIFO_buf100_stg4_1_merged1762_843
//	stg3_FIFO_buf100_stg4_1_merged1762_844
//	stg3_FIFO_buf100_stg4_1_merged1762_845
//	stg3_FIFO_buf100_stg4_1_merged1762_846
//	stg3_FIFO_buf100_stg4_1_merged1762_847
//	stg3_FIFO_buf100_stg4_1_merged1762_848
//	stg3_FIFO_buf100_stg4_1_merged1762_849
//	stg3_FIFO_buf100_stg4_1_merged1762_850
//	stg3_FIFO_buf100_stg4_1_merged1762_851
//	stg3_FIFO_buf100_stg4_1_merged1762_852
//	stg3_FIFO_buf100_stg4_1_merged1762_853
//	stg3_FIFO_buf100_stg4_1_merged1762_854
//	stg3_FIFO_buf100_stg4_1_merged1762_855
//	stg3_FIFO_buf100_stg4_1_merged1762_856
//	stg3_FIFO_buf100_stg4_1_merged1762_857
//	stg3_FIFO_buf100_stg4_1_merged1762_858
//	stg3_FIFO_buf100_stg4_1_merged1762_859
//	stg3_FIFO_buf100_stg4_1_merged1762_860
//	stg3_FIFO_buf100_stg4_1_merged1762_861
//	stg3_FIFO_buf100_stg4_1_merged1762_862
//	stg3_FIFO_buf100_stg4_1_merged1762_863
inline hw_uint<1024> stg3_FIFO_buf100_stg4_1_merged1762_read_bundle_read(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int root, int stg4_0, int stg4_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg3_FIFO_buf100_stg4_1_merged1762_800
    // stg3_FIFO_buf100_stg4_1_merged1762_801
    // stg3_FIFO_buf100_stg4_1_merged1762_802
    // stg3_FIFO_buf100_stg4_1_merged1762_803
    // stg3_FIFO_buf100_stg4_1_merged1762_804
    // stg3_FIFO_buf100_stg4_1_merged1762_805
    // stg3_FIFO_buf100_stg4_1_merged1762_806
    // stg3_FIFO_buf100_stg4_1_merged1762_807
    // stg3_FIFO_buf100_stg4_1_merged1762_808
    // stg3_FIFO_buf100_stg4_1_merged1762_809
    // stg3_FIFO_buf100_stg4_1_merged1762_810
    // stg3_FIFO_buf100_stg4_1_merged1762_811
    // stg3_FIFO_buf100_stg4_1_merged1762_812
    // stg3_FIFO_buf100_stg4_1_merged1762_813
    // stg3_FIFO_buf100_stg4_1_merged1762_814
    // stg3_FIFO_buf100_stg4_1_merged1762_815
    // stg3_FIFO_buf100_stg4_1_merged1762_816
    // stg3_FIFO_buf100_stg4_1_merged1762_817
    // stg3_FIFO_buf100_stg4_1_merged1762_818
    // stg3_FIFO_buf100_stg4_1_merged1762_819
    // stg3_FIFO_buf100_stg4_1_merged1762_820
    // stg3_FIFO_buf100_stg4_1_merged1762_821
    // stg3_FIFO_buf100_stg4_1_merged1762_822
    // stg3_FIFO_buf100_stg4_1_merged1762_823
    // stg3_FIFO_buf100_stg4_1_merged1762_824
    // stg3_FIFO_buf100_stg4_1_merged1762_825
    // stg3_FIFO_buf100_stg4_1_merged1762_826
    // stg3_FIFO_buf100_stg4_1_merged1762_827
    // stg3_FIFO_buf100_stg4_1_merged1762_828
    // stg3_FIFO_buf100_stg4_1_merged1762_829
    // stg3_FIFO_buf100_stg4_1_merged1762_830
    // stg3_FIFO_buf100_stg4_1_merged1762_831
    // stg3_FIFO_buf100_stg4_1_merged1762_832
    // stg3_FIFO_buf100_stg4_1_merged1762_833
    // stg3_FIFO_buf100_stg4_1_merged1762_834
    // stg3_FIFO_buf100_stg4_1_merged1762_835
    // stg3_FIFO_buf100_stg4_1_merged1762_836
    // stg3_FIFO_buf100_stg4_1_merged1762_837
    // stg3_FIFO_buf100_stg4_1_merged1762_838
    // stg3_FIFO_buf100_stg4_1_merged1762_839
    // stg3_FIFO_buf100_stg4_1_merged1762_840
    // stg3_FIFO_buf100_stg4_1_merged1762_841
    // stg3_FIFO_buf100_stg4_1_merged1762_842
    // stg3_FIFO_buf100_stg4_1_merged1762_843
    // stg3_FIFO_buf100_stg4_1_merged1762_844
    // stg3_FIFO_buf100_stg4_1_merged1762_845
    // stg3_FIFO_buf100_stg4_1_merged1762_846
    // stg3_FIFO_buf100_stg4_1_merged1762_847
    // stg3_FIFO_buf100_stg4_1_merged1762_848
    // stg3_FIFO_buf100_stg4_1_merged1762_849
    // stg3_FIFO_buf100_stg4_1_merged1762_850
    // stg3_FIFO_buf100_stg4_1_merged1762_851
    // stg3_FIFO_buf100_stg4_1_merged1762_852
    // stg3_FIFO_buf100_stg4_1_merged1762_853
    // stg3_FIFO_buf100_stg4_1_merged1762_854
    // stg3_FIFO_buf100_stg4_1_merged1762_855
    // stg3_FIFO_buf100_stg4_1_merged1762_856
    // stg3_FIFO_buf100_stg4_1_merged1762_857
    // stg3_FIFO_buf100_stg4_1_merged1762_858
    // stg3_FIFO_buf100_stg4_1_merged1762_859
    // stg3_FIFO_buf100_stg4_1_merged1762_860
    // stg3_FIFO_buf100_stg4_1_merged1762_861
    // stg3_FIFO_buf100_stg4_1_merged1762_862
    // stg3_FIFO_buf100_stg4_1_merged1762_863

	hw_uint<1024> result;
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_800_res = stg3_FIFO_buf100_stg4_1_merged1762_800_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<0, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_800_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_801_res = stg3_FIFO_buf100_stg4_1_merged1762_801_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<16, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_801_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_802_res = stg3_FIFO_buf100_stg4_1_merged1762_802_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<32, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_802_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_803_res = stg3_FIFO_buf100_stg4_1_merged1762_803_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<48, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_803_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_804_res = stg3_FIFO_buf100_stg4_1_merged1762_804_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<64, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_804_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_805_res = stg3_FIFO_buf100_stg4_1_merged1762_805_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<80, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_805_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_806_res = stg3_FIFO_buf100_stg4_1_merged1762_806_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<96, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_806_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_807_res = stg3_FIFO_buf100_stg4_1_merged1762_807_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<112, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_807_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_808_res = stg3_FIFO_buf100_stg4_1_merged1762_808_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<128, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_808_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_809_res = stg3_FIFO_buf100_stg4_1_merged1762_809_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<144, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_809_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_810_res = stg3_FIFO_buf100_stg4_1_merged1762_810_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<160, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_810_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_811_res = stg3_FIFO_buf100_stg4_1_merged1762_811_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<176, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_811_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_812_res = stg3_FIFO_buf100_stg4_1_merged1762_812_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<192, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_812_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_813_res = stg3_FIFO_buf100_stg4_1_merged1762_813_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<208, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_813_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_814_res = stg3_FIFO_buf100_stg4_1_merged1762_814_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<224, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_814_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_815_res = stg3_FIFO_buf100_stg4_1_merged1762_815_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<240, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_815_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_816_res = stg3_FIFO_buf100_stg4_1_merged1762_816_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<256, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_816_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_817_res = stg3_FIFO_buf100_stg4_1_merged1762_817_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<272, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_817_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_818_res = stg3_FIFO_buf100_stg4_1_merged1762_818_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<288, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_818_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_819_res = stg3_FIFO_buf100_stg4_1_merged1762_819_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<304, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_819_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_820_res = stg3_FIFO_buf100_stg4_1_merged1762_820_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<320, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_820_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_821_res = stg3_FIFO_buf100_stg4_1_merged1762_821_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<336, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_821_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_822_res = stg3_FIFO_buf100_stg4_1_merged1762_822_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<352, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_822_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_823_res = stg3_FIFO_buf100_stg4_1_merged1762_823_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<368, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_823_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_824_res = stg3_FIFO_buf100_stg4_1_merged1762_824_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<384, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_824_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_825_res = stg3_FIFO_buf100_stg4_1_merged1762_825_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<400, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_825_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_826_res = stg3_FIFO_buf100_stg4_1_merged1762_826_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<416, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_826_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_827_res = stg3_FIFO_buf100_stg4_1_merged1762_827_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<432, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_827_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_828_res = stg3_FIFO_buf100_stg4_1_merged1762_828_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<448, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_828_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_829_res = stg3_FIFO_buf100_stg4_1_merged1762_829_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<464, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_829_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_830_res = stg3_FIFO_buf100_stg4_1_merged1762_830_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<480, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_830_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_831_res = stg3_FIFO_buf100_stg4_1_merged1762_831_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<496, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_831_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_832_res = stg3_FIFO_buf100_stg4_1_merged1762_832_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<512, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_832_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_833_res = stg3_FIFO_buf100_stg4_1_merged1762_833_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<528, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_833_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_834_res = stg3_FIFO_buf100_stg4_1_merged1762_834_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<544, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_834_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_835_res = stg3_FIFO_buf100_stg4_1_merged1762_835_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<560, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_835_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_836_res = stg3_FIFO_buf100_stg4_1_merged1762_836_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<576, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_836_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_837_res = stg3_FIFO_buf100_stg4_1_merged1762_837_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<592, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_837_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_838_res = stg3_FIFO_buf100_stg4_1_merged1762_838_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<608, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_838_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_839_res = stg3_FIFO_buf100_stg4_1_merged1762_839_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<624, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_839_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_840_res = stg3_FIFO_buf100_stg4_1_merged1762_840_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<640, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_840_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_841_res = stg3_FIFO_buf100_stg4_1_merged1762_841_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<656, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_841_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_842_res = stg3_FIFO_buf100_stg4_1_merged1762_842_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<672, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_842_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_843_res = stg3_FIFO_buf100_stg4_1_merged1762_843_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<688, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_843_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_844_res = stg3_FIFO_buf100_stg4_1_merged1762_844_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<704, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_844_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_845_res = stg3_FIFO_buf100_stg4_1_merged1762_845_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<720, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_845_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_846_res = stg3_FIFO_buf100_stg4_1_merged1762_846_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<736, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_846_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_847_res = stg3_FIFO_buf100_stg4_1_merged1762_847_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<752, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_847_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_848_res = stg3_FIFO_buf100_stg4_1_merged1762_848_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<768, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_848_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_849_res = stg3_FIFO_buf100_stg4_1_merged1762_849_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<784, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_849_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_850_res = stg3_FIFO_buf100_stg4_1_merged1762_850_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<800, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_850_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_851_res = stg3_FIFO_buf100_stg4_1_merged1762_851_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<816, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_851_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_852_res = stg3_FIFO_buf100_stg4_1_merged1762_852_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<832, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_852_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_853_res = stg3_FIFO_buf100_stg4_1_merged1762_853_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<848, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_853_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_854_res = stg3_FIFO_buf100_stg4_1_merged1762_854_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<864, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_854_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_855_res = stg3_FIFO_buf100_stg4_1_merged1762_855_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<880, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_855_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_856_res = stg3_FIFO_buf100_stg4_1_merged1762_856_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<896, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_856_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_857_res = stg3_FIFO_buf100_stg4_1_merged1762_857_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<912, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_857_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_858_res = stg3_FIFO_buf100_stg4_1_merged1762_858_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<928, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_858_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_859_res = stg3_FIFO_buf100_stg4_1_merged1762_859_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<944, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_859_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_860_res = stg3_FIFO_buf100_stg4_1_merged1762_860_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<960, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_860_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_861_res = stg3_FIFO_buf100_stg4_1_merged1762_861_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<976, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_861_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_862_res = stg3_FIFO_buf100_stg4_1_merged1762_862_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<992, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_862_res);
	hw_uint<16> stg3_FIFO_buf100_stg4_1_merged1762_863_res = stg3_FIFO_buf100_stg4_1_merged1762_863_select(stg3_FIFO_buf100, root, stg4_0, stg4_1, dynamic_address);
	set_at<1008, 1024>(result, stg3_FIFO_buf100_stg4_1_merged1762_863_res);
	return result;
}

struct stg4_stg4_1_merged1762_784_to_stg4_stg4_ld41_merged1839_768_cache {
	// RAM Box: {[15, 1247], [0, 1099]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1762_785_to_stg4_stg4_ld41_merged1839_769_cache {
	// RAM Box: {[14, 1246], [0, 1099]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1762_786_to_stg4_stg4_ld41_merged1839_770_cache {
	// RAM Box: {[13, 1245], [0, 1099]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1762_787_to_stg4_stg4_ld41_merged1839_771_cache {
	// RAM Box: {[12, 1244], [0, 1099]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1762_788_to_stg4_stg4_ld41_merged1839_772_cache {
	// RAM Box: {[11, 1243], [0, 1099]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1762_789_to_stg4_stg4_ld41_merged1839_773_cache {
	// RAM Box: {[10, 1242], [0, 1099]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1762_790_to_stg4_stg4_ld41_merged1839_774_cache {
	// RAM Box: {[9, 1241], [0, 1099]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1762_791_to_stg4_stg4_ld41_merged1839_775_cache {
	// RAM Box: {[8, 1240], [0, 1099]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1762_792_to_stg4_stg4_ld41_merged1839_776_cache {
	// RAM Box: {[7, 1239], [0, 1099]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1762_793_to_stg4_stg4_ld41_merged1839_777_cache {
	// RAM Box: {[6, 1238], [0, 1099]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1762_794_to_stg4_stg4_ld41_merged1839_778_cache {
	// RAM Box: {[5, 1237], [0, 1099]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1762_795_to_stg4_stg4_ld41_merged1839_779_cache {
	// RAM Box: {[4, 1236], [0, 1099]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1762_796_to_stg4_stg4_ld41_merged1839_780_cache {
	// RAM Box: {[3, 1235], [0, 1099]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1762_797_to_stg4_stg4_ld41_merged1839_781_cache {
	// RAM Box: {[2, 1234], [0, 1099]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1762_798_to_stg4_stg4_ld41_merged1839_782_cache {
	// RAM Box: {[1, 1233], [0, 1099]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_stg4_1_merged1762_799_to_stg4_stg4_ld41_merged1839_783_cache {
	// RAM Box: {[0, 1232], [0, 1099]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg4_cache {
  // Reader addrs...
    // { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[15 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
    // { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[14 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
    // { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[13 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
    // { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[12 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
    // { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[11 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
    // { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[10 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
    // { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[9 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
    // { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[8 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
    // { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[7 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
    // { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[6 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
    // { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[5 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
    // { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[4 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
    // { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[3 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
    // { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[2 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
    // { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[1 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
    // { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
  // # of banks: 16
  stg4_stg4_1_merged1762_784_to_stg4_stg4_ld41_merged1839_768_cache stg4_stg4_1_merged1762_784_to_stg4_stg4_ld41_merged1839_768;
  stg4_stg4_1_merged1762_785_to_stg4_stg4_ld41_merged1839_769_cache stg4_stg4_1_merged1762_785_to_stg4_stg4_ld41_merged1839_769;
  stg4_stg4_1_merged1762_786_to_stg4_stg4_ld41_merged1839_770_cache stg4_stg4_1_merged1762_786_to_stg4_stg4_ld41_merged1839_770;
  stg4_stg4_1_merged1762_787_to_stg4_stg4_ld41_merged1839_771_cache stg4_stg4_1_merged1762_787_to_stg4_stg4_ld41_merged1839_771;
  stg4_stg4_1_merged1762_788_to_stg4_stg4_ld41_merged1839_772_cache stg4_stg4_1_merged1762_788_to_stg4_stg4_ld41_merged1839_772;
  stg4_stg4_1_merged1762_789_to_stg4_stg4_ld41_merged1839_773_cache stg4_stg4_1_merged1762_789_to_stg4_stg4_ld41_merged1839_773;
  stg4_stg4_1_merged1762_790_to_stg4_stg4_ld41_merged1839_774_cache stg4_stg4_1_merged1762_790_to_stg4_stg4_ld41_merged1839_774;
  stg4_stg4_1_merged1762_791_to_stg4_stg4_ld41_merged1839_775_cache stg4_stg4_1_merged1762_791_to_stg4_stg4_ld41_merged1839_775;
  stg4_stg4_1_merged1762_792_to_stg4_stg4_ld41_merged1839_776_cache stg4_stg4_1_merged1762_792_to_stg4_stg4_ld41_merged1839_776;
  stg4_stg4_1_merged1762_793_to_stg4_stg4_ld41_merged1839_777_cache stg4_stg4_1_merged1762_793_to_stg4_stg4_ld41_merged1839_777;
  stg4_stg4_1_merged1762_794_to_stg4_stg4_ld41_merged1839_778_cache stg4_stg4_1_merged1762_794_to_stg4_stg4_ld41_merged1839_778;
  stg4_stg4_1_merged1762_795_to_stg4_stg4_ld41_merged1839_779_cache stg4_stg4_1_merged1762_795_to_stg4_stg4_ld41_merged1839_779;
  stg4_stg4_1_merged1762_796_to_stg4_stg4_ld41_merged1839_780_cache stg4_stg4_1_merged1762_796_to_stg4_stg4_ld41_merged1839_780;
  stg4_stg4_1_merged1762_797_to_stg4_stg4_ld41_merged1839_781_cache stg4_stg4_1_merged1762_797_to_stg4_stg4_ld41_merged1839_781;
  stg4_stg4_1_merged1762_798_to_stg4_stg4_ld41_merged1839_782_cache stg4_stg4_1_merged1762_798_to_stg4_stg4_ld41_merged1839_782;
  stg4_stg4_1_merged1762_799_to_stg4_stg4_ld41_merged1839_783_cache stg4_stg4_1_merged1762_799_to_stg4_stg4_ld41_merged1839_783;
};



inline void stg4_stg4_1_merged1762_784_write(hw_uint<16>& stg4_stg4_1_merged1762_784, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1762_784_to_stg4_stg4_ld41_merged1839_768.push(stg4_stg4_1_merged1762_784);
}

inline void stg4_stg4_1_merged1762_785_write(hw_uint<16>& stg4_stg4_1_merged1762_785, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1762_785_to_stg4_stg4_ld41_merged1839_769.push(stg4_stg4_1_merged1762_785);
}

inline void stg4_stg4_1_merged1762_786_write(hw_uint<16>& stg4_stg4_1_merged1762_786, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1762_786_to_stg4_stg4_ld41_merged1839_770.push(stg4_stg4_1_merged1762_786);
}

inline void stg4_stg4_1_merged1762_787_write(hw_uint<16>& stg4_stg4_1_merged1762_787, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1762_787_to_stg4_stg4_ld41_merged1839_771.push(stg4_stg4_1_merged1762_787);
}

inline void stg4_stg4_1_merged1762_788_write(hw_uint<16>& stg4_stg4_1_merged1762_788, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1762_788_to_stg4_stg4_ld41_merged1839_772.push(stg4_stg4_1_merged1762_788);
}

inline void stg4_stg4_1_merged1762_789_write(hw_uint<16>& stg4_stg4_1_merged1762_789, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1762_789_to_stg4_stg4_ld41_merged1839_773.push(stg4_stg4_1_merged1762_789);
}

inline void stg4_stg4_1_merged1762_790_write(hw_uint<16>& stg4_stg4_1_merged1762_790, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1762_790_to_stg4_stg4_ld41_merged1839_774.push(stg4_stg4_1_merged1762_790);
}

inline void stg4_stg4_1_merged1762_791_write(hw_uint<16>& stg4_stg4_1_merged1762_791, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1762_791_to_stg4_stg4_ld41_merged1839_775.push(stg4_stg4_1_merged1762_791);
}

inline void stg4_stg4_1_merged1762_792_write(hw_uint<16>& stg4_stg4_1_merged1762_792, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1762_792_to_stg4_stg4_ld41_merged1839_776.push(stg4_stg4_1_merged1762_792);
}

inline void stg4_stg4_1_merged1762_793_write(hw_uint<16>& stg4_stg4_1_merged1762_793, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1762_793_to_stg4_stg4_ld41_merged1839_777.push(stg4_stg4_1_merged1762_793);
}

inline void stg4_stg4_1_merged1762_794_write(hw_uint<16>& stg4_stg4_1_merged1762_794, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1762_794_to_stg4_stg4_ld41_merged1839_778.push(stg4_stg4_1_merged1762_794);
}

inline void stg4_stg4_1_merged1762_795_write(hw_uint<16>& stg4_stg4_1_merged1762_795, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1762_795_to_stg4_stg4_ld41_merged1839_779.push(stg4_stg4_1_merged1762_795);
}

inline void stg4_stg4_1_merged1762_796_write(hw_uint<16>& stg4_stg4_1_merged1762_796, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1762_796_to_stg4_stg4_ld41_merged1839_780.push(stg4_stg4_1_merged1762_796);
}

inline void stg4_stg4_1_merged1762_797_write(hw_uint<16>& stg4_stg4_1_merged1762_797, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1762_797_to_stg4_stg4_ld41_merged1839_781.push(stg4_stg4_1_merged1762_797);
}

inline void stg4_stg4_1_merged1762_798_write(hw_uint<16>& stg4_stg4_1_merged1762_798, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1762_798_to_stg4_stg4_ld41_merged1839_782.push(stg4_stg4_1_merged1762_798);
}

inline void stg4_stg4_1_merged1762_799_write(hw_uint<16>& stg4_stg4_1_merged1762_799, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged1762_799_to_stg4_stg4_ld41_merged1839_783.push(stg4_stg4_1_merged1762_799);
}

inline hw_uint<16> stg4_stg4_ld41_merged1839_768_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1839_768 read pattern: { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[15 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
  // Read schedule : { stg4_ld41_merged1839[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 16] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_stg4_1_merged1762_784 = stg4.stg4_stg4_1_merged1762_784_to_stg4_stg4_ld41_merged1839_768.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1762_784;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1839_769_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1839_769 read pattern: { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[14 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
  // Read schedule : { stg4_ld41_merged1839[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 16] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_stg4_1_merged1762_785 = stg4.stg4_stg4_1_merged1762_785_to_stg4_stg4_ld41_merged1839_769.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1762_785;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1839_770_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1839_770 read pattern: { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[13 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
  // Read schedule : { stg4_ld41_merged1839[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 16] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_stg4_1_merged1762_786 = stg4.stg4_stg4_1_merged1762_786_to_stg4_stg4_ld41_merged1839_770.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1762_786;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1839_771_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1839_771 read pattern: { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[12 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
  // Read schedule : { stg4_ld41_merged1839[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 16] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_stg4_1_merged1762_787 = stg4.stg4_stg4_1_merged1762_787_to_stg4_stg4_ld41_merged1839_771.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1762_787;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1839_772_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1839_772 read pattern: { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[11 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
  // Read schedule : { stg4_ld41_merged1839[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 16] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_stg4_1_merged1762_788 = stg4.stg4_stg4_1_merged1762_788_to_stg4_stg4_ld41_merged1839_772.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1762_788;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1839_773_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1839_773 read pattern: { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[10 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
  // Read schedule : { stg4_ld41_merged1839[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 16] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_stg4_1_merged1762_789 = stg4.stg4_stg4_1_merged1762_789_to_stg4_stg4_ld41_merged1839_773.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1762_789;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1839_774_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1839_774 read pattern: { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[9 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
  // Read schedule : { stg4_ld41_merged1839[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 16] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_stg4_1_merged1762_790 = stg4.stg4_stg4_1_merged1762_790_to_stg4_stg4_ld41_merged1839_774.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1762_790;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1839_775_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1839_775 read pattern: { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[8 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
  // Read schedule : { stg4_ld41_merged1839[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 16] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_stg4_1_merged1762_791 = stg4.stg4_stg4_1_merged1762_791_to_stg4_stg4_ld41_merged1839_775.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1762_791;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1839_776_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1839_776 read pattern: { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[7 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
  // Read schedule : { stg4_ld41_merged1839[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 16] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_stg4_1_merged1762_792 = stg4.stg4_stg4_1_merged1762_792_to_stg4_stg4_ld41_merged1839_776.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1762_792;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1839_777_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1839_777 read pattern: { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[6 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
  // Read schedule : { stg4_ld41_merged1839[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 16] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_stg4_1_merged1762_793 = stg4.stg4_stg4_1_merged1762_793_to_stg4_stg4_ld41_merged1839_777.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1762_793;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1839_778_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1839_778 read pattern: { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[5 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
  // Read schedule : { stg4_ld41_merged1839[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 16] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_stg4_1_merged1762_794 = stg4.stg4_stg4_1_merged1762_794_to_stg4_stg4_ld41_merged1839_778.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1762_794;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1839_779_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1839_779 read pattern: { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[4 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
  // Read schedule : { stg4_ld41_merged1839[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 16] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_stg4_1_merged1762_795 = stg4.stg4_stg4_1_merged1762_795_to_stg4_stg4_ld41_merged1839_779.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1762_795;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1839_780_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1839_780 read pattern: { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[3 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
  // Read schedule : { stg4_ld41_merged1839[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 16] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_stg4_1_merged1762_796 = stg4.stg4_stg4_1_merged1762_796_to_stg4_stg4_ld41_merged1839_780.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1762_796;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1839_781_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1839_781 read pattern: { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[2 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
  // Read schedule : { stg4_ld41_merged1839[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 16] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_stg4_1_merged1762_797 = stg4.stg4_stg4_1_merged1762_797_to_stg4_stg4_ld41_merged1839_781.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1762_797;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1839_782_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1839_782 read pattern: { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[1 + 16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
  // Read schedule : { stg4_ld41_merged1839[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 16] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_stg4_1_merged1762_798 = stg4.stg4_stg4_1_merged1762_798_to_stg4_stg4_ld41_merged1839_782.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1762_798;
  return 0;
}

inline hw_uint<16> stg4_stg4_ld41_merged1839_783_select(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg4_ld41_merged1839_783 read pattern: { stg4_ld41_merged1839[root = 0, stg4_ld42, stg4_ld41] -> stg4[16stg4_ld41, stg4_ld42] : 0 <= stg4_ld42 <= 1099 and 0 <= stg4_ld41 <= 77 }
  // Read schedule : { stg4_ld41_merged1839[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 16] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  // Write schedule: { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_stg4_1_merged1762_799 = stg4.stg4_stg4_1_merged1762_799_to_stg4_stg4_ld41_merged1839_783.peek(/* one reader or all rams */ 0);
  return value_stg4_stg4_1_merged1762_799;
  return 0;
}

// # of bundles = 2
// stg4_1_merged1762_write
//	stg4_stg4_1_merged1762_784
//	stg4_stg4_1_merged1762_785
//	stg4_stg4_1_merged1762_786
//	stg4_stg4_1_merged1762_787
//	stg4_stg4_1_merged1762_788
//	stg4_stg4_1_merged1762_789
//	stg4_stg4_1_merged1762_790
//	stg4_stg4_1_merged1762_791
//	stg4_stg4_1_merged1762_792
//	stg4_stg4_1_merged1762_793
//	stg4_stg4_1_merged1762_794
//	stg4_stg4_1_merged1762_795
//	stg4_stg4_1_merged1762_796
//	stg4_stg4_1_merged1762_797
//	stg4_stg4_1_merged1762_798
//	stg4_stg4_1_merged1762_799
inline void stg4_stg4_1_merged1762_write_bundle_write(hw_uint<256>& stg4_1_merged1762_write, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
	hw_uint<16> stg4_stg4_1_merged1762_784_res = stg4_1_merged1762_write.extract<0, 15>();
	stg4_stg4_1_merged1762_784_write(stg4_stg4_1_merged1762_784_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1762_785_res = stg4_1_merged1762_write.extract<16, 31>();
	stg4_stg4_1_merged1762_785_write(stg4_stg4_1_merged1762_785_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1762_786_res = stg4_1_merged1762_write.extract<32, 47>();
	stg4_stg4_1_merged1762_786_write(stg4_stg4_1_merged1762_786_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1762_787_res = stg4_1_merged1762_write.extract<48, 63>();
	stg4_stg4_1_merged1762_787_write(stg4_stg4_1_merged1762_787_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1762_788_res = stg4_1_merged1762_write.extract<64, 79>();
	stg4_stg4_1_merged1762_788_write(stg4_stg4_1_merged1762_788_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1762_789_res = stg4_1_merged1762_write.extract<80, 95>();
	stg4_stg4_1_merged1762_789_write(stg4_stg4_1_merged1762_789_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1762_790_res = stg4_1_merged1762_write.extract<96, 111>();
	stg4_stg4_1_merged1762_790_write(stg4_stg4_1_merged1762_790_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1762_791_res = stg4_1_merged1762_write.extract<112, 127>();
	stg4_stg4_1_merged1762_791_write(stg4_stg4_1_merged1762_791_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1762_792_res = stg4_1_merged1762_write.extract<128, 143>();
	stg4_stg4_1_merged1762_792_write(stg4_stg4_1_merged1762_792_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1762_793_res = stg4_1_merged1762_write.extract<144, 159>();
	stg4_stg4_1_merged1762_793_write(stg4_stg4_1_merged1762_793_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1762_794_res = stg4_1_merged1762_write.extract<160, 175>();
	stg4_stg4_1_merged1762_794_write(stg4_stg4_1_merged1762_794_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1762_795_res = stg4_1_merged1762_write.extract<176, 191>();
	stg4_stg4_1_merged1762_795_write(stg4_stg4_1_merged1762_795_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1762_796_res = stg4_1_merged1762_write.extract<192, 207>();
	stg4_stg4_1_merged1762_796_write(stg4_stg4_1_merged1762_796_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1762_797_res = stg4_1_merged1762_write.extract<208, 223>();
	stg4_stg4_1_merged1762_797_write(stg4_stg4_1_merged1762_797_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1762_798_res = stg4_1_merged1762_write.extract<224, 239>();
	stg4_stg4_1_merged1762_798_write(stg4_stg4_1_merged1762_798_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged1762_799_res = stg4_1_merged1762_write.extract<240, 255>();
	stg4_stg4_1_merged1762_799_write(stg4_stg4_1_merged1762_799_res, stg4, root, stg4_0, stg4_1, dynamic_address);
}

// stg4_ld41_merged1839_read
//	stg4_stg4_ld41_merged1839_768
//	stg4_stg4_ld41_merged1839_769
//	stg4_stg4_ld41_merged1839_770
//	stg4_stg4_ld41_merged1839_771
//	stg4_stg4_ld41_merged1839_772
//	stg4_stg4_ld41_merged1839_773
//	stg4_stg4_ld41_merged1839_774
//	stg4_stg4_ld41_merged1839_775
//	stg4_stg4_ld41_merged1839_776
//	stg4_stg4_ld41_merged1839_777
//	stg4_stg4_ld41_merged1839_778
//	stg4_stg4_ld41_merged1839_779
//	stg4_stg4_ld41_merged1839_780
//	stg4_stg4_ld41_merged1839_781
//	stg4_stg4_ld41_merged1839_782
//	stg4_stg4_ld41_merged1839_783
inline hw_uint<256> stg4_stg4_ld41_merged1839_read_bundle_read(stg4_cache& stg4, int root, int stg4_ld42, int stg4_ld41, int dynamic_address) {
  // # of ports in bundle: 16
    // stg4_stg4_ld41_merged1839_768
    // stg4_stg4_ld41_merged1839_769
    // stg4_stg4_ld41_merged1839_770
    // stg4_stg4_ld41_merged1839_771
    // stg4_stg4_ld41_merged1839_772
    // stg4_stg4_ld41_merged1839_773
    // stg4_stg4_ld41_merged1839_774
    // stg4_stg4_ld41_merged1839_775
    // stg4_stg4_ld41_merged1839_776
    // stg4_stg4_ld41_merged1839_777
    // stg4_stg4_ld41_merged1839_778
    // stg4_stg4_ld41_merged1839_779
    // stg4_stg4_ld41_merged1839_780
    // stg4_stg4_ld41_merged1839_781
    // stg4_stg4_ld41_merged1839_782
    // stg4_stg4_ld41_merged1839_783

	hw_uint<256> result;
	hw_uint<16> stg4_stg4_ld41_merged1839_768_res = stg4_stg4_ld41_merged1839_768_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<0, 256>(result, stg4_stg4_ld41_merged1839_768_res);
	hw_uint<16> stg4_stg4_ld41_merged1839_769_res = stg4_stg4_ld41_merged1839_769_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<16, 256>(result, stg4_stg4_ld41_merged1839_769_res);
	hw_uint<16> stg4_stg4_ld41_merged1839_770_res = stg4_stg4_ld41_merged1839_770_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<32, 256>(result, stg4_stg4_ld41_merged1839_770_res);
	hw_uint<16> stg4_stg4_ld41_merged1839_771_res = stg4_stg4_ld41_merged1839_771_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<48, 256>(result, stg4_stg4_ld41_merged1839_771_res);
	hw_uint<16> stg4_stg4_ld41_merged1839_772_res = stg4_stg4_ld41_merged1839_772_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<64, 256>(result, stg4_stg4_ld41_merged1839_772_res);
	hw_uint<16> stg4_stg4_ld41_merged1839_773_res = stg4_stg4_ld41_merged1839_773_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<80, 256>(result, stg4_stg4_ld41_merged1839_773_res);
	hw_uint<16> stg4_stg4_ld41_merged1839_774_res = stg4_stg4_ld41_merged1839_774_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<96, 256>(result, stg4_stg4_ld41_merged1839_774_res);
	hw_uint<16> stg4_stg4_ld41_merged1839_775_res = stg4_stg4_ld41_merged1839_775_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<112, 256>(result, stg4_stg4_ld41_merged1839_775_res);
	hw_uint<16> stg4_stg4_ld41_merged1839_776_res = stg4_stg4_ld41_merged1839_776_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<128, 256>(result, stg4_stg4_ld41_merged1839_776_res);
	hw_uint<16> stg4_stg4_ld41_merged1839_777_res = stg4_stg4_ld41_merged1839_777_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<144, 256>(result, stg4_stg4_ld41_merged1839_777_res);
	hw_uint<16> stg4_stg4_ld41_merged1839_778_res = stg4_stg4_ld41_merged1839_778_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<160, 256>(result, stg4_stg4_ld41_merged1839_778_res);
	hw_uint<16> stg4_stg4_ld41_merged1839_779_res = stg4_stg4_ld41_merged1839_779_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<176, 256>(result, stg4_stg4_ld41_merged1839_779_res);
	hw_uint<16> stg4_stg4_ld41_merged1839_780_res = stg4_stg4_ld41_merged1839_780_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<192, 256>(result, stg4_stg4_ld41_merged1839_780_res);
	hw_uint<16> stg4_stg4_ld41_merged1839_781_res = stg4_stg4_ld41_merged1839_781_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<208, 256>(result, stg4_stg4_ld41_merged1839_781_res);
	hw_uint<16> stg4_stg4_ld41_merged1839_782_res = stg4_stg4_ld41_merged1839_782_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<224, 256>(result, stg4_stg4_ld41_merged1839_782_res);
	hw_uint<16> stg4_stg4_ld41_merged1839_783_res = stg4_stg4_ld41_merged1839_783_select(stg4, root, stg4_ld42, stg4_ld41, dynamic_address);
	set_at<240, 256>(result, stg4_stg4_ld41_merged1839_783_res);
	return result;
}

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720_merged_banks_4_cache {
	// RAM Box: {[15, 1231], [0, 1099]}
	// Capacity: 158
	// # of read delays: 4
  // 0, 1, 79, 157
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 77> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}

	inline hw_uint<16> peek_156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_157() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721_merged_banks_4_cache {
	// RAM Box: {[14, 1230], [0, 1099]}
	// Capacity: 158
	// # of read delays: 4
  // 0, 1, 79, 157
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 77> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}

	inline hw_uint<16> peek_156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_157() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722_merged_banks_4_cache {
	// RAM Box: {[13, 1229], [0, 1099]}
	// Capacity: 158
	// # of read delays: 4
  // 0, 1, 79, 157
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 77> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}

	inline hw_uint<16> peek_156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_157() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723_merged_banks_4_cache {
	// RAM Box: {[12, 1228], [0, 1099]}
	// Capacity: 158
	// # of read delays: 4
  // 0, 1, 79, 157
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 77> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}

	inline hw_uint<16> peek_156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_157() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724_merged_banks_4_cache {
	// RAM Box: {[11, 1227], [0, 1099]}
	// Capacity: 158
	// # of read delays: 4
  // 0, 1, 79, 157
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 77> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}

	inline hw_uint<16> peek_156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_157() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725_merged_banks_4_cache {
	// RAM Box: {[10, 1226], [0, 1099]}
	// Capacity: 158
	// # of read delays: 4
  // 0, 1, 79, 157
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 77> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}

	inline hw_uint<16> peek_156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_157() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726_merged_banks_4_cache {
	// RAM Box: {[9, 1225], [0, 1099]}
	// Capacity: 158
	// # of read delays: 4
  // 0, 1, 79, 157
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 77> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}

	inline hw_uint<16> peek_156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_157() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727_merged_banks_4_cache {
	// RAM Box: {[8, 1224], [0, 1099]}
	// Capacity: 158
	// # of read delays: 4
  // 0, 1, 79, 157
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 77> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}

	inline hw_uint<16> peek_156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_157() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728_merged_banks_4_cache {
	// RAM Box: {[7, 1223], [0, 1099]}
	// Capacity: 158
	// # of read delays: 4
  // 0, 1, 79, 157
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 77> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}

	inline hw_uint<16> peek_156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_157() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729_merged_banks_4_cache {
	// RAM Box: {[6, 1222], [0, 1099]}
	// Capacity: 158
	// # of read delays: 4
  // 0, 1, 79, 157
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 77> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}

	inline hw_uint<16> peek_156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_157() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730_merged_banks_4_cache {
	// RAM Box: {[5, 1221], [0, 1099]}
	// Capacity: 158
	// # of read delays: 4
  // 0, 1, 79, 157
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 77> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}

	inline hw_uint<16> peek_156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_157() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731_merged_banks_4_cache {
	// RAM Box: {[4, 1220], [0, 1099]}
	// Capacity: 158
	// # of read delays: 4
  // 0, 1, 79, 157
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 77> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}

	inline hw_uint<16> peek_156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_157() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732_merged_banks_4_cache {
	// RAM Box: {[3, 1219], [0, 1099]}
	// Capacity: 158
	// # of read delays: 4
  // 0, 1, 79, 157
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 77> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}

	inline hw_uint<16> peek_156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_157() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733_merged_banks_4_cache {
	// RAM Box: {[2, 1218], [0, 1099]}
	// Capacity: 158
	// # of read delays: 4
  // 0, 1, 79, 157
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 77> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}

	inline hw_uint<16> peek_156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_157() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734_merged_banks_4_cache {
	// RAM Box: {[1, 1217], [0, 1099]}
	// Capacity: 158
	// # of read delays: 4
  // 0, 1, 79, 157
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 77> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}

	inline hw_uint<16> peek_156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_157() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735_merged_banks_4_cache {
	// RAM Box: {[0, 1232], [0, 1098]}
	// Capacity: 158
	// # of read delays: 5
  // 0, 1, 78, 79, 157
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 76> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 77> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_77() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_78() {
		return f4;
	}

	inline hw_uint<16> peek_79() {
		return f6;
	}

	inline hw_uint<16> peek_156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_157() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_FIFO_buf104_cache {
  // Reader addrs...
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[15 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[15 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[16 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[15 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[14 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[14 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[15 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[14 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[13 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[13 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[14 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[13 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[12 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[12 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[13 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[12 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[11 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[11 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[12 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[11 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[10 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[10 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[11 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[10 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[9 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[9 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[10 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[9 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[8 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[8 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[9 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[8 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[7 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[7 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[8 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[7 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[6 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[6 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[7 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[6 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[5 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[5 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[6 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[5 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[4 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[4 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[5 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[4 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[3 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[3 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[4 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[3 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[2 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[2 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[3 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[2 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[1 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[1 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[2 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[1 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[1 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
    // { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // # of banks: 16
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734_merged_banks_4;
  stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735_merged_banks_4_cache stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735_merged_banks_4;
};



inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734);
}

inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735_write(hw_uint<16>& stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
  stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735_merged_banks_4.push(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735);
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_656_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_656 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[15 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720_merged_banks_4.peek_157();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_657_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_657 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[15 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_658_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_658 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[16 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735_merged_banks_4.peek_78();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_659_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_659 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[15 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_660_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_660 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[14 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721_merged_banks_4.peek_157();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_661_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_661 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[14 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_662_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_662 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[15 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_663_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_663 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[14 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_664_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_664 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[13 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722_merged_banks_4.peek_157();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_665_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_665 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[13 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_666_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_666 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[14 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_667_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_667 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[13 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_668_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_668 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[12 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723_merged_banks_4.peek_157();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_669_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_669 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[12 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_670_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_670 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[13 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_671_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_671 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[12 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_672_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_672 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[11 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724_merged_banks_4.peek_157();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_673_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_673 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[11 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_674_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_674 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[12 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_675_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_675 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[11 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_676_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_676 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[10 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725_merged_banks_4.peek_157();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_677_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_677 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[10 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_678_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_678 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[11 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_679_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_679 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[10 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_680_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_680 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[9 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726_merged_banks_4.peek_157();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_681_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_681 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[9 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_682_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_682 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[10 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_683_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_683 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[9 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_684_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_684 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[8 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727_merged_banks_4.peek_157();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_685_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_685 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[8 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_686_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_686 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[9 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_687_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_687 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[8 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_688_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_688 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[7 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728_merged_banks_4.peek_157();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_689_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_689 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[7 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_690_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_690 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[8 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_691_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_691 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[7 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_692_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_692 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[6 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729_merged_banks_4.peek_157();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_693_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_693 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[6 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_694_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_694 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[7 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_695_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_695 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[6 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_696_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_696 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[5 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730_merged_banks_4.peek_157();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_697_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_697 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[5 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_698_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_698 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[6 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_699_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_699 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[5 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_700_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_700 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[4 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731_merged_banks_4.peek_157();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_701_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_701 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[4 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_702_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_702 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[5 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_703_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_703 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[4 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_704_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_704 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[3 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732_merged_banks_4.peek_157();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_705_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_705 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[3 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_706_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_706 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[4 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_707_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_707 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[3 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_708_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_708 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[2 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733_merged_banks_4.peek_157();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_709_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_709 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[2 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_710_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_710 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[3 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_711_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_711 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[2 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_712_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_712 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[1 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734_merged_banks_4.peek_157();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_713_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_713 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[1 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_714_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_714 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[2 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_715_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_715 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[1 + 16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_716_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_716 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[16stg5_1, stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735_merged_banks_4.peek_157();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_717_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_717 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_718_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_718 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[1 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734_merged_banks_4.peek_79();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734;
  return 0;
}

inline hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_719_select(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_FIFO_buf104_stg5_1_merged1765_719 read pattern: { stg5_1_merged1765[root = 0, stg5_0, stg5_1] -> stg4_FIFO_buf104[16stg5_1, 2 + stg5_0] : 0 <= stg5_0 <= 1097 and 0 <= stg5_1 <= 76 }
  // Read schedule : { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
  auto value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735 = stg4_FIFO_buf104.stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735_merged_banks_4.peek_1();
  return value_stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735;
  return 0;
}

// # of bundles = 2
// stg4_to_gp_1240_ld105_merged1803_write
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734
//	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735
inline void stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_write_bundle_write(hw_uint<256>& stg4_to_gp_1240_ld105_merged1803_write, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg4_to_gp_1240_ld106, int stg4_to_gp_1240_ld105, int dynamic_address) {
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720_res = stg4_to_gp_1240_ld105_merged1803_write.extract<0, 15>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_720_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721_res = stg4_to_gp_1240_ld105_merged1803_write.extract<16, 31>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_721_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722_res = stg4_to_gp_1240_ld105_merged1803_write.extract<32, 47>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_722_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723_res = stg4_to_gp_1240_ld105_merged1803_write.extract<48, 63>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_723_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724_res = stg4_to_gp_1240_ld105_merged1803_write.extract<64, 79>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_724_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725_res = stg4_to_gp_1240_ld105_merged1803_write.extract<80, 95>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_725_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726_res = stg4_to_gp_1240_ld105_merged1803_write.extract<96, 111>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_726_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727_res = stg4_to_gp_1240_ld105_merged1803_write.extract<112, 127>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_727_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728_res = stg4_to_gp_1240_ld105_merged1803_write.extract<128, 143>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_728_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729_res = stg4_to_gp_1240_ld105_merged1803_write.extract<144, 159>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_729_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730_res = stg4_to_gp_1240_ld105_merged1803_write.extract<160, 175>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_730_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731_res = stg4_to_gp_1240_ld105_merged1803_write.extract<176, 191>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_731_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732_res = stg4_to_gp_1240_ld105_merged1803_write.extract<192, 207>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_732_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733_res = stg4_to_gp_1240_ld105_merged1803_write.extract<208, 223>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_733_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734_res = stg4_to_gp_1240_ld105_merged1803_write.extract<224, 239>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_734_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
	hw_uint<16> stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735_res = stg4_to_gp_1240_ld105_merged1803_write.extract<240, 255>();
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735_write(stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_735_res, stg4_FIFO_buf104, root, stg4_to_gp_1240_ld106, stg4_to_gp_1240_ld105, dynamic_address);
}

// stg5_1_merged1765_read
//	stg4_FIFO_buf104_stg5_1_merged1765_656
//	stg4_FIFO_buf104_stg5_1_merged1765_657
//	stg4_FIFO_buf104_stg5_1_merged1765_658
//	stg4_FIFO_buf104_stg5_1_merged1765_659
//	stg4_FIFO_buf104_stg5_1_merged1765_660
//	stg4_FIFO_buf104_stg5_1_merged1765_661
//	stg4_FIFO_buf104_stg5_1_merged1765_662
//	stg4_FIFO_buf104_stg5_1_merged1765_663
//	stg4_FIFO_buf104_stg5_1_merged1765_664
//	stg4_FIFO_buf104_stg5_1_merged1765_665
//	stg4_FIFO_buf104_stg5_1_merged1765_666
//	stg4_FIFO_buf104_stg5_1_merged1765_667
//	stg4_FIFO_buf104_stg5_1_merged1765_668
//	stg4_FIFO_buf104_stg5_1_merged1765_669
//	stg4_FIFO_buf104_stg5_1_merged1765_670
//	stg4_FIFO_buf104_stg5_1_merged1765_671
//	stg4_FIFO_buf104_stg5_1_merged1765_672
//	stg4_FIFO_buf104_stg5_1_merged1765_673
//	stg4_FIFO_buf104_stg5_1_merged1765_674
//	stg4_FIFO_buf104_stg5_1_merged1765_675
//	stg4_FIFO_buf104_stg5_1_merged1765_676
//	stg4_FIFO_buf104_stg5_1_merged1765_677
//	stg4_FIFO_buf104_stg5_1_merged1765_678
//	stg4_FIFO_buf104_stg5_1_merged1765_679
//	stg4_FIFO_buf104_stg5_1_merged1765_680
//	stg4_FIFO_buf104_stg5_1_merged1765_681
//	stg4_FIFO_buf104_stg5_1_merged1765_682
//	stg4_FIFO_buf104_stg5_1_merged1765_683
//	stg4_FIFO_buf104_stg5_1_merged1765_684
//	stg4_FIFO_buf104_stg5_1_merged1765_685
//	stg4_FIFO_buf104_stg5_1_merged1765_686
//	stg4_FIFO_buf104_stg5_1_merged1765_687
//	stg4_FIFO_buf104_stg5_1_merged1765_688
//	stg4_FIFO_buf104_stg5_1_merged1765_689
//	stg4_FIFO_buf104_stg5_1_merged1765_690
//	stg4_FIFO_buf104_stg5_1_merged1765_691
//	stg4_FIFO_buf104_stg5_1_merged1765_692
//	stg4_FIFO_buf104_stg5_1_merged1765_693
//	stg4_FIFO_buf104_stg5_1_merged1765_694
//	stg4_FIFO_buf104_stg5_1_merged1765_695
//	stg4_FIFO_buf104_stg5_1_merged1765_696
//	stg4_FIFO_buf104_stg5_1_merged1765_697
//	stg4_FIFO_buf104_stg5_1_merged1765_698
//	stg4_FIFO_buf104_stg5_1_merged1765_699
//	stg4_FIFO_buf104_stg5_1_merged1765_700
//	stg4_FIFO_buf104_stg5_1_merged1765_701
//	stg4_FIFO_buf104_stg5_1_merged1765_702
//	stg4_FIFO_buf104_stg5_1_merged1765_703
//	stg4_FIFO_buf104_stg5_1_merged1765_704
//	stg4_FIFO_buf104_stg5_1_merged1765_705
//	stg4_FIFO_buf104_stg5_1_merged1765_706
//	stg4_FIFO_buf104_stg5_1_merged1765_707
//	stg4_FIFO_buf104_stg5_1_merged1765_708
//	stg4_FIFO_buf104_stg5_1_merged1765_709
//	stg4_FIFO_buf104_stg5_1_merged1765_710
//	stg4_FIFO_buf104_stg5_1_merged1765_711
//	stg4_FIFO_buf104_stg5_1_merged1765_712
//	stg4_FIFO_buf104_stg5_1_merged1765_713
//	stg4_FIFO_buf104_stg5_1_merged1765_714
//	stg4_FIFO_buf104_stg5_1_merged1765_715
//	stg4_FIFO_buf104_stg5_1_merged1765_716
//	stg4_FIFO_buf104_stg5_1_merged1765_717
//	stg4_FIFO_buf104_stg5_1_merged1765_718
//	stg4_FIFO_buf104_stg5_1_merged1765_719
inline hw_uint<1024> stg4_FIFO_buf104_stg5_1_merged1765_read_bundle_read(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int root, int stg5_0, int stg5_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg4_FIFO_buf104_stg5_1_merged1765_656
    // stg4_FIFO_buf104_stg5_1_merged1765_657
    // stg4_FIFO_buf104_stg5_1_merged1765_658
    // stg4_FIFO_buf104_stg5_1_merged1765_659
    // stg4_FIFO_buf104_stg5_1_merged1765_660
    // stg4_FIFO_buf104_stg5_1_merged1765_661
    // stg4_FIFO_buf104_stg5_1_merged1765_662
    // stg4_FIFO_buf104_stg5_1_merged1765_663
    // stg4_FIFO_buf104_stg5_1_merged1765_664
    // stg4_FIFO_buf104_stg5_1_merged1765_665
    // stg4_FIFO_buf104_stg5_1_merged1765_666
    // stg4_FIFO_buf104_stg5_1_merged1765_667
    // stg4_FIFO_buf104_stg5_1_merged1765_668
    // stg4_FIFO_buf104_stg5_1_merged1765_669
    // stg4_FIFO_buf104_stg5_1_merged1765_670
    // stg4_FIFO_buf104_stg5_1_merged1765_671
    // stg4_FIFO_buf104_stg5_1_merged1765_672
    // stg4_FIFO_buf104_stg5_1_merged1765_673
    // stg4_FIFO_buf104_stg5_1_merged1765_674
    // stg4_FIFO_buf104_stg5_1_merged1765_675
    // stg4_FIFO_buf104_stg5_1_merged1765_676
    // stg4_FIFO_buf104_stg5_1_merged1765_677
    // stg4_FIFO_buf104_stg5_1_merged1765_678
    // stg4_FIFO_buf104_stg5_1_merged1765_679
    // stg4_FIFO_buf104_stg5_1_merged1765_680
    // stg4_FIFO_buf104_stg5_1_merged1765_681
    // stg4_FIFO_buf104_stg5_1_merged1765_682
    // stg4_FIFO_buf104_stg5_1_merged1765_683
    // stg4_FIFO_buf104_stg5_1_merged1765_684
    // stg4_FIFO_buf104_stg5_1_merged1765_685
    // stg4_FIFO_buf104_stg5_1_merged1765_686
    // stg4_FIFO_buf104_stg5_1_merged1765_687
    // stg4_FIFO_buf104_stg5_1_merged1765_688
    // stg4_FIFO_buf104_stg5_1_merged1765_689
    // stg4_FIFO_buf104_stg5_1_merged1765_690
    // stg4_FIFO_buf104_stg5_1_merged1765_691
    // stg4_FIFO_buf104_stg5_1_merged1765_692
    // stg4_FIFO_buf104_stg5_1_merged1765_693
    // stg4_FIFO_buf104_stg5_1_merged1765_694
    // stg4_FIFO_buf104_stg5_1_merged1765_695
    // stg4_FIFO_buf104_stg5_1_merged1765_696
    // stg4_FIFO_buf104_stg5_1_merged1765_697
    // stg4_FIFO_buf104_stg5_1_merged1765_698
    // stg4_FIFO_buf104_stg5_1_merged1765_699
    // stg4_FIFO_buf104_stg5_1_merged1765_700
    // stg4_FIFO_buf104_stg5_1_merged1765_701
    // stg4_FIFO_buf104_stg5_1_merged1765_702
    // stg4_FIFO_buf104_stg5_1_merged1765_703
    // stg4_FIFO_buf104_stg5_1_merged1765_704
    // stg4_FIFO_buf104_stg5_1_merged1765_705
    // stg4_FIFO_buf104_stg5_1_merged1765_706
    // stg4_FIFO_buf104_stg5_1_merged1765_707
    // stg4_FIFO_buf104_stg5_1_merged1765_708
    // stg4_FIFO_buf104_stg5_1_merged1765_709
    // stg4_FIFO_buf104_stg5_1_merged1765_710
    // stg4_FIFO_buf104_stg5_1_merged1765_711
    // stg4_FIFO_buf104_stg5_1_merged1765_712
    // stg4_FIFO_buf104_stg5_1_merged1765_713
    // stg4_FIFO_buf104_stg5_1_merged1765_714
    // stg4_FIFO_buf104_stg5_1_merged1765_715
    // stg4_FIFO_buf104_stg5_1_merged1765_716
    // stg4_FIFO_buf104_stg5_1_merged1765_717
    // stg4_FIFO_buf104_stg5_1_merged1765_718
    // stg4_FIFO_buf104_stg5_1_merged1765_719

	hw_uint<1024> result;
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_656_res = stg4_FIFO_buf104_stg5_1_merged1765_656_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<0, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_656_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_657_res = stg4_FIFO_buf104_stg5_1_merged1765_657_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<16, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_657_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_658_res = stg4_FIFO_buf104_stg5_1_merged1765_658_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<32, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_658_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_659_res = stg4_FIFO_buf104_stg5_1_merged1765_659_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<48, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_659_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_660_res = stg4_FIFO_buf104_stg5_1_merged1765_660_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<64, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_660_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_661_res = stg4_FIFO_buf104_stg5_1_merged1765_661_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<80, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_661_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_662_res = stg4_FIFO_buf104_stg5_1_merged1765_662_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<96, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_662_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_663_res = stg4_FIFO_buf104_stg5_1_merged1765_663_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<112, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_663_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_664_res = stg4_FIFO_buf104_stg5_1_merged1765_664_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<128, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_664_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_665_res = stg4_FIFO_buf104_stg5_1_merged1765_665_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<144, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_665_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_666_res = stg4_FIFO_buf104_stg5_1_merged1765_666_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<160, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_666_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_667_res = stg4_FIFO_buf104_stg5_1_merged1765_667_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<176, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_667_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_668_res = stg4_FIFO_buf104_stg5_1_merged1765_668_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<192, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_668_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_669_res = stg4_FIFO_buf104_stg5_1_merged1765_669_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<208, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_669_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_670_res = stg4_FIFO_buf104_stg5_1_merged1765_670_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<224, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_670_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_671_res = stg4_FIFO_buf104_stg5_1_merged1765_671_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<240, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_671_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_672_res = stg4_FIFO_buf104_stg5_1_merged1765_672_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<256, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_672_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_673_res = stg4_FIFO_buf104_stg5_1_merged1765_673_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<272, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_673_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_674_res = stg4_FIFO_buf104_stg5_1_merged1765_674_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<288, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_674_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_675_res = stg4_FIFO_buf104_stg5_1_merged1765_675_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<304, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_675_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_676_res = stg4_FIFO_buf104_stg5_1_merged1765_676_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<320, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_676_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_677_res = stg4_FIFO_buf104_stg5_1_merged1765_677_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<336, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_677_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_678_res = stg4_FIFO_buf104_stg5_1_merged1765_678_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<352, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_678_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_679_res = stg4_FIFO_buf104_stg5_1_merged1765_679_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<368, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_679_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_680_res = stg4_FIFO_buf104_stg5_1_merged1765_680_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<384, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_680_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_681_res = stg4_FIFO_buf104_stg5_1_merged1765_681_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<400, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_681_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_682_res = stg4_FIFO_buf104_stg5_1_merged1765_682_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<416, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_682_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_683_res = stg4_FIFO_buf104_stg5_1_merged1765_683_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<432, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_683_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_684_res = stg4_FIFO_buf104_stg5_1_merged1765_684_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<448, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_684_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_685_res = stg4_FIFO_buf104_stg5_1_merged1765_685_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<464, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_685_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_686_res = stg4_FIFO_buf104_stg5_1_merged1765_686_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<480, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_686_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_687_res = stg4_FIFO_buf104_stg5_1_merged1765_687_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<496, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_687_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_688_res = stg4_FIFO_buf104_stg5_1_merged1765_688_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<512, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_688_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_689_res = stg4_FIFO_buf104_stg5_1_merged1765_689_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<528, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_689_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_690_res = stg4_FIFO_buf104_stg5_1_merged1765_690_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<544, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_690_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_691_res = stg4_FIFO_buf104_stg5_1_merged1765_691_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<560, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_691_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_692_res = stg4_FIFO_buf104_stg5_1_merged1765_692_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<576, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_692_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_693_res = stg4_FIFO_buf104_stg5_1_merged1765_693_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<592, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_693_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_694_res = stg4_FIFO_buf104_stg5_1_merged1765_694_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<608, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_694_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_695_res = stg4_FIFO_buf104_stg5_1_merged1765_695_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<624, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_695_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_696_res = stg4_FIFO_buf104_stg5_1_merged1765_696_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<640, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_696_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_697_res = stg4_FIFO_buf104_stg5_1_merged1765_697_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<656, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_697_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_698_res = stg4_FIFO_buf104_stg5_1_merged1765_698_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<672, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_698_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_699_res = stg4_FIFO_buf104_stg5_1_merged1765_699_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<688, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_699_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_700_res = stg4_FIFO_buf104_stg5_1_merged1765_700_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<704, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_700_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_701_res = stg4_FIFO_buf104_stg5_1_merged1765_701_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<720, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_701_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_702_res = stg4_FIFO_buf104_stg5_1_merged1765_702_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<736, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_702_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_703_res = stg4_FIFO_buf104_stg5_1_merged1765_703_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<752, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_703_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_704_res = stg4_FIFO_buf104_stg5_1_merged1765_704_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<768, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_704_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_705_res = stg4_FIFO_buf104_stg5_1_merged1765_705_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<784, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_705_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_706_res = stg4_FIFO_buf104_stg5_1_merged1765_706_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<800, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_706_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_707_res = stg4_FIFO_buf104_stg5_1_merged1765_707_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<816, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_707_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_708_res = stg4_FIFO_buf104_stg5_1_merged1765_708_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<832, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_708_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_709_res = stg4_FIFO_buf104_stg5_1_merged1765_709_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<848, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_709_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_710_res = stg4_FIFO_buf104_stg5_1_merged1765_710_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<864, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_710_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_711_res = stg4_FIFO_buf104_stg5_1_merged1765_711_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<880, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_711_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_712_res = stg4_FIFO_buf104_stg5_1_merged1765_712_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<896, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_712_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_713_res = stg4_FIFO_buf104_stg5_1_merged1765_713_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<912, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_713_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_714_res = stg4_FIFO_buf104_stg5_1_merged1765_714_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<928, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_714_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_715_res = stg4_FIFO_buf104_stg5_1_merged1765_715_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<944, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_715_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_716_res = stg4_FIFO_buf104_stg5_1_merged1765_716_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<960, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_716_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_717_res = stg4_FIFO_buf104_stg5_1_merged1765_717_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<976, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_717_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_718_res = stg4_FIFO_buf104_stg5_1_merged1765_718_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<992, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_718_res);
	hw_uint<16> stg4_FIFO_buf104_stg5_1_merged1765_719_res = stg4_FIFO_buf104_stg5_1_merged1765_719_select(stg4_FIFO_buf104, root, stg5_0, stg5_1, dynamic_address);
	set_at<1008, 1024>(result, stg4_FIFO_buf104_stg5_1_merged1765_719_res);
	return result;
}

struct stg5_stg5_1_merged1765_640_to_stg5_stg5_ld45_merged1841_624_cache {
	// RAM Box: {[15, 1231], [0, 1097]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1765_641_to_stg5_stg5_ld45_merged1841_625_cache {
	// RAM Box: {[14, 1230], [0, 1097]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1765_642_to_stg5_stg5_ld45_merged1841_626_cache {
	// RAM Box: {[13, 1229], [0, 1097]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1765_643_to_stg5_stg5_ld45_merged1841_627_cache {
	// RAM Box: {[12, 1228], [0, 1097]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1765_644_to_stg5_stg5_ld45_merged1841_628_cache {
	// RAM Box: {[11, 1227], [0, 1097]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1765_645_to_stg5_stg5_ld45_merged1841_629_cache {
	// RAM Box: {[10, 1226], [0, 1097]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1765_646_to_stg5_stg5_ld45_merged1841_630_cache {
	// RAM Box: {[9, 1225], [0, 1097]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1765_647_to_stg5_stg5_ld45_merged1841_631_cache {
	// RAM Box: {[8, 1224], [0, 1097]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1765_648_to_stg5_stg5_ld45_merged1841_632_cache {
	// RAM Box: {[7, 1223], [0, 1097]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1765_649_to_stg5_stg5_ld45_merged1841_633_cache {
	// RAM Box: {[6, 1222], [0, 1097]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1765_650_to_stg5_stg5_ld45_merged1841_634_cache {
	// RAM Box: {[5, 1221], [0, 1097]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1765_651_to_stg5_stg5_ld45_merged1841_635_cache {
	// RAM Box: {[4, 1220], [0, 1097]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1765_652_to_stg5_stg5_ld45_merged1841_636_cache {
	// RAM Box: {[3, 1219], [0, 1097]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1765_653_to_stg5_stg5_ld45_merged1841_637_cache {
	// RAM Box: {[2, 1218], [0, 1097]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1765_654_to_stg5_stg5_ld45_merged1841_638_cache {
	// RAM Box: {[1, 1217], [0, 1097]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_stg5_1_merged1765_655_to_stg5_stg5_ld45_merged1841_639_cache {
	// RAM Box: {[0, 1216], [0, 1097]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg5_cache {
  // Reader addrs...
    // { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[15 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
    // { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[14 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
    // { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[13 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
    // { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[12 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
    // { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[11 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
    // { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[10 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
    // { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[9 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
    // { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[8 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
    // { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[7 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
    // { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[6 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
    // { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[5 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
    // { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[4 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
    // { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[3 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
    // { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[2 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
    // { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[1 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
    // { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
  // # of banks: 16
  stg5_stg5_1_merged1765_640_to_stg5_stg5_ld45_merged1841_624_cache stg5_stg5_1_merged1765_640_to_stg5_stg5_ld45_merged1841_624;
  stg5_stg5_1_merged1765_641_to_stg5_stg5_ld45_merged1841_625_cache stg5_stg5_1_merged1765_641_to_stg5_stg5_ld45_merged1841_625;
  stg5_stg5_1_merged1765_642_to_stg5_stg5_ld45_merged1841_626_cache stg5_stg5_1_merged1765_642_to_stg5_stg5_ld45_merged1841_626;
  stg5_stg5_1_merged1765_643_to_stg5_stg5_ld45_merged1841_627_cache stg5_stg5_1_merged1765_643_to_stg5_stg5_ld45_merged1841_627;
  stg5_stg5_1_merged1765_644_to_stg5_stg5_ld45_merged1841_628_cache stg5_stg5_1_merged1765_644_to_stg5_stg5_ld45_merged1841_628;
  stg5_stg5_1_merged1765_645_to_stg5_stg5_ld45_merged1841_629_cache stg5_stg5_1_merged1765_645_to_stg5_stg5_ld45_merged1841_629;
  stg5_stg5_1_merged1765_646_to_stg5_stg5_ld45_merged1841_630_cache stg5_stg5_1_merged1765_646_to_stg5_stg5_ld45_merged1841_630;
  stg5_stg5_1_merged1765_647_to_stg5_stg5_ld45_merged1841_631_cache stg5_stg5_1_merged1765_647_to_stg5_stg5_ld45_merged1841_631;
  stg5_stg5_1_merged1765_648_to_stg5_stg5_ld45_merged1841_632_cache stg5_stg5_1_merged1765_648_to_stg5_stg5_ld45_merged1841_632;
  stg5_stg5_1_merged1765_649_to_stg5_stg5_ld45_merged1841_633_cache stg5_stg5_1_merged1765_649_to_stg5_stg5_ld45_merged1841_633;
  stg5_stg5_1_merged1765_650_to_stg5_stg5_ld45_merged1841_634_cache stg5_stg5_1_merged1765_650_to_stg5_stg5_ld45_merged1841_634;
  stg5_stg5_1_merged1765_651_to_stg5_stg5_ld45_merged1841_635_cache stg5_stg5_1_merged1765_651_to_stg5_stg5_ld45_merged1841_635;
  stg5_stg5_1_merged1765_652_to_stg5_stg5_ld45_merged1841_636_cache stg5_stg5_1_merged1765_652_to_stg5_stg5_ld45_merged1841_636;
  stg5_stg5_1_merged1765_653_to_stg5_stg5_ld45_merged1841_637_cache stg5_stg5_1_merged1765_653_to_stg5_stg5_ld45_merged1841_637;
  stg5_stg5_1_merged1765_654_to_stg5_stg5_ld45_merged1841_638_cache stg5_stg5_1_merged1765_654_to_stg5_stg5_ld45_merged1841_638;
  stg5_stg5_1_merged1765_655_to_stg5_stg5_ld45_merged1841_639_cache stg5_stg5_1_merged1765_655_to_stg5_stg5_ld45_merged1841_639;
};



inline void stg5_stg5_1_merged1765_640_write(hw_uint<16>& stg5_stg5_1_merged1765_640, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1765_640_to_stg5_stg5_ld45_merged1841_624.push(stg5_stg5_1_merged1765_640);
}

inline void stg5_stg5_1_merged1765_641_write(hw_uint<16>& stg5_stg5_1_merged1765_641, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1765_641_to_stg5_stg5_ld45_merged1841_625.push(stg5_stg5_1_merged1765_641);
}

inline void stg5_stg5_1_merged1765_642_write(hw_uint<16>& stg5_stg5_1_merged1765_642, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1765_642_to_stg5_stg5_ld45_merged1841_626.push(stg5_stg5_1_merged1765_642);
}

inline void stg5_stg5_1_merged1765_643_write(hw_uint<16>& stg5_stg5_1_merged1765_643, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1765_643_to_stg5_stg5_ld45_merged1841_627.push(stg5_stg5_1_merged1765_643);
}

inline void stg5_stg5_1_merged1765_644_write(hw_uint<16>& stg5_stg5_1_merged1765_644, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1765_644_to_stg5_stg5_ld45_merged1841_628.push(stg5_stg5_1_merged1765_644);
}

inline void stg5_stg5_1_merged1765_645_write(hw_uint<16>& stg5_stg5_1_merged1765_645, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1765_645_to_stg5_stg5_ld45_merged1841_629.push(stg5_stg5_1_merged1765_645);
}

inline void stg5_stg5_1_merged1765_646_write(hw_uint<16>& stg5_stg5_1_merged1765_646, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1765_646_to_stg5_stg5_ld45_merged1841_630.push(stg5_stg5_1_merged1765_646);
}

inline void stg5_stg5_1_merged1765_647_write(hw_uint<16>& stg5_stg5_1_merged1765_647, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1765_647_to_stg5_stg5_ld45_merged1841_631.push(stg5_stg5_1_merged1765_647);
}

inline void stg5_stg5_1_merged1765_648_write(hw_uint<16>& stg5_stg5_1_merged1765_648, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1765_648_to_stg5_stg5_ld45_merged1841_632.push(stg5_stg5_1_merged1765_648);
}

inline void stg5_stg5_1_merged1765_649_write(hw_uint<16>& stg5_stg5_1_merged1765_649, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1765_649_to_stg5_stg5_ld45_merged1841_633.push(stg5_stg5_1_merged1765_649);
}

inline void stg5_stg5_1_merged1765_650_write(hw_uint<16>& stg5_stg5_1_merged1765_650, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1765_650_to_stg5_stg5_ld45_merged1841_634.push(stg5_stg5_1_merged1765_650);
}

inline void stg5_stg5_1_merged1765_651_write(hw_uint<16>& stg5_stg5_1_merged1765_651, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1765_651_to_stg5_stg5_ld45_merged1841_635.push(stg5_stg5_1_merged1765_651);
}

inline void stg5_stg5_1_merged1765_652_write(hw_uint<16>& stg5_stg5_1_merged1765_652, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1765_652_to_stg5_stg5_ld45_merged1841_636.push(stg5_stg5_1_merged1765_652);
}

inline void stg5_stg5_1_merged1765_653_write(hw_uint<16>& stg5_stg5_1_merged1765_653, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1765_653_to_stg5_stg5_ld45_merged1841_637.push(stg5_stg5_1_merged1765_653);
}

inline void stg5_stg5_1_merged1765_654_write(hw_uint<16>& stg5_stg5_1_merged1765_654, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1765_654_to_stg5_stg5_ld45_merged1841_638.push(stg5_stg5_1_merged1765_654);
}

inline void stg5_stg5_1_merged1765_655_write(hw_uint<16>& stg5_stg5_1_merged1765_655, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged1765_655_to_stg5_stg5_ld45_merged1841_639.push(stg5_stg5_1_merged1765_655);
}

inline hw_uint<16> stg5_stg5_ld45_merged1841_624_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1841_624 read pattern: { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[15 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
  // Read schedule : { stg5_ld45_merged1841[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 19] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_stg5_1_merged1765_640 = stg5.stg5_stg5_1_merged1765_640_to_stg5_stg5_ld45_merged1841_624.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1765_640;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1841_625_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1841_625 read pattern: { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[14 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
  // Read schedule : { stg5_ld45_merged1841[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 19] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_stg5_1_merged1765_641 = stg5.stg5_stg5_1_merged1765_641_to_stg5_stg5_ld45_merged1841_625.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1765_641;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1841_626_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1841_626 read pattern: { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[13 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
  // Read schedule : { stg5_ld45_merged1841[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 19] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_stg5_1_merged1765_642 = stg5.stg5_stg5_1_merged1765_642_to_stg5_stg5_ld45_merged1841_626.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1765_642;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1841_627_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1841_627 read pattern: { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[12 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
  // Read schedule : { stg5_ld45_merged1841[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 19] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_stg5_1_merged1765_643 = stg5.stg5_stg5_1_merged1765_643_to_stg5_stg5_ld45_merged1841_627.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1765_643;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1841_628_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1841_628 read pattern: { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[11 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
  // Read schedule : { stg5_ld45_merged1841[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 19] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_stg5_1_merged1765_644 = stg5.stg5_stg5_1_merged1765_644_to_stg5_stg5_ld45_merged1841_628.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1765_644;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1841_629_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1841_629 read pattern: { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[10 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
  // Read schedule : { stg5_ld45_merged1841[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 19] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_stg5_1_merged1765_645 = stg5.stg5_stg5_1_merged1765_645_to_stg5_stg5_ld45_merged1841_629.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1765_645;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1841_630_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1841_630 read pattern: { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[9 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
  // Read schedule : { stg5_ld45_merged1841[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 19] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_stg5_1_merged1765_646 = stg5.stg5_stg5_1_merged1765_646_to_stg5_stg5_ld45_merged1841_630.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1765_646;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1841_631_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1841_631 read pattern: { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[8 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
  // Read schedule : { stg5_ld45_merged1841[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 19] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_stg5_1_merged1765_647 = stg5.stg5_stg5_1_merged1765_647_to_stg5_stg5_ld45_merged1841_631.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1765_647;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1841_632_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1841_632 read pattern: { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[7 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
  // Read schedule : { stg5_ld45_merged1841[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 19] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_stg5_1_merged1765_648 = stg5.stg5_stg5_1_merged1765_648_to_stg5_stg5_ld45_merged1841_632.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1765_648;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1841_633_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1841_633 read pattern: { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[6 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
  // Read schedule : { stg5_ld45_merged1841[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 19] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_stg5_1_merged1765_649 = stg5.stg5_stg5_1_merged1765_649_to_stg5_stg5_ld45_merged1841_633.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1765_649;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1841_634_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1841_634 read pattern: { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[5 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
  // Read schedule : { stg5_ld45_merged1841[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 19] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_stg5_1_merged1765_650 = stg5.stg5_stg5_1_merged1765_650_to_stg5_stg5_ld45_merged1841_634.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1765_650;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1841_635_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1841_635 read pattern: { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[4 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
  // Read schedule : { stg5_ld45_merged1841[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 19] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_stg5_1_merged1765_651 = stg5.stg5_stg5_1_merged1765_651_to_stg5_stg5_ld45_merged1841_635.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1765_651;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1841_636_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1841_636 read pattern: { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[3 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
  // Read schedule : { stg5_ld45_merged1841[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 19] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_stg5_1_merged1765_652 = stg5.stg5_stg5_1_merged1765_652_to_stg5_stg5_ld45_merged1841_636.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1765_652;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1841_637_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1841_637 read pattern: { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[2 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
  // Read schedule : { stg5_ld45_merged1841[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 19] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_stg5_1_merged1765_653 = stg5.stg5_stg5_1_merged1765_653_to_stg5_stg5_ld45_merged1841_637.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1765_653;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1841_638_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1841_638 read pattern: { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[1 + 16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
  // Read schedule : { stg5_ld45_merged1841[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 19] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_stg5_1_merged1765_654 = stg5.stg5_stg5_1_merged1765_654_to_stg5_stg5_ld45_merged1841_638.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1765_654;
  return 0;
}

inline hw_uint<16> stg5_stg5_ld45_merged1841_639_select(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg5_ld45_merged1841_639 read pattern: { stg5_ld45_merged1841[root = 0, stg5_ld46, stg5_ld45] -> stg5[16stg5_ld45, stg5_ld46] : 0 <= stg5_ld46 <= 1097 and 0 <= stg5_ld45 <= 76 }
  // Read schedule : { stg5_ld45_merged1841[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 19] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  // Write schedule: { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_stg5_1_merged1765_655 = stg5.stg5_stg5_1_merged1765_655_to_stg5_stg5_ld45_merged1841_639.peek(/* one reader or all rams */ 0);
  return value_stg5_stg5_1_merged1765_655;
  return 0;
}

// # of bundles = 2
// stg5_1_merged1765_write
//	stg5_stg5_1_merged1765_640
//	stg5_stg5_1_merged1765_641
//	stg5_stg5_1_merged1765_642
//	stg5_stg5_1_merged1765_643
//	stg5_stg5_1_merged1765_644
//	stg5_stg5_1_merged1765_645
//	stg5_stg5_1_merged1765_646
//	stg5_stg5_1_merged1765_647
//	stg5_stg5_1_merged1765_648
//	stg5_stg5_1_merged1765_649
//	stg5_stg5_1_merged1765_650
//	stg5_stg5_1_merged1765_651
//	stg5_stg5_1_merged1765_652
//	stg5_stg5_1_merged1765_653
//	stg5_stg5_1_merged1765_654
//	stg5_stg5_1_merged1765_655
inline void stg5_stg5_1_merged1765_write_bundle_write(hw_uint<256>& stg5_1_merged1765_write, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
	hw_uint<16> stg5_stg5_1_merged1765_640_res = stg5_1_merged1765_write.extract<0, 15>();
	stg5_stg5_1_merged1765_640_write(stg5_stg5_1_merged1765_640_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1765_641_res = stg5_1_merged1765_write.extract<16, 31>();
	stg5_stg5_1_merged1765_641_write(stg5_stg5_1_merged1765_641_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1765_642_res = stg5_1_merged1765_write.extract<32, 47>();
	stg5_stg5_1_merged1765_642_write(stg5_stg5_1_merged1765_642_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1765_643_res = stg5_1_merged1765_write.extract<48, 63>();
	stg5_stg5_1_merged1765_643_write(stg5_stg5_1_merged1765_643_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1765_644_res = stg5_1_merged1765_write.extract<64, 79>();
	stg5_stg5_1_merged1765_644_write(stg5_stg5_1_merged1765_644_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1765_645_res = stg5_1_merged1765_write.extract<80, 95>();
	stg5_stg5_1_merged1765_645_write(stg5_stg5_1_merged1765_645_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1765_646_res = stg5_1_merged1765_write.extract<96, 111>();
	stg5_stg5_1_merged1765_646_write(stg5_stg5_1_merged1765_646_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1765_647_res = stg5_1_merged1765_write.extract<112, 127>();
	stg5_stg5_1_merged1765_647_write(stg5_stg5_1_merged1765_647_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1765_648_res = stg5_1_merged1765_write.extract<128, 143>();
	stg5_stg5_1_merged1765_648_write(stg5_stg5_1_merged1765_648_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1765_649_res = stg5_1_merged1765_write.extract<144, 159>();
	stg5_stg5_1_merged1765_649_write(stg5_stg5_1_merged1765_649_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1765_650_res = stg5_1_merged1765_write.extract<160, 175>();
	stg5_stg5_1_merged1765_650_write(stg5_stg5_1_merged1765_650_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1765_651_res = stg5_1_merged1765_write.extract<176, 191>();
	stg5_stg5_1_merged1765_651_write(stg5_stg5_1_merged1765_651_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1765_652_res = stg5_1_merged1765_write.extract<192, 207>();
	stg5_stg5_1_merged1765_652_write(stg5_stg5_1_merged1765_652_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1765_653_res = stg5_1_merged1765_write.extract<208, 223>();
	stg5_stg5_1_merged1765_653_write(stg5_stg5_1_merged1765_653_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1765_654_res = stg5_1_merged1765_write.extract<224, 239>();
	stg5_stg5_1_merged1765_654_write(stg5_stg5_1_merged1765_654_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged1765_655_res = stg5_1_merged1765_write.extract<240, 255>();
	stg5_stg5_1_merged1765_655_write(stg5_stg5_1_merged1765_655_res, stg5, root, stg5_0, stg5_1, dynamic_address);
}

// stg5_ld45_merged1841_read
//	stg5_stg5_ld45_merged1841_624
//	stg5_stg5_ld45_merged1841_625
//	stg5_stg5_ld45_merged1841_626
//	stg5_stg5_ld45_merged1841_627
//	stg5_stg5_ld45_merged1841_628
//	stg5_stg5_ld45_merged1841_629
//	stg5_stg5_ld45_merged1841_630
//	stg5_stg5_ld45_merged1841_631
//	stg5_stg5_ld45_merged1841_632
//	stg5_stg5_ld45_merged1841_633
//	stg5_stg5_ld45_merged1841_634
//	stg5_stg5_ld45_merged1841_635
//	stg5_stg5_ld45_merged1841_636
//	stg5_stg5_ld45_merged1841_637
//	stg5_stg5_ld45_merged1841_638
//	stg5_stg5_ld45_merged1841_639
inline hw_uint<256> stg5_stg5_ld45_merged1841_read_bundle_read(stg5_cache& stg5, int root, int stg5_ld46, int stg5_ld45, int dynamic_address) {
  // # of ports in bundle: 16
    // stg5_stg5_ld45_merged1841_624
    // stg5_stg5_ld45_merged1841_625
    // stg5_stg5_ld45_merged1841_626
    // stg5_stg5_ld45_merged1841_627
    // stg5_stg5_ld45_merged1841_628
    // stg5_stg5_ld45_merged1841_629
    // stg5_stg5_ld45_merged1841_630
    // stg5_stg5_ld45_merged1841_631
    // stg5_stg5_ld45_merged1841_632
    // stg5_stg5_ld45_merged1841_633
    // stg5_stg5_ld45_merged1841_634
    // stg5_stg5_ld45_merged1841_635
    // stg5_stg5_ld45_merged1841_636
    // stg5_stg5_ld45_merged1841_637
    // stg5_stg5_ld45_merged1841_638
    // stg5_stg5_ld45_merged1841_639

	hw_uint<256> result;
	hw_uint<16> stg5_stg5_ld45_merged1841_624_res = stg5_stg5_ld45_merged1841_624_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<0, 256>(result, stg5_stg5_ld45_merged1841_624_res);
	hw_uint<16> stg5_stg5_ld45_merged1841_625_res = stg5_stg5_ld45_merged1841_625_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<16, 256>(result, stg5_stg5_ld45_merged1841_625_res);
	hw_uint<16> stg5_stg5_ld45_merged1841_626_res = stg5_stg5_ld45_merged1841_626_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<32, 256>(result, stg5_stg5_ld45_merged1841_626_res);
	hw_uint<16> stg5_stg5_ld45_merged1841_627_res = stg5_stg5_ld45_merged1841_627_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<48, 256>(result, stg5_stg5_ld45_merged1841_627_res);
	hw_uint<16> stg5_stg5_ld45_merged1841_628_res = stg5_stg5_ld45_merged1841_628_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<64, 256>(result, stg5_stg5_ld45_merged1841_628_res);
	hw_uint<16> stg5_stg5_ld45_merged1841_629_res = stg5_stg5_ld45_merged1841_629_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<80, 256>(result, stg5_stg5_ld45_merged1841_629_res);
	hw_uint<16> stg5_stg5_ld45_merged1841_630_res = stg5_stg5_ld45_merged1841_630_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<96, 256>(result, stg5_stg5_ld45_merged1841_630_res);
	hw_uint<16> stg5_stg5_ld45_merged1841_631_res = stg5_stg5_ld45_merged1841_631_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<112, 256>(result, stg5_stg5_ld45_merged1841_631_res);
	hw_uint<16> stg5_stg5_ld45_merged1841_632_res = stg5_stg5_ld45_merged1841_632_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<128, 256>(result, stg5_stg5_ld45_merged1841_632_res);
	hw_uint<16> stg5_stg5_ld45_merged1841_633_res = stg5_stg5_ld45_merged1841_633_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<144, 256>(result, stg5_stg5_ld45_merged1841_633_res);
	hw_uint<16> stg5_stg5_ld45_merged1841_634_res = stg5_stg5_ld45_merged1841_634_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<160, 256>(result, stg5_stg5_ld45_merged1841_634_res);
	hw_uint<16> stg5_stg5_ld45_merged1841_635_res = stg5_stg5_ld45_merged1841_635_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<176, 256>(result, stg5_stg5_ld45_merged1841_635_res);
	hw_uint<16> stg5_stg5_ld45_merged1841_636_res = stg5_stg5_ld45_merged1841_636_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<192, 256>(result, stg5_stg5_ld45_merged1841_636_res);
	hw_uint<16> stg5_stg5_ld45_merged1841_637_res = stg5_stg5_ld45_merged1841_637_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<208, 256>(result, stg5_stg5_ld45_merged1841_637_res);
	hw_uint<16> stg5_stg5_ld45_merged1841_638_res = stg5_stg5_ld45_merged1841_638_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<224, 256>(result, stg5_stg5_ld45_merged1841_638_res);
	hw_uint<16> stg5_stg5_ld45_merged1841_639_res = stg5_stg5_ld45_merged1841_639_select(stg5, root, stg5_ld46, stg5_ld45, dynamic_address);
	set_at<240, 256>(result, stg5_stg5_ld45_merged1841_639_res);
	return result;
}

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576_merged_banks_4_cache {
	// RAM Box: {[15, 1215], [0, 1097]}
	// Capacity: 156
	// # of read delays: 4
  // 0, 1, 78, 155
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 76> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 76> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_77() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_78() {
		return f4;
	}

	inline hw_uint<16> peek_154() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_155() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577_merged_banks_4_cache {
	// RAM Box: {[14, 1214], [0, 1097]}
	// Capacity: 156
	// # of read delays: 4
  // 0, 1, 78, 155
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 76> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 76> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_77() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_78() {
		return f4;
	}

	inline hw_uint<16> peek_154() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_155() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578_merged_banks_4_cache {
	// RAM Box: {[13, 1213], [0, 1097]}
	// Capacity: 156
	// # of read delays: 4
  // 0, 1, 78, 155
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 76> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 76> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_77() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_78() {
		return f4;
	}

	inline hw_uint<16> peek_154() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_155() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579_merged_banks_4_cache {
	// RAM Box: {[12, 1212], [0, 1097]}
	// Capacity: 156
	// # of read delays: 4
  // 0, 1, 78, 155
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 76> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 76> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_77() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_78() {
		return f4;
	}

	inline hw_uint<16> peek_154() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_155() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580_merged_banks_4_cache {
	// RAM Box: {[11, 1211], [0, 1097]}
	// Capacity: 156
	// # of read delays: 4
  // 0, 1, 78, 155
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 76> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 76> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_77() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_78() {
		return f4;
	}

	inline hw_uint<16> peek_154() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_155() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581_merged_banks_4_cache {
	// RAM Box: {[10, 1210], [0, 1097]}
	// Capacity: 156
	// # of read delays: 4
  // 0, 1, 78, 155
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 76> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 76> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_77() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_78() {
		return f4;
	}

	inline hw_uint<16> peek_154() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_155() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582_merged_banks_4_cache {
	// RAM Box: {[9, 1209], [0, 1097]}
	// Capacity: 156
	// # of read delays: 4
  // 0, 1, 78, 155
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 76> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 76> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_77() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_78() {
		return f4;
	}

	inline hw_uint<16> peek_154() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_155() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583_merged_banks_4_cache {
	// RAM Box: {[8, 1208], [0, 1097]}
	// Capacity: 156
	// # of read delays: 4
  // 0, 1, 78, 155
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 76> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 76> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_77() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_78() {
		return f4;
	}

	inline hw_uint<16> peek_154() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_155() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584_merged_banks_4_cache {
	// RAM Box: {[7, 1207], [0, 1097]}
	// Capacity: 156
	// # of read delays: 4
  // 0, 1, 78, 155
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 76> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 76> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_77() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_78() {
		return f4;
	}

	inline hw_uint<16> peek_154() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_155() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585_merged_banks_4_cache {
	// RAM Box: {[6, 1206], [0, 1097]}
	// Capacity: 156
	// # of read delays: 4
  // 0, 1, 78, 155
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 76> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 76> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_77() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_78() {
		return f4;
	}

	inline hw_uint<16> peek_154() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_155() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586_merged_banks_4_cache {
	// RAM Box: {[5, 1205], [0, 1097]}
	// Capacity: 156
	// # of read delays: 4
  // 0, 1, 78, 155
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 76> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 76> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_77() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_78() {
		return f4;
	}

	inline hw_uint<16> peek_154() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_155() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587_merged_banks_4_cache {
	// RAM Box: {[4, 1204], [0, 1097]}
	// Capacity: 156
	// # of read delays: 4
  // 0, 1, 78, 155
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 76> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 76> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_77() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_78() {
		return f4;
	}

	inline hw_uint<16> peek_154() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_155() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588_merged_banks_4_cache {
	// RAM Box: {[3, 1203], [0, 1097]}
	// Capacity: 156
	// # of read delays: 4
  // 0, 1, 78, 155
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 76> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 76> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_77() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_78() {
		return f4;
	}

	inline hw_uint<16> peek_154() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_155() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589_merged_banks_4_cache {
	// RAM Box: {[2, 1202], [0, 1097]}
	// Capacity: 156
	// # of read delays: 4
  // 0, 1, 78, 155
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 76> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 76> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_77() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_78() {
		return f4;
	}

	inline hw_uint<16> peek_154() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_155() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590_merged_banks_4_cache {
	// RAM Box: {[1, 1201], [0, 1097]}
	// Capacity: 156
	// # of read delays: 4
  // 0, 1, 78, 155
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 76> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 76> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_77() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_78() {
		return f4;
	}

	inline hw_uint<16> peek_154() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_155() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591_merged_banks_4_cache {
	// RAM Box: {[0, 1216], [0, 1096]}
	// Capacity: 156
	// # of read delays: 5
  // 0, 1, 77, 78, 155
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 76> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}

	inline hw_uint<16> peek_78() {
		return f6;
	}

	inline hw_uint<16> peek_154() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_155() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_FIFO_buf108_cache {
  // Reader addrs...
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[15 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[15 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[16 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[15 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[14 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[14 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[15 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[14 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[13 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[13 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[14 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[13 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[12 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[12 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[13 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[12 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[11 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[11 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[12 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[11 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[10 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[10 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[11 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[10 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[9 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[9 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[10 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[9 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[8 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[8 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[9 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[8 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[7 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[7 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[8 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[7 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[6 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[6 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[7 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[6 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[5 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[5 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[6 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[5 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[4 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[4 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[5 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[4 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[3 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[3 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[4 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[3 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[2 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[2 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[3 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[2 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[1 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[1 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[2 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[1 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[1 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
    // { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // # of banks: 16
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590_merged_banks_4;
  stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591_merged_banks_4_cache stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591_merged_banks_4;
};



inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590);
}

inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591_write(hw_uint<16>& stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
  stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591_merged_banks_4.push(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591);
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_512_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_512 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[15 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576_merged_banks_4.peek_155();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_513_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_513 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[15 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_514_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_514 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[16 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591_merged_banks_4.peek_77();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_515_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_515 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[15 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_516_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_516 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[14 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577_merged_banks_4.peek_155();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_517_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_517 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[14 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_518_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_518 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[15 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_519_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_519 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[14 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_520_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_520 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[13 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578_merged_banks_4.peek_155();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_521_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_521 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[13 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_522_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_522 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[14 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_523_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_523 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[13 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_524_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_524 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[12 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579_merged_banks_4.peek_155();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_525_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_525 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[12 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_526_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_526 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[13 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_527_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_527 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[12 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_528_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_528 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[11 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580_merged_banks_4.peek_155();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_529_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_529 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[11 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_530_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_530 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[12 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_531_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_531 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[11 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_532_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_532 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[10 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581_merged_banks_4.peek_155();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_533_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_533 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[10 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_534_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_534 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[11 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_535_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_535 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[10 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_536_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_536 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[9 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582_merged_banks_4.peek_155();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_537_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_537 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[9 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_538_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_538 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[10 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_539_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_539 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[9 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_540_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_540 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[8 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583_merged_banks_4.peek_155();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_541_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_541 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[8 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_542_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_542 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[9 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_543_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_543 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[8 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_544_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_544 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[7 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584_merged_banks_4.peek_155();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_545_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_545 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[7 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_546_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_546 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[8 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_547_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_547 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[7 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_548_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_548 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[6 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585_merged_banks_4.peek_155();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_549_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_549 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[6 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_550_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_550 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[7 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_551_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_551 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[6 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_552_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_552 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[5 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586_merged_banks_4.peek_155();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_553_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_553 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[5 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_554_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_554 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[6 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_555_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_555 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[5 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_556_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_556 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[4 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587_merged_banks_4.peek_155();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_557_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_557 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[4 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_558_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_558 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[5 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_559_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_559 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[4 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_560_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_560 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[3 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588_merged_banks_4.peek_155();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_561_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_561 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[3 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_562_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_562 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[4 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_563_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_563 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[3 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_564_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_564 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[2 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589_merged_banks_4.peek_155();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_565_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_565 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[2 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_566_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_566 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[3 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_567_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_567 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[2 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_568_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_568 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[1 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590_merged_banks_4.peek_155();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_569_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_569 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[1 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_570_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_570 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[2 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_571_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_571 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[1 + 16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_572_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_572 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[16stg6_1, stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591_merged_banks_4.peek_155();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_573_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_573 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_574_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_574 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[1 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590_merged_banks_4.peek_78();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590;
  return 0;
}

inline hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_575_select(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_FIFO_buf108_stg6_1_merged1768_575 read pattern: { stg6_1_merged1768[root = 0, stg6_0, stg6_1] -> stg5_FIFO_buf108[16stg6_1, 2 + stg6_0] : 0 <= stg6_0 <= 1095 and 0 <= stg6_1 <= 75 }
  // Read schedule : { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
  auto value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591 = stg5_FIFO_buf108.stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591_merged_banks_4.peek_1();
  return value_stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591;
  return 0;
}

// # of bundles = 2
// stg5_to_gp_1344_ld109_merged1823_write
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590
//	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591
inline void stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_write_bundle_write(hw_uint<256>& stg5_to_gp_1344_ld109_merged1823_write, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg5_to_gp_1344_ld110, int stg5_to_gp_1344_ld109, int dynamic_address) {
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576_res = stg5_to_gp_1344_ld109_merged1823_write.extract<0, 15>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_576_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577_res = stg5_to_gp_1344_ld109_merged1823_write.extract<16, 31>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_577_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578_res = stg5_to_gp_1344_ld109_merged1823_write.extract<32, 47>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_578_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579_res = stg5_to_gp_1344_ld109_merged1823_write.extract<48, 63>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_579_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580_res = stg5_to_gp_1344_ld109_merged1823_write.extract<64, 79>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_580_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581_res = stg5_to_gp_1344_ld109_merged1823_write.extract<80, 95>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_581_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582_res = stg5_to_gp_1344_ld109_merged1823_write.extract<96, 111>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_582_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583_res = stg5_to_gp_1344_ld109_merged1823_write.extract<112, 127>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_583_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584_res = stg5_to_gp_1344_ld109_merged1823_write.extract<128, 143>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_584_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585_res = stg5_to_gp_1344_ld109_merged1823_write.extract<144, 159>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_585_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586_res = stg5_to_gp_1344_ld109_merged1823_write.extract<160, 175>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_586_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587_res = stg5_to_gp_1344_ld109_merged1823_write.extract<176, 191>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_587_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588_res = stg5_to_gp_1344_ld109_merged1823_write.extract<192, 207>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_588_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589_res = stg5_to_gp_1344_ld109_merged1823_write.extract<208, 223>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_589_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590_res = stg5_to_gp_1344_ld109_merged1823_write.extract<224, 239>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_590_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
	hw_uint<16> stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591_res = stg5_to_gp_1344_ld109_merged1823_write.extract<240, 255>();
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591_write(stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_591_res, stg5_FIFO_buf108, root, stg5_to_gp_1344_ld110, stg5_to_gp_1344_ld109, dynamic_address);
}

// stg6_1_merged1768_read
//	stg5_FIFO_buf108_stg6_1_merged1768_512
//	stg5_FIFO_buf108_stg6_1_merged1768_513
//	stg5_FIFO_buf108_stg6_1_merged1768_514
//	stg5_FIFO_buf108_stg6_1_merged1768_515
//	stg5_FIFO_buf108_stg6_1_merged1768_516
//	stg5_FIFO_buf108_stg6_1_merged1768_517
//	stg5_FIFO_buf108_stg6_1_merged1768_518
//	stg5_FIFO_buf108_stg6_1_merged1768_519
//	stg5_FIFO_buf108_stg6_1_merged1768_520
//	stg5_FIFO_buf108_stg6_1_merged1768_521
//	stg5_FIFO_buf108_stg6_1_merged1768_522
//	stg5_FIFO_buf108_stg6_1_merged1768_523
//	stg5_FIFO_buf108_stg6_1_merged1768_524
//	stg5_FIFO_buf108_stg6_1_merged1768_525
//	stg5_FIFO_buf108_stg6_1_merged1768_526
//	stg5_FIFO_buf108_stg6_1_merged1768_527
//	stg5_FIFO_buf108_stg6_1_merged1768_528
//	stg5_FIFO_buf108_stg6_1_merged1768_529
//	stg5_FIFO_buf108_stg6_1_merged1768_530
//	stg5_FIFO_buf108_stg6_1_merged1768_531
//	stg5_FIFO_buf108_stg6_1_merged1768_532
//	stg5_FIFO_buf108_stg6_1_merged1768_533
//	stg5_FIFO_buf108_stg6_1_merged1768_534
//	stg5_FIFO_buf108_stg6_1_merged1768_535
//	stg5_FIFO_buf108_stg6_1_merged1768_536
//	stg5_FIFO_buf108_stg6_1_merged1768_537
//	stg5_FIFO_buf108_stg6_1_merged1768_538
//	stg5_FIFO_buf108_stg6_1_merged1768_539
//	stg5_FIFO_buf108_stg6_1_merged1768_540
//	stg5_FIFO_buf108_stg6_1_merged1768_541
//	stg5_FIFO_buf108_stg6_1_merged1768_542
//	stg5_FIFO_buf108_stg6_1_merged1768_543
//	stg5_FIFO_buf108_stg6_1_merged1768_544
//	stg5_FIFO_buf108_stg6_1_merged1768_545
//	stg5_FIFO_buf108_stg6_1_merged1768_546
//	stg5_FIFO_buf108_stg6_1_merged1768_547
//	stg5_FIFO_buf108_stg6_1_merged1768_548
//	stg5_FIFO_buf108_stg6_1_merged1768_549
//	stg5_FIFO_buf108_stg6_1_merged1768_550
//	stg5_FIFO_buf108_stg6_1_merged1768_551
//	stg5_FIFO_buf108_stg6_1_merged1768_552
//	stg5_FIFO_buf108_stg6_1_merged1768_553
//	stg5_FIFO_buf108_stg6_1_merged1768_554
//	stg5_FIFO_buf108_stg6_1_merged1768_555
//	stg5_FIFO_buf108_stg6_1_merged1768_556
//	stg5_FIFO_buf108_stg6_1_merged1768_557
//	stg5_FIFO_buf108_stg6_1_merged1768_558
//	stg5_FIFO_buf108_stg6_1_merged1768_559
//	stg5_FIFO_buf108_stg6_1_merged1768_560
//	stg5_FIFO_buf108_stg6_1_merged1768_561
//	stg5_FIFO_buf108_stg6_1_merged1768_562
//	stg5_FIFO_buf108_stg6_1_merged1768_563
//	stg5_FIFO_buf108_stg6_1_merged1768_564
//	stg5_FIFO_buf108_stg6_1_merged1768_565
//	stg5_FIFO_buf108_stg6_1_merged1768_566
//	stg5_FIFO_buf108_stg6_1_merged1768_567
//	stg5_FIFO_buf108_stg6_1_merged1768_568
//	stg5_FIFO_buf108_stg6_1_merged1768_569
//	stg5_FIFO_buf108_stg6_1_merged1768_570
//	stg5_FIFO_buf108_stg6_1_merged1768_571
//	stg5_FIFO_buf108_stg6_1_merged1768_572
//	stg5_FIFO_buf108_stg6_1_merged1768_573
//	stg5_FIFO_buf108_stg6_1_merged1768_574
//	stg5_FIFO_buf108_stg6_1_merged1768_575
inline hw_uint<1024> stg5_FIFO_buf108_stg6_1_merged1768_read_bundle_read(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int root, int stg6_0, int stg6_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg5_FIFO_buf108_stg6_1_merged1768_512
    // stg5_FIFO_buf108_stg6_1_merged1768_513
    // stg5_FIFO_buf108_stg6_1_merged1768_514
    // stg5_FIFO_buf108_stg6_1_merged1768_515
    // stg5_FIFO_buf108_stg6_1_merged1768_516
    // stg5_FIFO_buf108_stg6_1_merged1768_517
    // stg5_FIFO_buf108_stg6_1_merged1768_518
    // stg5_FIFO_buf108_stg6_1_merged1768_519
    // stg5_FIFO_buf108_stg6_1_merged1768_520
    // stg5_FIFO_buf108_stg6_1_merged1768_521
    // stg5_FIFO_buf108_stg6_1_merged1768_522
    // stg5_FIFO_buf108_stg6_1_merged1768_523
    // stg5_FIFO_buf108_stg6_1_merged1768_524
    // stg5_FIFO_buf108_stg6_1_merged1768_525
    // stg5_FIFO_buf108_stg6_1_merged1768_526
    // stg5_FIFO_buf108_stg6_1_merged1768_527
    // stg5_FIFO_buf108_stg6_1_merged1768_528
    // stg5_FIFO_buf108_stg6_1_merged1768_529
    // stg5_FIFO_buf108_stg6_1_merged1768_530
    // stg5_FIFO_buf108_stg6_1_merged1768_531
    // stg5_FIFO_buf108_stg6_1_merged1768_532
    // stg5_FIFO_buf108_stg6_1_merged1768_533
    // stg5_FIFO_buf108_stg6_1_merged1768_534
    // stg5_FIFO_buf108_stg6_1_merged1768_535
    // stg5_FIFO_buf108_stg6_1_merged1768_536
    // stg5_FIFO_buf108_stg6_1_merged1768_537
    // stg5_FIFO_buf108_stg6_1_merged1768_538
    // stg5_FIFO_buf108_stg6_1_merged1768_539
    // stg5_FIFO_buf108_stg6_1_merged1768_540
    // stg5_FIFO_buf108_stg6_1_merged1768_541
    // stg5_FIFO_buf108_stg6_1_merged1768_542
    // stg5_FIFO_buf108_stg6_1_merged1768_543
    // stg5_FIFO_buf108_stg6_1_merged1768_544
    // stg5_FIFO_buf108_stg6_1_merged1768_545
    // stg5_FIFO_buf108_stg6_1_merged1768_546
    // stg5_FIFO_buf108_stg6_1_merged1768_547
    // stg5_FIFO_buf108_stg6_1_merged1768_548
    // stg5_FIFO_buf108_stg6_1_merged1768_549
    // stg5_FIFO_buf108_stg6_1_merged1768_550
    // stg5_FIFO_buf108_stg6_1_merged1768_551
    // stg5_FIFO_buf108_stg6_1_merged1768_552
    // stg5_FIFO_buf108_stg6_1_merged1768_553
    // stg5_FIFO_buf108_stg6_1_merged1768_554
    // stg5_FIFO_buf108_stg6_1_merged1768_555
    // stg5_FIFO_buf108_stg6_1_merged1768_556
    // stg5_FIFO_buf108_stg6_1_merged1768_557
    // stg5_FIFO_buf108_stg6_1_merged1768_558
    // stg5_FIFO_buf108_stg6_1_merged1768_559
    // stg5_FIFO_buf108_stg6_1_merged1768_560
    // stg5_FIFO_buf108_stg6_1_merged1768_561
    // stg5_FIFO_buf108_stg6_1_merged1768_562
    // stg5_FIFO_buf108_stg6_1_merged1768_563
    // stg5_FIFO_buf108_stg6_1_merged1768_564
    // stg5_FIFO_buf108_stg6_1_merged1768_565
    // stg5_FIFO_buf108_stg6_1_merged1768_566
    // stg5_FIFO_buf108_stg6_1_merged1768_567
    // stg5_FIFO_buf108_stg6_1_merged1768_568
    // stg5_FIFO_buf108_stg6_1_merged1768_569
    // stg5_FIFO_buf108_stg6_1_merged1768_570
    // stg5_FIFO_buf108_stg6_1_merged1768_571
    // stg5_FIFO_buf108_stg6_1_merged1768_572
    // stg5_FIFO_buf108_stg6_1_merged1768_573
    // stg5_FIFO_buf108_stg6_1_merged1768_574
    // stg5_FIFO_buf108_stg6_1_merged1768_575

	hw_uint<1024> result;
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_512_res = stg5_FIFO_buf108_stg6_1_merged1768_512_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<0, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_512_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_513_res = stg5_FIFO_buf108_stg6_1_merged1768_513_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<16, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_513_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_514_res = stg5_FIFO_buf108_stg6_1_merged1768_514_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<32, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_514_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_515_res = stg5_FIFO_buf108_stg6_1_merged1768_515_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<48, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_515_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_516_res = stg5_FIFO_buf108_stg6_1_merged1768_516_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<64, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_516_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_517_res = stg5_FIFO_buf108_stg6_1_merged1768_517_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<80, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_517_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_518_res = stg5_FIFO_buf108_stg6_1_merged1768_518_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<96, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_518_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_519_res = stg5_FIFO_buf108_stg6_1_merged1768_519_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<112, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_519_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_520_res = stg5_FIFO_buf108_stg6_1_merged1768_520_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<128, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_520_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_521_res = stg5_FIFO_buf108_stg6_1_merged1768_521_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<144, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_521_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_522_res = stg5_FIFO_buf108_stg6_1_merged1768_522_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<160, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_522_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_523_res = stg5_FIFO_buf108_stg6_1_merged1768_523_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<176, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_523_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_524_res = stg5_FIFO_buf108_stg6_1_merged1768_524_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<192, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_524_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_525_res = stg5_FIFO_buf108_stg6_1_merged1768_525_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<208, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_525_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_526_res = stg5_FIFO_buf108_stg6_1_merged1768_526_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<224, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_526_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_527_res = stg5_FIFO_buf108_stg6_1_merged1768_527_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<240, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_527_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_528_res = stg5_FIFO_buf108_stg6_1_merged1768_528_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<256, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_528_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_529_res = stg5_FIFO_buf108_stg6_1_merged1768_529_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<272, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_529_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_530_res = stg5_FIFO_buf108_stg6_1_merged1768_530_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<288, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_530_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_531_res = stg5_FIFO_buf108_stg6_1_merged1768_531_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<304, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_531_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_532_res = stg5_FIFO_buf108_stg6_1_merged1768_532_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<320, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_532_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_533_res = stg5_FIFO_buf108_stg6_1_merged1768_533_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<336, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_533_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_534_res = stg5_FIFO_buf108_stg6_1_merged1768_534_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<352, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_534_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_535_res = stg5_FIFO_buf108_stg6_1_merged1768_535_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<368, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_535_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_536_res = stg5_FIFO_buf108_stg6_1_merged1768_536_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<384, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_536_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_537_res = stg5_FIFO_buf108_stg6_1_merged1768_537_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<400, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_537_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_538_res = stg5_FIFO_buf108_stg6_1_merged1768_538_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<416, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_538_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_539_res = stg5_FIFO_buf108_stg6_1_merged1768_539_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<432, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_539_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_540_res = stg5_FIFO_buf108_stg6_1_merged1768_540_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<448, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_540_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_541_res = stg5_FIFO_buf108_stg6_1_merged1768_541_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<464, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_541_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_542_res = stg5_FIFO_buf108_stg6_1_merged1768_542_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<480, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_542_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_543_res = stg5_FIFO_buf108_stg6_1_merged1768_543_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<496, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_543_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_544_res = stg5_FIFO_buf108_stg6_1_merged1768_544_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<512, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_544_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_545_res = stg5_FIFO_buf108_stg6_1_merged1768_545_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<528, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_545_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_546_res = stg5_FIFO_buf108_stg6_1_merged1768_546_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<544, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_546_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_547_res = stg5_FIFO_buf108_stg6_1_merged1768_547_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<560, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_547_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_548_res = stg5_FIFO_buf108_stg6_1_merged1768_548_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<576, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_548_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_549_res = stg5_FIFO_buf108_stg6_1_merged1768_549_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<592, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_549_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_550_res = stg5_FIFO_buf108_stg6_1_merged1768_550_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<608, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_550_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_551_res = stg5_FIFO_buf108_stg6_1_merged1768_551_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<624, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_551_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_552_res = stg5_FIFO_buf108_stg6_1_merged1768_552_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<640, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_552_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_553_res = stg5_FIFO_buf108_stg6_1_merged1768_553_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<656, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_553_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_554_res = stg5_FIFO_buf108_stg6_1_merged1768_554_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<672, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_554_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_555_res = stg5_FIFO_buf108_stg6_1_merged1768_555_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<688, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_555_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_556_res = stg5_FIFO_buf108_stg6_1_merged1768_556_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<704, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_556_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_557_res = stg5_FIFO_buf108_stg6_1_merged1768_557_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<720, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_557_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_558_res = stg5_FIFO_buf108_stg6_1_merged1768_558_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<736, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_558_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_559_res = stg5_FIFO_buf108_stg6_1_merged1768_559_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<752, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_559_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_560_res = stg5_FIFO_buf108_stg6_1_merged1768_560_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<768, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_560_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_561_res = stg5_FIFO_buf108_stg6_1_merged1768_561_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<784, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_561_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_562_res = stg5_FIFO_buf108_stg6_1_merged1768_562_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<800, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_562_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_563_res = stg5_FIFO_buf108_stg6_1_merged1768_563_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<816, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_563_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_564_res = stg5_FIFO_buf108_stg6_1_merged1768_564_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<832, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_564_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_565_res = stg5_FIFO_buf108_stg6_1_merged1768_565_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<848, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_565_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_566_res = stg5_FIFO_buf108_stg6_1_merged1768_566_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<864, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_566_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_567_res = stg5_FIFO_buf108_stg6_1_merged1768_567_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<880, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_567_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_568_res = stg5_FIFO_buf108_stg6_1_merged1768_568_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<896, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_568_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_569_res = stg5_FIFO_buf108_stg6_1_merged1768_569_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<912, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_569_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_570_res = stg5_FIFO_buf108_stg6_1_merged1768_570_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<928, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_570_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_571_res = stg5_FIFO_buf108_stg6_1_merged1768_571_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<944, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_571_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_572_res = stg5_FIFO_buf108_stg6_1_merged1768_572_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<960, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_572_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_573_res = stg5_FIFO_buf108_stg6_1_merged1768_573_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<976, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_573_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_574_res = stg5_FIFO_buf108_stg6_1_merged1768_574_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<992, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_574_res);
	hw_uint<16> stg5_FIFO_buf108_stg6_1_merged1768_575_res = stg5_FIFO_buf108_stg6_1_merged1768_575_select(stg5_FIFO_buf108, root, stg6_0, stg6_1, dynamic_address);
	set_at<1008, 1024>(result, stg5_FIFO_buf108_stg6_1_merged1768_575_res);
	return result;
}

struct stg6_stg6_1_merged1768_496_to_stg6_stg6_ld49_merged1815_480_cache {
	// RAM Box: {[15, 1215], [0, 1095]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1768_497_to_stg6_stg6_ld49_merged1815_481_cache {
	// RAM Box: {[14, 1214], [0, 1095]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1768_498_to_stg6_stg6_ld49_merged1815_482_cache {
	// RAM Box: {[13, 1213], [0, 1095]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1768_499_to_stg6_stg6_ld49_merged1815_483_cache {
	// RAM Box: {[12, 1212], [0, 1095]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1768_500_to_stg6_stg6_ld49_merged1815_484_cache {
	// RAM Box: {[11, 1211], [0, 1095]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1768_501_to_stg6_stg6_ld49_merged1815_485_cache {
	// RAM Box: {[10, 1210], [0, 1095]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1768_502_to_stg6_stg6_ld49_merged1815_486_cache {
	// RAM Box: {[9, 1209], [0, 1095]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1768_503_to_stg6_stg6_ld49_merged1815_487_cache {
	// RAM Box: {[8, 1208], [0, 1095]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1768_504_to_stg6_stg6_ld49_merged1815_488_cache {
	// RAM Box: {[7, 1207], [0, 1095]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1768_505_to_stg6_stg6_ld49_merged1815_489_cache {
	// RAM Box: {[6, 1206], [0, 1095]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1768_506_to_stg6_stg6_ld49_merged1815_490_cache {
	// RAM Box: {[5, 1205], [0, 1095]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1768_507_to_stg6_stg6_ld49_merged1815_491_cache {
	// RAM Box: {[4, 1204], [0, 1095]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1768_508_to_stg6_stg6_ld49_merged1815_492_cache {
	// RAM Box: {[3, 1203], [0, 1095]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1768_509_to_stg6_stg6_ld49_merged1815_493_cache {
	// RAM Box: {[2, 1202], [0, 1095]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1768_510_to_stg6_stg6_ld49_merged1815_494_cache {
	// RAM Box: {[1, 1201], [0, 1095]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_stg6_1_merged1768_511_to_stg6_stg6_ld49_merged1815_495_cache {
	// RAM Box: {[0, 1200], [0, 1095]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg6_cache {
  // Reader addrs...
    // { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[15 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
    // { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[14 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
    // { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[13 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
    // { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[12 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
    // { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[11 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
    // { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[10 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
    // { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[9 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
    // { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[8 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
    // { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[7 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
    // { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[6 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
    // { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[5 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
    // { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[4 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
    // { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[3 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
    // { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[2 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
    // { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[1 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
    // { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
  // # of banks: 16
  stg6_stg6_1_merged1768_496_to_stg6_stg6_ld49_merged1815_480_cache stg6_stg6_1_merged1768_496_to_stg6_stg6_ld49_merged1815_480;
  stg6_stg6_1_merged1768_497_to_stg6_stg6_ld49_merged1815_481_cache stg6_stg6_1_merged1768_497_to_stg6_stg6_ld49_merged1815_481;
  stg6_stg6_1_merged1768_498_to_stg6_stg6_ld49_merged1815_482_cache stg6_stg6_1_merged1768_498_to_stg6_stg6_ld49_merged1815_482;
  stg6_stg6_1_merged1768_499_to_stg6_stg6_ld49_merged1815_483_cache stg6_stg6_1_merged1768_499_to_stg6_stg6_ld49_merged1815_483;
  stg6_stg6_1_merged1768_500_to_stg6_stg6_ld49_merged1815_484_cache stg6_stg6_1_merged1768_500_to_stg6_stg6_ld49_merged1815_484;
  stg6_stg6_1_merged1768_501_to_stg6_stg6_ld49_merged1815_485_cache stg6_stg6_1_merged1768_501_to_stg6_stg6_ld49_merged1815_485;
  stg6_stg6_1_merged1768_502_to_stg6_stg6_ld49_merged1815_486_cache stg6_stg6_1_merged1768_502_to_stg6_stg6_ld49_merged1815_486;
  stg6_stg6_1_merged1768_503_to_stg6_stg6_ld49_merged1815_487_cache stg6_stg6_1_merged1768_503_to_stg6_stg6_ld49_merged1815_487;
  stg6_stg6_1_merged1768_504_to_stg6_stg6_ld49_merged1815_488_cache stg6_stg6_1_merged1768_504_to_stg6_stg6_ld49_merged1815_488;
  stg6_stg6_1_merged1768_505_to_stg6_stg6_ld49_merged1815_489_cache stg6_stg6_1_merged1768_505_to_stg6_stg6_ld49_merged1815_489;
  stg6_stg6_1_merged1768_506_to_stg6_stg6_ld49_merged1815_490_cache stg6_stg6_1_merged1768_506_to_stg6_stg6_ld49_merged1815_490;
  stg6_stg6_1_merged1768_507_to_stg6_stg6_ld49_merged1815_491_cache stg6_stg6_1_merged1768_507_to_stg6_stg6_ld49_merged1815_491;
  stg6_stg6_1_merged1768_508_to_stg6_stg6_ld49_merged1815_492_cache stg6_stg6_1_merged1768_508_to_stg6_stg6_ld49_merged1815_492;
  stg6_stg6_1_merged1768_509_to_stg6_stg6_ld49_merged1815_493_cache stg6_stg6_1_merged1768_509_to_stg6_stg6_ld49_merged1815_493;
  stg6_stg6_1_merged1768_510_to_stg6_stg6_ld49_merged1815_494_cache stg6_stg6_1_merged1768_510_to_stg6_stg6_ld49_merged1815_494;
  stg6_stg6_1_merged1768_511_to_stg6_stg6_ld49_merged1815_495_cache stg6_stg6_1_merged1768_511_to_stg6_stg6_ld49_merged1815_495;
};



inline void stg6_stg6_1_merged1768_496_write(hw_uint<16>& stg6_stg6_1_merged1768_496, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1768_496_to_stg6_stg6_ld49_merged1815_480.push(stg6_stg6_1_merged1768_496);
}

inline void stg6_stg6_1_merged1768_497_write(hw_uint<16>& stg6_stg6_1_merged1768_497, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1768_497_to_stg6_stg6_ld49_merged1815_481.push(stg6_stg6_1_merged1768_497);
}

inline void stg6_stg6_1_merged1768_498_write(hw_uint<16>& stg6_stg6_1_merged1768_498, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1768_498_to_stg6_stg6_ld49_merged1815_482.push(stg6_stg6_1_merged1768_498);
}

inline void stg6_stg6_1_merged1768_499_write(hw_uint<16>& stg6_stg6_1_merged1768_499, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1768_499_to_stg6_stg6_ld49_merged1815_483.push(stg6_stg6_1_merged1768_499);
}

inline void stg6_stg6_1_merged1768_500_write(hw_uint<16>& stg6_stg6_1_merged1768_500, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1768_500_to_stg6_stg6_ld49_merged1815_484.push(stg6_stg6_1_merged1768_500);
}

inline void stg6_stg6_1_merged1768_501_write(hw_uint<16>& stg6_stg6_1_merged1768_501, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1768_501_to_stg6_stg6_ld49_merged1815_485.push(stg6_stg6_1_merged1768_501);
}

inline void stg6_stg6_1_merged1768_502_write(hw_uint<16>& stg6_stg6_1_merged1768_502, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1768_502_to_stg6_stg6_ld49_merged1815_486.push(stg6_stg6_1_merged1768_502);
}

inline void stg6_stg6_1_merged1768_503_write(hw_uint<16>& stg6_stg6_1_merged1768_503, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1768_503_to_stg6_stg6_ld49_merged1815_487.push(stg6_stg6_1_merged1768_503);
}

inline void stg6_stg6_1_merged1768_504_write(hw_uint<16>& stg6_stg6_1_merged1768_504, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1768_504_to_stg6_stg6_ld49_merged1815_488.push(stg6_stg6_1_merged1768_504);
}

inline void stg6_stg6_1_merged1768_505_write(hw_uint<16>& stg6_stg6_1_merged1768_505, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1768_505_to_stg6_stg6_ld49_merged1815_489.push(stg6_stg6_1_merged1768_505);
}

inline void stg6_stg6_1_merged1768_506_write(hw_uint<16>& stg6_stg6_1_merged1768_506, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1768_506_to_stg6_stg6_ld49_merged1815_490.push(stg6_stg6_1_merged1768_506);
}

inline void stg6_stg6_1_merged1768_507_write(hw_uint<16>& stg6_stg6_1_merged1768_507, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1768_507_to_stg6_stg6_ld49_merged1815_491.push(stg6_stg6_1_merged1768_507);
}

inline void stg6_stg6_1_merged1768_508_write(hw_uint<16>& stg6_stg6_1_merged1768_508, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1768_508_to_stg6_stg6_ld49_merged1815_492.push(stg6_stg6_1_merged1768_508);
}

inline void stg6_stg6_1_merged1768_509_write(hw_uint<16>& stg6_stg6_1_merged1768_509, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1768_509_to_stg6_stg6_ld49_merged1815_493.push(stg6_stg6_1_merged1768_509);
}

inline void stg6_stg6_1_merged1768_510_write(hw_uint<16>& stg6_stg6_1_merged1768_510, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1768_510_to_stg6_stg6_ld49_merged1815_494.push(stg6_stg6_1_merged1768_510);
}

inline void stg6_stg6_1_merged1768_511_write(hw_uint<16>& stg6_stg6_1_merged1768_511, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged1768_511_to_stg6_stg6_ld49_merged1815_495.push(stg6_stg6_1_merged1768_511);
}

inline hw_uint<16> stg6_stg6_ld49_merged1815_480_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1815_480 read pattern: { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[15 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
  // Read schedule : { stg6_ld49_merged1815[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 22] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_stg6_1_merged1768_496 = stg6.stg6_stg6_1_merged1768_496_to_stg6_stg6_ld49_merged1815_480.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1768_496;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1815_481_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1815_481 read pattern: { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[14 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
  // Read schedule : { stg6_ld49_merged1815[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 22] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_stg6_1_merged1768_497 = stg6.stg6_stg6_1_merged1768_497_to_stg6_stg6_ld49_merged1815_481.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1768_497;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1815_482_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1815_482 read pattern: { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[13 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
  // Read schedule : { stg6_ld49_merged1815[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 22] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_stg6_1_merged1768_498 = stg6.stg6_stg6_1_merged1768_498_to_stg6_stg6_ld49_merged1815_482.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1768_498;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1815_483_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1815_483 read pattern: { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[12 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
  // Read schedule : { stg6_ld49_merged1815[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 22] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_stg6_1_merged1768_499 = stg6.stg6_stg6_1_merged1768_499_to_stg6_stg6_ld49_merged1815_483.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1768_499;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1815_484_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1815_484 read pattern: { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[11 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
  // Read schedule : { stg6_ld49_merged1815[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 22] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_stg6_1_merged1768_500 = stg6.stg6_stg6_1_merged1768_500_to_stg6_stg6_ld49_merged1815_484.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1768_500;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1815_485_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1815_485 read pattern: { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[10 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
  // Read schedule : { stg6_ld49_merged1815[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 22] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_stg6_1_merged1768_501 = stg6.stg6_stg6_1_merged1768_501_to_stg6_stg6_ld49_merged1815_485.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1768_501;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1815_486_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1815_486 read pattern: { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[9 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
  // Read schedule : { stg6_ld49_merged1815[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 22] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_stg6_1_merged1768_502 = stg6.stg6_stg6_1_merged1768_502_to_stg6_stg6_ld49_merged1815_486.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1768_502;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1815_487_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1815_487 read pattern: { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[8 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
  // Read schedule : { stg6_ld49_merged1815[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 22] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_stg6_1_merged1768_503 = stg6.stg6_stg6_1_merged1768_503_to_stg6_stg6_ld49_merged1815_487.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1768_503;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1815_488_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1815_488 read pattern: { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[7 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
  // Read schedule : { stg6_ld49_merged1815[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 22] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_stg6_1_merged1768_504 = stg6.stg6_stg6_1_merged1768_504_to_stg6_stg6_ld49_merged1815_488.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1768_504;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1815_489_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1815_489 read pattern: { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[6 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
  // Read schedule : { stg6_ld49_merged1815[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 22] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_stg6_1_merged1768_505 = stg6.stg6_stg6_1_merged1768_505_to_stg6_stg6_ld49_merged1815_489.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1768_505;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1815_490_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1815_490 read pattern: { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[5 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
  // Read schedule : { stg6_ld49_merged1815[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 22] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_stg6_1_merged1768_506 = stg6.stg6_stg6_1_merged1768_506_to_stg6_stg6_ld49_merged1815_490.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1768_506;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1815_491_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1815_491 read pattern: { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[4 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
  // Read schedule : { stg6_ld49_merged1815[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 22] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_stg6_1_merged1768_507 = stg6.stg6_stg6_1_merged1768_507_to_stg6_stg6_ld49_merged1815_491.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1768_507;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1815_492_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1815_492 read pattern: { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[3 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
  // Read schedule : { stg6_ld49_merged1815[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 22] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_stg6_1_merged1768_508 = stg6.stg6_stg6_1_merged1768_508_to_stg6_stg6_ld49_merged1815_492.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1768_508;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1815_493_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1815_493 read pattern: { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[2 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
  // Read schedule : { stg6_ld49_merged1815[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 22] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_stg6_1_merged1768_509 = stg6.stg6_stg6_1_merged1768_509_to_stg6_stg6_ld49_merged1815_493.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1768_509;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1815_494_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1815_494 read pattern: { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[1 + 16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
  // Read schedule : { stg6_ld49_merged1815[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 22] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_stg6_1_merged1768_510 = stg6.stg6_stg6_1_merged1768_510_to_stg6_stg6_ld49_merged1815_494.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1768_510;
  return 0;
}

inline hw_uint<16> stg6_stg6_ld49_merged1815_495_select(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg6_ld49_merged1815_495 read pattern: { stg6_ld49_merged1815[root = 0, stg6_ld50, stg6_ld49] -> stg6[16stg6_ld49, stg6_ld50] : 0 <= stg6_ld50 <= 1095 and 0 <= stg6_ld49 <= 75 }
  // Read schedule : { stg6_ld49_merged1815[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 22] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  // Write schedule: { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_stg6_1_merged1768_511 = stg6.stg6_stg6_1_merged1768_511_to_stg6_stg6_ld49_merged1815_495.peek(/* one reader or all rams */ 0);
  return value_stg6_stg6_1_merged1768_511;
  return 0;
}

// # of bundles = 2
// stg6_1_merged1768_write
//	stg6_stg6_1_merged1768_496
//	stg6_stg6_1_merged1768_497
//	stg6_stg6_1_merged1768_498
//	stg6_stg6_1_merged1768_499
//	stg6_stg6_1_merged1768_500
//	stg6_stg6_1_merged1768_501
//	stg6_stg6_1_merged1768_502
//	stg6_stg6_1_merged1768_503
//	stg6_stg6_1_merged1768_504
//	stg6_stg6_1_merged1768_505
//	stg6_stg6_1_merged1768_506
//	stg6_stg6_1_merged1768_507
//	stg6_stg6_1_merged1768_508
//	stg6_stg6_1_merged1768_509
//	stg6_stg6_1_merged1768_510
//	stg6_stg6_1_merged1768_511
inline void stg6_stg6_1_merged1768_write_bundle_write(hw_uint<256>& stg6_1_merged1768_write, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
	hw_uint<16> stg6_stg6_1_merged1768_496_res = stg6_1_merged1768_write.extract<0, 15>();
	stg6_stg6_1_merged1768_496_write(stg6_stg6_1_merged1768_496_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1768_497_res = stg6_1_merged1768_write.extract<16, 31>();
	stg6_stg6_1_merged1768_497_write(stg6_stg6_1_merged1768_497_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1768_498_res = stg6_1_merged1768_write.extract<32, 47>();
	stg6_stg6_1_merged1768_498_write(stg6_stg6_1_merged1768_498_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1768_499_res = stg6_1_merged1768_write.extract<48, 63>();
	stg6_stg6_1_merged1768_499_write(stg6_stg6_1_merged1768_499_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1768_500_res = stg6_1_merged1768_write.extract<64, 79>();
	stg6_stg6_1_merged1768_500_write(stg6_stg6_1_merged1768_500_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1768_501_res = stg6_1_merged1768_write.extract<80, 95>();
	stg6_stg6_1_merged1768_501_write(stg6_stg6_1_merged1768_501_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1768_502_res = stg6_1_merged1768_write.extract<96, 111>();
	stg6_stg6_1_merged1768_502_write(stg6_stg6_1_merged1768_502_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1768_503_res = stg6_1_merged1768_write.extract<112, 127>();
	stg6_stg6_1_merged1768_503_write(stg6_stg6_1_merged1768_503_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1768_504_res = stg6_1_merged1768_write.extract<128, 143>();
	stg6_stg6_1_merged1768_504_write(stg6_stg6_1_merged1768_504_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1768_505_res = stg6_1_merged1768_write.extract<144, 159>();
	stg6_stg6_1_merged1768_505_write(stg6_stg6_1_merged1768_505_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1768_506_res = stg6_1_merged1768_write.extract<160, 175>();
	stg6_stg6_1_merged1768_506_write(stg6_stg6_1_merged1768_506_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1768_507_res = stg6_1_merged1768_write.extract<176, 191>();
	stg6_stg6_1_merged1768_507_write(stg6_stg6_1_merged1768_507_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1768_508_res = stg6_1_merged1768_write.extract<192, 207>();
	stg6_stg6_1_merged1768_508_write(stg6_stg6_1_merged1768_508_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1768_509_res = stg6_1_merged1768_write.extract<208, 223>();
	stg6_stg6_1_merged1768_509_write(stg6_stg6_1_merged1768_509_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1768_510_res = stg6_1_merged1768_write.extract<224, 239>();
	stg6_stg6_1_merged1768_510_write(stg6_stg6_1_merged1768_510_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged1768_511_res = stg6_1_merged1768_write.extract<240, 255>();
	stg6_stg6_1_merged1768_511_write(stg6_stg6_1_merged1768_511_res, stg6, root, stg6_0, stg6_1, dynamic_address);
}

// stg6_ld49_merged1815_read
//	stg6_stg6_ld49_merged1815_480
//	stg6_stg6_ld49_merged1815_481
//	stg6_stg6_ld49_merged1815_482
//	stg6_stg6_ld49_merged1815_483
//	stg6_stg6_ld49_merged1815_484
//	stg6_stg6_ld49_merged1815_485
//	stg6_stg6_ld49_merged1815_486
//	stg6_stg6_ld49_merged1815_487
//	stg6_stg6_ld49_merged1815_488
//	stg6_stg6_ld49_merged1815_489
//	stg6_stg6_ld49_merged1815_490
//	stg6_stg6_ld49_merged1815_491
//	stg6_stg6_ld49_merged1815_492
//	stg6_stg6_ld49_merged1815_493
//	stg6_stg6_ld49_merged1815_494
//	stg6_stg6_ld49_merged1815_495
inline hw_uint<256> stg6_stg6_ld49_merged1815_read_bundle_read(stg6_cache& stg6, int root, int stg6_ld50, int stg6_ld49, int dynamic_address) {
  // # of ports in bundle: 16
    // stg6_stg6_ld49_merged1815_480
    // stg6_stg6_ld49_merged1815_481
    // stg6_stg6_ld49_merged1815_482
    // stg6_stg6_ld49_merged1815_483
    // stg6_stg6_ld49_merged1815_484
    // stg6_stg6_ld49_merged1815_485
    // stg6_stg6_ld49_merged1815_486
    // stg6_stg6_ld49_merged1815_487
    // stg6_stg6_ld49_merged1815_488
    // stg6_stg6_ld49_merged1815_489
    // stg6_stg6_ld49_merged1815_490
    // stg6_stg6_ld49_merged1815_491
    // stg6_stg6_ld49_merged1815_492
    // stg6_stg6_ld49_merged1815_493
    // stg6_stg6_ld49_merged1815_494
    // stg6_stg6_ld49_merged1815_495

	hw_uint<256> result;
	hw_uint<16> stg6_stg6_ld49_merged1815_480_res = stg6_stg6_ld49_merged1815_480_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<0, 256>(result, stg6_stg6_ld49_merged1815_480_res);
	hw_uint<16> stg6_stg6_ld49_merged1815_481_res = stg6_stg6_ld49_merged1815_481_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<16, 256>(result, stg6_stg6_ld49_merged1815_481_res);
	hw_uint<16> stg6_stg6_ld49_merged1815_482_res = stg6_stg6_ld49_merged1815_482_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<32, 256>(result, stg6_stg6_ld49_merged1815_482_res);
	hw_uint<16> stg6_stg6_ld49_merged1815_483_res = stg6_stg6_ld49_merged1815_483_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<48, 256>(result, stg6_stg6_ld49_merged1815_483_res);
	hw_uint<16> stg6_stg6_ld49_merged1815_484_res = stg6_stg6_ld49_merged1815_484_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<64, 256>(result, stg6_stg6_ld49_merged1815_484_res);
	hw_uint<16> stg6_stg6_ld49_merged1815_485_res = stg6_stg6_ld49_merged1815_485_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<80, 256>(result, stg6_stg6_ld49_merged1815_485_res);
	hw_uint<16> stg6_stg6_ld49_merged1815_486_res = stg6_stg6_ld49_merged1815_486_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<96, 256>(result, stg6_stg6_ld49_merged1815_486_res);
	hw_uint<16> stg6_stg6_ld49_merged1815_487_res = stg6_stg6_ld49_merged1815_487_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<112, 256>(result, stg6_stg6_ld49_merged1815_487_res);
	hw_uint<16> stg6_stg6_ld49_merged1815_488_res = stg6_stg6_ld49_merged1815_488_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<128, 256>(result, stg6_stg6_ld49_merged1815_488_res);
	hw_uint<16> stg6_stg6_ld49_merged1815_489_res = stg6_stg6_ld49_merged1815_489_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<144, 256>(result, stg6_stg6_ld49_merged1815_489_res);
	hw_uint<16> stg6_stg6_ld49_merged1815_490_res = stg6_stg6_ld49_merged1815_490_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<160, 256>(result, stg6_stg6_ld49_merged1815_490_res);
	hw_uint<16> stg6_stg6_ld49_merged1815_491_res = stg6_stg6_ld49_merged1815_491_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<176, 256>(result, stg6_stg6_ld49_merged1815_491_res);
	hw_uint<16> stg6_stg6_ld49_merged1815_492_res = stg6_stg6_ld49_merged1815_492_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<192, 256>(result, stg6_stg6_ld49_merged1815_492_res);
	hw_uint<16> stg6_stg6_ld49_merged1815_493_res = stg6_stg6_ld49_merged1815_493_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<208, 256>(result, stg6_stg6_ld49_merged1815_493_res);
	hw_uint<16> stg6_stg6_ld49_merged1815_494_res = stg6_stg6_ld49_merged1815_494_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<224, 256>(result, stg6_stg6_ld49_merged1815_494_res);
	hw_uint<16> stg6_stg6_ld49_merged1815_495_res = stg6_stg6_ld49_merged1815_495_select(stg6, root, stg6_ld50, stg6_ld49, dynamic_address);
	set_at<240, 256>(result, stg6_stg6_ld49_merged1815_495_res);
	return result;
}

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432_merged_banks_4_cache {
	// RAM Box: {[15, 1199], [0, 1095]}
	// Capacity: 154
	// # of read delays: 4
  // 0, 1, 77, 153
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 75> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}

	inline hw_uint<16> peek_152() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_153() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433_merged_banks_4_cache {
	// RAM Box: {[14, 1198], [0, 1095]}
	// Capacity: 154
	// # of read delays: 4
  // 0, 1, 77, 153
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 75> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}

	inline hw_uint<16> peek_152() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_153() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434_merged_banks_4_cache {
	// RAM Box: {[13, 1197], [0, 1095]}
	// Capacity: 154
	// # of read delays: 4
  // 0, 1, 77, 153
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 75> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}

	inline hw_uint<16> peek_152() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_153() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435_merged_banks_4_cache {
	// RAM Box: {[12, 1196], [0, 1095]}
	// Capacity: 154
	// # of read delays: 4
  // 0, 1, 77, 153
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 75> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}

	inline hw_uint<16> peek_152() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_153() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436_merged_banks_4_cache {
	// RAM Box: {[11, 1195], [0, 1095]}
	// Capacity: 154
	// # of read delays: 4
  // 0, 1, 77, 153
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 75> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}

	inline hw_uint<16> peek_152() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_153() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437_merged_banks_4_cache {
	// RAM Box: {[10, 1194], [0, 1095]}
	// Capacity: 154
	// # of read delays: 4
  // 0, 1, 77, 153
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 75> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}

	inline hw_uint<16> peek_152() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_153() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438_merged_banks_4_cache {
	// RAM Box: {[9, 1193], [0, 1095]}
	// Capacity: 154
	// # of read delays: 4
  // 0, 1, 77, 153
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 75> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}

	inline hw_uint<16> peek_152() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_153() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439_merged_banks_4_cache {
	// RAM Box: {[8, 1192], [0, 1095]}
	// Capacity: 154
	// # of read delays: 4
  // 0, 1, 77, 153
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 75> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}

	inline hw_uint<16> peek_152() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_153() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440_merged_banks_4_cache {
	// RAM Box: {[7, 1191], [0, 1095]}
	// Capacity: 154
	// # of read delays: 4
  // 0, 1, 77, 153
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 75> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}

	inline hw_uint<16> peek_152() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_153() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441_merged_banks_4_cache {
	// RAM Box: {[6, 1190], [0, 1095]}
	// Capacity: 154
	// # of read delays: 4
  // 0, 1, 77, 153
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 75> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}

	inline hw_uint<16> peek_152() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_153() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442_merged_banks_4_cache {
	// RAM Box: {[5, 1189], [0, 1095]}
	// Capacity: 154
	// # of read delays: 4
  // 0, 1, 77, 153
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 75> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}

	inline hw_uint<16> peek_152() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_153() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443_merged_banks_4_cache {
	// RAM Box: {[4, 1188], [0, 1095]}
	// Capacity: 154
	// # of read delays: 4
  // 0, 1, 77, 153
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 75> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}

	inline hw_uint<16> peek_152() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_153() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444_merged_banks_4_cache {
	// RAM Box: {[3, 1187], [0, 1095]}
	// Capacity: 154
	// # of read delays: 4
  // 0, 1, 77, 153
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 75> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}

	inline hw_uint<16> peek_152() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_153() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445_merged_banks_4_cache {
	// RAM Box: {[2, 1186], [0, 1095]}
	// Capacity: 154
	// # of read delays: 4
  // 0, 1, 77, 153
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 75> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}

	inline hw_uint<16> peek_152() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_153() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446_merged_banks_4_cache {
	// RAM Box: {[1, 1185], [0, 1095]}
	// Capacity: 154
	// # of read delays: 4
  // 0, 1, 77, 153
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 75> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}

	inline hw_uint<16> peek_152() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_153() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447_merged_banks_4_cache {
	// RAM Box: {[0, 1200], [0, 1094]}
	// Capacity: 154
	// # of read delays: 5
  // 0, 1, 76, 77, 153
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 75> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}

	inline hw_uint<16> peek_77() {
		return f6;
	}

	inline hw_uint<16> peek_152() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_153() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_FIFO_buf112_cache {
  // Reader addrs...
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[15 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[15 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[16 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[15 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[14 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[14 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[15 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[14 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[13 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[13 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[14 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[13 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[12 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[12 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[13 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[12 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[11 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[11 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[12 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[11 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[10 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[10 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[11 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[10 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[9 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[9 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[10 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[9 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[8 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[8 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[9 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[8 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[7 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[7 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[8 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[7 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[6 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[6 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[7 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[6 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[5 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[5 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[6 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[5 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[4 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[4 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[5 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[4 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[3 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[3 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[4 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[3 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[2 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[2 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[3 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[2 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[1 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[1 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[2 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[1 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[1 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
    // { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // # of banks: 16
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446_merged_banks_4;
  stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447_merged_banks_4_cache stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447_merged_banks_4;
};



inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446);
}

inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447_write(hw_uint<16>& stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
  stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447_merged_banks_4.push(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447);
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_368_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_368 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[15 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432_merged_banks_4.peek_153();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_369_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_369 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[15 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_370_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_370 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[16 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447_merged_banks_4.peek_76();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_371_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_371 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[15 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_372_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_372 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[14 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433_merged_banks_4.peek_153();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_373_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_373 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[14 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_374_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_374 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[15 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_375_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_375 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[14 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_376_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_376 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[13 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434_merged_banks_4.peek_153();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_377_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_377 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[13 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_378_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_378 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[14 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_379_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_379 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[13 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_380_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_380 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[12 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435_merged_banks_4.peek_153();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_381_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_381 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[12 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_382_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_382 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[13 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_383_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_383 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[12 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_384_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_384 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[11 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436_merged_banks_4.peek_153();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_385_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_385 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[11 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_386_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_386 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[12 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_387_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_387 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[11 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_388_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_388 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[10 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437_merged_banks_4.peek_153();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_389_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_389 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[10 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_390_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_390 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[11 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_391_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_391 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[10 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_392_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_392 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[9 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438_merged_banks_4.peek_153();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_393_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_393 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[9 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_394_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_394 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[10 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_395_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_395 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[9 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_396_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_396 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[8 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439_merged_banks_4.peek_153();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_397_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_397 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[8 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_398_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_398 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[9 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_399_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_399 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[8 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_400_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_400 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[7 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440_merged_banks_4.peek_153();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_401_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_401 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[7 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_402_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_402 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[8 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_403_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_403 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[7 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_404_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_404 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[6 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441_merged_banks_4.peek_153();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_405_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_405 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[6 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_406_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_406 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[7 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_407_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_407 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[6 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_408_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_408 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[5 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442_merged_banks_4.peek_153();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_409_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_409 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[5 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_410_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_410 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[6 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_411_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_411 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[5 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_412_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_412 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[4 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443_merged_banks_4.peek_153();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_413_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_413 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[4 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_414_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_414 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[5 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_415_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_415 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[4 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_416_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_416 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[3 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444_merged_banks_4.peek_153();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_417_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_417 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[3 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_418_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_418 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[4 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_419_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_419 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[3 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_420_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_420 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[2 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445_merged_banks_4.peek_153();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_421_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_421 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[2 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_422_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_422 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[3 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_423_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_423 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[2 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_424_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_424 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[1 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446_merged_banks_4.peek_153();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_425_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_425 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[1 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_426_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_426 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[2 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_427_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_427 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[1 + 16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_428_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_428 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[16stg7_1, stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447_merged_banks_4.peek_153();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_429_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_429 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_430_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_430 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[1 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446_merged_banks_4.peek_77();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446;
  return 0;
}

inline hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_431_select(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_FIFO_buf112_stg7_1_merged1771_431 read pattern: { stg7_1_merged1771[root = 0, stg7_0, stg7_1] -> stg6_FIFO_buf112[16stg7_1, 2 + stg7_0] : 0 <= stg7_0 <= 1093 and 0 <= stg7_1 <= 74 }
  // Read schedule : { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
  auto value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447 = stg6_FIFO_buf112.stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447_merged_banks_4.peek_1();
  return value_stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447;
  return 0;
}

// # of bundles = 2
// stg6_to_gp_1448_ld113_merged1829_write
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446
//	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447
inline void stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_write_bundle_write(hw_uint<256>& stg6_to_gp_1448_ld113_merged1829_write, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg6_to_gp_1448_ld114, int stg6_to_gp_1448_ld113, int dynamic_address) {
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432_res = stg6_to_gp_1448_ld113_merged1829_write.extract<0, 15>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_432_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433_res = stg6_to_gp_1448_ld113_merged1829_write.extract<16, 31>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_433_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434_res = stg6_to_gp_1448_ld113_merged1829_write.extract<32, 47>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_434_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435_res = stg6_to_gp_1448_ld113_merged1829_write.extract<48, 63>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_435_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436_res = stg6_to_gp_1448_ld113_merged1829_write.extract<64, 79>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_436_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437_res = stg6_to_gp_1448_ld113_merged1829_write.extract<80, 95>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_437_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438_res = stg6_to_gp_1448_ld113_merged1829_write.extract<96, 111>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_438_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439_res = stg6_to_gp_1448_ld113_merged1829_write.extract<112, 127>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_439_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440_res = stg6_to_gp_1448_ld113_merged1829_write.extract<128, 143>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_440_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441_res = stg6_to_gp_1448_ld113_merged1829_write.extract<144, 159>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_441_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442_res = stg6_to_gp_1448_ld113_merged1829_write.extract<160, 175>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_442_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443_res = stg6_to_gp_1448_ld113_merged1829_write.extract<176, 191>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_443_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444_res = stg6_to_gp_1448_ld113_merged1829_write.extract<192, 207>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_444_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445_res = stg6_to_gp_1448_ld113_merged1829_write.extract<208, 223>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_445_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446_res = stg6_to_gp_1448_ld113_merged1829_write.extract<224, 239>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_446_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
	hw_uint<16> stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447_res = stg6_to_gp_1448_ld113_merged1829_write.extract<240, 255>();
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447_write(stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_447_res, stg6_FIFO_buf112, root, stg6_to_gp_1448_ld114, stg6_to_gp_1448_ld113, dynamic_address);
}

// stg7_1_merged1771_read
//	stg6_FIFO_buf112_stg7_1_merged1771_368
//	stg6_FIFO_buf112_stg7_1_merged1771_369
//	stg6_FIFO_buf112_stg7_1_merged1771_370
//	stg6_FIFO_buf112_stg7_1_merged1771_371
//	stg6_FIFO_buf112_stg7_1_merged1771_372
//	stg6_FIFO_buf112_stg7_1_merged1771_373
//	stg6_FIFO_buf112_stg7_1_merged1771_374
//	stg6_FIFO_buf112_stg7_1_merged1771_375
//	stg6_FIFO_buf112_stg7_1_merged1771_376
//	stg6_FIFO_buf112_stg7_1_merged1771_377
//	stg6_FIFO_buf112_stg7_1_merged1771_378
//	stg6_FIFO_buf112_stg7_1_merged1771_379
//	stg6_FIFO_buf112_stg7_1_merged1771_380
//	stg6_FIFO_buf112_stg7_1_merged1771_381
//	stg6_FIFO_buf112_stg7_1_merged1771_382
//	stg6_FIFO_buf112_stg7_1_merged1771_383
//	stg6_FIFO_buf112_stg7_1_merged1771_384
//	stg6_FIFO_buf112_stg7_1_merged1771_385
//	stg6_FIFO_buf112_stg7_1_merged1771_386
//	stg6_FIFO_buf112_stg7_1_merged1771_387
//	stg6_FIFO_buf112_stg7_1_merged1771_388
//	stg6_FIFO_buf112_stg7_1_merged1771_389
//	stg6_FIFO_buf112_stg7_1_merged1771_390
//	stg6_FIFO_buf112_stg7_1_merged1771_391
//	stg6_FIFO_buf112_stg7_1_merged1771_392
//	stg6_FIFO_buf112_stg7_1_merged1771_393
//	stg6_FIFO_buf112_stg7_1_merged1771_394
//	stg6_FIFO_buf112_stg7_1_merged1771_395
//	stg6_FIFO_buf112_stg7_1_merged1771_396
//	stg6_FIFO_buf112_stg7_1_merged1771_397
//	stg6_FIFO_buf112_stg7_1_merged1771_398
//	stg6_FIFO_buf112_stg7_1_merged1771_399
//	stg6_FIFO_buf112_stg7_1_merged1771_400
//	stg6_FIFO_buf112_stg7_1_merged1771_401
//	stg6_FIFO_buf112_stg7_1_merged1771_402
//	stg6_FIFO_buf112_stg7_1_merged1771_403
//	stg6_FIFO_buf112_stg7_1_merged1771_404
//	stg6_FIFO_buf112_stg7_1_merged1771_405
//	stg6_FIFO_buf112_stg7_1_merged1771_406
//	stg6_FIFO_buf112_stg7_1_merged1771_407
//	stg6_FIFO_buf112_stg7_1_merged1771_408
//	stg6_FIFO_buf112_stg7_1_merged1771_409
//	stg6_FIFO_buf112_stg7_1_merged1771_410
//	stg6_FIFO_buf112_stg7_1_merged1771_411
//	stg6_FIFO_buf112_stg7_1_merged1771_412
//	stg6_FIFO_buf112_stg7_1_merged1771_413
//	stg6_FIFO_buf112_stg7_1_merged1771_414
//	stg6_FIFO_buf112_stg7_1_merged1771_415
//	stg6_FIFO_buf112_stg7_1_merged1771_416
//	stg6_FIFO_buf112_stg7_1_merged1771_417
//	stg6_FIFO_buf112_stg7_1_merged1771_418
//	stg6_FIFO_buf112_stg7_1_merged1771_419
//	stg6_FIFO_buf112_stg7_1_merged1771_420
//	stg6_FIFO_buf112_stg7_1_merged1771_421
//	stg6_FIFO_buf112_stg7_1_merged1771_422
//	stg6_FIFO_buf112_stg7_1_merged1771_423
//	stg6_FIFO_buf112_stg7_1_merged1771_424
//	stg6_FIFO_buf112_stg7_1_merged1771_425
//	stg6_FIFO_buf112_stg7_1_merged1771_426
//	stg6_FIFO_buf112_stg7_1_merged1771_427
//	stg6_FIFO_buf112_stg7_1_merged1771_428
//	stg6_FIFO_buf112_stg7_1_merged1771_429
//	stg6_FIFO_buf112_stg7_1_merged1771_430
//	stg6_FIFO_buf112_stg7_1_merged1771_431
inline hw_uint<1024> stg6_FIFO_buf112_stg7_1_merged1771_read_bundle_read(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int root, int stg7_0, int stg7_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg6_FIFO_buf112_stg7_1_merged1771_368
    // stg6_FIFO_buf112_stg7_1_merged1771_369
    // stg6_FIFO_buf112_stg7_1_merged1771_370
    // stg6_FIFO_buf112_stg7_1_merged1771_371
    // stg6_FIFO_buf112_stg7_1_merged1771_372
    // stg6_FIFO_buf112_stg7_1_merged1771_373
    // stg6_FIFO_buf112_stg7_1_merged1771_374
    // stg6_FIFO_buf112_stg7_1_merged1771_375
    // stg6_FIFO_buf112_stg7_1_merged1771_376
    // stg6_FIFO_buf112_stg7_1_merged1771_377
    // stg6_FIFO_buf112_stg7_1_merged1771_378
    // stg6_FIFO_buf112_stg7_1_merged1771_379
    // stg6_FIFO_buf112_stg7_1_merged1771_380
    // stg6_FIFO_buf112_stg7_1_merged1771_381
    // stg6_FIFO_buf112_stg7_1_merged1771_382
    // stg6_FIFO_buf112_stg7_1_merged1771_383
    // stg6_FIFO_buf112_stg7_1_merged1771_384
    // stg6_FIFO_buf112_stg7_1_merged1771_385
    // stg6_FIFO_buf112_stg7_1_merged1771_386
    // stg6_FIFO_buf112_stg7_1_merged1771_387
    // stg6_FIFO_buf112_stg7_1_merged1771_388
    // stg6_FIFO_buf112_stg7_1_merged1771_389
    // stg6_FIFO_buf112_stg7_1_merged1771_390
    // stg6_FIFO_buf112_stg7_1_merged1771_391
    // stg6_FIFO_buf112_stg7_1_merged1771_392
    // stg6_FIFO_buf112_stg7_1_merged1771_393
    // stg6_FIFO_buf112_stg7_1_merged1771_394
    // stg6_FIFO_buf112_stg7_1_merged1771_395
    // stg6_FIFO_buf112_stg7_1_merged1771_396
    // stg6_FIFO_buf112_stg7_1_merged1771_397
    // stg6_FIFO_buf112_stg7_1_merged1771_398
    // stg6_FIFO_buf112_stg7_1_merged1771_399
    // stg6_FIFO_buf112_stg7_1_merged1771_400
    // stg6_FIFO_buf112_stg7_1_merged1771_401
    // stg6_FIFO_buf112_stg7_1_merged1771_402
    // stg6_FIFO_buf112_stg7_1_merged1771_403
    // stg6_FIFO_buf112_stg7_1_merged1771_404
    // stg6_FIFO_buf112_stg7_1_merged1771_405
    // stg6_FIFO_buf112_stg7_1_merged1771_406
    // stg6_FIFO_buf112_stg7_1_merged1771_407
    // stg6_FIFO_buf112_stg7_1_merged1771_408
    // stg6_FIFO_buf112_stg7_1_merged1771_409
    // stg6_FIFO_buf112_stg7_1_merged1771_410
    // stg6_FIFO_buf112_stg7_1_merged1771_411
    // stg6_FIFO_buf112_stg7_1_merged1771_412
    // stg6_FIFO_buf112_stg7_1_merged1771_413
    // stg6_FIFO_buf112_stg7_1_merged1771_414
    // stg6_FIFO_buf112_stg7_1_merged1771_415
    // stg6_FIFO_buf112_stg7_1_merged1771_416
    // stg6_FIFO_buf112_stg7_1_merged1771_417
    // stg6_FIFO_buf112_stg7_1_merged1771_418
    // stg6_FIFO_buf112_stg7_1_merged1771_419
    // stg6_FIFO_buf112_stg7_1_merged1771_420
    // stg6_FIFO_buf112_stg7_1_merged1771_421
    // stg6_FIFO_buf112_stg7_1_merged1771_422
    // stg6_FIFO_buf112_stg7_1_merged1771_423
    // stg6_FIFO_buf112_stg7_1_merged1771_424
    // stg6_FIFO_buf112_stg7_1_merged1771_425
    // stg6_FIFO_buf112_stg7_1_merged1771_426
    // stg6_FIFO_buf112_stg7_1_merged1771_427
    // stg6_FIFO_buf112_stg7_1_merged1771_428
    // stg6_FIFO_buf112_stg7_1_merged1771_429
    // stg6_FIFO_buf112_stg7_1_merged1771_430
    // stg6_FIFO_buf112_stg7_1_merged1771_431

	hw_uint<1024> result;
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_368_res = stg6_FIFO_buf112_stg7_1_merged1771_368_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<0, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_368_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_369_res = stg6_FIFO_buf112_stg7_1_merged1771_369_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<16, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_369_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_370_res = stg6_FIFO_buf112_stg7_1_merged1771_370_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<32, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_370_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_371_res = stg6_FIFO_buf112_stg7_1_merged1771_371_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<48, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_371_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_372_res = stg6_FIFO_buf112_stg7_1_merged1771_372_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<64, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_372_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_373_res = stg6_FIFO_buf112_stg7_1_merged1771_373_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<80, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_373_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_374_res = stg6_FIFO_buf112_stg7_1_merged1771_374_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<96, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_374_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_375_res = stg6_FIFO_buf112_stg7_1_merged1771_375_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<112, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_375_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_376_res = stg6_FIFO_buf112_stg7_1_merged1771_376_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<128, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_376_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_377_res = stg6_FIFO_buf112_stg7_1_merged1771_377_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<144, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_377_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_378_res = stg6_FIFO_buf112_stg7_1_merged1771_378_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<160, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_378_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_379_res = stg6_FIFO_buf112_stg7_1_merged1771_379_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<176, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_379_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_380_res = stg6_FIFO_buf112_stg7_1_merged1771_380_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<192, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_380_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_381_res = stg6_FIFO_buf112_stg7_1_merged1771_381_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<208, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_381_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_382_res = stg6_FIFO_buf112_stg7_1_merged1771_382_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<224, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_382_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_383_res = stg6_FIFO_buf112_stg7_1_merged1771_383_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<240, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_383_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_384_res = stg6_FIFO_buf112_stg7_1_merged1771_384_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<256, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_384_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_385_res = stg6_FIFO_buf112_stg7_1_merged1771_385_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<272, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_385_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_386_res = stg6_FIFO_buf112_stg7_1_merged1771_386_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<288, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_386_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_387_res = stg6_FIFO_buf112_stg7_1_merged1771_387_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<304, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_387_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_388_res = stg6_FIFO_buf112_stg7_1_merged1771_388_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<320, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_388_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_389_res = stg6_FIFO_buf112_stg7_1_merged1771_389_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<336, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_389_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_390_res = stg6_FIFO_buf112_stg7_1_merged1771_390_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<352, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_390_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_391_res = stg6_FIFO_buf112_stg7_1_merged1771_391_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<368, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_391_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_392_res = stg6_FIFO_buf112_stg7_1_merged1771_392_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<384, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_392_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_393_res = stg6_FIFO_buf112_stg7_1_merged1771_393_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<400, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_393_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_394_res = stg6_FIFO_buf112_stg7_1_merged1771_394_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<416, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_394_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_395_res = stg6_FIFO_buf112_stg7_1_merged1771_395_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<432, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_395_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_396_res = stg6_FIFO_buf112_stg7_1_merged1771_396_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<448, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_396_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_397_res = stg6_FIFO_buf112_stg7_1_merged1771_397_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<464, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_397_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_398_res = stg6_FIFO_buf112_stg7_1_merged1771_398_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<480, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_398_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_399_res = stg6_FIFO_buf112_stg7_1_merged1771_399_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<496, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_399_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_400_res = stg6_FIFO_buf112_stg7_1_merged1771_400_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<512, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_400_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_401_res = stg6_FIFO_buf112_stg7_1_merged1771_401_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<528, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_401_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_402_res = stg6_FIFO_buf112_stg7_1_merged1771_402_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<544, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_402_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_403_res = stg6_FIFO_buf112_stg7_1_merged1771_403_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<560, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_403_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_404_res = stg6_FIFO_buf112_stg7_1_merged1771_404_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<576, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_404_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_405_res = stg6_FIFO_buf112_stg7_1_merged1771_405_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<592, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_405_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_406_res = stg6_FIFO_buf112_stg7_1_merged1771_406_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<608, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_406_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_407_res = stg6_FIFO_buf112_stg7_1_merged1771_407_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<624, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_407_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_408_res = stg6_FIFO_buf112_stg7_1_merged1771_408_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<640, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_408_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_409_res = stg6_FIFO_buf112_stg7_1_merged1771_409_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<656, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_409_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_410_res = stg6_FIFO_buf112_stg7_1_merged1771_410_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<672, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_410_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_411_res = stg6_FIFO_buf112_stg7_1_merged1771_411_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<688, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_411_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_412_res = stg6_FIFO_buf112_stg7_1_merged1771_412_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<704, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_412_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_413_res = stg6_FIFO_buf112_stg7_1_merged1771_413_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<720, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_413_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_414_res = stg6_FIFO_buf112_stg7_1_merged1771_414_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<736, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_414_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_415_res = stg6_FIFO_buf112_stg7_1_merged1771_415_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<752, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_415_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_416_res = stg6_FIFO_buf112_stg7_1_merged1771_416_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<768, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_416_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_417_res = stg6_FIFO_buf112_stg7_1_merged1771_417_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<784, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_417_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_418_res = stg6_FIFO_buf112_stg7_1_merged1771_418_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<800, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_418_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_419_res = stg6_FIFO_buf112_stg7_1_merged1771_419_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<816, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_419_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_420_res = stg6_FIFO_buf112_stg7_1_merged1771_420_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<832, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_420_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_421_res = stg6_FIFO_buf112_stg7_1_merged1771_421_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<848, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_421_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_422_res = stg6_FIFO_buf112_stg7_1_merged1771_422_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<864, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_422_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_423_res = stg6_FIFO_buf112_stg7_1_merged1771_423_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<880, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_423_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_424_res = stg6_FIFO_buf112_stg7_1_merged1771_424_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<896, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_424_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_425_res = stg6_FIFO_buf112_stg7_1_merged1771_425_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<912, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_425_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_426_res = stg6_FIFO_buf112_stg7_1_merged1771_426_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<928, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_426_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_427_res = stg6_FIFO_buf112_stg7_1_merged1771_427_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<944, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_427_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_428_res = stg6_FIFO_buf112_stg7_1_merged1771_428_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<960, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_428_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_429_res = stg6_FIFO_buf112_stg7_1_merged1771_429_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<976, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_429_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_430_res = stg6_FIFO_buf112_stg7_1_merged1771_430_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<992, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_430_res);
	hw_uint<16> stg6_FIFO_buf112_stg7_1_merged1771_431_res = stg6_FIFO_buf112_stg7_1_merged1771_431_select(stg6_FIFO_buf112, root, stg7_0, stg7_1, dynamic_address);
	set_at<1008, 1024>(result, stg6_FIFO_buf112_stg7_1_merged1771_431_res);
	return result;
}

struct stg7_stg7_1_merged1771_352_to_stg7_stg7_ld53_merged1843_336_cache {
	// RAM Box: {[15, 1199], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1771_353_to_stg7_stg7_ld53_merged1843_337_cache {
	// RAM Box: {[14, 1198], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1771_354_to_stg7_stg7_ld53_merged1843_338_cache {
	// RAM Box: {[13, 1197], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1771_355_to_stg7_stg7_ld53_merged1843_339_cache {
	// RAM Box: {[12, 1196], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1771_356_to_stg7_stg7_ld53_merged1843_340_cache {
	// RAM Box: {[11, 1195], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1771_357_to_stg7_stg7_ld53_merged1843_341_cache {
	// RAM Box: {[10, 1194], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1771_358_to_stg7_stg7_ld53_merged1843_342_cache {
	// RAM Box: {[9, 1193], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1771_359_to_stg7_stg7_ld53_merged1843_343_cache {
	// RAM Box: {[8, 1192], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1771_360_to_stg7_stg7_ld53_merged1843_344_cache {
	// RAM Box: {[7, 1191], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1771_361_to_stg7_stg7_ld53_merged1843_345_cache {
	// RAM Box: {[6, 1190], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1771_362_to_stg7_stg7_ld53_merged1843_346_cache {
	// RAM Box: {[5, 1189], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1771_363_to_stg7_stg7_ld53_merged1843_347_cache {
	// RAM Box: {[4, 1188], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1771_364_to_stg7_stg7_ld53_merged1843_348_cache {
	// RAM Box: {[3, 1187], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1771_365_to_stg7_stg7_ld53_merged1843_349_cache {
	// RAM Box: {[2, 1186], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1771_366_to_stg7_stg7_ld53_merged1843_350_cache {
	// RAM Box: {[1, 1185], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_stg7_1_merged1771_367_to_stg7_stg7_ld53_merged1843_351_cache {
	// RAM Box: {[0, 1184], [0, 1093]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg7_cache {
  // Reader addrs...
    // { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[15 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
    // { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[14 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
    // { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[13 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
    // { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[12 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
    // { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[11 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
    // { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[10 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
    // { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[9 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
    // { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[8 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
    // { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[7 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
    // { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[6 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
    // { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[5 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
    // { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[4 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
    // { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[3 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
    // { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[2 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
    // { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[1 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
    // { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
  // # of banks: 16
  stg7_stg7_1_merged1771_352_to_stg7_stg7_ld53_merged1843_336_cache stg7_stg7_1_merged1771_352_to_stg7_stg7_ld53_merged1843_336;
  stg7_stg7_1_merged1771_353_to_stg7_stg7_ld53_merged1843_337_cache stg7_stg7_1_merged1771_353_to_stg7_stg7_ld53_merged1843_337;
  stg7_stg7_1_merged1771_354_to_stg7_stg7_ld53_merged1843_338_cache stg7_stg7_1_merged1771_354_to_stg7_stg7_ld53_merged1843_338;
  stg7_stg7_1_merged1771_355_to_stg7_stg7_ld53_merged1843_339_cache stg7_stg7_1_merged1771_355_to_stg7_stg7_ld53_merged1843_339;
  stg7_stg7_1_merged1771_356_to_stg7_stg7_ld53_merged1843_340_cache stg7_stg7_1_merged1771_356_to_stg7_stg7_ld53_merged1843_340;
  stg7_stg7_1_merged1771_357_to_stg7_stg7_ld53_merged1843_341_cache stg7_stg7_1_merged1771_357_to_stg7_stg7_ld53_merged1843_341;
  stg7_stg7_1_merged1771_358_to_stg7_stg7_ld53_merged1843_342_cache stg7_stg7_1_merged1771_358_to_stg7_stg7_ld53_merged1843_342;
  stg7_stg7_1_merged1771_359_to_stg7_stg7_ld53_merged1843_343_cache stg7_stg7_1_merged1771_359_to_stg7_stg7_ld53_merged1843_343;
  stg7_stg7_1_merged1771_360_to_stg7_stg7_ld53_merged1843_344_cache stg7_stg7_1_merged1771_360_to_stg7_stg7_ld53_merged1843_344;
  stg7_stg7_1_merged1771_361_to_stg7_stg7_ld53_merged1843_345_cache stg7_stg7_1_merged1771_361_to_stg7_stg7_ld53_merged1843_345;
  stg7_stg7_1_merged1771_362_to_stg7_stg7_ld53_merged1843_346_cache stg7_stg7_1_merged1771_362_to_stg7_stg7_ld53_merged1843_346;
  stg7_stg7_1_merged1771_363_to_stg7_stg7_ld53_merged1843_347_cache stg7_stg7_1_merged1771_363_to_stg7_stg7_ld53_merged1843_347;
  stg7_stg7_1_merged1771_364_to_stg7_stg7_ld53_merged1843_348_cache stg7_stg7_1_merged1771_364_to_stg7_stg7_ld53_merged1843_348;
  stg7_stg7_1_merged1771_365_to_stg7_stg7_ld53_merged1843_349_cache stg7_stg7_1_merged1771_365_to_stg7_stg7_ld53_merged1843_349;
  stg7_stg7_1_merged1771_366_to_stg7_stg7_ld53_merged1843_350_cache stg7_stg7_1_merged1771_366_to_stg7_stg7_ld53_merged1843_350;
  stg7_stg7_1_merged1771_367_to_stg7_stg7_ld53_merged1843_351_cache stg7_stg7_1_merged1771_367_to_stg7_stg7_ld53_merged1843_351;
};



inline void stg7_stg7_1_merged1771_352_write(hw_uint<16>& stg7_stg7_1_merged1771_352, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1771_352_to_stg7_stg7_ld53_merged1843_336.push(stg7_stg7_1_merged1771_352);
}

inline void stg7_stg7_1_merged1771_353_write(hw_uint<16>& stg7_stg7_1_merged1771_353, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1771_353_to_stg7_stg7_ld53_merged1843_337.push(stg7_stg7_1_merged1771_353);
}

inline void stg7_stg7_1_merged1771_354_write(hw_uint<16>& stg7_stg7_1_merged1771_354, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1771_354_to_stg7_stg7_ld53_merged1843_338.push(stg7_stg7_1_merged1771_354);
}

inline void stg7_stg7_1_merged1771_355_write(hw_uint<16>& stg7_stg7_1_merged1771_355, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1771_355_to_stg7_stg7_ld53_merged1843_339.push(stg7_stg7_1_merged1771_355);
}

inline void stg7_stg7_1_merged1771_356_write(hw_uint<16>& stg7_stg7_1_merged1771_356, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1771_356_to_stg7_stg7_ld53_merged1843_340.push(stg7_stg7_1_merged1771_356);
}

inline void stg7_stg7_1_merged1771_357_write(hw_uint<16>& stg7_stg7_1_merged1771_357, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1771_357_to_stg7_stg7_ld53_merged1843_341.push(stg7_stg7_1_merged1771_357);
}

inline void stg7_stg7_1_merged1771_358_write(hw_uint<16>& stg7_stg7_1_merged1771_358, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1771_358_to_stg7_stg7_ld53_merged1843_342.push(stg7_stg7_1_merged1771_358);
}

inline void stg7_stg7_1_merged1771_359_write(hw_uint<16>& stg7_stg7_1_merged1771_359, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1771_359_to_stg7_stg7_ld53_merged1843_343.push(stg7_stg7_1_merged1771_359);
}

inline void stg7_stg7_1_merged1771_360_write(hw_uint<16>& stg7_stg7_1_merged1771_360, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1771_360_to_stg7_stg7_ld53_merged1843_344.push(stg7_stg7_1_merged1771_360);
}

inline void stg7_stg7_1_merged1771_361_write(hw_uint<16>& stg7_stg7_1_merged1771_361, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1771_361_to_stg7_stg7_ld53_merged1843_345.push(stg7_stg7_1_merged1771_361);
}

inline void stg7_stg7_1_merged1771_362_write(hw_uint<16>& stg7_stg7_1_merged1771_362, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1771_362_to_stg7_stg7_ld53_merged1843_346.push(stg7_stg7_1_merged1771_362);
}

inline void stg7_stg7_1_merged1771_363_write(hw_uint<16>& stg7_stg7_1_merged1771_363, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1771_363_to_stg7_stg7_ld53_merged1843_347.push(stg7_stg7_1_merged1771_363);
}

inline void stg7_stg7_1_merged1771_364_write(hw_uint<16>& stg7_stg7_1_merged1771_364, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1771_364_to_stg7_stg7_ld53_merged1843_348.push(stg7_stg7_1_merged1771_364);
}

inline void stg7_stg7_1_merged1771_365_write(hw_uint<16>& stg7_stg7_1_merged1771_365, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1771_365_to_stg7_stg7_ld53_merged1843_349.push(stg7_stg7_1_merged1771_365);
}

inline void stg7_stg7_1_merged1771_366_write(hw_uint<16>& stg7_stg7_1_merged1771_366, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1771_366_to_stg7_stg7_ld53_merged1843_350.push(stg7_stg7_1_merged1771_366);
}

inline void stg7_stg7_1_merged1771_367_write(hw_uint<16>& stg7_stg7_1_merged1771_367, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged1771_367_to_stg7_stg7_ld53_merged1843_351.push(stg7_stg7_1_merged1771_367);
}

inline hw_uint<16> stg7_stg7_ld53_merged1843_336_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1843_336 read pattern: { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[15 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
  // Read schedule : { stg7_ld53_merged1843[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 25] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_stg7_1_merged1771_352 = stg7.stg7_stg7_1_merged1771_352_to_stg7_stg7_ld53_merged1843_336.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1771_352;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1843_337_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1843_337 read pattern: { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[14 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
  // Read schedule : { stg7_ld53_merged1843[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 25] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_stg7_1_merged1771_353 = stg7.stg7_stg7_1_merged1771_353_to_stg7_stg7_ld53_merged1843_337.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1771_353;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1843_338_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1843_338 read pattern: { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[13 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
  // Read schedule : { stg7_ld53_merged1843[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 25] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_stg7_1_merged1771_354 = stg7.stg7_stg7_1_merged1771_354_to_stg7_stg7_ld53_merged1843_338.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1771_354;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1843_339_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1843_339 read pattern: { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[12 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
  // Read schedule : { stg7_ld53_merged1843[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 25] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_stg7_1_merged1771_355 = stg7.stg7_stg7_1_merged1771_355_to_stg7_stg7_ld53_merged1843_339.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1771_355;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1843_340_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1843_340 read pattern: { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[11 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
  // Read schedule : { stg7_ld53_merged1843[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 25] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_stg7_1_merged1771_356 = stg7.stg7_stg7_1_merged1771_356_to_stg7_stg7_ld53_merged1843_340.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1771_356;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1843_341_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1843_341 read pattern: { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[10 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
  // Read schedule : { stg7_ld53_merged1843[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 25] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_stg7_1_merged1771_357 = stg7.stg7_stg7_1_merged1771_357_to_stg7_stg7_ld53_merged1843_341.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1771_357;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1843_342_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1843_342 read pattern: { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[9 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
  // Read schedule : { stg7_ld53_merged1843[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 25] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_stg7_1_merged1771_358 = stg7.stg7_stg7_1_merged1771_358_to_stg7_stg7_ld53_merged1843_342.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1771_358;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1843_343_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1843_343 read pattern: { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[8 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
  // Read schedule : { stg7_ld53_merged1843[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 25] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_stg7_1_merged1771_359 = stg7.stg7_stg7_1_merged1771_359_to_stg7_stg7_ld53_merged1843_343.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1771_359;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1843_344_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1843_344 read pattern: { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[7 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
  // Read schedule : { stg7_ld53_merged1843[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 25] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_stg7_1_merged1771_360 = stg7.stg7_stg7_1_merged1771_360_to_stg7_stg7_ld53_merged1843_344.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1771_360;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1843_345_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1843_345 read pattern: { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[6 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
  // Read schedule : { stg7_ld53_merged1843[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 25] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_stg7_1_merged1771_361 = stg7.stg7_stg7_1_merged1771_361_to_stg7_stg7_ld53_merged1843_345.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1771_361;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1843_346_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1843_346 read pattern: { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[5 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
  // Read schedule : { stg7_ld53_merged1843[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 25] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_stg7_1_merged1771_362 = stg7.stg7_stg7_1_merged1771_362_to_stg7_stg7_ld53_merged1843_346.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1771_362;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1843_347_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1843_347 read pattern: { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[4 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
  // Read schedule : { stg7_ld53_merged1843[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 25] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_stg7_1_merged1771_363 = stg7.stg7_stg7_1_merged1771_363_to_stg7_stg7_ld53_merged1843_347.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1771_363;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1843_348_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1843_348 read pattern: { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[3 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
  // Read schedule : { stg7_ld53_merged1843[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 25] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_stg7_1_merged1771_364 = stg7.stg7_stg7_1_merged1771_364_to_stg7_stg7_ld53_merged1843_348.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1771_364;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1843_349_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1843_349 read pattern: { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[2 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
  // Read schedule : { stg7_ld53_merged1843[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 25] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_stg7_1_merged1771_365 = stg7.stg7_stg7_1_merged1771_365_to_stg7_stg7_ld53_merged1843_349.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1771_365;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1843_350_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1843_350 read pattern: { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[1 + 16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
  // Read schedule : { stg7_ld53_merged1843[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 25] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_stg7_1_merged1771_366 = stg7.stg7_stg7_1_merged1771_366_to_stg7_stg7_ld53_merged1843_350.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1771_366;
  return 0;
}

inline hw_uint<16> stg7_stg7_ld53_merged1843_351_select(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg7_ld53_merged1843_351 read pattern: { stg7_ld53_merged1843[root = 0, stg7_ld54, stg7_ld53] -> stg7[16stg7_ld53, stg7_ld54] : 0 <= stg7_ld54 <= 1093 and 0 <= stg7_ld53 <= 74 }
  // Read schedule : { stg7_ld53_merged1843[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 25] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  // Write schedule: { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_stg7_1_merged1771_367 = stg7.stg7_stg7_1_merged1771_367_to_stg7_stg7_ld53_merged1843_351.peek(/* one reader or all rams */ 0);
  return value_stg7_stg7_1_merged1771_367;
  return 0;
}

// # of bundles = 2
// stg7_1_merged1771_write
//	stg7_stg7_1_merged1771_352
//	stg7_stg7_1_merged1771_353
//	stg7_stg7_1_merged1771_354
//	stg7_stg7_1_merged1771_355
//	stg7_stg7_1_merged1771_356
//	stg7_stg7_1_merged1771_357
//	stg7_stg7_1_merged1771_358
//	stg7_stg7_1_merged1771_359
//	stg7_stg7_1_merged1771_360
//	stg7_stg7_1_merged1771_361
//	stg7_stg7_1_merged1771_362
//	stg7_stg7_1_merged1771_363
//	stg7_stg7_1_merged1771_364
//	stg7_stg7_1_merged1771_365
//	stg7_stg7_1_merged1771_366
//	stg7_stg7_1_merged1771_367
inline void stg7_stg7_1_merged1771_write_bundle_write(hw_uint<256>& stg7_1_merged1771_write, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
	hw_uint<16> stg7_stg7_1_merged1771_352_res = stg7_1_merged1771_write.extract<0, 15>();
	stg7_stg7_1_merged1771_352_write(stg7_stg7_1_merged1771_352_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1771_353_res = stg7_1_merged1771_write.extract<16, 31>();
	stg7_stg7_1_merged1771_353_write(stg7_stg7_1_merged1771_353_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1771_354_res = stg7_1_merged1771_write.extract<32, 47>();
	stg7_stg7_1_merged1771_354_write(stg7_stg7_1_merged1771_354_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1771_355_res = stg7_1_merged1771_write.extract<48, 63>();
	stg7_stg7_1_merged1771_355_write(stg7_stg7_1_merged1771_355_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1771_356_res = stg7_1_merged1771_write.extract<64, 79>();
	stg7_stg7_1_merged1771_356_write(stg7_stg7_1_merged1771_356_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1771_357_res = stg7_1_merged1771_write.extract<80, 95>();
	stg7_stg7_1_merged1771_357_write(stg7_stg7_1_merged1771_357_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1771_358_res = stg7_1_merged1771_write.extract<96, 111>();
	stg7_stg7_1_merged1771_358_write(stg7_stg7_1_merged1771_358_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1771_359_res = stg7_1_merged1771_write.extract<112, 127>();
	stg7_stg7_1_merged1771_359_write(stg7_stg7_1_merged1771_359_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1771_360_res = stg7_1_merged1771_write.extract<128, 143>();
	stg7_stg7_1_merged1771_360_write(stg7_stg7_1_merged1771_360_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1771_361_res = stg7_1_merged1771_write.extract<144, 159>();
	stg7_stg7_1_merged1771_361_write(stg7_stg7_1_merged1771_361_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1771_362_res = stg7_1_merged1771_write.extract<160, 175>();
	stg7_stg7_1_merged1771_362_write(stg7_stg7_1_merged1771_362_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1771_363_res = stg7_1_merged1771_write.extract<176, 191>();
	stg7_stg7_1_merged1771_363_write(stg7_stg7_1_merged1771_363_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1771_364_res = stg7_1_merged1771_write.extract<192, 207>();
	stg7_stg7_1_merged1771_364_write(stg7_stg7_1_merged1771_364_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1771_365_res = stg7_1_merged1771_write.extract<208, 223>();
	stg7_stg7_1_merged1771_365_write(stg7_stg7_1_merged1771_365_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1771_366_res = stg7_1_merged1771_write.extract<224, 239>();
	stg7_stg7_1_merged1771_366_write(stg7_stg7_1_merged1771_366_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged1771_367_res = stg7_1_merged1771_write.extract<240, 255>();
	stg7_stg7_1_merged1771_367_write(stg7_stg7_1_merged1771_367_res, stg7, root, stg7_0, stg7_1, dynamic_address);
}

// stg7_ld53_merged1843_read
//	stg7_stg7_ld53_merged1843_336
//	stg7_stg7_ld53_merged1843_337
//	stg7_stg7_ld53_merged1843_338
//	stg7_stg7_ld53_merged1843_339
//	stg7_stg7_ld53_merged1843_340
//	stg7_stg7_ld53_merged1843_341
//	stg7_stg7_ld53_merged1843_342
//	stg7_stg7_ld53_merged1843_343
//	stg7_stg7_ld53_merged1843_344
//	stg7_stg7_ld53_merged1843_345
//	stg7_stg7_ld53_merged1843_346
//	stg7_stg7_ld53_merged1843_347
//	stg7_stg7_ld53_merged1843_348
//	stg7_stg7_ld53_merged1843_349
//	stg7_stg7_ld53_merged1843_350
//	stg7_stg7_ld53_merged1843_351
inline hw_uint<256> stg7_stg7_ld53_merged1843_read_bundle_read(stg7_cache& stg7, int root, int stg7_ld54, int stg7_ld53, int dynamic_address) {
  // # of ports in bundle: 16
    // stg7_stg7_ld53_merged1843_336
    // stg7_stg7_ld53_merged1843_337
    // stg7_stg7_ld53_merged1843_338
    // stg7_stg7_ld53_merged1843_339
    // stg7_stg7_ld53_merged1843_340
    // stg7_stg7_ld53_merged1843_341
    // stg7_stg7_ld53_merged1843_342
    // stg7_stg7_ld53_merged1843_343
    // stg7_stg7_ld53_merged1843_344
    // stg7_stg7_ld53_merged1843_345
    // stg7_stg7_ld53_merged1843_346
    // stg7_stg7_ld53_merged1843_347
    // stg7_stg7_ld53_merged1843_348
    // stg7_stg7_ld53_merged1843_349
    // stg7_stg7_ld53_merged1843_350
    // stg7_stg7_ld53_merged1843_351

	hw_uint<256> result;
	hw_uint<16> stg7_stg7_ld53_merged1843_336_res = stg7_stg7_ld53_merged1843_336_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<0, 256>(result, stg7_stg7_ld53_merged1843_336_res);
	hw_uint<16> stg7_stg7_ld53_merged1843_337_res = stg7_stg7_ld53_merged1843_337_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<16, 256>(result, stg7_stg7_ld53_merged1843_337_res);
	hw_uint<16> stg7_stg7_ld53_merged1843_338_res = stg7_stg7_ld53_merged1843_338_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<32, 256>(result, stg7_stg7_ld53_merged1843_338_res);
	hw_uint<16> stg7_stg7_ld53_merged1843_339_res = stg7_stg7_ld53_merged1843_339_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<48, 256>(result, stg7_stg7_ld53_merged1843_339_res);
	hw_uint<16> stg7_stg7_ld53_merged1843_340_res = stg7_stg7_ld53_merged1843_340_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<64, 256>(result, stg7_stg7_ld53_merged1843_340_res);
	hw_uint<16> stg7_stg7_ld53_merged1843_341_res = stg7_stg7_ld53_merged1843_341_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<80, 256>(result, stg7_stg7_ld53_merged1843_341_res);
	hw_uint<16> stg7_stg7_ld53_merged1843_342_res = stg7_stg7_ld53_merged1843_342_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<96, 256>(result, stg7_stg7_ld53_merged1843_342_res);
	hw_uint<16> stg7_stg7_ld53_merged1843_343_res = stg7_stg7_ld53_merged1843_343_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<112, 256>(result, stg7_stg7_ld53_merged1843_343_res);
	hw_uint<16> stg7_stg7_ld53_merged1843_344_res = stg7_stg7_ld53_merged1843_344_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<128, 256>(result, stg7_stg7_ld53_merged1843_344_res);
	hw_uint<16> stg7_stg7_ld53_merged1843_345_res = stg7_stg7_ld53_merged1843_345_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<144, 256>(result, stg7_stg7_ld53_merged1843_345_res);
	hw_uint<16> stg7_stg7_ld53_merged1843_346_res = stg7_stg7_ld53_merged1843_346_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<160, 256>(result, stg7_stg7_ld53_merged1843_346_res);
	hw_uint<16> stg7_stg7_ld53_merged1843_347_res = stg7_stg7_ld53_merged1843_347_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<176, 256>(result, stg7_stg7_ld53_merged1843_347_res);
	hw_uint<16> stg7_stg7_ld53_merged1843_348_res = stg7_stg7_ld53_merged1843_348_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<192, 256>(result, stg7_stg7_ld53_merged1843_348_res);
	hw_uint<16> stg7_stg7_ld53_merged1843_349_res = stg7_stg7_ld53_merged1843_349_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<208, 256>(result, stg7_stg7_ld53_merged1843_349_res);
	hw_uint<16> stg7_stg7_ld53_merged1843_350_res = stg7_stg7_ld53_merged1843_350_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<224, 256>(result, stg7_stg7_ld53_merged1843_350_res);
	hw_uint<16> stg7_stg7_ld53_merged1843_351_res = stg7_stg7_ld53_merged1843_351_select(stg7, root, stg7_ld54, stg7_ld53, dynamic_address);
	set_at<240, 256>(result, stg7_stg7_ld53_merged1843_351_res);
	return result;
}

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288_merged_banks_4_cache {
	// RAM Box: {[15, 1183], [0, 1093]}
	// Capacity: 152
	// # of read delays: 4
  // 0, 1, 76, 151
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 74> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}

	inline hw_uint<16> peek_150() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_151() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289_merged_banks_4_cache {
	// RAM Box: {[14, 1182], [0, 1093]}
	// Capacity: 152
	// # of read delays: 4
  // 0, 1, 76, 151
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 74> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}

	inline hw_uint<16> peek_150() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_151() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290_merged_banks_4_cache {
	// RAM Box: {[13, 1181], [0, 1093]}
	// Capacity: 152
	// # of read delays: 4
  // 0, 1, 76, 151
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 74> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}

	inline hw_uint<16> peek_150() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_151() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291_merged_banks_4_cache {
	// RAM Box: {[12, 1180], [0, 1093]}
	// Capacity: 152
	// # of read delays: 4
  // 0, 1, 76, 151
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 74> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}

	inline hw_uint<16> peek_150() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_151() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292_merged_banks_4_cache {
	// RAM Box: {[11, 1179], [0, 1093]}
	// Capacity: 152
	// # of read delays: 4
  // 0, 1, 76, 151
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 74> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}

	inline hw_uint<16> peek_150() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_151() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293_merged_banks_4_cache {
	// RAM Box: {[10, 1178], [0, 1093]}
	// Capacity: 152
	// # of read delays: 4
  // 0, 1, 76, 151
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 74> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}

	inline hw_uint<16> peek_150() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_151() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294_merged_banks_4_cache {
	// RAM Box: {[9, 1177], [0, 1093]}
	// Capacity: 152
	// # of read delays: 4
  // 0, 1, 76, 151
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 74> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}

	inline hw_uint<16> peek_150() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_151() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295_merged_banks_4_cache {
	// RAM Box: {[8, 1176], [0, 1093]}
	// Capacity: 152
	// # of read delays: 4
  // 0, 1, 76, 151
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 74> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}

	inline hw_uint<16> peek_150() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_151() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296_merged_banks_4_cache {
	// RAM Box: {[7, 1175], [0, 1093]}
	// Capacity: 152
	// # of read delays: 4
  // 0, 1, 76, 151
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 74> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}

	inline hw_uint<16> peek_150() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_151() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297_merged_banks_4_cache {
	// RAM Box: {[6, 1174], [0, 1093]}
	// Capacity: 152
	// # of read delays: 4
  // 0, 1, 76, 151
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 74> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}

	inline hw_uint<16> peek_150() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_151() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298_merged_banks_4_cache {
	// RAM Box: {[5, 1173], [0, 1093]}
	// Capacity: 152
	// # of read delays: 4
  // 0, 1, 76, 151
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 74> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}

	inline hw_uint<16> peek_150() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_151() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299_merged_banks_4_cache {
	// RAM Box: {[4, 1172], [0, 1093]}
	// Capacity: 152
	// # of read delays: 4
  // 0, 1, 76, 151
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 74> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}

	inline hw_uint<16> peek_150() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_151() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300_merged_banks_4_cache {
	// RAM Box: {[3, 1171], [0, 1093]}
	// Capacity: 152
	// # of read delays: 4
  // 0, 1, 76, 151
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 74> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}

	inline hw_uint<16> peek_150() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_151() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301_merged_banks_4_cache {
	// RAM Box: {[2, 1170], [0, 1093]}
	// Capacity: 152
	// # of read delays: 4
  // 0, 1, 76, 151
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 74> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}

	inline hw_uint<16> peek_150() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_151() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302_merged_banks_4_cache {
	// RAM Box: {[1, 1169], [0, 1093]}
	// Capacity: 152
	// # of read delays: 4
  // 0, 1, 76, 151
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 74> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}

	inline hw_uint<16> peek_150() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_151() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303_merged_banks_4_cache {
	// RAM Box: {[0, 1184], [0, 1092]}
	// Capacity: 152
	// # of read delays: 5
  // 0, 1, 75, 76, 151
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 74> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}

	inline hw_uint<16> peek_76() {
		return f6;
	}

	inline hw_uint<16> peek_150() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_151() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_FIFO_buf116_cache {
  // Reader addrs...
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[15 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[15 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[16 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[15 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[14 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[14 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[15 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[14 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[13 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[13 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[14 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[13 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[12 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[12 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[13 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[12 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[11 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[11 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[12 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[11 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[10 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[10 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[11 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[10 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[9 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[9 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[10 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[9 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[8 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[8 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[9 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[8 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[7 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[7 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[8 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[7 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[6 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[6 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[7 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[6 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[5 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[5 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[6 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[5 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[4 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[4 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[5 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[4 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[3 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[3 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[4 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[3 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[2 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[2 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[3 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[2 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[1 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[1 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[2 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[1 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[1 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
    // { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // # of banks: 16
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302_merged_banks_4;
  stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303_merged_banks_4_cache stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303_merged_banks_4;
};



inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302);
}

inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303_write(hw_uint<16>& stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
  stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303_merged_banks_4.push(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303);
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_224_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_224 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[15 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288_merged_banks_4.peek_151();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_225_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_225 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[15 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_226_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_226 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[16 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303_merged_banks_4.peek_75();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_227_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_227 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[15 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_228_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_228 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[14 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289_merged_banks_4.peek_151();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_229_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_229 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[14 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_230_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_230 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[15 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_231_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_231 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[14 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_232_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_232 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[13 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290_merged_banks_4.peek_151();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_233_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_233 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[13 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_234_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_234 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[14 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_235_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_235 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[13 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_236_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_236 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[12 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291_merged_banks_4.peek_151();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_237_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_237 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[12 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_238_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_238 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[13 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_239_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_239 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[12 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_240_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_240 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[11 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292_merged_banks_4.peek_151();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_241_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_241 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[11 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_242_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_242 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[12 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_243_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_243 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[11 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_244_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_244 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[10 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293_merged_banks_4.peek_151();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_245_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_245 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[10 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_246_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_246 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[11 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_247_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_247 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[10 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_248_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_248 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[9 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294_merged_banks_4.peek_151();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_249_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_249 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[9 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_250_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_250 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[10 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_251_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_251 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[9 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_252_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_252 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[8 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295_merged_banks_4.peek_151();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_253_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_253 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[8 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_254_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_254 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[9 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_255_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_255 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[8 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_256_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_256 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[7 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296_merged_banks_4.peek_151();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_257_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_257 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[7 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_258_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_258 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[8 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_259_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_259 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[7 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_260_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_260 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[6 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297_merged_banks_4.peek_151();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_261_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_261 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[6 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_262_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_262 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[7 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_263_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_263 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[6 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_264_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_264 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[5 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298_merged_banks_4.peek_151();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_265_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_265 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[5 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_266_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_266 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[6 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_267_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_267 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[5 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_268_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_268 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[4 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299_merged_banks_4.peek_151();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_269_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_269 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[4 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_270_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_270 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[5 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_271_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_271 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[4 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_272_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_272 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[3 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300_merged_banks_4.peek_151();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_273_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_273 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[3 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_274_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_274 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[4 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_275_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_275 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[3 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_276_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_276 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[2 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301_merged_banks_4.peek_151();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_277_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_277 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[2 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_278_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_278 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[3 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_279_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_279 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[2 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_280_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_280 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[1 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302_merged_banks_4.peek_151();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_281_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_281 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[1 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_282_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_282 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[2 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_283_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_283 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[1 + 16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_284_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_284 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[16stg8_1, stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303_merged_banks_4.peek_151();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_285_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_285 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_286_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_286 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[1 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302_merged_banks_4.peek_76();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302;
  return 0;
}

inline hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_287_select(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_FIFO_buf116_stg8_1_merged1774_287 read pattern: { stg8_1_merged1774[root = 0, stg8_0, stg8_1] -> stg7_FIFO_buf116[16stg8_1, 2 + stg8_0] : 0 <= stg8_0 <= 1091 and 0 <= stg8_1 <= 73 }
  // Read schedule : { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
  auto value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303 = stg7_FIFO_buf116.stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303_merged_banks_4.peek_1();
  return value_stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303;
  return 0;
}

// # of bundles = 2
// stg7_to_gp_1552_ld117_merged1825_write
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302
//	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303
inline void stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_write_bundle_write(hw_uint<256>& stg7_to_gp_1552_ld117_merged1825_write, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg7_to_gp_1552_ld118, int stg7_to_gp_1552_ld117, int dynamic_address) {
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288_res = stg7_to_gp_1552_ld117_merged1825_write.extract<0, 15>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_288_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289_res = stg7_to_gp_1552_ld117_merged1825_write.extract<16, 31>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_289_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290_res = stg7_to_gp_1552_ld117_merged1825_write.extract<32, 47>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_290_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291_res = stg7_to_gp_1552_ld117_merged1825_write.extract<48, 63>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_291_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292_res = stg7_to_gp_1552_ld117_merged1825_write.extract<64, 79>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_292_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293_res = stg7_to_gp_1552_ld117_merged1825_write.extract<80, 95>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_293_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294_res = stg7_to_gp_1552_ld117_merged1825_write.extract<96, 111>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_294_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295_res = stg7_to_gp_1552_ld117_merged1825_write.extract<112, 127>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_295_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296_res = stg7_to_gp_1552_ld117_merged1825_write.extract<128, 143>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_296_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297_res = stg7_to_gp_1552_ld117_merged1825_write.extract<144, 159>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_297_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298_res = stg7_to_gp_1552_ld117_merged1825_write.extract<160, 175>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_298_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299_res = stg7_to_gp_1552_ld117_merged1825_write.extract<176, 191>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_299_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300_res = stg7_to_gp_1552_ld117_merged1825_write.extract<192, 207>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_300_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301_res = stg7_to_gp_1552_ld117_merged1825_write.extract<208, 223>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_301_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302_res = stg7_to_gp_1552_ld117_merged1825_write.extract<224, 239>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_302_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
	hw_uint<16> stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303_res = stg7_to_gp_1552_ld117_merged1825_write.extract<240, 255>();
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303_write(stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_303_res, stg7_FIFO_buf116, root, stg7_to_gp_1552_ld118, stg7_to_gp_1552_ld117, dynamic_address);
}

// stg8_1_merged1774_read
//	stg7_FIFO_buf116_stg8_1_merged1774_224
//	stg7_FIFO_buf116_stg8_1_merged1774_225
//	stg7_FIFO_buf116_stg8_1_merged1774_226
//	stg7_FIFO_buf116_stg8_1_merged1774_227
//	stg7_FIFO_buf116_stg8_1_merged1774_228
//	stg7_FIFO_buf116_stg8_1_merged1774_229
//	stg7_FIFO_buf116_stg8_1_merged1774_230
//	stg7_FIFO_buf116_stg8_1_merged1774_231
//	stg7_FIFO_buf116_stg8_1_merged1774_232
//	stg7_FIFO_buf116_stg8_1_merged1774_233
//	stg7_FIFO_buf116_stg8_1_merged1774_234
//	stg7_FIFO_buf116_stg8_1_merged1774_235
//	stg7_FIFO_buf116_stg8_1_merged1774_236
//	stg7_FIFO_buf116_stg8_1_merged1774_237
//	stg7_FIFO_buf116_stg8_1_merged1774_238
//	stg7_FIFO_buf116_stg8_1_merged1774_239
//	stg7_FIFO_buf116_stg8_1_merged1774_240
//	stg7_FIFO_buf116_stg8_1_merged1774_241
//	stg7_FIFO_buf116_stg8_1_merged1774_242
//	stg7_FIFO_buf116_stg8_1_merged1774_243
//	stg7_FIFO_buf116_stg8_1_merged1774_244
//	stg7_FIFO_buf116_stg8_1_merged1774_245
//	stg7_FIFO_buf116_stg8_1_merged1774_246
//	stg7_FIFO_buf116_stg8_1_merged1774_247
//	stg7_FIFO_buf116_stg8_1_merged1774_248
//	stg7_FIFO_buf116_stg8_1_merged1774_249
//	stg7_FIFO_buf116_stg8_1_merged1774_250
//	stg7_FIFO_buf116_stg8_1_merged1774_251
//	stg7_FIFO_buf116_stg8_1_merged1774_252
//	stg7_FIFO_buf116_stg8_1_merged1774_253
//	stg7_FIFO_buf116_stg8_1_merged1774_254
//	stg7_FIFO_buf116_stg8_1_merged1774_255
//	stg7_FIFO_buf116_stg8_1_merged1774_256
//	stg7_FIFO_buf116_stg8_1_merged1774_257
//	stg7_FIFO_buf116_stg8_1_merged1774_258
//	stg7_FIFO_buf116_stg8_1_merged1774_259
//	stg7_FIFO_buf116_stg8_1_merged1774_260
//	stg7_FIFO_buf116_stg8_1_merged1774_261
//	stg7_FIFO_buf116_stg8_1_merged1774_262
//	stg7_FIFO_buf116_stg8_1_merged1774_263
//	stg7_FIFO_buf116_stg8_1_merged1774_264
//	stg7_FIFO_buf116_stg8_1_merged1774_265
//	stg7_FIFO_buf116_stg8_1_merged1774_266
//	stg7_FIFO_buf116_stg8_1_merged1774_267
//	stg7_FIFO_buf116_stg8_1_merged1774_268
//	stg7_FIFO_buf116_stg8_1_merged1774_269
//	stg7_FIFO_buf116_stg8_1_merged1774_270
//	stg7_FIFO_buf116_stg8_1_merged1774_271
//	stg7_FIFO_buf116_stg8_1_merged1774_272
//	stg7_FIFO_buf116_stg8_1_merged1774_273
//	stg7_FIFO_buf116_stg8_1_merged1774_274
//	stg7_FIFO_buf116_stg8_1_merged1774_275
//	stg7_FIFO_buf116_stg8_1_merged1774_276
//	stg7_FIFO_buf116_stg8_1_merged1774_277
//	stg7_FIFO_buf116_stg8_1_merged1774_278
//	stg7_FIFO_buf116_stg8_1_merged1774_279
//	stg7_FIFO_buf116_stg8_1_merged1774_280
//	stg7_FIFO_buf116_stg8_1_merged1774_281
//	stg7_FIFO_buf116_stg8_1_merged1774_282
//	stg7_FIFO_buf116_stg8_1_merged1774_283
//	stg7_FIFO_buf116_stg8_1_merged1774_284
//	stg7_FIFO_buf116_stg8_1_merged1774_285
//	stg7_FIFO_buf116_stg8_1_merged1774_286
//	stg7_FIFO_buf116_stg8_1_merged1774_287
inline hw_uint<1024> stg7_FIFO_buf116_stg8_1_merged1774_read_bundle_read(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int root, int stg8_0, int stg8_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg7_FIFO_buf116_stg8_1_merged1774_224
    // stg7_FIFO_buf116_stg8_1_merged1774_225
    // stg7_FIFO_buf116_stg8_1_merged1774_226
    // stg7_FIFO_buf116_stg8_1_merged1774_227
    // stg7_FIFO_buf116_stg8_1_merged1774_228
    // stg7_FIFO_buf116_stg8_1_merged1774_229
    // stg7_FIFO_buf116_stg8_1_merged1774_230
    // stg7_FIFO_buf116_stg8_1_merged1774_231
    // stg7_FIFO_buf116_stg8_1_merged1774_232
    // stg7_FIFO_buf116_stg8_1_merged1774_233
    // stg7_FIFO_buf116_stg8_1_merged1774_234
    // stg7_FIFO_buf116_stg8_1_merged1774_235
    // stg7_FIFO_buf116_stg8_1_merged1774_236
    // stg7_FIFO_buf116_stg8_1_merged1774_237
    // stg7_FIFO_buf116_stg8_1_merged1774_238
    // stg7_FIFO_buf116_stg8_1_merged1774_239
    // stg7_FIFO_buf116_stg8_1_merged1774_240
    // stg7_FIFO_buf116_stg8_1_merged1774_241
    // stg7_FIFO_buf116_stg8_1_merged1774_242
    // stg7_FIFO_buf116_stg8_1_merged1774_243
    // stg7_FIFO_buf116_stg8_1_merged1774_244
    // stg7_FIFO_buf116_stg8_1_merged1774_245
    // stg7_FIFO_buf116_stg8_1_merged1774_246
    // stg7_FIFO_buf116_stg8_1_merged1774_247
    // stg7_FIFO_buf116_stg8_1_merged1774_248
    // stg7_FIFO_buf116_stg8_1_merged1774_249
    // stg7_FIFO_buf116_stg8_1_merged1774_250
    // stg7_FIFO_buf116_stg8_1_merged1774_251
    // stg7_FIFO_buf116_stg8_1_merged1774_252
    // stg7_FIFO_buf116_stg8_1_merged1774_253
    // stg7_FIFO_buf116_stg8_1_merged1774_254
    // stg7_FIFO_buf116_stg8_1_merged1774_255
    // stg7_FIFO_buf116_stg8_1_merged1774_256
    // stg7_FIFO_buf116_stg8_1_merged1774_257
    // stg7_FIFO_buf116_stg8_1_merged1774_258
    // stg7_FIFO_buf116_stg8_1_merged1774_259
    // stg7_FIFO_buf116_stg8_1_merged1774_260
    // stg7_FIFO_buf116_stg8_1_merged1774_261
    // stg7_FIFO_buf116_stg8_1_merged1774_262
    // stg7_FIFO_buf116_stg8_1_merged1774_263
    // stg7_FIFO_buf116_stg8_1_merged1774_264
    // stg7_FIFO_buf116_stg8_1_merged1774_265
    // stg7_FIFO_buf116_stg8_1_merged1774_266
    // stg7_FIFO_buf116_stg8_1_merged1774_267
    // stg7_FIFO_buf116_stg8_1_merged1774_268
    // stg7_FIFO_buf116_stg8_1_merged1774_269
    // stg7_FIFO_buf116_stg8_1_merged1774_270
    // stg7_FIFO_buf116_stg8_1_merged1774_271
    // stg7_FIFO_buf116_stg8_1_merged1774_272
    // stg7_FIFO_buf116_stg8_1_merged1774_273
    // stg7_FIFO_buf116_stg8_1_merged1774_274
    // stg7_FIFO_buf116_stg8_1_merged1774_275
    // stg7_FIFO_buf116_stg8_1_merged1774_276
    // stg7_FIFO_buf116_stg8_1_merged1774_277
    // stg7_FIFO_buf116_stg8_1_merged1774_278
    // stg7_FIFO_buf116_stg8_1_merged1774_279
    // stg7_FIFO_buf116_stg8_1_merged1774_280
    // stg7_FIFO_buf116_stg8_1_merged1774_281
    // stg7_FIFO_buf116_stg8_1_merged1774_282
    // stg7_FIFO_buf116_stg8_1_merged1774_283
    // stg7_FIFO_buf116_stg8_1_merged1774_284
    // stg7_FIFO_buf116_stg8_1_merged1774_285
    // stg7_FIFO_buf116_stg8_1_merged1774_286
    // stg7_FIFO_buf116_stg8_1_merged1774_287

	hw_uint<1024> result;
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_224_res = stg7_FIFO_buf116_stg8_1_merged1774_224_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<0, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_224_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_225_res = stg7_FIFO_buf116_stg8_1_merged1774_225_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<16, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_225_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_226_res = stg7_FIFO_buf116_stg8_1_merged1774_226_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<32, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_226_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_227_res = stg7_FIFO_buf116_stg8_1_merged1774_227_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<48, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_227_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_228_res = stg7_FIFO_buf116_stg8_1_merged1774_228_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<64, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_228_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_229_res = stg7_FIFO_buf116_stg8_1_merged1774_229_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<80, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_229_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_230_res = stg7_FIFO_buf116_stg8_1_merged1774_230_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<96, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_230_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_231_res = stg7_FIFO_buf116_stg8_1_merged1774_231_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<112, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_231_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_232_res = stg7_FIFO_buf116_stg8_1_merged1774_232_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<128, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_232_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_233_res = stg7_FIFO_buf116_stg8_1_merged1774_233_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<144, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_233_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_234_res = stg7_FIFO_buf116_stg8_1_merged1774_234_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<160, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_234_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_235_res = stg7_FIFO_buf116_stg8_1_merged1774_235_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<176, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_235_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_236_res = stg7_FIFO_buf116_stg8_1_merged1774_236_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<192, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_236_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_237_res = stg7_FIFO_buf116_stg8_1_merged1774_237_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<208, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_237_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_238_res = stg7_FIFO_buf116_stg8_1_merged1774_238_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<224, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_238_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_239_res = stg7_FIFO_buf116_stg8_1_merged1774_239_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<240, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_239_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_240_res = stg7_FIFO_buf116_stg8_1_merged1774_240_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<256, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_240_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_241_res = stg7_FIFO_buf116_stg8_1_merged1774_241_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<272, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_241_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_242_res = stg7_FIFO_buf116_stg8_1_merged1774_242_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<288, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_242_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_243_res = stg7_FIFO_buf116_stg8_1_merged1774_243_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<304, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_243_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_244_res = stg7_FIFO_buf116_stg8_1_merged1774_244_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<320, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_244_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_245_res = stg7_FIFO_buf116_stg8_1_merged1774_245_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<336, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_245_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_246_res = stg7_FIFO_buf116_stg8_1_merged1774_246_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<352, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_246_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_247_res = stg7_FIFO_buf116_stg8_1_merged1774_247_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<368, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_247_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_248_res = stg7_FIFO_buf116_stg8_1_merged1774_248_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<384, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_248_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_249_res = stg7_FIFO_buf116_stg8_1_merged1774_249_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<400, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_249_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_250_res = stg7_FIFO_buf116_stg8_1_merged1774_250_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<416, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_250_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_251_res = stg7_FIFO_buf116_stg8_1_merged1774_251_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<432, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_251_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_252_res = stg7_FIFO_buf116_stg8_1_merged1774_252_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<448, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_252_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_253_res = stg7_FIFO_buf116_stg8_1_merged1774_253_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<464, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_253_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_254_res = stg7_FIFO_buf116_stg8_1_merged1774_254_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<480, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_254_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_255_res = stg7_FIFO_buf116_stg8_1_merged1774_255_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<496, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_255_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_256_res = stg7_FIFO_buf116_stg8_1_merged1774_256_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<512, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_256_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_257_res = stg7_FIFO_buf116_stg8_1_merged1774_257_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<528, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_257_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_258_res = stg7_FIFO_buf116_stg8_1_merged1774_258_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<544, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_258_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_259_res = stg7_FIFO_buf116_stg8_1_merged1774_259_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<560, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_259_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_260_res = stg7_FIFO_buf116_stg8_1_merged1774_260_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<576, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_260_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_261_res = stg7_FIFO_buf116_stg8_1_merged1774_261_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<592, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_261_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_262_res = stg7_FIFO_buf116_stg8_1_merged1774_262_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<608, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_262_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_263_res = stg7_FIFO_buf116_stg8_1_merged1774_263_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<624, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_263_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_264_res = stg7_FIFO_buf116_stg8_1_merged1774_264_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<640, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_264_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_265_res = stg7_FIFO_buf116_stg8_1_merged1774_265_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<656, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_265_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_266_res = stg7_FIFO_buf116_stg8_1_merged1774_266_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<672, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_266_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_267_res = stg7_FIFO_buf116_stg8_1_merged1774_267_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<688, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_267_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_268_res = stg7_FIFO_buf116_stg8_1_merged1774_268_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<704, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_268_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_269_res = stg7_FIFO_buf116_stg8_1_merged1774_269_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<720, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_269_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_270_res = stg7_FIFO_buf116_stg8_1_merged1774_270_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<736, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_270_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_271_res = stg7_FIFO_buf116_stg8_1_merged1774_271_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<752, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_271_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_272_res = stg7_FIFO_buf116_stg8_1_merged1774_272_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<768, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_272_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_273_res = stg7_FIFO_buf116_stg8_1_merged1774_273_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<784, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_273_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_274_res = stg7_FIFO_buf116_stg8_1_merged1774_274_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<800, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_274_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_275_res = stg7_FIFO_buf116_stg8_1_merged1774_275_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<816, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_275_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_276_res = stg7_FIFO_buf116_stg8_1_merged1774_276_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<832, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_276_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_277_res = stg7_FIFO_buf116_stg8_1_merged1774_277_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<848, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_277_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_278_res = stg7_FIFO_buf116_stg8_1_merged1774_278_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<864, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_278_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_279_res = stg7_FIFO_buf116_stg8_1_merged1774_279_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<880, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_279_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_280_res = stg7_FIFO_buf116_stg8_1_merged1774_280_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<896, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_280_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_281_res = stg7_FIFO_buf116_stg8_1_merged1774_281_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<912, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_281_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_282_res = stg7_FIFO_buf116_stg8_1_merged1774_282_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<928, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_282_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_283_res = stg7_FIFO_buf116_stg8_1_merged1774_283_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<944, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_283_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_284_res = stg7_FIFO_buf116_stg8_1_merged1774_284_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<960, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_284_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_285_res = stg7_FIFO_buf116_stg8_1_merged1774_285_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<976, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_285_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_286_res = stg7_FIFO_buf116_stg8_1_merged1774_286_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<992, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_286_res);
	hw_uint<16> stg7_FIFO_buf116_stg8_1_merged1774_287_res = stg7_FIFO_buf116_stg8_1_merged1774_287_select(stg7_FIFO_buf116, root, stg8_0, stg8_1, dynamic_address);
	set_at<1008, 1024>(result, stg7_FIFO_buf116_stg8_1_merged1774_287_res);
	return result;
}

struct stg8_stg8_1_merged1774_208_to_stg8_stg8_ld57_merged1817_192_cache {
	// RAM Box: {[15, 1183], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1774_209_to_stg8_stg8_ld57_merged1817_193_cache {
	// RAM Box: {[14, 1182], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1774_210_to_stg8_stg8_ld57_merged1817_194_cache {
	// RAM Box: {[13, 1181], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1774_211_to_stg8_stg8_ld57_merged1817_195_cache {
	// RAM Box: {[12, 1180], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1774_212_to_stg8_stg8_ld57_merged1817_196_cache {
	// RAM Box: {[11, 1179], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1774_213_to_stg8_stg8_ld57_merged1817_197_cache {
	// RAM Box: {[10, 1178], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1774_214_to_stg8_stg8_ld57_merged1817_198_cache {
	// RAM Box: {[9, 1177], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1774_215_to_stg8_stg8_ld57_merged1817_199_cache {
	// RAM Box: {[8, 1176], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1774_216_to_stg8_stg8_ld57_merged1817_200_cache {
	// RAM Box: {[7, 1175], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1774_217_to_stg8_stg8_ld57_merged1817_201_cache {
	// RAM Box: {[6, 1174], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1774_218_to_stg8_stg8_ld57_merged1817_202_cache {
	// RAM Box: {[5, 1173], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1774_219_to_stg8_stg8_ld57_merged1817_203_cache {
	// RAM Box: {[4, 1172], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1774_220_to_stg8_stg8_ld57_merged1817_204_cache {
	// RAM Box: {[3, 1171], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1774_221_to_stg8_stg8_ld57_merged1817_205_cache {
	// RAM Box: {[2, 1170], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1774_222_to_stg8_stg8_ld57_merged1817_206_cache {
	// RAM Box: {[1, 1169], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_stg8_1_merged1774_223_to_stg8_stg8_ld57_merged1817_207_cache {
	// RAM Box: {[0, 1168], [0, 1091]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg8_cache {
  // Reader addrs...
    // { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[15 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
    // { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[14 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
    // { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[13 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
    // { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[12 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
    // { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[11 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
    // { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[10 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
    // { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[9 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
    // { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[8 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
    // { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[7 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
    // { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[6 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
    // { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[5 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
    // { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[4 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
    // { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[3 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
    // { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[2 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
    // { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[1 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
    // { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
  // # of banks: 16
  stg8_stg8_1_merged1774_208_to_stg8_stg8_ld57_merged1817_192_cache stg8_stg8_1_merged1774_208_to_stg8_stg8_ld57_merged1817_192;
  stg8_stg8_1_merged1774_209_to_stg8_stg8_ld57_merged1817_193_cache stg8_stg8_1_merged1774_209_to_stg8_stg8_ld57_merged1817_193;
  stg8_stg8_1_merged1774_210_to_stg8_stg8_ld57_merged1817_194_cache stg8_stg8_1_merged1774_210_to_stg8_stg8_ld57_merged1817_194;
  stg8_stg8_1_merged1774_211_to_stg8_stg8_ld57_merged1817_195_cache stg8_stg8_1_merged1774_211_to_stg8_stg8_ld57_merged1817_195;
  stg8_stg8_1_merged1774_212_to_stg8_stg8_ld57_merged1817_196_cache stg8_stg8_1_merged1774_212_to_stg8_stg8_ld57_merged1817_196;
  stg8_stg8_1_merged1774_213_to_stg8_stg8_ld57_merged1817_197_cache stg8_stg8_1_merged1774_213_to_stg8_stg8_ld57_merged1817_197;
  stg8_stg8_1_merged1774_214_to_stg8_stg8_ld57_merged1817_198_cache stg8_stg8_1_merged1774_214_to_stg8_stg8_ld57_merged1817_198;
  stg8_stg8_1_merged1774_215_to_stg8_stg8_ld57_merged1817_199_cache stg8_stg8_1_merged1774_215_to_stg8_stg8_ld57_merged1817_199;
  stg8_stg8_1_merged1774_216_to_stg8_stg8_ld57_merged1817_200_cache stg8_stg8_1_merged1774_216_to_stg8_stg8_ld57_merged1817_200;
  stg8_stg8_1_merged1774_217_to_stg8_stg8_ld57_merged1817_201_cache stg8_stg8_1_merged1774_217_to_stg8_stg8_ld57_merged1817_201;
  stg8_stg8_1_merged1774_218_to_stg8_stg8_ld57_merged1817_202_cache stg8_stg8_1_merged1774_218_to_stg8_stg8_ld57_merged1817_202;
  stg8_stg8_1_merged1774_219_to_stg8_stg8_ld57_merged1817_203_cache stg8_stg8_1_merged1774_219_to_stg8_stg8_ld57_merged1817_203;
  stg8_stg8_1_merged1774_220_to_stg8_stg8_ld57_merged1817_204_cache stg8_stg8_1_merged1774_220_to_stg8_stg8_ld57_merged1817_204;
  stg8_stg8_1_merged1774_221_to_stg8_stg8_ld57_merged1817_205_cache stg8_stg8_1_merged1774_221_to_stg8_stg8_ld57_merged1817_205;
  stg8_stg8_1_merged1774_222_to_stg8_stg8_ld57_merged1817_206_cache stg8_stg8_1_merged1774_222_to_stg8_stg8_ld57_merged1817_206;
  stg8_stg8_1_merged1774_223_to_stg8_stg8_ld57_merged1817_207_cache stg8_stg8_1_merged1774_223_to_stg8_stg8_ld57_merged1817_207;
};



inline void stg8_stg8_1_merged1774_208_write(hw_uint<16>& stg8_stg8_1_merged1774_208, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1774_208_to_stg8_stg8_ld57_merged1817_192.push(stg8_stg8_1_merged1774_208);
}

inline void stg8_stg8_1_merged1774_209_write(hw_uint<16>& stg8_stg8_1_merged1774_209, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1774_209_to_stg8_stg8_ld57_merged1817_193.push(stg8_stg8_1_merged1774_209);
}

inline void stg8_stg8_1_merged1774_210_write(hw_uint<16>& stg8_stg8_1_merged1774_210, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1774_210_to_stg8_stg8_ld57_merged1817_194.push(stg8_stg8_1_merged1774_210);
}

inline void stg8_stg8_1_merged1774_211_write(hw_uint<16>& stg8_stg8_1_merged1774_211, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1774_211_to_stg8_stg8_ld57_merged1817_195.push(stg8_stg8_1_merged1774_211);
}

inline void stg8_stg8_1_merged1774_212_write(hw_uint<16>& stg8_stg8_1_merged1774_212, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1774_212_to_stg8_stg8_ld57_merged1817_196.push(stg8_stg8_1_merged1774_212);
}

inline void stg8_stg8_1_merged1774_213_write(hw_uint<16>& stg8_stg8_1_merged1774_213, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1774_213_to_stg8_stg8_ld57_merged1817_197.push(stg8_stg8_1_merged1774_213);
}

inline void stg8_stg8_1_merged1774_214_write(hw_uint<16>& stg8_stg8_1_merged1774_214, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1774_214_to_stg8_stg8_ld57_merged1817_198.push(stg8_stg8_1_merged1774_214);
}

inline void stg8_stg8_1_merged1774_215_write(hw_uint<16>& stg8_stg8_1_merged1774_215, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1774_215_to_stg8_stg8_ld57_merged1817_199.push(stg8_stg8_1_merged1774_215);
}

inline void stg8_stg8_1_merged1774_216_write(hw_uint<16>& stg8_stg8_1_merged1774_216, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1774_216_to_stg8_stg8_ld57_merged1817_200.push(stg8_stg8_1_merged1774_216);
}

inline void stg8_stg8_1_merged1774_217_write(hw_uint<16>& stg8_stg8_1_merged1774_217, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1774_217_to_stg8_stg8_ld57_merged1817_201.push(stg8_stg8_1_merged1774_217);
}

inline void stg8_stg8_1_merged1774_218_write(hw_uint<16>& stg8_stg8_1_merged1774_218, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1774_218_to_stg8_stg8_ld57_merged1817_202.push(stg8_stg8_1_merged1774_218);
}

inline void stg8_stg8_1_merged1774_219_write(hw_uint<16>& stg8_stg8_1_merged1774_219, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1774_219_to_stg8_stg8_ld57_merged1817_203.push(stg8_stg8_1_merged1774_219);
}

inline void stg8_stg8_1_merged1774_220_write(hw_uint<16>& stg8_stg8_1_merged1774_220, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1774_220_to_stg8_stg8_ld57_merged1817_204.push(stg8_stg8_1_merged1774_220);
}

inline void stg8_stg8_1_merged1774_221_write(hw_uint<16>& stg8_stg8_1_merged1774_221, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1774_221_to_stg8_stg8_ld57_merged1817_205.push(stg8_stg8_1_merged1774_221);
}

inline void stg8_stg8_1_merged1774_222_write(hw_uint<16>& stg8_stg8_1_merged1774_222, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1774_222_to_stg8_stg8_ld57_merged1817_206.push(stg8_stg8_1_merged1774_222);
}

inline void stg8_stg8_1_merged1774_223_write(hw_uint<16>& stg8_stg8_1_merged1774_223, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged1774_223_to_stg8_stg8_ld57_merged1817_207.push(stg8_stg8_1_merged1774_223);
}

inline hw_uint<16> stg8_stg8_ld57_merged1817_192_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1817_192 read pattern: { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[15 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
  // Read schedule : { stg8_ld57_merged1817[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 28] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_stg8_1_merged1774_208 = stg8.stg8_stg8_1_merged1774_208_to_stg8_stg8_ld57_merged1817_192.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1774_208;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1817_193_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1817_193 read pattern: { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[14 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
  // Read schedule : { stg8_ld57_merged1817[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 28] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_stg8_1_merged1774_209 = stg8.stg8_stg8_1_merged1774_209_to_stg8_stg8_ld57_merged1817_193.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1774_209;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1817_194_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1817_194 read pattern: { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[13 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
  // Read schedule : { stg8_ld57_merged1817[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 28] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_stg8_1_merged1774_210 = stg8.stg8_stg8_1_merged1774_210_to_stg8_stg8_ld57_merged1817_194.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1774_210;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1817_195_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1817_195 read pattern: { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[12 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
  // Read schedule : { stg8_ld57_merged1817[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 28] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_stg8_1_merged1774_211 = stg8.stg8_stg8_1_merged1774_211_to_stg8_stg8_ld57_merged1817_195.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1774_211;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1817_196_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1817_196 read pattern: { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[11 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
  // Read schedule : { stg8_ld57_merged1817[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 28] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_stg8_1_merged1774_212 = stg8.stg8_stg8_1_merged1774_212_to_stg8_stg8_ld57_merged1817_196.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1774_212;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1817_197_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1817_197 read pattern: { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[10 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
  // Read schedule : { stg8_ld57_merged1817[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 28] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_stg8_1_merged1774_213 = stg8.stg8_stg8_1_merged1774_213_to_stg8_stg8_ld57_merged1817_197.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1774_213;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1817_198_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1817_198 read pattern: { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[9 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
  // Read schedule : { stg8_ld57_merged1817[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 28] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_stg8_1_merged1774_214 = stg8.stg8_stg8_1_merged1774_214_to_stg8_stg8_ld57_merged1817_198.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1774_214;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1817_199_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1817_199 read pattern: { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[8 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
  // Read schedule : { stg8_ld57_merged1817[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 28] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_stg8_1_merged1774_215 = stg8.stg8_stg8_1_merged1774_215_to_stg8_stg8_ld57_merged1817_199.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1774_215;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1817_200_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1817_200 read pattern: { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[7 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
  // Read schedule : { stg8_ld57_merged1817[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 28] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_stg8_1_merged1774_216 = stg8.stg8_stg8_1_merged1774_216_to_stg8_stg8_ld57_merged1817_200.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1774_216;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1817_201_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1817_201 read pattern: { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[6 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
  // Read schedule : { stg8_ld57_merged1817[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 28] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_stg8_1_merged1774_217 = stg8.stg8_stg8_1_merged1774_217_to_stg8_stg8_ld57_merged1817_201.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1774_217;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1817_202_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1817_202 read pattern: { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[5 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
  // Read schedule : { stg8_ld57_merged1817[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 28] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_stg8_1_merged1774_218 = stg8.stg8_stg8_1_merged1774_218_to_stg8_stg8_ld57_merged1817_202.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1774_218;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1817_203_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1817_203 read pattern: { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[4 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
  // Read schedule : { stg8_ld57_merged1817[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 28] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_stg8_1_merged1774_219 = stg8.stg8_stg8_1_merged1774_219_to_stg8_stg8_ld57_merged1817_203.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1774_219;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1817_204_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1817_204 read pattern: { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[3 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
  // Read schedule : { stg8_ld57_merged1817[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 28] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_stg8_1_merged1774_220 = stg8.stg8_stg8_1_merged1774_220_to_stg8_stg8_ld57_merged1817_204.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1774_220;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1817_205_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1817_205 read pattern: { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[2 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
  // Read schedule : { stg8_ld57_merged1817[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 28] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_stg8_1_merged1774_221 = stg8.stg8_stg8_1_merged1774_221_to_stg8_stg8_ld57_merged1817_205.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1774_221;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1817_206_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1817_206 read pattern: { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[1 + 16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
  // Read schedule : { stg8_ld57_merged1817[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 28] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_stg8_1_merged1774_222 = stg8.stg8_stg8_1_merged1774_222_to_stg8_stg8_ld57_merged1817_206.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1774_222;
  return 0;
}

inline hw_uint<16> stg8_stg8_ld57_merged1817_207_select(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg8_ld57_merged1817_207 read pattern: { stg8_ld57_merged1817[root = 0, stg8_ld58, stg8_ld57] -> stg8[16stg8_ld57, stg8_ld58] : 0 <= stg8_ld58 <= 1091 and 0 <= stg8_ld57 <= 73 }
  // Read schedule : { stg8_ld57_merged1817[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 28] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  // Write schedule: { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_stg8_1_merged1774_223 = stg8.stg8_stg8_1_merged1774_223_to_stg8_stg8_ld57_merged1817_207.peek(/* one reader or all rams */ 0);
  return value_stg8_stg8_1_merged1774_223;
  return 0;
}

// # of bundles = 2
// stg8_1_merged1774_write
//	stg8_stg8_1_merged1774_208
//	stg8_stg8_1_merged1774_209
//	stg8_stg8_1_merged1774_210
//	stg8_stg8_1_merged1774_211
//	stg8_stg8_1_merged1774_212
//	stg8_stg8_1_merged1774_213
//	stg8_stg8_1_merged1774_214
//	stg8_stg8_1_merged1774_215
//	stg8_stg8_1_merged1774_216
//	stg8_stg8_1_merged1774_217
//	stg8_stg8_1_merged1774_218
//	stg8_stg8_1_merged1774_219
//	stg8_stg8_1_merged1774_220
//	stg8_stg8_1_merged1774_221
//	stg8_stg8_1_merged1774_222
//	stg8_stg8_1_merged1774_223
inline void stg8_stg8_1_merged1774_write_bundle_write(hw_uint<256>& stg8_1_merged1774_write, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
	hw_uint<16> stg8_stg8_1_merged1774_208_res = stg8_1_merged1774_write.extract<0, 15>();
	stg8_stg8_1_merged1774_208_write(stg8_stg8_1_merged1774_208_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1774_209_res = stg8_1_merged1774_write.extract<16, 31>();
	stg8_stg8_1_merged1774_209_write(stg8_stg8_1_merged1774_209_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1774_210_res = stg8_1_merged1774_write.extract<32, 47>();
	stg8_stg8_1_merged1774_210_write(stg8_stg8_1_merged1774_210_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1774_211_res = stg8_1_merged1774_write.extract<48, 63>();
	stg8_stg8_1_merged1774_211_write(stg8_stg8_1_merged1774_211_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1774_212_res = stg8_1_merged1774_write.extract<64, 79>();
	stg8_stg8_1_merged1774_212_write(stg8_stg8_1_merged1774_212_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1774_213_res = stg8_1_merged1774_write.extract<80, 95>();
	stg8_stg8_1_merged1774_213_write(stg8_stg8_1_merged1774_213_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1774_214_res = stg8_1_merged1774_write.extract<96, 111>();
	stg8_stg8_1_merged1774_214_write(stg8_stg8_1_merged1774_214_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1774_215_res = stg8_1_merged1774_write.extract<112, 127>();
	stg8_stg8_1_merged1774_215_write(stg8_stg8_1_merged1774_215_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1774_216_res = stg8_1_merged1774_write.extract<128, 143>();
	stg8_stg8_1_merged1774_216_write(stg8_stg8_1_merged1774_216_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1774_217_res = stg8_1_merged1774_write.extract<144, 159>();
	stg8_stg8_1_merged1774_217_write(stg8_stg8_1_merged1774_217_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1774_218_res = stg8_1_merged1774_write.extract<160, 175>();
	stg8_stg8_1_merged1774_218_write(stg8_stg8_1_merged1774_218_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1774_219_res = stg8_1_merged1774_write.extract<176, 191>();
	stg8_stg8_1_merged1774_219_write(stg8_stg8_1_merged1774_219_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1774_220_res = stg8_1_merged1774_write.extract<192, 207>();
	stg8_stg8_1_merged1774_220_write(stg8_stg8_1_merged1774_220_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1774_221_res = stg8_1_merged1774_write.extract<208, 223>();
	stg8_stg8_1_merged1774_221_write(stg8_stg8_1_merged1774_221_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1774_222_res = stg8_1_merged1774_write.extract<224, 239>();
	stg8_stg8_1_merged1774_222_write(stg8_stg8_1_merged1774_222_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged1774_223_res = stg8_1_merged1774_write.extract<240, 255>();
	stg8_stg8_1_merged1774_223_write(stg8_stg8_1_merged1774_223_res, stg8, root, stg8_0, stg8_1, dynamic_address);
}

// stg8_ld57_merged1817_read
//	stg8_stg8_ld57_merged1817_192
//	stg8_stg8_ld57_merged1817_193
//	stg8_stg8_ld57_merged1817_194
//	stg8_stg8_ld57_merged1817_195
//	stg8_stg8_ld57_merged1817_196
//	stg8_stg8_ld57_merged1817_197
//	stg8_stg8_ld57_merged1817_198
//	stg8_stg8_ld57_merged1817_199
//	stg8_stg8_ld57_merged1817_200
//	stg8_stg8_ld57_merged1817_201
//	stg8_stg8_ld57_merged1817_202
//	stg8_stg8_ld57_merged1817_203
//	stg8_stg8_ld57_merged1817_204
//	stg8_stg8_ld57_merged1817_205
//	stg8_stg8_ld57_merged1817_206
//	stg8_stg8_ld57_merged1817_207
inline hw_uint<256> stg8_stg8_ld57_merged1817_read_bundle_read(stg8_cache& stg8, int root, int stg8_ld58, int stg8_ld57, int dynamic_address) {
  // # of ports in bundle: 16
    // stg8_stg8_ld57_merged1817_192
    // stg8_stg8_ld57_merged1817_193
    // stg8_stg8_ld57_merged1817_194
    // stg8_stg8_ld57_merged1817_195
    // stg8_stg8_ld57_merged1817_196
    // stg8_stg8_ld57_merged1817_197
    // stg8_stg8_ld57_merged1817_198
    // stg8_stg8_ld57_merged1817_199
    // stg8_stg8_ld57_merged1817_200
    // stg8_stg8_ld57_merged1817_201
    // stg8_stg8_ld57_merged1817_202
    // stg8_stg8_ld57_merged1817_203
    // stg8_stg8_ld57_merged1817_204
    // stg8_stg8_ld57_merged1817_205
    // stg8_stg8_ld57_merged1817_206
    // stg8_stg8_ld57_merged1817_207

	hw_uint<256> result;
	hw_uint<16> stg8_stg8_ld57_merged1817_192_res = stg8_stg8_ld57_merged1817_192_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<0, 256>(result, stg8_stg8_ld57_merged1817_192_res);
	hw_uint<16> stg8_stg8_ld57_merged1817_193_res = stg8_stg8_ld57_merged1817_193_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<16, 256>(result, stg8_stg8_ld57_merged1817_193_res);
	hw_uint<16> stg8_stg8_ld57_merged1817_194_res = stg8_stg8_ld57_merged1817_194_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<32, 256>(result, stg8_stg8_ld57_merged1817_194_res);
	hw_uint<16> stg8_stg8_ld57_merged1817_195_res = stg8_stg8_ld57_merged1817_195_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<48, 256>(result, stg8_stg8_ld57_merged1817_195_res);
	hw_uint<16> stg8_stg8_ld57_merged1817_196_res = stg8_stg8_ld57_merged1817_196_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<64, 256>(result, stg8_stg8_ld57_merged1817_196_res);
	hw_uint<16> stg8_stg8_ld57_merged1817_197_res = stg8_stg8_ld57_merged1817_197_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<80, 256>(result, stg8_stg8_ld57_merged1817_197_res);
	hw_uint<16> stg8_stg8_ld57_merged1817_198_res = stg8_stg8_ld57_merged1817_198_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<96, 256>(result, stg8_stg8_ld57_merged1817_198_res);
	hw_uint<16> stg8_stg8_ld57_merged1817_199_res = stg8_stg8_ld57_merged1817_199_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<112, 256>(result, stg8_stg8_ld57_merged1817_199_res);
	hw_uint<16> stg8_stg8_ld57_merged1817_200_res = stg8_stg8_ld57_merged1817_200_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<128, 256>(result, stg8_stg8_ld57_merged1817_200_res);
	hw_uint<16> stg8_stg8_ld57_merged1817_201_res = stg8_stg8_ld57_merged1817_201_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<144, 256>(result, stg8_stg8_ld57_merged1817_201_res);
	hw_uint<16> stg8_stg8_ld57_merged1817_202_res = stg8_stg8_ld57_merged1817_202_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<160, 256>(result, stg8_stg8_ld57_merged1817_202_res);
	hw_uint<16> stg8_stg8_ld57_merged1817_203_res = stg8_stg8_ld57_merged1817_203_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<176, 256>(result, stg8_stg8_ld57_merged1817_203_res);
	hw_uint<16> stg8_stg8_ld57_merged1817_204_res = stg8_stg8_ld57_merged1817_204_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<192, 256>(result, stg8_stg8_ld57_merged1817_204_res);
	hw_uint<16> stg8_stg8_ld57_merged1817_205_res = stg8_stg8_ld57_merged1817_205_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<208, 256>(result, stg8_stg8_ld57_merged1817_205_res);
	hw_uint<16> stg8_stg8_ld57_merged1817_206_res = stg8_stg8_ld57_merged1817_206_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<224, 256>(result, stg8_stg8_ld57_merged1817_206_res);
	hw_uint<16> stg8_stg8_ld57_merged1817_207_res = stg8_stg8_ld57_merged1817_207_select(stg8, root, stg8_ld58, stg8_ld57, dynamic_address);
	set_at<240, 256>(result, stg8_stg8_ld57_merged1817_207_res);
	return result;
}

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144_merged_banks_4_cache {
	// RAM Box: {[15, 1167], [0, 1091]}
	// Capacity: 150
	// # of read delays: 4
  // 0, 1, 75, 149
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 73> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}

	inline hw_uint<16> peek_148() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_149() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145_merged_banks_4_cache {
	// RAM Box: {[14, 1166], [0, 1091]}
	// Capacity: 150
	// # of read delays: 4
  // 0, 1, 75, 149
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 73> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}

	inline hw_uint<16> peek_148() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_149() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146_merged_banks_4_cache {
	// RAM Box: {[13, 1165], [0, 1091]}
	// Capacity: 150
	// # of read delays: 4
  // 0, 1, 75, 149
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 73> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}

	inline hw_uint<16> peek_148() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_149() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147_merged_banks_4_cache {
	// RAM Box: {[12, 1164], [0, 1091]}
	// Capacity: 150
	// # of read delays: 4
  // 0, 1, 75, 149
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 73> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}

	inline hw_uint<16> peek_148() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_149() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148_merged_banks_4_cache {
	// RAM Box: {[11, 1163], [0, 1091]}
	// Capacity: 150
	// # of read delays: 4
  // 0, 1, 75, 149
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 73> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}

	inline hw_uint<16> peek_148() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_149() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149_merged_banks_4_cache {
	// RAM Box: {[10, 1162], [0, 1091]}
	// Capacity: 150
	// # of read delays: 4
  // 0, 1, 75, 149
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 73> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}

	inline hw_uint<16> peek_148() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_149() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150_merged_banks_4_cache {
	// RAM Box: {[9, 1161], [0, 1091]}
	// Capacity: 150
	// # of read delays: 4
  // 0, 1, 75, 149
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 73> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}

	inline hw_uint<16> peek_148() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_149() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151_merged_banks_4_cache {
	// RAM Box: {[8, 1160], [0, 1091]}
	// Capacity: 150
	// # of read delays: 4
  // 0, 1, 75, 149
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 73> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}

	inline hw_uint<16> peek_148() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_149() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152_merged_banks_4_cache {
	// RAM Box: {[7, 1159], [0, 1091]}
	// Capacity: 150
	// # of read delays: 4
  // 0, 1, 75, 149
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 73> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}

	inline hw_uint<16> peek_148() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_149() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153_merged_banks_4_cache {
	// RAM Box: {[6, 1158], [0, 1091]}
	// Capacity: 150
	// # of read delays: 4
  // 0, 1, 75, 149
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 73> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}

	inline hw_uint<16> peek_148() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_149() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154_merged_banks_4_cache {
	// RAM Box: {[5, 1157], [0, 1091]}
	// Capacity: 150
	// # of read delays: 4
  // 0, 1, 75, 149
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 73> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}

	inline hw_uint<16> peek_148() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_149() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155_merged_banks_4_cache {
	// RAM Box: {[4, 1156], [0, 1091]}
	// Capacity: 150
	// # of read delays: 4
  // 0, 1, 75, 149
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 73> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}

	inline hw_uint<16> peek_148() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_149() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156_merged_banks_4_cache {
	// RAM Box: {[3, 1155], [0, 1091]}
	// Capacity: 150
	// # of read delays: 4
  // 0, 1, 75, 149
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 73> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}

	inline hw_uint<16> peek_148() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_149() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157_merged_banks_4_cache {
	// RAM Box: {[2, 1154], [0, 1091]}
	// Capacity: 150
	// # of read delays: 4
  // 0, 1, 75, 149
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 73> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}

	inline hw_uint<16> peek_148() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_149() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158_merged_banks_4_cache {
	// RAM Box: {[1, 1153], [0, 1091]}
	// Capacity: 150
	// # of read delays: 4
  // 0, 1, 75, 149
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 73> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}

	inline hw_uint<16> peek_148() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_149() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159_merged_banks_4_cache {
	// RAM Box: {[0, 1168], [0, 1090]}
	// Capacity: 150
	// # of read delays: 5
  // 0, 1, 74, 75, 149
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 73> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}

	inline hw_uint<16> peek_75() {
		return f6;
	}

	inline hw_uint<16> peek_148() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_149() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_FIFO_buf120_cache {
  // Reader addrs...
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[10 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[10 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[11 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[10 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[9 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[9 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[10 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[9 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[8 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[8 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[9 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[8 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[7 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[7 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[8 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[7 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[6 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[6 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[7 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[6 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[5 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[5 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[6 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[5 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[4 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[4 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[5 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[4 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[3 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[3 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[4 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[3 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[2 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[2 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[3 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[2 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[1 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[1 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[2 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[1 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[1 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[15 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[15 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[16 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[15 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[14 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[14 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[15 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[14 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[13 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[13 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[14 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[13 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[12 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[12 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[13 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[12 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[11 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[11 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[12 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
    // { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[11 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // # of banks: 16
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158_merged_banks_4;
  stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159_merged_banks_4_cache stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159_merged_banks_4;
};



inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158);
}

inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159_write(hw_uint<16>& stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
  stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159_merged_banks_4.push(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159);
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_100_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_100 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[10 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149_merged_banks_4.peek_149();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_101_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_101 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[10 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_102_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_102 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[11 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_103_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_103 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[10 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_104_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_104 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[9 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150_merged_banks_4.peek_149();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_105_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_105 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[9 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_106_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_106 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[10 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_107_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_107 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[9 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_108_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_108 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[8 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151_merged_banks_4.peek_149();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_109_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_109 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[8 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_110_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_110 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[9 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_111_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_111 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[8 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_112_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_112 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[7 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152_merged_banks_4.peek_149();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_113_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_113 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[7 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_114_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_114 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[8 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_115_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_115 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[7 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_116_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_116 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[6 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153_merged_banks_4.peek_149();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_117_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_117 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[6 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_118_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_118 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[7 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_119_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_119 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[6 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_120_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_120 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[5 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154_merged_banks_4.peek_149();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_121_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_121 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[5 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_122_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_122 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[6 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_123_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_123 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[5 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_124_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_124 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[4 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155_merged_banks_4.peek_149();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_125_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_125 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[4 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_126_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_126 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[5 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_127_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_127 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[4 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_128_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_128 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[3 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156_merged_banks_4.peek_149();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_129_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_129 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[3 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_130_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_130 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[4 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_131_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_131 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[3 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_132_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_132 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[2 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157_merged_banks_4.peek_149();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_133_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_133 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[2 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_134_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_134 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[3 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_135_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_135 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[2 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_136_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_136 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[1 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158_merged_banks_4.peek_149();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_137_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_137 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[1 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_138_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_138 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[2 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_139_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_139 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[1 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_140_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_140 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159_merged_banks_4.peek_149();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_141_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_141 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_142_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_142 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[1 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_143_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_143 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_80_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_80 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[15 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144_merged_banks_4.peek_149();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_81_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_81 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[15 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_82_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_82 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[16 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159_merged_banks_4.peek_74();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_83_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_83 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[15 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_84_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_84 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[14 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145_merged_banks_4.peek_149();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_85_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_85 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[14 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_86_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_86 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[15 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_87_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_87 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[14 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_88_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_88 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[13 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146_merged_banks_4.peek_149();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_89_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_89 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[13 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_90_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_90 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[14 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_91_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_91 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[13 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_92_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_92 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[12 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147_merged_banks_4.peek_149();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_93_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_93 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[12 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_94_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_94 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[13 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_95_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_95 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[12 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_96_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_96 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[11 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148_merged_banks_4.peek_149();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_97_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_97 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[11 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_98_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_98 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[12 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147_merged_banks_4.peek_75();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147;
  return 0;
}

inline hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_99_select(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_FIFO_buf120_stg9_1_merged1777_99 read pattern: { stg9_1_merged1777[root = 0, stg9_0, stg9_1] -> stg8_FIFO_buf120[11 + 16stg9_1, 2 + stg9_0] : 0 <= stg9_0 <= 1089 and 0 <= stg9_1 <= 72 }
  // Read schedule : { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
  auto value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148 = stg8_FIFO_buf120.stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148_merged_banks_4.peek_1();
  return value_stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148;
  return 0;
}

// # of bundles = 2
// stg8_to_gp_1656_ld121_merged1859_write
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158
//	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159
inline void stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_write_bundle_write(hw_uint<256>& stg8_to_gp_1656_ld121_merged1859_write, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg8_to_gp_1656_ld122, int stg8_to_gp_1656_ld121, int dynamic_address) {
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144_res = stg8_to_gp_1656_ld121_merged1859_write.extract<0, 15>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_144_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145_res = stg8_to_gp_1656_ld121_merged1859_write.extract<16, 31>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_145_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146_res = stg8_to_gp_1656_ld121_merged1859_write.extract<32, 47>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_146_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147_res = stg8_to_gp_1656_ld121_merged1859_write.extract<48, 63>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_147_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148_res = stg8_to_gp_1656_ld121_merged1859_write.extract<64, 79>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_148_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149_res = stg8_to_gp_1656_ld121_merged1859_write.extract<80, 95>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_149_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150_res = stg8_to_gp_1656_ld121_merged1859_write.extract<96, 111>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_150_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151_res = stg8_to_gp_1656_ld121_merged1859_write.extract<112, 127>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_151_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152_res = stg8_to_gp_1656_ld121_merged1859_write.extract<128, 143>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_152_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153_res = stg8_to_gp_1656_ld121_merged1859_write.extract<144, 159>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_153_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154_res = stg8_to_gp_1656_ld121_merged1859_write.extract<160, 175>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_154_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155_res = stg8_to_gp_1656_ld121_merged1859_write.extract<176, 191>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_155_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156_res = stg8_to_gp_1656_ld121_merged1859_write.extract<192, 207>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_156_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157_res = stg8_to_gp_1656_ld121_merged1859_write.extract<208, 223>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_157_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158_res = stg8_to_gp_1656_ld121_merged1859_write.extract<224, 239>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_158_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
	hw_uint<16> stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159_res = stg8_to_gp_1656_ld121_merged1859_write.extract<240, 255>();
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159_write(stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_159_res, stg8_FIFO_buf120, root, stg8_to_gp_1656_ld122, stg8_to_gp_1656_ld121, dynamic_address);
}

// stg9_1_merged1777_read
//	stg8_FIFO_buf120_stg9_1_merged1777_80
//	stg8_FIFO_buf120_stg9_1_merged1777_81
//	stg8_FIFO_buf120_stg9_1_merged1777_82
//	stg8_FIFO_buf120_stg9_1_merged1777_83
//	stg8_FIFO_buf120_stg9_1_merged1777_84
//	stg8_FIFO_buf120_stg9_1_merged1777_85
//	stg8_FIFO_buf120_stg9_1_merged1777_86
//	stg8_FIFO_buf120_stg9_1_merged1777_87
//	stg8_FIFO_buf120_stg9_1_merged1777_88
//	stg8_FIFO_buf120_stg9_1_merged1777_89
//	stg8_FIFO_buf120_stg9_1_merged1777_90
//	stg8_FIFO_buf120_stg9_1_merged1777_91
//	stg8_FIFO_buf120_stg9_1_merged1777_92
//	stg8_FIFO_buf120_stg9_1_merged1777_93
//	stg8_FIFO_buf120_stg9_1_merged1777_94
//	stg8_FIFO_buf120_stg9_1_merged1777_95
//	stg8_FIFO_buf120_stg9_1_merged1777_96
//	stg8_FIFO_buf120_stg9_1_merged1777_97
//	stg8_FIFO_buf120_stg9_1_merged1777_98
//	stg8_FIFO_buf120_stg9_1_merged1777_99
//	stg8_FIFO_buf120_stg9_1_merged1777_100
//	stg8_FIFO_buf120_stg9_1_merged1777_101
//	stg8_FIFO_buf120_stg9_1_merged1777_102
//	stg8_FIFO_buf120_stg9_1_merged1777_103
//	stg8_FIFO_buf120_stg9_1_merged1777_104
//	stg8_FIFO_buf120_stg9_1_merged1777_105
//	stg8_FIFO_buf120_stg9_1_merged1777_106
//	stg8_FIFO_buf120_stg9_1_merged1777_107
//	stg8_FIFO_buf120_stg9_1_merged1777_108
//	stg8_FIFO_buf120_stg9_1_merged1777_109
//	stg8_FIFO_buf120_stg9_1_merged1777_110
//	stg8_FIFO_buf120_stg9_1_merged1777_111
//	stg8_FIFO_buf120_stg9_1_merged1777_112
//	stg8_FIFO_buf120_stg9_1_merged1777_113
//	stg8_FIFO_buf120_stg9_1_merged1777_114
//	stg8_FIFO_buf120_stg9_1_merged1777_115
//	stg8_FIFO_buf120_stg9_1_merged1777_116
//	stg8_FIFO_buf120_stg9_1_merged1777_117
//	stg8_FIFO_buf120_stg9_1_merged1777_118
//	stg8_FIFO_buf120_stg9_1_merged1777_119
//	stg8_FIFO_buf120_stg9_1_merged1777_120
//	stg8_FIFO_buf120_stg9_1_merged1777_121
//	stg8_FIFO_buf120_stg9_1_merged1777_122
//	stg8_FIFO_buf120_stg9_1_merged1777_123
//	stg8_FIFO_buf120_stg9_1_merged1777_124
//	stg8_FIFO_buf120_stg9_1_merged1777_125
//	stg8_FIFO_buf120_stg9_1_merged1777_126
//	stg8_FIFO_buf120_stg9_1_merged1777_127
//	stg8_FIFO_buf120_stg9_1_merged1777_128
//	stg8_FIFO_buf120_stg9_1_merged1777_129
//	stg8_FIFO_buf120_stg9_1_merged1777_130
//	stg8_FIFO_buf120_stg9_1_merged1777_131
//	stg8_FIFO_buf120_stg9_1_merged1777_132
//	stg8_FIFO_buf120_stg9_1_merged1777_133
//	stg8_FIFO_buf120_stg9_1_merged1777_134
//	stg8_FIFO_buf120_stg9_1_merged1777_135
//	stg8_FIFO_buf120_stg9_1_merged1777_136
//	stg8_FIFO_buf120_stg9_1_merged1777_137
//	stg8_FIFO_buf120_stg9_1_merged1777_138
//	stg8_FIFO_buf120_stg9_1_merged1777_139
//	stg8_FIFO_buf120_stg9_1_merged1777_140
//	stg8_FIFO_buf120_stg9_1_merged1777_141
//	stg8_FIFO_buf120_stg9_1_merged1777_142
//	stg8_FIFO_buf120_stg9_1_merged1777_143
inline hw_uint<1024> stg8_FIFO_buf120_stg9_1_merged1777_read_bundle_read(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int root, int stg9_0, int stg9_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg8_FIFO_buf120_stg9_1_merged1777_80
    // stg8_FIFO_buf120_stg9_1_merged1777_81
    // stg8_FIFO_buf120_stg9_1_merged1777_82
    // stg8_FIFO_buf120_stg9_1_merged1777_83
    // stg8_FIFO_buf120_stg9_1_merged1777_84
    // stg8_FIFO_buf120_stg9_1_merged1777_85
    // stg8_FIFO_buf120_stg9_1_merged1777_86
    // stg8_FIFO_buf120_stg9_1_merged1777_87
    // stg8_FIFO_buf120_stg9_1_merged1777_88
    // stg8_FIFO_buf120_stg9_1_merged1777_89
    // stg8_FIFO_buf120_stg9_1_merged1777_90
    // stg8_FIFO_buf120_stg9_1_merged1777_91
    // stg8_FIFO_buf120_stg9_1_merged1777_92
    // stg8_FIFO_buf120_stg9_1_merged1777_93
    // stg8_FIFO_buf120_stg9_1_merged1777_94
    // stg8_FIFO_buf120_stg9_1_merged1777_95
    // stg8_FIFO_buf120_stg9_1_merged1777_96
    // stg8_FIFO_buf120_stg9_1_merged1777_97
    // stg8_FIFO_buf120_stg9_1_merged1777_98
    // stg8_FIFO_buf120_stg9_1_merged1777_99
    // stg8_FIFO_buf120_stg9_1_merged1777_100
    // stg8_FIFO_buf120_stg9_1_merged1777_101
    // stg8_FIFO_buf120_stg9_1_merged1777_102
    // stg8_FIFO_buf120_stg9_1_merged1777_103
    // stg8_FIFO_buf120_stg9_1_merged1777_104
    // stg8_FIFO_buf120_stg9_1_merged1777_105
    // stg8_FIFO_buf120_stg9_1_merged1777_106
    // stg8_FIFO_buf120_stg9_1_merged1777_107
    // stg8_FIFO_buf120_stg9_1_merged1777_108
    // stg8_FIFO_buf120_stg9_1_merged1777_109
    // stg8_FIFO_buf120_stg9_1_merged1777_110
    // stg8_FIFO_buf120_stg9_1_merged1777_111
    // stg8_FIFO_buf120_stg9_1_merged1777_112
    // stg8_FIFO_buf120_stg9_1_merged1777_113
    // stg8_FIFO_buf120_stg9_1_merged1777_114
    // stg8_FIFO_buf120_stg9_1_merged1777_115
    // stg8_FIFO_buf120_stg9_1_merged1777_116
    // stg8_FIFO_buf120_stg9_1_merged1777_117
    // stg8_FIFO_buf120_stg9_1_merged1777_118
    // stg8_FIFO_buf120_stg9_1_merged1777_119
    // stg8_FIFO_buf120_stg9_1_merged1777_120
    // stg8_FIFO_buf120_stg9_1_merged1777_121
    // stg8_FIFO_buf120_stg9_1_merged1777_122
    // stg8_FIFO_buf120_stg9_1_merged1777_123
    // stg8_FIFO_buf120_stg9_1_merged1777_124
    // stg8_FIFO_buf120_stg9_1_merged1777_125
    // stg8_FIFO_buf120_stg9_1_merged1777_126
    // stg8_FIFO_buf120_stg9_1_merged1777_127
    // stg8_FIFO_buf120_stg9_1_merged1777_128
    // stg8_FIFO_buf120_stg9_1_merged1777_129
    // stg8_FIFO_buf120_stg9_1_merged1777_130
    // stg8_FIFO_buf120_stg9_1_merged1777_131
    // stg8_FIFO_buf120_stg9_1_merged1777_132
    // stg8_FIFO_buf120_stg9_1_merged1777_133
    // stg8_FIFO_buf120_stg9_1_merged1777_134
    // stg8_FIFO_buf120_stg9_1_merged1777_135
    // stg8_FIFO_buf120_stg9_1_merged1777_136
    // stg8_FIFO_buf120_stg9_1_merged1777_137
    // stg8_FIFO_buf120_stg9_1_merged1777_138
    // stg8_FIFO_buf120_stg9_1_merged1777_139
    // stg8_FIFO_buf120_stg9_1_merged1777_140
    // stg8_FIFO_buf120_stg9_1_merged1777_141
    // stg8_FIFO_buf120_stg9_1_merged1777_142
    // stg8_FIFO_buf120_stg9_1_merged1777_143

	hw_uint<1024> result;
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_80_res = stg8_FIFO_buf120_stg9_1_merged1777_80_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<0, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_80_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_81_res = stg8_FIFO_buf120_stg9_1_merged1777_81_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<16, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_81_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_82_res = stg8_FIFO_buf120_stg9_1_merged1777_82_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<32, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_82_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_83_res = stg8_FIFO_buf120_stg9_1_merged1777_83_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<48, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_83_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_84_res = stg8_FIFO_buf120_stg9_1_merged1777_84_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<64, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_84_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_85_res = stg8_FIFO_buf120_stg9_1_merged1777_85_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<80, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_85_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_86_res = stg8_FIFO_buf120_stg9_1_merged1777_86_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<96, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_86_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_87_res = stg8_FIFO_buf120_stg9_1_merged1777_87_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<112, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_87_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_88_res = stg8_FIFO_buf120_stg9_1_merged1777_88_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<128, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_88_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_89_res = stg8_FIFO_buf120_stg9_1_merged1777_89_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<144, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_89_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_90_res = stg8_FIFO_buf120_stg9_1_merged1777_90_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<160, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_90_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_91_res = stg8_FIFO_buf120_stg9_1_merged1777_91_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<176, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_91_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_92_res = stg8_FIFO_buf120_stg9_1_merged1777_92_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<192, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_92_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_93_res = stg8_FIFO_buf120_stg9_1_merged1777_93_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<208, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_93_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_94_res = stg8_FIFO_buf120_stg9_1_merged1777_94_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<224, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_94_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_95_res = stg8_FIFO_buf120_stg9_1_merged1777_95_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<240, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_95_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_96_res = stg8_FIFO_buf120_stg9_1_merged1777_96_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<256, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_96_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_97_res = stg8_FIFO_buf120_stg9_1_merged1777_97_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<272, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_97_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_98_res = stg8_FIFO_buf120_stg9_1_merged1777_98_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<288, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_98_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_99_res = stg8_FIFO_buf120_stg9_1_merged1777_99_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<304, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_99_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_100_res = stg8_FIFO_buf120_stg9_1_merged1777_100_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<320, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_100_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_101_res = stg8_FIFO_buf120_stg9_1_merged1777_101_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<336, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_101_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_102_res = stg8_FIFO_buf120_stg9_1_merged1777_102_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<352, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_102_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_103_res = stg8_FIFO_buf120_stg9_1_merged1777_103_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<368, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_103_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_104_res = stg8_FIFO_buf120_stg9_1_merged1777_104_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<384, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_104_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_105_res = stg8_FIFO_buf120_stg9_1_merged1777_105_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<400, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_105_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_106_res = stg8_FIFO_buf120_stg9_1_merged1777_106_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<416, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_106_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_107_res = stg8_FIFO_buf120_stg9_1_merged1777_107_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<432, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_107_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_108_res = stg8_FIFO_buf120_stg9_1_merged1777_108_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<448, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_108_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_109_res = stg8_FIFO_buf120_stg9_1_merged1777_109_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<464, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_109_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_110_res = stg8_FIFO_buf120_stg9_1_merged1777_110_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<480, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_110_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_111_res = stg8_FIFO_buf120_stg9_1_merged1777_111_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<496, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_111_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_112_res = stg8_FIFO_buf120_stg9_1_merged1777_112_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<512, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_112_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_113_res = stg8_FIFO_buf120_stg9_1_merged1777_113_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<528, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_113_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_114_res = stg8_FIFO_buf120_stg9_1_merged1777_114_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<544, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_114_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_115_res = stg8_FIFO_buf120_stg9_1_merged1777_115_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<560, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_115_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_116_res = stg8_FIFO_buf120_stg9_1_merged1777_116_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<576, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_116_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_117_res = stg8_FIFO_buf120_stg9_1_merged1777_117_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<592, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_117_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_118_res = stg8_FIFO_buf120_stg9_1_merged1777_118_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<608, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_118_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_119_res = stg8_FIFO_buf120_stg9_1_merged1777_119_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<624, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_119_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_120_res = stg8_FIFO_buf120_stg9_1_merged1777_120_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<640, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_120_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_121_res = stg8_FIFO_buf120_stg9_1_merged1777_121_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<656, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_121_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_122_res = stg8_FIFO_buf120_stg9_1_merged1777_122_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<672, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_122_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_123_res = stg8_FIFO_buf120_stg9_1_merged1777_123_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<688, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_123_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_124_res = stg8_FIFO_buf120_stg9_1_merged1777_124_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<704, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_124_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_125_res = stg8_FIFO_buf120_stg9_1_merged1777_125_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<720, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_125_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_126_res = stg8_FIFO_buf120_stg9_1_merged1777_126_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<736, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_126_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_127_res = stg8_FIFO_buf120_stg9_1_merged1777_127_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<752, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_127_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_128_res = stg8_FIFO_buf120_stg9_1_merged1777_128_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<768, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_128_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_129_res = stg8_FIFO_buf120_stg9_1_merged1777_129_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<784, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_129_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_130_res = stg8_FIFO_buf120_stg9_1_merged1777_130_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<800, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_130_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_131_res = stg8_FIFO_buf120_stg9_1_merged1777_131_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<816, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_131_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_132_res = stg8_FIFO_buf120_stg9_1_merged1777_132_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<832, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_132_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_133_res = stg8_FIFO_buf120_stg9_1_merged1777_133_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<848, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_133_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_134_res = stg8_FIFO_buf120_stg9_1_merged1777_134_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<864, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_134_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_135_res = stg8_FIFO_buf120_stg9_1_merged1777_135_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<880, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_135_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_136_res = stg8_FIFO_buf120_stg9_1_merged1777_136_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<896, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_136_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_137_res = stg8_FIFO_buf120_stg9_1_merged1777_137_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<912, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_137_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_138_res = stg8_FIFO_buf120_stg9_1_merged1777_138_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<928, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_138_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_139_res = stg8_FIFO_buf120_stg9_1_merged1777_139_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<944, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_139_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_140_res = stg8_FIFO_buf120_stg9_1_merged1777_140_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<960, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_140_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_141_res = stg8_FIFO_buf120_stg9_1_merged1777_141_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<976, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_141_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_142_res = stg8_FIFO_buf120_stg9_1_merged1777_142_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<992, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_142_res);
	hw_uint<16> stg8_FIFO_buf120_stg9_1_merged1777_143_res = stg8_FIFO_buf120_stg9_1_merged1777_143_select(stg8_FIFO_buf120, root, stg9_0, stg9_1, dynamic_address);
	set_at<1008, 1024>(result, stg8_FIFO_buf120_stg9_1_merged1777_143_res);
	return result;
}

struct stg9_stg9_1_merged1777_64_to_stg9_stg9_ld61_merged1794_48_cache {
	// RAM Box: {[15, 1167], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1777_65_to_stg9_stg9_ld61_merged1794_49_cache {
	// RAM Box: {[14, 1166], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1777_66_to_stg9_stg9_ld61_merged1794_50_cache {
	// RAM Box: {[13, 1165], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1777_67_to_stg9_stg9_ld61_merged1794_51_cache {
	// RAM Box: {[12, 1164], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1777_68_to_stg9_stg9_ld61_merged1794_52_cache {
	// RAM Box: {[11, 1163], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1777_69_to_stg9_stg9_ld61_merged1794_53_cache {
	// RAM Box: {[10, 1162], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1777_70_to_stg9_stg9_ld61_merged1794_54_cache {
	// RAM Box: {[9, 1161], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1777_71_to_stg9_stg9_ld61_merged1794_55_cache {
	// RAM Box: {[8, 1160], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1777_72_to_stg9_stg9_ld61_merged1794_56_cache {
	// RAM Box: {[7, 1159], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1777_73_to_stg9_stg9_ld61_merged1794_57_cache {
	// RAM Box: {[6, 1158], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1777_74_to_stg9_stg9_ld61_merged1794_58_cache {
	// RAM Box: {[5, 1157], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1777_75_to_stg9_stg9_ld61_merged1794_59_cache {
	// RAM Box: {[4, 1156], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1777_76_to_stg9_stg9_ld61_merged1794_60_cache {
	// RAM Box: {[3, 1155], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1777_77_to_stg9_stg9_ld61_merged1794_61_cache {
	// RAM Box: {[2, 1154], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1777_78_to_stg9_stg9_ld61_merged1794_62_cache {
	// RAM Box: {[1, 1153], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_stg9_1_merged1777_79_to_stg9_stg9_ld61_merged1794_63_cache {
	// RAM Box: {[0, 1152], [0, 1089]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg9_cache {
  // Reader addrs...
    // { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[15 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
    // { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[14 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
    // { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[13 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
    // { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[12 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
    // { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[11 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
    // { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[10 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
    // { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[9 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
    // { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[8 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
    // { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[7 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
    // { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[6 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
    // { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[5 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
    // { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[4 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
    // { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[3 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
    // { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[2 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
    // { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[1 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
    // { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
  // # of banks: 16
  stg9_stg9_1_merged1777_64_to_stg9_stg9_ld61_merged1794_48_cache stg9_stg9_1_merged1777_64_to_stg9_stg9_ld61_merged1794_48;
  stg9_stg9_1_merged1777_65_to_stg9_stg9_ld61_merged1794_49_cache stg9_stg9_1_merged1777_65_to_stg9_stg9_ld61_merged1794_49;
  stg9_stg9_1_merged1777_66_to_stg9_stg9_ld61_merged1794_50_cache stg9_stg9_1_merged1777_66_to_stg9_stg9_ld61_merged1794_50;
  stg9_stg9_1_merged1777_67_to_stg9_stg9_ld61_merged1794_51_cache stg9_stg9_1_merged1777_67_to_stg9_stg9_ld61_merged1794_51;
  stg9_stg9_1_merged1777_68_to_stg9_stg9_ld61_merged1794_52_cache stg9_stg9_1_merged1777_68_to_stg9_stg9_ld61_merged1794_52;
  stg9_stg9_1_merged1777_69_to_stg9_stg9_ld61_merged1794_53_cache stg9_stg9_1_merged1777_69_to_stg9_stg9_ld61_merged1794_53;
  stg9_stg9_1_merged1777_70_to_stg9_stg9_ld61_merged1794_54_cache stg9_stg9_1_merged1777_70_to_stg9_stg9_ld61_merged1794_54;
  stg9_stg9_1_merged1777_71_to_stg9_stg9_ld61_merged1794_55_cache stg9_stg9_1_merged1777_71_to_stg9_stg9_ld61_merged1794_55;
  stg9_stg9_1_merged1777_72_to_stg9_stg9_ld61_merged1794_56_cache stg9_stg9_1_merged1777_72_to_stg9_stg9_ld61_merged1794_56;
  stg9_stg9_1_merged1777_73_to_stg9_stg9_ld61_merged1794_57_cache stg9_stg9_1_merged1777_73_to_stg9_stg9_ld61_merged1794_57;
  stg9_stg9_1_merged1777_74_to_stg9_stg9_ld61_merged1794_58_cache stg9_stg9_1_merged1777_74_to_stg9_stg9_ld61_merged1794_58;
  stg9_stg9_1_merged1777_75_to_stg9_stg9_ld61_merged1794_59_cache stg9_stg9_1_merged1777_75_to_stg9_stg9_ld61_merged1794_59;
  stg9_stg9_1_merged1777_76_to_stg9_stg9_ld61_merged1794_60_cache stg9_stg9_1_merged1777_76_to_stg9_stg9_ld61_merged1794_60;
  stg9_stg9_1_merged1777_77_to_stg9_stg9_ld61_merged1794_61_cache stg9_stg9_1_merged1777_77_to_stg9_stg9_ld61_merged1794_61;
  stg9_stg9_1_merged1777_78_to_stg9_stg9_ld61_merged1794_62_cache stg9_stg9_1_merged1777_78_to_stg9_stg9_ld61_merged1794_62;
  stg9_stg9_1_merged1777_79_to_stg9_stg9_ld61_merged1794_63_cache stg9_stg9_1_merged1777_79_to_stg9_stg9_ld61_merged1794_63;
};



inline void stg9_stg9_1_merged1777_64_write(hw_uint<16>& stg9_stg9_1_merged1777_64, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1777_64_to_stg9_stg9_ld61_merged1794_48.push(stg9_stg9_1_merged1777_64);
}

inline void stg9_stg9_1_merged1777_65_write(hw_uint<16>& stg9_stg9_1_merged1777_65, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1777_65_to_stg9_stg9_ld61_merged1794_49.push(stg9_stg9_1_merged1777_65);
}

inline void stg9_stg9_1_merged1777_66_write(hw_uint<16>& stg9_stg9_1_merged1777_66, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1777_66_to_stg9_stg9_ld61_merged1794_50.push(stg9_stg9_1_merged1777_66);
}

inline void stg9_stg9_1_merged1777_67_write(hw_uint<16>& stg9_stg9_1_merged1777_67, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1777_67_to_stg9_stg9_ld61_merged1794_51.push(stg9_stg9_1_merged1777_67);
}

inline void stg9_stg9_1_merged1777_68_write(hw_uint<16>& stg9_stg9_1_merged1777_68, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1777_68_to_stg9_stg9_ld61_merged1794_52.push(stg9_stg9_1_merged1777_68);
}

inline void stg9_stg9_1_merged1777_69_write(hw_uint<16>& stg9_stg9_1_merged1777_69, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1777_69_to_stg9_stg9_ld61_merged1794_53.push(stg9_stg9_1_merged1777_69);
}

inline void stg9_stg9_1_merged1777_70_write(hw_uint<16>& stg9_stg9_1_merged1777_70, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1777_70_to_stg9_stg9_ld61_merged1794_54.push(stg9_stg9_1_merged1777_70);
}

inline void stg9_stg9_1_merged1777_71_write(hw_uint<16>& stg9_stg9_1_merged1777_71, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1777_71_to_stg9_stg9_ld61_merged1794_55.push(stg9_stg9_1_merged1777_71);
}

inline void stg9_stg9_1_merged1777_72_write(hw_uint<16>& stg9_stg9_1_merged1777_72, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1777_72_to_stg9_stg9_ld61_merged1794_56.push(stg9_stg9_1_merged1777_72);
}

inline void stg9_stg9_1_merged1777_73_write(hw_uint<16>& stg9_stg9_1_merged1777_73, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1777_73_to_stg9_stg9_ld61_merged1794_57.push(stg9_stg9_1_merged1777_73);
}

inline void stg9_stg9_1_merged1777_74_write(hw_uint<16>& stg9_stg9_1_merged1777_74, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1777_74_to_stg9_stg9_ld61_merged1794_58.push(stg9_stg9_1_merged1777_74);
}

inline void stg9_stg9_1_merged1777_75_write(hw_uint<16>& stg9_stg9_1_merged1777_75, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1777_75_to_stg9_stg9_ld61_merged1794_59.push(stg9_stg9_1_merged1777_75);
}

inline void stg9_stg9_1_merged1777_76_write(hw_uint<16>& stg9_stg9_1_merged1777_76, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1777_76_to_stg9_stg9_ld61_merged1794_60.push(stg9_stg9_1_merged1777_76);
}

inline void stg9_stg9_1_merged1777_77_write(hw_uint<16>& stg9_stg9_1_merged1777_77, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1777_77_to_stg9_stg9_ld61_merged1794_61.push(stg9_stg9_1_merged1777_77);
}

inline void stg9_stg9_1_merged1777_78_write(hw_uint<16>& stg9_stg9_1_merged1777_78, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1777_78_to_stg9_stg9_ld61_merged1794_62.push(stg9_stg9_1_merged1777_78);
}

inline void stg9_stg9_1_merged1777_79_write(hw_uint<16>& stg9_stg9_1_merged1777_79, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged1777_79_to_stg9_stg9_ld61_merged1794_63.push(stg9_stg9_1_merged1777_79);
}

inline hw_uint<16> stg9_stg9_ld61_merged1794_48_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1794_48 read pattern: { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[15 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
  // Read schedule : { stg9_ld61_merged1794[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 31] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_stg9_1_merged1777_64 = stg9.stg9_stg9_1_merged1777_64_to_stg9_stg9_ld61_merged1794_48.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1777_64;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1794_49_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1794_49 read pattern: { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[14 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
  // Read schedule : { stg9_ld61_merged1794[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 31] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_stg9_1_merged1777_65 = stg9.stg9_stg9_1_merged1777_65_to_stg9_stg9_ld61_merged1794_49.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1777_65;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1794_50_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1794_50 read pattern: { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[13 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
  // Read schedule : { stg9_ld61_merged1794[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 31] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_stg9_1_merged1777_66 = stg9.stg9_stg9_1_merged1777_66_to_stg9_stg9_ld61_merged1794_50.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1777_66;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1794_51_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1794_51 read pattern: { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[12 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
  // Read schedule : { stg9_ld61_merged1794[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 31] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_stg9_1_merged1777_67 = stg9.stg9_stg9_1_merged1777_67_to_stg9_stg9_ld61_merged1794_51.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1777_67;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1794_52_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1794_52 read pattern: { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[11 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
  // Read schedule : { stg9_ld61_merged1794[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 31] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_stg9_1_merged1777_68 = stg9.stg9_stg9_1_merged1777_68_to_stg9_stg9_ld61_merged1794_52.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1777_68;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1794_53_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1794_53 read pattern: { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[10 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
  // Read schedule : { stg9_ld61_merged1794[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 31] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_stg9_1_merged1777_69 = stg9.stg9_stg9_1_merged1777_69_to_stg9_stg9_ld61_merged1794_53.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1777_69;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1794_54_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1794_54 read pattern: { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[9 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
  // Read schedule : { stg9_ld61_merged1794[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 31] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_stg9_1_merged1777_70 = stg9.stg9_stg9_1_merged1777_70_to_stg9_stg9_ld61_merged1794_54.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1777_70;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1794_55_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1794_55 read pattern: { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[8 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
  // Read schedule : { stg9_ld61_merged1794[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 31] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_stg9_1_merged1777_71 = stg9.stg9_stg9_1_merged1777_71_to_stg9_stg9_ld61_merged1794_55.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1777_71;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1794_56_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1794_56 read pattern: { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[7 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
  // Read schedule : { stg9_ld61_merged1794[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 31] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_stg9_1_merged1777_72 = stg9.stg9_stg9_1_merged1777_72_to_stg9_stg9_ld61_merged1794_56.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1777_72;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1794_57_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1794_57 read pattern: { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[6 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
  // Read schedule : { stg9_ld61_merged1794[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 31] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_stg9_1_merged1777_73 = stg9.stg9_stg9_1_merged1777_73_to_stg9_stg9_ld61_merged1794_57.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1777_73;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1794_58_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1794_58 read pattern: { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[5 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
  // Read schedule : { stg9_ld61_merged1794[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 31] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_stg9_1_merged1777_74 = stg9.stg9_stg9_1_merged1777_74_to_stg9_stg9_ld61_merged1794_58.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1777_74;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1794_59_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1794_59 read pattern: { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[4 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
  // Read schedule : { stg9_ld61_merged1794[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 31] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_stg9_1_merged1777_75 = stg9.stg9_stg9_1_merged1777_75_to_stg9_stg9_ld61_merged1794_59.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1777_75;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1794_60_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1794_60 read pattern: { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[3 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
  // Read schedule : { stg9_ld61_merged1794[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 31] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_stg9_1_merged1777_76 = stg9.stg9_stg9_1_merged1777_76_to_stg9_stg9_ld61_merged1794_60.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1777_76;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1794_61_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1794_61 read pattern: { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[2 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
  // Read schedule : { stg9_ld61_merged1794[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 31] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_stg9_1_merged1777_77 = stg9.stg9_stg9_1_merged1777_77_to_stg9_stg9_ld61_merged1794_61.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1777_77;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1794_62_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1794_62 read pattern: { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[1 + 16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
  // Read schedule : { stg9_ld61_merged1794[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 31] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_stg9_1_merged1777_78 = stg9.stg9_stg9_1_merged1777_78_to_stg9_stg9_ld61_merged1794_62.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1777_78;
  return 0;
}

inline hw_uint<16> stg9_stg9_ld61_merged1794_63_select(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg9_ld61_merged1794_63 read pattern: { stg9_ld61_merged1794[root = 0, stg9_ld62, stg9_ld61] -> stg9[16stg9_ld61, stg9_ld62] : 0 <= stg9_ld62 <= 1089 and 0 <= stg9_ld61 <= 72 }
  // Read schedule : { stg9_ld61_merged1794[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 31] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  // Write schedule: { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_stg9_1_merged1777_79 = stg9.stg9_stg9_1_merged1777_79_to_stg9_stg9_ld61_merged1794_63.peek(/* one reader or all rams */ 0);
  return value_stg9_stg9_1_merged1777_79;
  return 0;
}

// # of bundles = 2
// stg9_1_merged1777_write
//	stg9_stg9_1_merged1777_64
//	stg9_stg9_1_merged1777_65
//	stg9_stg9_1_merged1777_66
//	stg9_stg9_1_merged1777_67
//	stg9_stg9_1_merged1777_68
//	stg9_stg9_1_merged1777_69
//	stg9_stg9_1_merged1777_70
//	stg9_stg9_1_merged1777_71
//	stg9_stg9_1_merged1777_72
//	stg9_stg9_1_merged1777_73
//	stg9_stg9_1_merged1777_74
//	stg9_stg9_1_merged1777_75
//	stg9_stg9_1_merged1777_76
//	stg9_stg9_1_merged1777_77
//	stg9_stg9_1_merged1777_78
//	stg9_stg9_1_merged1777_79
inline void stg9_stg9_1_merged1777_write_bundle_write(hw_uint<256>& stg9_1_merged1777_write, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
	hw_uint<16> stg9_stg9_1_merged1777_64_res = stg9_1_merged1777_write.extract<0, 15>();
	stg9_stg9_1_merged1777_64_write(stg9_stg9_1_merged1777_64_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1777_65_res = stg9_1_merged1777_write.extract<16, 31>();
	stg9_stg9_1_merged1777_65_write(stg9_stg9_1_merged1777_65_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1777_66_res = stg9_1_merged1777_write.extract<32, 47>();
	stg9_stg9_1_merged1777_66_write(stg9_stg9_1_merged1777_66_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1777_67_res = stg9_1_merged1777_write.extract<48, 63>();
	stg9_stg9_1_merged1777_67_write(stg9_stg9_1_merged1777_67_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1777_68_res = stg9_1_merged1777_write.extract<64, 79>();
	stg9_stg9_1_merged1777_68_write(stg9_stg9_1_merged1777_68_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1777_69_res = stg9_1_merged1777_write.extract<80, 95>();
	stg9_stg9_1_merged1777_69_write(stg9_stg9_1_merged1777_69_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1777_70_res = stg9_1_merged1777_write.extract<96, 111>();
	stg9_stg9_1_merged1777_70_write(stg9_stg9_1_merged1777_70_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1777_71_res = stg9_1_merged1777_write.extract<112, 127>();
	stg9_stg9_1_merged1777_71_write(stg9_stg9_1_merged1777_71_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1777_72_res = stg9_1_merged1777_write.extract<128, 143>();
	stg9_stg9_1_merged1777_72_write(stg9_stg9_1_merged1777_72_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1777_73_res = stg9_1_merged1777_write.extract<144, 159>();
	stg9_stg9_1_merged1777_73_write(stg9_stg9_1_merged1777_73_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1777_74_res = stg9_1_merged1777_write.extract<160, 175>();
	stg9_stg9_1_merged1777_74_write(stg9_stg9_1_merged1777_74_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1777_75_res = stg9_1_merged1777_write.extract<176, 191>();
	stg9_stg9_1_merged1777_75_write(stg9_stg9_1_merged1777_75_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1777_76_res = stg9_1_merged1777_write.extract<192, 207>();
	stg9_stg9_1_merged1777_76_write(stg9_stg9_1_merged1777_76_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1777_77_res = stg9_1_merged1777_write.extract<208, 223>();
	stg9_stg9_1_merged1777_77_write(stg9_stg9_1_merged1777_77_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1777_78_res = stg9_1_merged1777_write.extract<224, 239>();
	stg9_stg9_1_merged1777_78_write(stg9_stg9_1_merged1777_78_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged1777_79_res = stg9_1_merged1777_write.extract<240, 255>();
	stg9_stg9_1_merged1777_79_write(stg9_stg9_1_merged1777_79_res, stg9, root, stg9_0, stg9_1, dynamic_address);
}

// stg9_ld61_merged1794_read
//	stg9_stg9_ld61_merged1794_48
//	stg9_stg9_ld61_merged1794_49
//	stg9_stg9_ld61_merged1794_50
//	stg9_stg9_ld61_merged1794_51
//	stg9_stg9_ld61_merged1794_52
//	stg9_stg9_ld61_merged1794_53
//	stg9_stg9_ld61_merged1794_54
//	stg9_stg9_ld61_merged1794_55
//	stg9_stg9_ld61_merged1794_56
//	stg9_stg9_ld61_merged1794_57
//	stg9_stg9_ld61_merged1794_58
//	stg9_stg9_ld61_merged1794_59
//	stg9_stg9_ld61_merged1794_60
//	stg9_stg9_ld61_merged1794_61
//	stg9_stg9_ld61_merged1794_62
//	stg9_stg9_ld61_merged1794_63
inline hw_uint<256> stg9_stg9_ld61_merged1794_read_bundle_read(stg9_cache& stg9, int root, int stg9_ld62, int stg9_ld61, int dynamic_address) {
  // # of ports in bundle: 16
    // stg9_stg9_ld61_merged1794_48
    // stg9_stg9_ld61_merged1794_49
    // stg9_stg9_ld61_merged1794_50
    // stg9_stg9_ld61_merged1794_51
    // stg9_stg9_ld61_merged1794_52
    // stg9_stg9_ld61_merged1794_53
    // stg9_stg9_ld61_merged1794_54
    // stg9_stg9_ld61_merged1794_55
    // stg9_stg9_ld61_merged1794_56
    // stg9_stg9_ld61_merged1794_57
    // stg9_stg9_ld61_merged1794_58
    // stg9_stg9_ld61_merged1794_59
    // stg9_stg9_ld61_merged1794_60
    // stg9_stg9_ld61_merged1794_61
    // stg9_stg9_ld61_merged1794_62
    // stg9_stg9_ld61_merged1794_63

	hw_uint<256> result;
	hw_uint<16> stg9_stg9_ld61_merged1794_48_res = stg9_stg9_ld61_merged1794_48_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<0, 256>(result, stg9_stg9_ld61_merged1794_48_res);
	hw_uint<16> stg9_stg9_ld61_merged1794_49_res = stg9_stg9_ld61_merged1794_49_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<16, 256>(result, stg9_stg9_ld61_merged1794_49_res);
	hw_uint<16> stg9_stg9_ld61_merged1794_50_res = stg9_stg9_ld61_merged1794_50_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<32, 256>(result, stg9_stg9_ld61_merged1794_50_res);
	hw_uint<16> stg9_stg9_ld61_merged1794_51_res = stg9_stg9_ld61_merged1794_51_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<48, 256>(result, stg9_stg9_ld61_merged1794_51_res);
	hw_uint<16> stg9_stg9_ld61_merged1794_52_res = stg9_stg9_ld61_merged1794_52_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<64, 256>(result, stg9_stg9_ld61_merged1794_52_res);
	hw_uint<16> stg9_stg9_ld61_merged1794_53_res = stg9_stg9_ld61_merged1794_53_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<80, 256>(result, stg9_stg9_ld61_merged1794_53_res);
	hw_uint<16> stg9_stg9_ld61_merged1794_54_res = stg9_stg9_ld61_merged1794_54_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<96, 256>(result, stg9_stg9_ld61_merged1794_54_res);
	hw_uint<16> stg9_stg9_ld61_merged1794_55_res = stg9_stg9_ld61_merged1794_55_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<112, 256>(result, stg9_stg9_ld61_merged1794_55_res);
	hw_uint<16> stg9_stg9_ld61_merged1794_56_res = stg9_stg9_ld61_merged1794_56_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<128, 256>(result, stg9_stg9_ld61_merged1794_56_res);
	hw_uint<16> stg9_stg9_ld61_merged1794_57_res = stg9_stg9_ld61_merged1794_57_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<144, 256>(result, stg9_stg9_ld61_merged1794_57_res);
	hw_uint<16> stg9_stg9_ld61_merged1794_58_res = stg9_stg9_ld61_merged1794_58_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<160, 256>(result, stg9_stg9_ld61_merged1794_58_res);
	hw_uint<16> stg9_stg9_ld61_merged1794_59_res = stg9_stg9_ld61_merged1794_59_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<176, 256>(result, stg9_stg9_ld61_merged1794_59_res);
	hw_uint<16> stg9_stg9_ld61_merged1794_60_res = stg9_stg9_ld61_merged1794_60_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<192, 256>(result, stg9_stg9_ld61_merged1794_60_res);
	hw_uint<16> stg9_stg9_ld61_merged1794_61_res = stg9_stg9_ld61_merged1794_61_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<208, 256>(result, stg9_stg9_ld61_merged1794_61_res);
	hw_uint<16> stg9_stg9_ld61_merged1794_62_res = stg9_stg9_ld61_merged1794_62_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<224, 256>(result, stg9_stg9_ld61_merged1794_62_res);
	hw_uint<16> stg9_stg9_ld61_merged1794_63_res = stg9_stg9_ld61_merged1794_63_select(stg9, root, stg9_ld62, stg9_ld61, dynamic_address);
	set_at<240, 256>(result, stg9_stg9_ld61_merged1794_63_res);
	return result;
}

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0_merged_banks_4_cache {
	// RAM Box: {[15, 1151], [0, 1089]}
	// Capacity: 148
	// # of read delays: 4
  // 0, 1, 74, 147
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 72> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}

	inline hw_uint<16> peek_146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_147() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1_merged_banks_4_cache {
	// RAM Box: {[14, 1150], [0, 1089]}
	// Capacity: 148
	// # of read delays: 4
  // 0, 1, 74, 147
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 72> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}

	inline hw_uint<16> peek_146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_147() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10_merged_banks_4_cache {
	// RAM Box: {[5, 1141], [0, 1089]}
	// Capacity: 148
	// # of read delays: 4
  // 0, 1, 74, 147
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 72> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}

	inline hw_uint<16> peek_146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_147() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11_merged_banks_4_cache {
	// RAM Box: {[4, 1140], [0, 1089]}
	// Capacity: 148
	// # of read delays: 4
  // 0, 1, 74, 147
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 72> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}

	inline hw_uint<16> peek_146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_147() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12_merged_banks_4_cache {
	// RAM Box: {[3, 1139], [0, 1089]}
	// Capacity: 148
	// # of read delays: 4
  // 0, 1, 74, 147
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 72> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}

	inline hw_uint<16> peek_146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_147() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13_merged_banks_4_cache {
	// RAM Box: {[2, 1138], [0, 1089]}
	// Capacity: 148
	// # of read delays: 4
  // 0, 1, 74, 147
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 72> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}

	inline hw_uint<16> peek_146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_147() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14_merged_banks_4_cache {
	// RAM Box: {[1, 1137], [0, 1089]}
	// Capacity: 148
	// # of read delays: 4
  // 0, 1, 74, 147
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 72> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}

	inline hw_uint<16> peek_146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_147() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15_merged_banks_4_cache {
	// RAM Box: {[0, 1152], [0, 1088]}
	// Capacity: 148
	// # of read delays: 5
  // 0, 1, 73, 74, 147
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 72> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}

	inline hw_uint<16> peek_74() {
		return f6;
	}

	inline hw_uint<16> peek_146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_147() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2_merged_banks_4_cache {
	// RAM Box: {[13, 1149], [0, 1089]}
	// Capacity: 148
	// # of read delays: 4
  // 0, 1, 74, 147
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 72> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}

	inline hw_uint<16> peek_146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_147() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3_merged_banks_4_cache {
	// RAM Box: {[12, 1148], [0, 1089]}
	// Capacity: 148
	// # of read delays: 4
  // 0, 1, 74, 147
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 72> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}

	inline hw_uint<16> peek_146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_147() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4_merged_banks_4_cache {
	// RAM Box: {[11, 1147], [0, 1089]}
	// Capacity: 148
	// # of read delays: 4
  // 0, 1, 74, 147
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 72> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}

	inline hw_uint<16> peek_146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_147() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5_merged_banks_4_cache {
	// RAM Box: {[10, 1146], [0, 1089]}
	// Capacity: 148
	// # of read delays: 4
  // 0, 1, 74, 147
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 72> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}

	inline hw_uint<16> peek_146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_147() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6_merged_banks_4_cache {
	// RAM Box: {[9, 1145], [0, 1089]}
	// Capacity: 148
	// # of read delays: 4
  // 0, 1, 74, 147
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 72> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}

	inline hw_uint<16> peek_146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_147() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7_merged_banks_4_cache {
	// RAM Box: {[8, 1144], [0, 1089]}
	// Capacity: 148
	// # of read delays: 4
  // 0, 1, 74, 147
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 72> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}

	inline hw_uint<16> peek_146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_147() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8_merged_banks_4_cache {
	// RAM Box: {[7, 1143], [0, 1089]}
	// Capacity: 148
	// # of read delays: 4
  // 0, 1, 74, 147
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 72> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}

	inline hw_uint<16> peek_146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_147() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9_merged_banks_4_cache {
	// RAM Box: {[6, 1142], [0, 1089]}
	// Capacity: 148
	// # of read delays: 4
  // 0, 1, 74, 147
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 72> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}

	inline hw_uint<16> peek_146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_147() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_FIFO_buf124_cache {
  // Reader addrs...
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[15 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[15 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[16 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[15 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[14 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[14 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[15 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[14 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[13 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[13 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[14 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[13 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[12 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[12 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[13 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[12 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[11 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[11 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[12 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[11 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[10 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[10 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[11 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[10 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[9 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[9 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[10 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[9 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[8 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[8 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[9 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[8 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[7 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[7 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[8 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[7 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[6 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[6 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[7 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[6 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[5 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[5 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[6 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[5 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[4 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[4 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[5 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[4 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[3 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[3 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[4 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[3 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[2 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[2 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[3 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[2 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[1 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[1 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[2 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[1 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[1 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
    // { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // # of banks: 16
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8_merged_banks_4;
  stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9_merged_banks_4_cache stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9_merged_banks_4;
};



inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8);
}

inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9_write(hw_uint<16>& stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
  stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9_merged_banks_4.push(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9);
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1952_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1952 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[15 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0_merged_banks_4.peek_147();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1953_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1953 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[15 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1954_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1954 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[16 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15_merged_banks_4.peek_73();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1955_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1955 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[15 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1956_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1956 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[14 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1_merged_banks_4.peek_147();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1957_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1957 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[14 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1958_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1958 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[15 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1959_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1959 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[14 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1960_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1960 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[13 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2_merged_banks_4.peek_147();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1961_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1961 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[13 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1962_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1962 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[14 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1963_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1963 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[13 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1964_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1964 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[12 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3_merged_banks_4.peek_147();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1965_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1965 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[12 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1966_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1966 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[13 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1967_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1967 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[12 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1968_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1968 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[11 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4_merged_banks_4.peek_147();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1969_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1969 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[11 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1970_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1970 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[12 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1971_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1971 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[11 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1972_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1972 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[10 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5_merged_banks_4.peek_147();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1973_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1973 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[10 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1974_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1974 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[11 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1975_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1975 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[10 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1976_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1976 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[9 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6_merged_banks_4.peek_147();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1977_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1977 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[9 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1978_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1978 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[10 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1979_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1979 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[9 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1980_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1980 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[8 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7_merged_banks_4.peek_147();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1981_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1981 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[8 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1982_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1982 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[9 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1983_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1983 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[8 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1984_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1984 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[7 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8_merged_banks_4.peek_147();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1985_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1985 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[7 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1986_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1986 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[8 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1987_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1987 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[7 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1988_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1988 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[6 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9_merged_banks_4.peek_147();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1989_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1989 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[6 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1990_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1990 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[7 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1991_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1991 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[6 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1992_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1992 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[5 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10_merged_banks_4.peek_147();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1993_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1993 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[5 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1994_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1994 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[6 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1995_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1995 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[5 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1996_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1996 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[4 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11_merged_banks_4.peek_147();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1997_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1997 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[4 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1998_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1998 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[5 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1999_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_1999 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[4 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2000_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_2000 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[3 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12_merged_banks_4.peek_147();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2001_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_2001 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[3 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2002_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_2002 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[4 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2003_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_2003 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[3 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2004_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_2004 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[2 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13_merged_banks_4.peek_147();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2005_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_2005 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[2 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2006_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_2006 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[3 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2007_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_2007 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[2 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2008_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_2008 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[1 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14_merged_banks_4.peek_147();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2009_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_2009 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[1 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2010_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_2010 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[2 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2011_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_2011 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[1 + 16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2012_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_2012 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[16stg10_1, stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15_merged_banks_4.peek_147();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2013_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_2013 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2014_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_2014 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[1 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14_merged_banks_4.peek_74();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14;
  return 0;
}

inline hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2015_select(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_FIFO_buf124_stg10_1_merged1780_2015 read pattern: { stg10_1_merged1780[root = 0, stg10_0, stg10_1] -> stg9_FIFO_buf124[16stg10_1, 2 + stg10_0] : 0 <= stg10_0 <= 1087 and 0 <= stg10_1 <= 71 }
  // Read schedule : { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
  // Write schedule: { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
  auto value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15 = stg9_FIFO_buf124.stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15_merged_banks_4.peek_1();
  return value_stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15;
  return 0;
}

// # of bundles = 2
// stg10_1_merged1780_read
//	stg9_FIFO_buf124_stg10_1_merged1780_1952
//	stg9_FIFO_buf124_stg10_1_merged1780_1953
//	stg9_FIFO_buf124_stg10_1_merged1780_1954
//	stg9_FIFO_buf124_stg10_1_merged1780_1955
//	stg9_FIFO_buf124_stg10_1_merged1780_1956
//	stg9_FIFO_buf124_stg10_1_merged1780_1957
//	stg9_FIFO_buf124_stg10_1_merged1780_1958
//	stg9_FIFO_buf124_stg10_1_merged1780_1959
//	stg9_FIFO_buf124_stg10_1_merged1780_1960
//	stg9_FIFO_buf124_stg10_1_merged1780_1961
//	stg9_FIFO_buf124_stg10_1_merged1780_1962
//	stg9_FIFO_buf124_stg10_1_merged1780_1963
//	stg9_FIFO_buf124_stg10_1_merged1780_1964
//	stg9_FIFO_buf124_stg10_1_merged1780_1965
//	stg9_FIFO_buf124_stg10_1_merged1780_1966
//	stg9_FIFO_buf124_stg10_1_merged1780_1967
//	stg9_FIFO_buf124_stg10_1_merged1780_1968
//	stg9_FIFO_buf124_stg10_1_merged1780_1969
//	stg9_FIFO_buf124_stg10_1_merged1780_1970
//	stg9_FIFO_buf124_stg10_1_merged1780_1971
//	stg9_FIFO_buf124_stg10_1_merged1780_1972
//	stg9_FIFO_buf124_stg10_1_merged1780_1973
//	stg9_FIFO_buf124_stg10_1_merged1780_1974
//	stg9_FIFO_buf124_stg10_1_merged1780_1975
//	stg9_FIFO_buf124_stg10_1_merged1780_1976
//	stg9_FIFO_buf124_stg10_1_merged1780_1977
//	stg9_FIFO_buf124_stg10_1_merged1780_1978
//	stg9_FIFO_buf124_stg10_1_merged1780_1979
//	stg9_FIFO_buf124_stg10_1_merged1780_1980
//	stg9_FIFO_buf124_stg10_1_merged1780_1981
//	stg9_FIFO_buf124_stg10_1_merged1780_1982
//	stg9_FIFO_buf124_stg10_1_merged1780_1983
//	stg9_FIFO_buf124_stg10_1_merged1780_1984
//	stg9_FIFO_buf124_stg10_1_merged1780_1985
//	stg9_FIFO_buf124_stg10_1_merged1780_1986
//	stg9_FIFO_buf124_stg10_1_merged1780_1987
//	stg9_FIFO_buf124_stg10_1_merged1780_1988
//	stg9_FIFO_buf124_stg10_1_merged1780_1989
//	stg9_FIFO_buf124_stg10_1_merged1780_1990
//	stg9_FIFO_buf124_stg10_1_merged1780_1991
//	stg9_FIFO_buf124_stg10_1_merged1780_1992
//	stg9_FIFO_buf124_stg10_1_merged1780_1993
//	stg9_FIFO_buf124_stg10_1_merged1780_1994
//	stg9_FIFO_buf124_stg10_1_merged1780_1995
//	stg9_FIFO_buf124_stg10_1_merged1780_1996
//	stg9_FIFO_buf124_stg10_1_merged1780_1997
//	stg9_FIFO_buf124_stg10_1_merged1780_1998
//	stg9_FIFO_buf124_stg10_1_merged1780_1999
//	stg9_FIFO_buf124_stg10_1_merged1780_2000
//	stg9_FIFO_buf124_stg10_1_merged1780_2001
//	stg9_FIFO_buf124_stg10_1_merged1780_2002
//	stg9_FIFO_buf124_stg10_1_merged1780_2003
//	stg9_FIFO_buf124_stg10_1_merged1780_2004
//	stg9_FIFO_buf124_stg10_1_merged1780_2005
//	stg9_FIFO_buf124_stg10_1_merged1780_2006
//	stg9_FIFO_buf124_stg10_1_merged1780_2007
//	stg9_FIFO_buf124_stg10_1_merged1780_2008
//	stg9_FIFO_buf124_stg10_1_merged1780_2009
//	stg9_FIFO_buf124_stg10_1_merged1780_2010
//	stg9_FIFO_buf124_stg10_1_merged1780_2011
//	stg9_FIFO_buf124_stg10_1_merged1780_2012
//	stg9_FIFO_buf124_stg10_1_merged1780_2013
//	stg9_FIFO_buf124_stg10_1_merged1780_2014
//	stg9_FIFO_buf124_stg10_1_merged1780_2015
inline hw_uint<1024> stg9_FIFO_buf124_stg10_1_merged1780_read_bundle_read(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg10_0, int stg10_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg9_FIFO_buf124_stg10_1_merged1780_1952
    // stg9_FIFO_buf124_stg10_1_merged1780_1953
    // stg9_FIFO_buf124_stg10_1_merged1780_1954
    // stg9_FIFO_buf124_stg10_1_merged1780_1955
    // stg9_FIFO_buf124_stg10_1_merged1780_1956
    // stg9_FIFO_buf124_stg10_1_merged1780_1957
    // stg9_FIFO_buf124_stg10_1_merged1780_1958
    // stg9_FIFO_buf124_stg10_1_merged1780_1959
    // stg9_FIFO_buf124_stg10_1_merged1780_1960
    // stg9_FIFO_buf124_stg10_1_merged1780_1961
    // stg9_FIFO_buf124_stg10_1_merged1780_1962
    // stg9_FIFO_buf124_stg10_1_merged1780_1963
    // stg9_FIFO_buf124_stg10_1_merged1780_1964
    // stg9_FIFO_buf124_stg10_1_merged1780_1965
    // stg9_FIFO_buf124_stg10_1_merged1780_1966
    // stg9_FIFO_buf124_stg10_1_merged1780_1967
    // stg9_FIFO_buf124_stg10_1_merged1780_1968
    // stg9_FIFO_buf124_stg10_1_merged1780_1969
    // stg9_FIFO_buf124_stg10_1_merged1780_1970
    // stg9_FIFO_buf124_stg10_1_merged1780_1971
    // stg9_FIFO_buf124_stg10_1_merged1780_1972
    // stg9_FIFO_buf124_stg10_1_merged1780_1973
    // stg9_FIFO_buf124_stg10_1_merged1780_1974
    // stg9_FIFO_buf124_stg10_1_merged1780_1975
    // stg9_FIFO_buf124_stg10_1_merged1780_1976
    // stg9_FIFO_buf124_stg10_1_merged1780_1977
    // stg9_FIFO_buf124_stg10_1_merged1780_1978
    // stg9_FIFO_buf124_stg10_1_merged1780_1979
    // stg9_FIFO_buf124_stg10_1_merged1780_1980
    // stg9_FIFO_buf124_stg10_1_merged1780_1981
    // stg9_FIFO_buf124_stg10_1_merged1780_1982
    // stg9_FIFO_buf124_stg10_1_merged1780_1983
    // stg9_FIFO_buf124_stg10_1_merged1780_1984
    // stg9_FIFO_buf124_stg10_1_merged1780_1985
    // stg9_FIFO_buf124_stg10_1_merged1780_1986
    // stg9_FIFO_buf124_stg10_1_merged1780_1987
    // stg9_FIFO_buf124_stg10_1_merged1780_1988
    // stg9_FIFO_buf124_stg10_1_merged1780_1989
    // stg9_FIFO_buf124_stg10_1_merged1780_1990
    // stg9_FIFO_buf124_stg10_1_merged1780_1991
    // stg9_FIFO_buf124_stg10_1_merged1780_1992
    // stg9_FIFO_buf124_stg10_1_merged1780_1993
    // stg9_FIFO_buf124_stg10_1_merged1780_1994
    // stg9_FIFO_buf124_stg10_1_merged1780_1995
    // stg9_FIFO_buf124_stg10_1_merged1780_1996
    // stg9_FIFO_buf124_stg10_1_merged1780_1997
    // stg9_FIFO_buf124_stg10_1_merged1780_1998
    // stg9_FIFO_buf124_stg10_1_merged1780_1999
    // stg9_FIFO_buf124_stg10_1_merged1780_2000
    // stg9_FIFO_buf124_stg10_1_merged1780_2001
    // stg9_FIFO_buf124_stg10_1_merged1780_2002
    // stg9_FIFO_buf124_stg10_1_merged1780_2003
    // stg9_FIFO_buf124_stg10_1_merged1780_2004
    // stg9_FIFO_buf124_stg10_1_merged1780_2005
    // stg9_FIFO_buf124_stg10_1_merged1780_2006
    // stg9_FIFO_buf124_stg10_1_merged1780_2007
    // stg9_FIFO_buf124_stg10_1_merged1780_2008
    // stg9_FIFO_buf124_stg10_1_merged1780_2009
    // stg9_FIFO_buf124_stg10_1_merged1780_2010
    // stg9_FIFO_buf124_stg10_1_merged1780_2011
    // stg9_FIFO_buf124_stg10_1_merged1780_2012
    // stg9_FIFO_buf124_stg10_1_merged1780_2013
    // stg9_FIFO_buf124_stg10_1_merged1780_2014
    // stg9_FIFO_buf124_stg10_1_merged1780_2015

	hw_uint<1024> result;
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1952_res = stg9_FIFO_buf124_stg10_1_merged1780_1952_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<0, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1952_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1953_res = stg9_FIFO_buf124_stg10_1_merged1780_1953_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<16, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1953_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1954_res = stg9_FIFO_buf124_stg10_1_merged1780_1954_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<32, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1954_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1955_res = stg9_FIFO_buf124_stg10_1_merged1780_1955_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<48, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1955_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1956_res = stg9_FIFO_buf124_stg10_1_merged1780_1956_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<64, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1956_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1957_res = stg9_FIFO_buf124_stg10_1_merged1780_1957_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<80, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1957_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1958_res = stg9_FIFO_buf124_stg10_1_merged1780_1958_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<96, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1958_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1959_res = stg9_FIFO_buf124_stg10_1_merged1780_1959_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<112, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1959_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1960_res = stg9_FIFO_buf124_stg10_1_merged1780_1960_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<128, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1960_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1961_res = stg9_FIFO_buf124_stg10_1_merged1780_1961_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<144, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1961_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1962_res = stg9_FIFO_buf124_stg10_1_merged1780_1962_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<160, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1962_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1963_res = stg9_FIFO_buf124_stg10_1_merged1780_1963_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<176, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1963_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1964_res = stg9_FIFO_buf124_stg10_1_merged1780_1964_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<192, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1964_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1965_res = stg9_FIFO_buf124_stg10_1_merged1780_1965_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<208, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1965_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1966_res = stg9_FIFO_buf124_stg10_1_merged1780_1966_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<224, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1966_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1967_res = stg9_FIFO_buf124_stg10_1_merged1780_1967_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<240, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1967_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1968_res = stg9_FIFO_buf124_stg10_1_merged1780_1968_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<256, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1968_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1969_res = stg9_FIFO_buf124_stg10_1_merged1780_1969_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<272, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1969_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1970_res = stg9_FIFO_buf124_stg10_1_merged1780_1970_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<288, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1970_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1971_res = stg9_FIFO_buf124_stg10_1_merged1780_1971_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<304, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1971_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1972_res = stg9_FIFO_buf124_stg10_1_merged1780_1972_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<320, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1972_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1973_res = stg9_FIFO_buf124_stg10_1_merged1780_1973_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<336, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1973_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1974_res = stg9_FIFO_buf124_stg10_1_merged1780_1974_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<352, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1974_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1975_res = stg9_FIFO_buf124_stg10_1_merged1780_1975_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<368, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1975_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1976_res = stg9_FIFO_buf124_stg10_1_merged1780_1976_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<384, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1976_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1977_res = stg9_FIFO_buf124_stg10_1_merged1780_1977_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<400, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1977_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1978_res = stg9_FIFO_buf124_stg10_1_merged1780_1978_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<416, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1978_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1979_res = stg9_FIFO_buf124_stg10_1_merged1780_1979_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<432, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1979_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1980_res = stg9_FIFO_buf124_stg10_1_merged1780_1980_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<448, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1980_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1981_res = stg9_FIFO_buf124_stg10_1_merged1780_1981_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<464, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1981_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1982_res = stg9_FIFO_buf124_stg10_1_merged1780_1982_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<480, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1982_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1983_res = stg9_FIFO_buf124_stg10_1_merged1780_1983_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<496, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1983_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1984_res = stg9_FIFO_buf124_stg10_1_merged1780_1984_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<512, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1984_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1985_res = stg9_FIFO_buf124_stg10_1_merged1780_1985_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<528, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1985_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1986_res = stg9_FIFO_buf124_stg10_1_merged1780_1986_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<544, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1986_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1987_res = stg9_FIFO_buf124_stg10_1_merged1780_1987_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<560, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1987_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1988_res = stg9_FIFO_buf124_stg10_1_merged1780_1988_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<576, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1988_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1989_res = stg9_FIFO_buf124_stg10_1_merged1780_1989_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<592, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1989_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1990_res = stg9_FIFO_buf124_stg10_1_merged1780_1990_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<608, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1990_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1991_res = stg9_FIFO_buf124_stg10_1_merged1780_1991_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<624, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1991_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1992_res = stg9_FIFO_buf124_stg10_1_merged1780_1992_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<640, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1992_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1993_res = stg9_FIFO_buf124_stg10_1_merged1780_1993_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<656, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1993_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1994_res = stg9_FIFO_buf124_stg10_1_merged1780_1994_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<672, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1994_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1995_res = stg9_FIFO_buf124_stg10_1_merged1780_1995_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<688, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1995_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1996_res = stg9_FIFO_buf124_stg10_1_merged1780_1996_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<704, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1996_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1997_res = stg9_FIFO_buf124_stg10_1_merged1780_1997_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<720, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1997_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1998_res = stg9_FIFO_buf124_stg10_1_merged1780_1998_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<736, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1998_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_1999_res = stg9_FIFO_buf124_stg10_1_merged1780_1999_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<752, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_1999_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2000_res = stg9_FIFO_buf124_stg10_1_merged1780_2000_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<768, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_2000_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2001_res = stg9_FIFO_buf124_stg10_1_merged1780_2001_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<784, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_2001_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2002_res = stg9_FIFO_buf124_stg10_1_merged1780_2002_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<800, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_2002_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2003_res = stg9_FIFO_buf124_stg10_1_merged1780_2003_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<816, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_2003_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2004_res = stg9_FIFO_buf124_stg10_1_merged1780_2004_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<832, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_2004_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2005_res = stg9_FIFO_buf124_stg10_1_merged1780_2005_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<848, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_2005_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2006_res = stg9_FIFO_buf124_stg10_1_merged1780_2006_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<864, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_2006_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2007_res = stg9_FIFO_buf124_stg10_1_merged1780_2007_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<880, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_2007_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2008_res = stg9_FIFO_buf124_stg10_1_merged1780_2008_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<896, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_2008_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2009_res = stg9_FIFO_buf124_stg10_1_merged1780_2009_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<912, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_2009_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2010_res = stg9_FIFO_buf124_stg10_1_merged1780_2010_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<928, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_2010_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2011_res = stg9_FIFO_buf124_stg10_1_merged1780_2011_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<944, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_2011_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2012_res = stg9_FIFO_buf124_stg10_1_merged1780_2012_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<960, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_2012_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2013_res = stg9_FIFO_buf124_stg10_1_merged1780_2013_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<976, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_2013_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2014_res = stg9_FIFO_buf124_stg10_1_merged1780_2014_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<992, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_2014_res);
	hw_uint<16> stg9_FIFO_buf124_stg10_1_merged1780_2015_res = stg9_FIFO_buf124_stg10_1_merged1780_2015_select(stg9_FIFO_buf124, root, stg10_0, stg10_1, dynamic_address);
	set_at<1008, 1024>(result, stg9_FIFO_buf124_stg10_1_merged1780_2015_res);
	return result;
}

// stg9_to_gp_360_ld125_merged1831_write
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14
//	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15
inline void stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_write_bundle_write(hw_uint<256>& stg9_to_gp_360_ld125_merged1831_write, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int root, int stg9_to_gp_360_ld126, int stg9_to_gp_360_ld125, int dynamic_address) {
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0_res = stg9_to_gp_360_ld125_merged1831_write.extract<0, 15>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_0_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1_res = stg9_to_gp_360_ld125_merged1831_write.extract<16, 31>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_1_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2_res = stg9_to_gp_360_ld125_merged1831_write.extract<32, 47>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_2_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3_res = stg9_to_gp_360_ld125_merged1831_write.extract<48, 63>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_3_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4_res = stg9_to_gp_360_ld125_merged1831_write.extract<64, 79>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_4_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5_res = stg9_to_gp_360_ld125_merged1831_write.extract<80, 95>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_5_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6_res = stg9_to_gp_360_ld125_merged1831_write.extract<96, 111>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_6_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7_res = stg9_to_gp_360_ld125_merged1831_write.extract<112, 127>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_7_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8_res = stg9_to_gp_360_ld125_merged1831_write.extract<128, 143>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_8_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9_res = stg9_to_gp_360_ld125_merged1831_write.extract<144, 159>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_9_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10_res = stg9_to_gp_360_ld125_merged1831_write.extract<160, 175>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_10_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11_res = stg9_to_gp_360_ld125_merged1831_write.extract<176, 191>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_11_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12_res = stg9_to_gp_360_ld125_merged1831_write.extract<192, 207>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_12_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13_res = stg9_to_gp_360_ld125_merged1831_write.extract<208, 223>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_13_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14_res = stg9_to_gp_360_ld125_merged1831_write.extract<224, 239>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_14_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
	hw_uint<16> stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15_res = stg9_to_gp_360_ld125_merged1831_write.extract<240, 255>();
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15_write(stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_15_res, stg9_FIFO_buf124, root, stg9_to_gp_360_ld126, stg9_to_gp_360_ld125, dynamic_address);
}

// Operation logic
inline void in_ld1_merged1833(in_cache& in, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */in_to_gp_20, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in
	auto in__lp_16_m_in_ld1__p__15_rp__c____in_ld2_value = in_in_ld1_merged1833_read_bundle_read(in/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = in_ld1_cu1832(in__lp_16_m_in_ld1__p__15_rp__c____in_ld2_value);
	// Produce: in_to_gp_20
	in_to_gp_20.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_1_merged1747(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */in_off_chip, in_cache& in, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in_off_chip
	auto in_off_chip_1_m__lp_16_m_in_1__p__15_rp___p__0_p_0_c______1_m__lp_in_0__p___m_15_rp___p__0_p_15_value = in_off_chip.read();
	auto compute_result = in_1_cu1745(in_off_chip_1_m__lp_16_m_in_1__p__15_rp___p__0_p_0_c______1_m__lp_in_0__p___m_15_rp___p__0_p_15_value);
	// Produce: in
	in_in_1_merged1747_write_bundle_write(/* arg names */compute_result, in, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_in_0_in_ld2_(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 16 */in_off_chip, HWStream<hw_uint<256> >& /* get_args num ports = 16 */in_to_gp_20) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_in_0_in_ld2__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in_cache in;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { in_ld1_merged1833[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1109 and 0 <= d2 <= 82; in_1_merged1747[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
//   { in_ld1_merged1833[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
// Condition for in_ld1_merged1833(((((-1 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { in_1_merged1747[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
// Condition for in_1_merged1747(((((1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 0 <= i1 <= 1109 and 0 <= i2 <= 82 and 0 <= i3 <= 1 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 0; i1 <= 1109; i1++) {
	    for (int i2 = 0; i2 <= 82; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          in_1_merged1747(in_off_chip /* buf name */, in, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          in_ld1_merged1833(in /* buf name */, in_to_gp_20, 0, ((1*i1)), ((1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg14_to_gp_128_ld93_merged1851(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg14_to_gp_128, stg14_FIFO_buf92_cache& stg14_FIFO_buf92, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg14_to_gp_128
	auto stg14_to_gp_128__lp_16_m_stg14_to_gp_128_ld93__p__15_rp__c____stg14_to_gp_128_ld94_value = stg14_to_gp_128.read();
	auto compute_result = stg14_to_gp_128_ld93_cu1850(stg14_to_gp_128__lp_16_m_stg14_to_gp_128_ld93__p__15_rp__c____stg14_to_gp_128_ld94_value);
	// Produce: stg14_FIFO_buf92
	stg14_FIFO_buf92_stg14_to_gp_128_ld93_merged1851_write_bundle_write(/* arg names */compute_result, stg14_FIFO_buf92, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void jac_d_16_1_merged1797(stg14_FIFO_buf92_cache& stg14_FIFO_buf92, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */jac_d_16, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg14_FIFO_buf92
	auto stg14_FIFO_buf92_1_m__lp_16_m_jac_d_16_1__p__15_rp___p__0_p_0_c_____1_m_jac_d_16_0__p__0_p_0_value = stg14_FIFO_buf92_jac_d_16_1_merged1797_read_bundle_read(stg14_FIFO_buf92/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = jac_d_16_1_cu1795(stg14_FIFO_buf92_1_m__lp_16_m_jac_d_16_1__p__15_rp___p__0_p_0_c_____1_m_jac_d_16_0__p__0_p_0_value);
	// Produce: jac_d_16
	jac_d_16.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_jac_d_16_0_stg14_to_gp_128_ld94_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg14_to_gp_128, HWStream<hw_uint<256> >& /* get_args num ports = 16 */jac_d_16) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_jac_d_16_0_stg14_to_gp_128_ld94__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg14_FIFO_buf92_cache stg14_FIFO_buf92;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg14_to_gp_128_ld93_merged1851[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 67; jac_d_16_1_merged1797[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
//   { stg14_to_gp_128_ld93_merged1851[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 47] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
// Condition for stg14_to_gp_128_ld93_merged1851(((((-47 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-30 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-15 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { jac_d_16_1_merged1797[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 48] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
// Condition for jac_d_16_1_merged1797(((((-48 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-30 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-15 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 30 <= i1 <= 1109 and 15 <= i2 <= 82 and 47 <= i3 <= 48 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 30; i1 <= 1109; i1++) {
	    for (int i2 = 15; i2 <= 82; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg14_to_gp_128_ld93_merged1851(stg14_to_gp_128 /* buf name */, stg14_FIFO_buf92, 0, ((-30 + 1*i1)), ((-15 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          jac_d_16_1_merged1797(stg14_FIFO_buf92 /* buf name */, jac_d_16, 0, ((-30 + 1*i1)), ((-15 + 1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg3_1_merged1759(stg2_FIFO_buf96_cache& stg2_FIFO_buf96, stg3_cache& stg3, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg2_FIFO_buf96
	auto stg2_FIFO_buf96_1_m__lp_16_m_stg3_1__p__15_rp___p__0_p_0_c______1_m__lp_stg3_0__p___m_11_rp___p___m_1_p_12_value = stg2_FIFO_buf96_stg3_1_merged1759_read_bundle_read(stg2_FIFO_buf96/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg3_1_cu1757(stg2_FIFO_buf96_1_m__lp_16_m_stg3_1__p__15_rp___p__0_p_0_c______1_m__lp_stg3_0__p___m_11_rp___p___m_1_p_12_value);
	// Produce: stg3
	stg3_stg3_1_merged1759_write_bundle_write(/* arg names */compute_result, stg3, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg2_to_gp_1032_ld97_merged1855(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg2_to_gp_1032, stg2_FIFO_buf96_cache& stg2_FIFO_buf96, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg2_to_gp_1032
	auto stg2_to_gp_1032__lp_16_m_stg2_to_gp_1032_ld97__p__15_rp__c____stg2_to_gp_1032_ld98_value = stg2_to_gp_1032.read();
	auto compute_result = stg2_to_gp_1032_ld97_cu1854(stg2_to_gp_1032__lp_16_m_stg2_to_gp_1032_ld97__p__15_rp__c____stg2_to_gp_1032_ld98_value);
	// Produce: stg2_FIFO_buf96
	stg2_FIFO_buf96_stg2_to_gp_1032_ld97_merged1855_write_bundle_write(/* arg names */compute_result, stg2_FIFO_buf96, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg3_ld37_merged1807(stg3_cache& stg3, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg3_to_gp_1136, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg3
	auto stg3__lp_16_m_stg3_ld37__p__15_rp__c____stg3_ld38_value = stg3_stg3_ld37_merged1807_read_bundle_read(stg3/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg3_ld37_cu1806(stg3__lp_16_m_stg3_ld37__p__15_rp__c____stg3_ld38_value);
	// Produce: stg3_to_gp_1136
	stg3_to_gp_1136.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg2_to_gp_1032_ld98_stg3_0_stg3_ld38_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg2_to_gp_1032, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg3_to_gp_1136) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg2_to_gp_1032_ld98_stg3_0_stg3_ld38__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg2_FIFO_buf96_cache stg2_FIFO_buf96;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg3_cache stg3;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg3_ld37_merged1807[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 13] : 0 <= d1 <= 1101 and 0 <= d2 <= 78; stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78; stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
//   { stg3_ld37_merged1807[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 13] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
// Condition for stg3_ld37_merged1807(((((-13 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg3_1_merged1759[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
// Condition for stg3_1_merged1759(((((-12 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg2_to_gp_1032_ld97_merged1855[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 11] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
// Condition for stg2_to_gp_1032_ld97_merged1855(((((-11 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 8 <= i1 <= 1109 and 4 <= i2 <= 82 and 12 <= i3 <= 13; [0, i1, i2, 11] : 6 <= i1 <= 1109 and 3 <= i2 <= 82 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 6; i1 <= 1109; i1++) {
	    for (int i2 = 3; i2 <= 82; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg2_to_gp_1032_ld97_merged1855(stg2_to_gp_1032 /* buf name */, stg2_FIFO_buf96, 0, ((-6 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 8 and i2 >= 4 }
	        // { [i0, i1, i2] : i1 >= 8 and i2 >= 4 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -4 + i2 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0) && (((-4 + 1*i2)) >= 0)))) {
	          stg3_1_merged1759(stg2_FIFO_buf96 /* buf name */, stg3, 0, ((-8 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 8 and i2 >= 4 }
	        // { [i0, i1, i2] : i1 >= 8 and i2 >= 4 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -4 + i2 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0) && (((-4 + 1*i2)) >= 0)))) {
	          stg3_ld37_merged1807(stg3 /* buf name */, stg3_to_gp_1136, 0, ((-8 + 1*i1)), ((-4 + 1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg4_ld41_merged1839(stg4_cache& stg4, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg4_to_gp_1240, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg4
	auto stg4__lp_16_m_stg4_ld41__p__15_rp__c____stg4_ld42_value = stg4_stg4_ld41_merged1839_read_bundle_read(stg4/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg4_ld41_cu1838(stg4__lp_16_m_stg4_ld41__p__15_rp__c____stg4_ld42_value);
	// Produce: stg4_to_gp_1240
	stg4_to_gp_1240.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg4_1_merged1762(stg3_FIFO_buf100_cache& stg3_FIFO_buf100, stg4_cache& stg4, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg3_FIFO_buf100
	auto stg3_FIFO_buf100_1_m__lp_16_m_stg4_1__p__15_rp___p__0_p_0_c______1_m__lp_stg4_0__p___m_10_rp___p___m_1_p_11_value = stg3_FIFO_buf100_stg4_1_merged1762_read_bundle_read(stg3_FIFO_buf100/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg4_1_cu1760(stg3_FIFO_buf100_1_m__lp_16_m_stg4_1__p__15_rp___p__0_p_0_c______1_m__lp_stg4_0__p___m_10_rp___p___m_1_p_11_value);
	// Produce: stg4
	stg4_stg4_1_merged1762_write_bundle_write(/* arg names */compute_result, stg4, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg3_to_gp_1136_ld101_merged1857(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg3_to_gp_1136, stg3_FIFO_buf100_cache& stg3_FIFO_buf100, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg3_to_gp_1136
	auto stg3_to_gp_1136__lp_16_m_stg3_to_gp_1136_ld101__p__15_rp__c____stg3_to_gp_1136_ld102_value = stg3_to_gp_1136.read();
	auto compute_result = stg3_to_gp_1136_ld101_cu1856(stg3_to_gp_1136__lp_16_m_stg3_to_gp_1136_ld101__p__15_rp__c____stg3_to_gp_1136_ld102_value);
	// Produce: stg3_FIFO_buf100
	stg3_FIFO_buf100_stg3_to_gp_1136_ld101_merged1857_write_bundle_write(/* arg names */compute_result, stg3_FIFO_buf100, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg3_to_gp_1136_ld102_stg4_0_stg4_ld42_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg3_to_gp_1136, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg4_to_gp_1240) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg3_to_gp_1136_ld102_stg4_0_stg4_ld42__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg3_FIFO_buf100_cache stg3_FIFO_buf100;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg4_cache stg4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg4_ld41_merged1839[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 16] : 0 <= d1 <= 1099 and 0 <= d2 <= 77; stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77; stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
//   { stg4_ld41_merged1839[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 16] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
// Condition for stg4_ld41_merged1839(((((-16 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg4_1_merged1762[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 15] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
// Condition for stg4_1_merged1762(((((-15 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg3_to_gp_1136_ld101_merged1857[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 14] : 0 <= d1 <= 1101 and 0 <= d2 <= 78 }
// Condition for stg3_to_gp_1136_ld101_merged1857(((((-14 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 10 <= i1 <= 1109 and 5 <= i2 <= 82 and 15 <= i3 <= 16; [0, i1, i2, 14] : 8 <= i1 <= 1109 and 4 <= i2 <= 82 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 8; i1 <= 1109; i1++) {
	    for (int i2 = 4; i2 <= 82; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg3_to_gp_1136_ld101_merged1857(stg3_to_gp_1136 /* buf name */, stg3_FIFO_buf100, 0, ((-8 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 10 and i2 >= 5 }
	        // { [i0, i1, i2] : i1 >= 10 and i2 >= 5 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -5 + i2 >= 0 }
	        if ((((((-10 + 1*i1)) >= 0) && (((-5 + 1*i2)) >= 0)))) {
	          stg4_1_merged1762(stg3_FIFO_buf100 /* buf name */, stg4, 0, ((-10 + 1*i1)), ((-5 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 10 and i2 >= 5 }
	        // { [i0, i1, i2] : i1 >= 10 and i2 >= 5 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -5 + i2 >= 0 }
	        if ((((((-10 + 1*i1)) >= 0) && (((-5 + 1*i2)) >= 0)))) {
	          stg4_ld41_merged1839(stg4 /* buf name */, stg4_to_gp_1240, 0, ((-10 + 1*i1)), ((-5 + 1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg5_ld45_merged1841(stg5_cache& stg5, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg5_to_gp_1344, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg5
	auto stg5__lp_16_m_stg5_ld45__p__15_rp__c____stg5_ld46_value = stg5_stg5_ld45_merged1841_read_bundle_read(stg5/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg5_ld45_cu1840(stg5__lp_16_m_stg5_ld45__p__15_rp__c____stg5_ld46_value);
	// Produce: stg5_to_gp_1344
	stg5_to_gp_1344.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg4_to_gp_1240_ld105_merged1803(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg4_to_gp_1240, stg4_FIFO_buf104_cache& stg4_FIFO_buf104, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg4_to_gp_1240
	auto stg4_to_gp_1240__lp_16_m_stg4_to_gp_1240_ld105__p__15_rp__c____stg4_to_gp_1240_ld106_value = stg4_to_gp_1240.read();
	auto compute_result = stg4_to_gp_1240_ld105_cu1802(stg4_to_gp_1240__lp_16_m_stg4_to_gp_1240_ld105__p__15_rp__c____stg4_to_gp_1240_ld106_value);
	// Produce: stg4_FIFO_buf104
	stg4_FIFO_buf104_stg4_to_gp_1240_ld105_merged1803_write_bundle_write(/* arg names */compute_result, stg4_FIFO_buf104, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg5_1_merged1765(stg4_FIFO_buf104_cache& stg4_FIFO_buf104, stg5_cache& stg5, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg4_FIFO_buf104
	auto stg4_FIFO_buf104_1_m__lp_16_m_stg5_1__p__15_rp___p__0_p_0_c______1_m__lp_stg5_0__p___m_9_rp___p___m_1_p_10_value = stg4_FIFO_buf104_stg5_1_merged1765_read_bundle_read(stg4_FIFO_buf104/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg5_1_cu1763(stg4_FIFO_buf104_1_m__lp_16_m_stg5_1__p__15_rp___p__0_p_0_c______1_m__lp_stg5_0__p___m_9_rp___p___m_1_p_10_value);
	// Produce: stg5
	stg5_stg5_1_merged1765_write_bundle_write(/* arg names */compute_result, stg5, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg4_to_gp_1240_ld106_stg5_0_stg5_ld46_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg4_to_gp_1240, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg5_to_gp_1344) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg4_to_gp_1240_ld106_stg5_0_stg5_ld46__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg4_FIFO_buf104_cache stg4_FIFO_buf104;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg5_cache stg5;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76; stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77; stg5_ld45_merged1841[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 19] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
//   { stg5_1_merged1765[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 18] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
// Condition for stg5_1_merged1765(((((-18 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-12 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-6 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg4_to_gp_1240_ld105_merged1803[d0 = 0, d1, d2] -> [0, 10 + d1, 5 + d2, 17] : 0 <= d1 <= 1099 and 0 <= d2 <= 77 }
// Condition for stg4_to_gp_1240_ld105_merged1803(((((-17 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg5_ld45_merged1841[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 19] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
// Condition for stg5_ld45_merged1841(((((-19 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-12 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-6 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 12 <= i1 <= 1109 and 6 <= i2 <= 82 and 18 <= i3 <= 19; [0, i1, i2, 17] : 10 <= i1 <= 1109 and 5 <= i2 <= 82 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 10; i1 <= 1109; i1++) {
	    for (int i2 = 5; i2 <= 82; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg4_to_gp_1240_ld105_merged1803(stg4_to_gp_1240 /* buf name */, stg4_FIFO_buf104, 0, ((-10 + 1*i1)), ((-5 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 12 and i2 >= 6 }
	        // { [i0, i1, i2] : i1 >= 12 and i2 >= 6 }
	          // { [i0, i1, i2] : -12 + i1 >= 0 }
	          // { [i0, i1, i2] : -6 + i2 >= 0 }
	        if ((((((-12 + 1*i1)) >= 0) && (((-6 + 1*i2)) >= 0)))) {
	          stg5_1_merged1765(stg4_FIFO_buf104 /* buf name */, stg5, 0, ((-12 + 1*i1)), ((-6 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 12 and i2 >= 6 }
	        // { [i0, i1, i2] : i1 >= 12 and i2 >= 6 }
	          // { [i0, i1, i2] : -12 + i1 >= 0 }
	          // { [i0, i1, i2] : -6 + i2 >= 0 }
	        if ((((((-12 + 1*i1)) >= 0) && (((-6 + 1*i2)) >= 0)))) {
	          stg5_ld45_merged1841(stg5 /* buf name */, stg5_to_gp_1344, 0, ((-12 + 1*i1)), ((-6 + 1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg6_ld49_merged1815(stg6_cache& stg6, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg6_to_gp_1448, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg6
	auto stg6__lp_16_m_stg6_ld49__p__15_rp__c____stg6_ld50_value = stg6_stg6_ld49_merged1815_read_bundle_read(stg6/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg6_ld49_cu1814(stg6__lp_16_m_stg6_ld49__p__15_rp__c____stg6_ld50_value);
	// Produce: stg6_to_gp_1448
	stg6_to_gp_1448.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg6_1_merged1768(stg5_FIFO_buf108_cache& stg5_FIFO_buf108, stg6_cache& stg6, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg5_FIFO_buf108
	auto stg5_FIFO_buf108_1_m__lp_16_m_stg6_1__p__15_rp___p__0_p_0_c______1_m__lp_stg6_0__p___m_8_rp___p___m_1_p_9_value = stg5_FIFO_buf108_stg6_1_merged1768_read_bundle_read(stg5_FIFO_buf108/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg6_1_cu1766(stg5_FIFO_buf108_1_m__lp_16_m_stg6_1__p__15_rp___p__0_p_0_c______1_m__lp_stg6_0__p___m_8_rp___p___m_1_p_9_value);
	// Produce: stg6
	stg6_stg6_1_merged1768_write_bundle_write(/* arg names */compute_result, stg6, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg5_to_gp_1344_ld109_merged1823(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg5_to_gp_1344, stg5_FIFO_buf108_cache& stg5_FIFO_buf108, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg5_to_gp_1344
	auto stg5_to_gp_1344__lp_16_m_stg5_to_gp_1344_ld109__p__15_rp__c____stg5_to_gp_1344_ld110_value = stg5_to_gp_1344.read();
	auto compute_result = stg5_to_gp_1344_ld109_cu1822(stg5_to_gp_1344__lp_16_m_stg5_to_gp_1344_ld109__p__15_rp__c____stg5_to_gp_1344_ld110_value);
	// Produce: stg5_FIFO_buf108
	stg5_FIFO_buf108_stg5_to_gp_1344_ld109_merged1823_write_bundle_write(/* arg names */compute_result, stg5_FIFO_buf108, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg5_to_gp_1344_ld110_stg6_0_stg6_ld50_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg5_to_gp_1344, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg6_to_gp_1448) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg5_to_gp_1344_ld110_stg6_0_stg6_ld50__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg5_FIFO_buf108_cache stg5_FIFO_buf108;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg6_cache stg6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75; stg6_ld49_merged1815[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 22] : 0 <= d1 <= 1095 and 0 <= d2 <= 75; stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
//   { stg6_1_merged1768[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 21] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
// Condition for stg6_1_merged1768(((((-21 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg6_ld49_merged1815[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 22] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
// Condition for stg6_ld49_merged1815(((((-22 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg5_to_gp_1344_ld109_merged1823[d0 = 0, d1, d2] -> [0, 12 + d1, 6 + d2, 20] : 0 <= d1 <= 1097 and 0 <= d2 <= 76 }
// Condition for stg5_to_gp_1344_ld109_merged1823(((((-20 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-12 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-6 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 14 <= i1 <= 1109 and 7 <= i2 <= 82 and 21 <= i3 <= 22; [0, i1, i2, 20] : 12 <= i1 <= 1109 and 6 <= i2 <= 82 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 12; i1 <= 1109; i1++) {
	    for (int i2 = 6; i2 <= 82; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg5_to_gp_1344_ld109_merged1823(stg5_to_gp_1344 /* buf name */, stg5_FIFO_buf108, 0, ((-12 + 1*i1)), ((-6 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 14 and i2 >= 7 }
	        // { [i0, i1, i2] : i1 >= 14 and i2 >= 7 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -7 + i2 >= 0 }
	        if ((((((-14 + 1*i1)) >= 0) && (((-7 + 1*i2)) >= 0)))) {
	          stg6_1_merged1768(stg5_FIFO_buf108 /* buf name */, stg6, 0, ((-14 + 1*i1)), ((-7 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 14 and i2 >= 7 }
	        // { [i0, i1, i2] : i1 >= 14 and i2 >= 7 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -7 + i2 >= 0 }
	        if ((((((-14 + 1*i1)) >= 0) && (((-7 + 1*i2)) >= 0)))) {
	          stg6_ld49_merged1815(stg6 /* buf name */, stg6_to_gp_1448, 0, ((-14 + 1*i1)), ((-7 + 1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg7_1_merged1771(stg6_FIFO_buf112_cache& stg6_FIFO_buf112, stg7_cache& stg7, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg6_FIFO_buf112
	auto stg6_FIFO_buf112_1_m__lp_16_m_stg7_1__p__15_rp___p__0_p_0_c______1_m__lp_stg7_0__p___m_7_rp___p___m_1_p_8_value = stg6_FIFO_buf112_stg7_1_merged1771_read_bundle_read(stg6_FIFO_buf112/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg7_1_cu1769(stg6_FIFO_buf112_1_m__lp_16_m_stg7_1__p__15_rp___p__0_p_0_c______1_m__lp_stg7_0__p___m_7_rp___p___m_1_p_8_value);
	// Produce: stg7
	stg7_stg7_1_merged1771_write_bundle_write(/* arg names */compute_result, stg7, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg6_to_gp_1448_ld113_merged1829(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg6_to_gp_1448, stg6_FIFO_buf112_cache& stg6_FIFO_buf112, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg6_to_gp_1448
	auto stg6_to_gp_1448__lp_16_m_stg6_to_gp_1448_ld113__p__15_rp__c____stg6_to_gp_1448_ld114_value = stg6_to_gp_1448.read();
	auto compute_result = stg6_to_gp_1448_ld113_cu1828(stg6_to_gp_1448__lp_16_m_stg6_to_gp_1448_ld113__p__15_rp__c____stg6_to_gp_1448_ld114_value);
	// Produce: stg6_FIFO_buf112
	stg6_FIFO_buf112_stg6_to_gp_1448_ld113_merged1829_write_bundle_write(/* arg names */compute_result, stg6_FIFO_buf112, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg7_ld53_merged1843(stg7_cache& stg7, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg7_to_gp_1552, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg7
	auto stg7__lp_16_m_stg7_ld53__p__15_rp__c____stg7_ld54_value = stg7_stg7_ld53_merged1843_read_bundle_read(stg7/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg7_ld53_cu1842(stg7__lp_16_m_stg7_ld53__p__15_rp__c____stg7_ld54_value);
	// Produce: stg7_to_gp_1552
	stg7_to_gp_1552.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg6_to_gp_1448_ld114_stg7_0_stg7_ld54_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg6_to_gp_1448, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg7_to_gp_1552) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg6_to_gp_1448_ld114_stg7_0_stg7_ld54__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg6_FIFO_buf112_cache stg6_FIFO_buf112;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg7_cache stg7;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75; stg7_ld53_merged1843[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 25] : 0 <= d1 <= 1093 and 0 <= d2 <= 74; stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
//   { stg6_to_gp_1448_ld113_merged1829[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 23] : 0 <= d1 <= 1095 and 0 <= d2 <= 75 }
// Condition for stg6_to_gp_1448_ld113_merged1829(((((-23 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg7_ld53_merged1843[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 25] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
// Condition for stg7_ld53_merged1843(((((-25 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-16 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-8 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg7_1_merged1771[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 24] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
// Condition for stg7_1_merged1771(((((-24 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-16 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-8 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 16 <= i1 <= 1109 and 8 <= i2 <= 82 and 24 <= i3 <= 25; [0, i1, i2, 23] : 14 <= i1 <= 1109 and 7 <= i2 <= 82 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 14; i1 <= 1109; i1++) {
	    for (int i2 = 7; i2 <= 82; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg6_to_gp_1448_ld113_merged1829(stg6_to_gp_1448 /* buf name */, stg6_FIFO_buf112, 0, ((-14 + 1*i1)), ((-7 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 16 and i2 >= 8 }
	        // { [i0, i1, i2] : i1 >= 16 and i2 >= 8 }
	          // { [i0, i1, i2] : -16 + i1 >= 0 }
	          // { [i0, i1, i2] : -8 + i2 >= 0 }
	        if ((((((-16 + 1*i1)) >= 0) && (((-8 + 1*i2)) >= 0)))) {
	          stg7_1_merged1771(stg6_FIFO_buf112 /* buf name */, stg7, 0, ((-16 + 1*i1)), ((-8 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 16 and i2 >= 8 }
	        // { [i0, i1, i2] : i1 >= 16 and i2 >= 8 }
	          // { [i0, i1, i2] : -16 + i1 >= 0 }
	          // { [i0, i1, i2] : -8 + i2 >= 0 }
	        if ((((((-16 + 1*i1)) >= 0) && (((-8 + 1*i2)) >= 0)))) {
	          stg7_ld53_merged1843(stg7 /* buf name */, stg7_to_gp_1552, 0, ((-16 + 1*i1)), ((-8 + 1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg7_to_gp_1552_ld117_merged1825(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg7_to_gp_1552, stg7_FIFO_buf116_cache& stg7_FIFO_buf116, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg7_to_gp_1552
	auto stg7_to_gp_1552__lp_16_m_stg7_to_gp_1552_ld117__p__15_rp__c____stg7_to_gp_1552_ld118_value = stg7_to_gp_1552.read();
	auto compute_result = stg7_to_gp_1552_ld117_cu1824(stg7_to_gp_1552__lp_16_m_stg7_to_gp_1552_ld117__p__15_rp__c____stg7_to_gp_1552_ld118_value);
	// Produce: stg7_FIFO_buf116
	stg7_FIFO_buf116_stg7_to_gp_1552_ld117_merged1825_write_bundle_write(/* arg names */compute_result, stg7_FIFO_buf116, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg8_1_merged1774(stg7_FIFO_buf116_cache& stg7_FIFO_buf116, stg8_cache& stg8, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg7_FIFO_buf116
	auto stg7_FIFO_buf116_1_m__lp_16_m_stg8_1__p__15_rp___p__0_p_0_c______1_m__lp_stg8_0__p___m_6_rp___p___m_1_p_7_value = stg7_FIFO_buf116_stg8_1_merged1774_read_bundle_read(stg7_FIFO_buf116/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg8_1_cu1772(stg7_FIFO_buf116_1_m__lp_16_m_stg8_1__p__15_rp___p__0_p_0_c______1_m__lp_stg8_0__p___m_6_rp___p___m_1_p_7_value);
	// Produce: stg8
	stg8_stg8_1_merged1774_write_bundle_write(/* arg names */compute_result, stg8, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg8_ld57_merged1817(stg8_cache& stg8, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg8_to_gp_1656, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg8
	auto stg8__lp_16_m_stg8_ld57__p__15_rp__c____stg8_ld58_value = stg8_stg8_ld57_merged1817_read_bundle_read(stg8/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg8_ld57_cu1816(stg8__lp_16_m_stg8_ld57__p__15_rp__c____stg8_ld58_value);
	// Produce: stg8_to_gp_1656
	stg8_to_gp_1656.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg7_to_gp_1552_ld118_stg8_0_stg8_ld58_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg7_to_gp_1552, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg8_to_gp_1656) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg7_to_gp_1552_ld118_stg8_0_stg8_ld58__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg7_FIFO_buf116_cache stg7_FIFO_buf116;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg8_cache stg8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74; stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73; stg8_ld57_merged1817[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 28] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
//   { stg7_to_gp_1552_ld117_merged1825[d0 = 0, d1, d2] -> [0, 16 + d1, 8 + d2, 26] : 0 <= d1 <= 1093 and 0 <= d2 <= 74 }
// Condition for stg7_to_gp_1552_ld117_merged1825(((((-26 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-16 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-8 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg8_1_merged1774[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 27] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
// Condition for stg8_1_merged1774(((((-27 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-18 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-9 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg8_ld57_merged1817[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 28] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
// Condition for stg8_ld57_merged1817(((((-28 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-18 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-9 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 18 <= i1 <= 1109 and 9 <= i2 <= 82 and 27 <= i3 <= 28; [0, i1, i2, 26] : 16 <= i1 <= 1109 and 8 <= i2 <= 82 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 16; i1 <= 1109; i1++) {
	    for (int i2 = 8; i2 <= 82; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg7_to_gp_1552_ld117_merged1825(stg7_to_gp_1552 /* buf name */, stg7_FIFO_buf116, 0, ((-16 + 1*i1)), ((-8 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 18 and i2 >= 9 }
	        // { [i0, i1, i2] : i1 >= 18 and i2 >= 9 }
	          // { [i0, i1, i2] : -18 + i1 >= 0 }
	          // { [i0, i1, i2] : -9 + i2 >= 0 }
	        if ((((((-18 + 1*i1)) >= 0) && (((-9 + 1*i2)) >= 0)))) {
	          stg8_1_merged1774(stg7_FIFO_buf116 /* buf name */, stg8, 0, ((-18 + 1*i1)), ((-9 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 18 and i2 >= 9 }
	        // { [i0, i1, i2] : i1 >= 18 and i2 >= 9 }
	          // { [i0, i1, i2] : -18 + i1 >= 0 }
	          // { [i0, i1, i2] : -9 + i2 >= 0 }
	        if ((((((-18 + 1*i1)) >= 0) && (((-9 + 1*i2)) >= 0)))) {
	          stg8_ld57_merged1817(stg8 /* buf name */, stg8_to_gp_1656, 0, ((-18 + 1*i1)), ((-9 + 1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg9_1_merged1777(stg8_FIFO_buf120_cache& stg8_FIFO_buf120, stg9_cache& stg9, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg8_FIFO_buf120
	auto stg8_FIFO_buf120_1_m__lp_16_m_stg9_1__p__15_rp___p__0_p_0_c______1_m__lp_stg9_0__p___m_5_rp___p___m_1_p_6_value = stg8_FIFO_buf120_stg9_1_merged1777_read_bundle_read(stg8_FIFO_buf120/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg9_1_cu1775(stg8_FIFO_buf120_1_m__lp_16_m_stg9_1__p__15_rp___p__0_p_0_c______1_m__lp_stg9_0__p___m_5_rp___p___m_1_p_6_value);
	// Produce: stg9
	stg9_stg9_1_merged1777_write_bundle_write(/* arg names */compute_result, stg9, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg9_ld61_merged1794(stg9_cache& stg9, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg9_to_gp_360, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg9
	auto stg9__lp_16_m_stg9_ld61__p__15_rp__c____stg9_ld62_value = stg9_stg9_ld61_merged1794_read_bundle_read(stg9/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg9_ld61_cu1793(stg9__lp_16_m_stg9_ld61__p__15_rp__c____stg9_ld62_value);
	// Produce: stg9_to_gp_360
	stg9_to_gp_360.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg8_to_gp_1656_ld121_merged1859(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg8_to_gp_1656, stg8_FIFO_buf120_cache& stg8_FIFO_buf120, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg8_to_gp_1656
	auto stg8_to_gp_1656__lp_16_m_stg8_to_gp_1656_ld121__p__15_rp__c____stg8_to_gp_1656_ld122_value = stg8_to_gp_1656.read();
	auto compute_result = stg8_to_gp_1656_ld121_cu1858(stg8_to_gp_1656__lp_16_m_stg8_to_gp_1656_ld121__p__15_rp__c____stg8_to_gp_1656_ld122_value);
	// Produce: stg8_FIFO_buf120
	stg8_FIFO_buf120_stg8_to_gp_1656_ld121_merged1859_write_bundle_write(/* arg names */compute_result, stg8_FIFO_buf120, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg8_to_gp_1656_ld122_stg9_0_stg9_ld62_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg8_to_gp_1656, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg9_to_gp_360) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg8_to_gp_1656_ld122_stg9_0_stg9_ld62__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg8_FIFO_buf120_cache stg8_FIFO_buf120;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg9_cache stg9;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg9_ld61_merged1794[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 31] : 0 <= d1 <= 1089 and 0 <= d2 <= 72; stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73; stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
//   { stg9_ld61_merged1794[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 31] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
// Condition for stg9_ld61_merged1794(((((-31 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-20 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-10 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg8_to_gp_1656_ld121_merged1859[d0 = 0, d1, d2] -> [0, 18 + d1, 9 + d2, 29] : 0 <= d1 <= 1091 and 0 <= d2 <= 73 }
// Condition for stg8_to_gp_1656_ld121_merged1859(((((-29 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-18 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-9 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg9_1_merged1777[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 30] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
// Condition for stg9_1_merged1777(((((-30 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-20 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-10 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 20 <= i1 <= 1109 and 10 <= i2 <= 82 and 30 <= i3 <= 31; [0, i1, i2, 29] : 18 <= i1 <= 1109 and 9 <= i2 <= 82 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 18; i1 <= 1109; i1++) {
	    for (int i2 = 9; i2 <= 82; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg8_to_gp_1656_ld121_merged1859(stg8_to_gp_1656 /* buf name */, stg8_FIFO_buf120, 0, ((-18 + 1*i1)), ((-9 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 20 and i2 >= 10 }
	        // { [i0, i1, i2] : i1 >= 20 and i2 >= 10 }
	          // { [i0, i1, i2] : -20 + i1 >= 0 }
	          // { [i0, i1, i2] : -10 + i2 >= 0 }
	        if ((((((-20 + 1*i1)) >= 0) && (((-10 + 1*i2)) >= 0)))) {
	          stg9_1_merged1777(stg8_FIFO_buf120 /* buf name */, stg9, 0, ((-20 + 1*i1)), ((-10 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 20 and i2 >= 10 }
	        // { [i0, i1, i2] : i1 >= 20 and i2 >= 10 }
	          // { [i0, i1, i2] : -20 + i1 >= 0 }
	          // { [i0, i1, i2] : -10 + i2 >= 0 }
	        if ((((((-20 + 1*i1)) >= 0) && (((-10 + 1*i2)) >= 0)))) {
	          stg9_ld61_merged1794(stg9 /* buf name */, stg9_to_gp_360, 0, ((-20 + 1*i1)), ((-10 + 1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg0_1_merged1750(in_FIFO_buf64_cache& in_FIFO_buf64, stg0_cache& stg0, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in_FIFO_buf64
	auto in_FIFO_buf64_1_m__lp_16_m_stg0_1__p__15_rp___p__0_p_0_c______1_m__lp_stg0_0__p___m_14_rp___p___m_1_p_15_value = in_FIFO_buf64_stg0_1_merged1750_read_bundle_read(in_FIFO_buf64/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg0_1_cu1748(in_FIFO_buf64_1_m__lp_16_m_stg0_1__p__15_rp___p__0_p_0_c______1_m__lp_stg0_0__p___m_14_rp___p___m_1_p_15_value);
	// Produce: stg0
	stg0_stg0_1_merged1750_write_bundle_write(/* arg names */compute_result, stg0, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_to_gp_20_ld65_merged1819(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */in_to_gp_20, in_FIFO_buf64_cache& in_FIFO_buf64, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in_to_gp_20
	auto in_to_gp_20__lp_16_m_in_to_gp_20_ld65__p__15_rp__c____in_to_gp_20_ld66_value = in_to_gp_20.read();
	auto compute_result = in_to_gp_20_ld65_cu1818(in_to_gp_20__lp_16_m_in_to_gp_20_ld65__p__15_rp__c____in_to_gp_20_ld66_value);
	// Produce: in_FIFO_buf64
	in_FIFO_buf64_in_to_gp_20_ld65_merged1819_write_bundle_write(/* arg names */compute_result, in_FIFO_buf64, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg0_ld5_merged1835(stg0_cache& stg0, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg0_to_gp_84, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg0
	auto stg0__lp_16_m_stg0_ld5__p__15_rp__c____stg0_ld6_value = stg0_stg0_ld5_merged1835_read_bundle_read(stg0/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg0_ld5_cu1834(stg0__lp_16_m_stg0_ld5__p__15_rp__c____stg0_ld6_value);
	// Produce: stg0_to_gp_84
	stg0_to_gp_84.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_in_to_gp_20_ld66_stg0_0_stg0_ld6_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */in_to_gp_20, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg0_to_gp_84) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_in_to_gp_20_ld66_stg0_0_stg0_ld6__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in_FIFO_buf64_cache in_FIFO_buf64;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg0_cache stg0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg0_ld5_merged1835[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 4] : 0 <= d1 <= 1107 and 0 <= d2 <= 81; stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81; in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
//   { stg0_ld5_merged1835[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 4] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
// Condition for stg0_ld5_merged1835(((((-4 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg0_1_merged1750[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 3] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
// Condition for stg0_1_merged1750(((((-3 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { in_to_gp_20_ld65_merged1819[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1109 and 0 <= d2 <= 82 }
// Condition for in_to_gp_20_ld65_merged1819(((((-2 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 2 <= i1 <= 1109 and 0 < i2 <= 82 and 3 <= i3 <= 4; [0, i1, i2, 2] : 0 <= i1 <= 1109 and 0 <= i2 <= 82 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 0; i1 <= 1109; i1++) {
	    for (int i2 = 0; i2 <= 82; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          in_to_gp_20_ld65_merged1819(in_to_gp_20 /* buf name */, in_FIFO_buf64, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 2 and i2 > 0 }
	        // { [i0, i1, i2] : i1 >= 2 and i2 > 0 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-2 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          stg0_1_merged1750(in_FIFO_buf64 /* buf name */, stg0, 0, ((-2 + 1*i1)), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 2 and i2 > 0 }
	        // { [i0, i1, i2] : i1 >= 2 and i2 > 0 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-2 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          stg0_ld5_merged1835(stg0 /* buf name */, stg0_to_gp_84, 0, ((-2 + 1*i1)), ((-1 + 1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg9_to_gp_360_ld125_merged1831(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg9_to_gp_360, stg9_FIFO_buf124_cache& stg9_FIFO_buf124, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg9_to_gp_360
	auto stg9_to_gp_360__lp_16_m_stg9_to_gp_360_ld125__p__15_rp__c____stg9_to_gp_360_ld126_value = stg9_to_gp_360.read();
	auto compute_result = stg9_to_gp_360_ld125_cu1830(stg9_to_gp_360__lp_16_m_stg9_to_gp_360_ld125__p__15_rp__c____stg9_to_gp_360_ld126_value);
	// Produce: stg9_FIFO_buf124
	stg9_FIFO_buf124_stg9_to_gp_360_ld125_merged1831_write_bundle_write(/* arg names */compute_result, stg9_FIFO_buf124, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg10_ld13_merged1809(stg10_cache& stg10, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg10_to_gp_412, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg10
	auto stg10__lp_16_m_stg10_ld13__p__15_rp__c____stg10_ld14_value = stg10_stg10_ld13_merged1809_read_bundle_read(stg10/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg10_ld13_cu1808(stg10__lp_16_m_stg10_ld13__p__15_rp__c____stg10_ld14_value);
	// Produce: stg10_to_gp_412
	stg10_to_gp_412.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg10_1_merged1780(stg9_FIFO_buf124_cache& stg9_FIFO_buf124, stg10_cache& stg10, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg9_FIFO_buf124
	auto stg9_FIFO_buf124_1_m__lp_16_m_stg10_1__p__15_rp___p__0_p_0_c______1_m__lp_stg10_0__p___m_4_rp___p___m_1_p_5_value = stg9_FIFO_buf124_stg10_1_merged1780_read_bundle_read(stg9_FIFO_buf124/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg10_1_cu1778(stg9_FIFO_buf124_1_m__lp_16_m_stg10_1__p__15_rp___p__0_p_0_c______1_m__lp_stg10_0__p___m_4_rp___p___m_1_p_5_value);
	// Produce: stg10
	stg10_stg10_1_merged1780_write_bundle_write(/* arg names */compute_result, stg10, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg10_0_stg10_ld14_stg9_to_gp_360_ld126_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg9_to_gp_360, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg10_to_gp_412) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg10_0_stg10_ld14_stg9_to_gp_360_ld126__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg10_cache stg10;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg9_FIFO_buf124_cache stg9_FIFO_buf124;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg10_ld13_merged1809[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 34] : 0 <= d1 <= 1087 and 0 <= d2 <= 71; stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71; stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
//   { stg10_ld13_merged1809[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 34] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
// Condition for stg10_ld13_merged1809(((((-34 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-22 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-11 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg10_1_merged1780[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 33] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
// Condition for stg10_1_merged1780(((((-33 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-22 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-11 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg9_to_gp_360_ld125_merged1831[d0 = 0, d1, d2] -> [0, 20 + d1, 10 + d2, 32] : 0 <= d1 <= 1089 and 0 <= d2 <= 72 }
// Condition for stg9_to_gp_360_ld125_merged1831(((((-32 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-20 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-10 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 22 <= i1 <= 1109 and 11 <= i2 <= 82 and 33 <= i3 <= 34; [0, i1, i2, 32] : 20 <= i1 <= 1109 and 10 <= i2 <= 82 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 20; i1 <= 1109; i1++) {
	    for (int i2 = 10; i2 <= 82; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg9_to_gp_360_ld125_merged1831(stg9_to_gp_360 /* buf name */, stg9_FIFO_buf124, 0, ((-20 + 1*i1)), ((-10 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 22 and i2 >= 11 }
	        // { [i0, i1, i2] : i1 >= 22 and i2 >= 11 }
	          // { [i0, i1, i2] : -22 + i1 >= 0 }
	          // { [i0, i1, i2] : -11 + i2 >= 0 }
	        if ((((((-22 + 1*i1)) >= 0) && (((-11 + 1*i2)) >= 0)))) {
	          stg10_1_merged1780(stg9_FIFO_buf124 /* buf name */, stg10, 0, ((-22 + 1*i1)), ((-11 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 22 and i2 >= 11 }
	        // { [i0, i1, i2] : i1 >= 22 and i2 >= 11 }
	          // { [i0, i1, i2] : -22 + i1 >= 0 }
	          // { [i0, i1, i2] : -11 + i2 >= 0 }
	        if ((((((-22 + 1*i1)) >= 0) && (((-11 + 1*i2)) >= 0)))) {
	          stg10_ld13_merged1809(stg10 /* buf name */, stg10_to_gp_412, 0, ((-22 + 1*i1)), ((-11 + 1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg11_1_merged1783(stg10_FIFO_buf76_cache& stg10_FIFO_buf76, stg11_cache& stg11, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg10_FIFO_buf76
	auto stg10_FIFO_buf76_1_m__lp_16_m_stg11_1__p__15_rp___p__0_p_0_c______1_m__lp_stg11_0__p___m_3_rp___p___m_1_p_4_value = stg10_FIFO_buf76_stg11_1_merged1783_read_bundle_read(stg10_FIFO_buf76/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg11_1_cu1781(stg10_FIFO_buf76_1_m__lp_16_m_stg11_1__p__15_rp___p__0_p_0_c______1_m__lp_stg11_0__p___m_3_rp___p___m_1_p_4_value);
	// Produce: stg11
	stg11_stg11_1_merged1783_write_bundle_write(/* arg names */compute_result, stg11, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg11_ld17_merged1801(stg11_cache& stg11, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg11_to_gp_516, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg11
	auto stg11__lp_16_m_stg11_ld17__p__15_rp__c____stg11_ld18_value = stg11_stg11_ld17_merged1801_read_bundle_read(stg11/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg11_ld17_cu1800(stg11__lp_16_m_stg11_ld17__p__15_rp__c____stg11_ld18_value);
	// Produce: stg11_to_gp_516
	stg11_to_gp_516.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg10_to_gp_412_ld77_merged1799(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg10_to_gp_412, stg10_FIFO_buf76_cache& stg10_FIFO_buf76, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg10_to_gp_412
	auto stg10_to_gp_412__lp_16_m_stg10_to_gp_412_ld77__p__15_rp__c____stg10_to_gp_412_ld78_value = stg10_to_gp_412.read();
	auto compute_result = stg10_to_gp_412_ld77_cu1798(stg10_to_gp_412__lp_16_m_stg10_to_gp_412_ld77__p__15_rp__c____stg10_to_gp_412_ld78_value);
	// Produce: stg10_FIFO_buf76
	stg10_FIFO_buf76_stg10_to_gp_412_ld77_merged1799_write_bundle_write(/* arg names */compute_result, stg10_FIFO_buf76, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg10_to_gp_412_ld78_stg11_0_stg11_ld18_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg10_to_gp_412, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg11_to_gp_516) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg10_to_gp_412_ld78_stg11_0_stg11_ld18__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg10_FIFO_buf76_cache stg10_FIFO_buf76;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg11_cache stg11;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71; stg11_ld17_merged1801[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 37] : 0 <= d1 <= 1085 and 0 <= d2 <= 70; stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
//   { stg10_to_gp_412_ld77_merged1799[d0 = 0, d1, d2] -> [0, 22 + d1, 11 + d2, 35] : 0 <= d1 <= 1087 and 0 <= d2 <= 71 }
// Condition for stg10_to_gp_412_ld77_merged1799(((((-35 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-22 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-11 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg11_ld17_merged1801[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 37] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
// Condition for stg11_ld17_merged1801(((((-37 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-24 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-12 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg11_1_merged1783[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 36] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
// Condition for stg11_1_merged1783(((((-36 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-24 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-12 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 24 <= i1 <= 1109 and 12 <= i2 <= 82 and 36 <= i3 <= 37; [0, i1, i2, 35] : 22 <= i1 <= 1109 and 11 <= i2 <= 82 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 22; i1 <= 1109; i1++) {
	    for (int i2 = 11; i2 <= 82; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg10_to_gp_412_ld77_merged1799(stg10_to_gp_412 /* buf name */, stg10_FIFO_buf76, 0, ((-22 + 1*i1)), ((-11 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 24 and i2 >= 12 }
	        // { [i0, i1, i2] : i1 >= 24 and i2 >= 12 }
	          // { [i0, i1, i2] : -24 + i1 >= 0 }
	          // { [i0, i1, i2] : -12 + i2 >= 0 }
	        if ((((((-24 + 1*i1)) >= 0) && (((-12 + 1*i2)) >= 0)))) {
	          stg11_1_merged1783(stg10_FIFO_buf76 /* buf name */, stg11, 0, ((-24 + 1*i1)), ((-12 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 24 and i2 >= 12 }
	        // { [i0, i1, i2] : i1 >= 24 and i2 >= 12 }
	          // { [i0, i1, i2] : -24 + i1 >= 0 }
	          // { [i0, i1, i2] : -12 + i2 >= 0 }
	        if ((((((-24 + 1*i1)) >= 0) && (((-12 + 1*i2)) >= 0)))) {
	          stg11_ld17_merged1801(stg11 /* buf name */, stg11_to_gp_516, 0, ((-24 + 1*i1)), ((-12 + 1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg12_ld21_merged1811(stg12_cache& stg12, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg12_to_gp_620, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg12
	auto stg12__lp_16_m_stg12_ld21__p__15_rp__c____stg12_ld22_value = stg12_stg12_ld21_merged1811_read_bundle_read(stg12/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg12_ld21_cu1810(stg12__lp_16_m_stg12_ld21__p__15_rp__c____stg12_ld22_value);
	// Produce: stg12_to_gp_620
	stg12_to_gp_620.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg11_to_gp_516_ld81_merged1849(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg11_to_gp_516, stg11_FIFO_buf80_cache& stg11_FIFO_buf80, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg11_to_gp_516
	auto stg11_to_gp_516__lp_16_m_stg11_to_gp_516_ld81__p__15_rp__c____stg11_to_gp_516_ld82_value = stg11_to_gp_516.read();
	auto compute_result = stg11_to_gp_516_ld81_cu1848(stg11_to_gp_516__lp_16_m_stg11_to_gp_516_ld81__p__15_rp__c____stg11_to_gp_516_ld82_value);
	// Produce: stg11_FIFO_buf80
	stg11_FIFO_buf80_stg11_to_gp_516_ld81_merged1849_write_bundle_write(/* arg names */compute_result, stg11_FIFO_buf80, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg12_1_merged1786(stg11_FIFO_buf80_cache& stg11_FIFO_buf80, stg12_cache& stg12, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg11_FIFO_buf80
	auto stg11_FIFO_buf80_1_m__lp_16_m_stg12_1__p__15_rp___p__0_p_0_c______1_m__lp_stg12_0__p___m_2_rp___p___m_1_p_3_value = stg11_FIFO_buf80_stg12_1_merged1786_read_bundle_read(stg11_FIFO_buf80/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg12_1_cu1784(stg11_FIFO_buf80_1_m__lp_16_m_stg12_1__p__15_rp___p__0_p_0_c______1_m__lp_stg12_0__p___m_2_rp___p___m_1_p_3_value);
	// Produce: stg12
	stg12_stg12_1_merged1786_write_bundle_write(/* arg names */compute_result, stg12, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg11_to_gp_516_ld82_stg12_0_stg12_ld22_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg11_to_gp_516, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg12_to_gp_620) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg11_to_gp_516_ld82_stg12_0_stg12_ld22__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg11_FIFO_buf80_cache stg11_FIFO_buf80;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg12_cache stg12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70; stg12_ld21_merged1811[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 40] : 0 <= d1 <= 1083 and 0 <= d2 <= 69; stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
//   { stg11_to_gp_516_ld81_merged1849[d0 = 0, d1, d2] -> [0, 24 + d1, 12 + d2, 38] : 0 <= d1 <= 1085 and 0 <= d2 <= 70 }
// Condition for stg11_to_gp_516_ld81_merged1849(((((-38 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-24 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-12 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg12_ld21_merged1811[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 40] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
// Condition for stg12_ld21_merged1811(((((-40 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-26 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-13 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg12_1_merged1786[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 39] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
// Condition for stg12_1_merged1786(((((-39 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-26 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-13 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 26 <= i1 <= 1109 and 13 <= i2 <= 82 and 39 <= i3 <= 40; [0, i1, i2, 38] : 24 <= i1 <= 1109 and 12 <= i2 <= 82 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 24; i1 <= 1109; i1++) {
	    for (int i2 = 12; i2 <= 82; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg11_to_gp_516_ld81_merged1849(stg11_to_gp_516 /* buf name */, stg11_FIFO_buf80, 0, ((-24 + 1*i1)), ((-12 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 26 and i2 >= 13 }
	        // { [i0, i1, i2] : i1 >= 26 and i2 >= 13 }
	          // { [i0, i1, i2] : -26 + i1 >= 0 }
	          // { [i0, i1, i2] : -13 + i2 >= 0 }
	        if ((((((-26 + 1*i1)) >= 0) && (((-13 + 1*i2)) >= 0)))) {
	          stg12_1_merged1786(stg11_FIFO_buf80 /* buf name */, stg12, 0, ((-26 + 1*i1)), ((-13 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 26 and i2 >= 13 }
	        // { [i0, i1, i2] : i1 >= 26 and i2 >= 13 }
	          // { [i0, i1, i2] : -26 + i1 >= 0 }
	          // { [i0, i1, i2] : -13 + i2 >= 0 }
	        if ((((((-26 + 1*i1)) >= 0) && (((-13 + 1*i2)) >= 0)))) {
	          stg12_ld21_merged1811(stg12 /* buf name */, stg12_to_gp_620, 0, ((-26 + 1*i1)), ((-13 + 1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg12_to_gp_620_ld85_merged1847(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg12_to_gp_620, stg12_FIFO_buf84_cache& stg12_FIFO_buf84, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg12_to_gp_620
	auto stg12_to_gp_620__lp_16_m_stg12_to_gp_620_ld85__p__15_rp__c____stg12_to_gp_620_ld86_value = stg12_to_gp_620.read();
	auto compute_result = stg12_to_gp_620_ld85_cu1846(stg12_to_gp_620__lp_16_m_stg12_to_gp_620_ld85__p__15_rp__c____stg12_to_gp_620_ld86_value);
	// Produce: stg12_FIFO_buf84
	stg12_FIFO_buf84_stg12_to_gp_620_ld85_merged1847_write_bundle_write(/* arg names */compute_result, stg12_FIFO_buf84, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg13_1_merged1789(stg12_FIFO_buf84_cache& stg12_FIFO_buf84, stg13_cache& stg13, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg12_FIFO_buf84
	auto stg12_FIFO_buf84_1_m__lp_16_m_stg13_1__p__15_rp___p__0_p_0_c______1_m__lp_stg13_0__p___m_1_rp___p___m_1_p_2_value = stg12_FIFO_buf84_stg13_1_merged1789_read_bundle_read(stg12_FIFO_buf84/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg13_1_cu1787(stg12_FIFO_buf84_1_m__lp_16_m_stg13_1__p__15_rp___p__0_p_0_c______1_m__lp_stg13_0__p___m_1_rp___p___m_1_p_2_value);
	// Produce: stg13
	stg13_stg13_1_merged1789_write_bundle_write(/* arg names */compute_result, stg13, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg13_ld25_merged1813(stg13_cache& stg13, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg13_to_gp_724, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg13
	auto stg13__lp_16_m_stg13_ld25__p__15_rp__c____stg13_ld26_value = stg13_stg13_ld25_merged1813_read_bundle_read(stg13/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg13_ld25_cu1812(stg13__lp_16_m_stg13_ld25__p__15_rp__c____stg13_ld26_value);
	// Produce: stg13_to_gp_724
	stg13_to_gp_724.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg12_to_gp_620_ld86_stg13_0_stg13_ld26_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg12_to_gp_620, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg13_to_gp_724) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg12_to_gp_620_ld86_stg13_0_stg13_ld26__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg12_FIFO_buf84_cache stg12_FIFO_buf84;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg13_cache stg13;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg13_ld25_merged1813[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 43] : 0 <= d1 <= 1081 and 0 <= d2 <= 68; stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69; stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
//   { stg13_ld25_merged1813[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 43] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
// Condition for stg13_ld25_merged1813(((((-43 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-28 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-14 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg12_to_gp_620_ld85_merged1847[d0 = 0, d1, d2] -> [0, 26 + d1, 13 + d2, 41] : 0 <= d1 <= 1083 and 0 <= d2 <= 69 }
// Condition for stg12_to_gp_620_ld85_merged1847(((((-41 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-26 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-13 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg13_1_merged1789[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 42] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
// Condition for stg13_1_merged1789(((((-42 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-28 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-14 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 28 <= i1 <= 1109 and 14 <= i2 <= 82 and 42 <= i3 <= 43; [0, i1, i2, 41] : 26 <= i1 <= 1109 and 13 <= i2 <= 82 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 26; i1 <= 1109; i1++) {
	    for (int i2 = 13; i2 <= 82; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg12_to_gp_620_ld85_merged1847(stg12_to_gp_620 /* buf name */, stg12_FIFO_buf84, 0, ((-26 + 1*i1)), ((-13 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 28 and i2 >= 14 }
	        // { [i0, i1, i2] : i1 >= 28 and i2 >= 14 }
	          // { [i0, i1, i2] : -28 + i1 >= 0 }
	          // { [i0, i1, i2] : -14 + i2 >= 0 }
	        if ((((((-28 + 1*i1)) >= 0) && (((-14 + 1*i2)) >= 0)))) {
	          stg13_1_merged1789(stg12_FIFO_buf84 /* buf name */, stg13, 0, ((-28 + 1*i1)), ((-14 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 28 and i2 >= 14 }
	        // { [i0, i1, i2] : i1 >= 28 and i2 >= 14 }
	          // { [i0, i1, i2] : -28 + i1 >= 0 }
	          // { [i0, i1, i2] : -14 + i2 >= 0 }
	        if ((((((-28 + 1*i1)) >= 0) && (((-14 + 1*i2)) >= 0)))) {
	          stg13_ld25_merged1813(stg13 /* buf name */, stg13_to_gp_724, 0, ((-28 + 1*i1)), ((-14 + 1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg13_to_gp_724_ld89_merged1853(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg13_to_gp_724, stg13_FIFO_buf88_cache& stg13_FIFO_buf88, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg13_to_gp_724
	auto stg13_to_gp_724__lp_16_m_stg13_to_gp_724_ld89__p__15_rp__c____stg13_to_gp_724_ld90_value = stg13_to_gp_724.read();
	auto compute_result = stg13_to_gp_724_ld89_cu1852(stg13_to_gp_724__lp_16_m_stg13_to_gp_724_ld89__p__15_rp__c____stg13_to_gp_724_ld90_value);
	// Produce: stg13_FIFO_buf88
	stg13_FIFO_buf88_stg13_to_gp_724_ld89_merged1853_write_bundle_write(/* arg names */compute_result, stg13_FIFO_buf88, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg14_1_merged1792(stg13_FIFO_buf88_cache& stg13_FIFO_buf88, stg14_cache& stg14, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg13_FIFO_buf88
	auto stg13_FIFO_buf88_1_m__lp_16_m_stg14_1__p__15_rp___p__0_p_0_c_____1_m_stg14_0__p___m_1_p_1_value = stg13_FIFO_buf88_stg14_1_merged1792_read_bundle_read(stg13_FIFO_buf88/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg14_1_cu1790(stg13_FIFO_buf88_1_m__lp_16_m_stg14_1__p__15_rp___p__0_p_0_c_____1_m_stg14_0__p___m_1_p_1_value);
	// Produce: stg14
	stg14_stg14_1_merged1792_write_bundle_write(/* arg names */compute_result, stg14, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg14_ld29_merged1827(stg14_cache& stg14, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg14_to_gp_128, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg14
	auto stg14__lp_16_m_stg14_ld29__p__15_rp__c____stg14_ld30_value = stg14_stg14_ld29_merged1827_read_bundle_read(stg14/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg14_ld29_cu1826(stg14__lp_16_m_stg14_ld29__p__15_rp__c____stg14_ld30_value);
	// Produce: stg14_to_gp_128
	stg14_to_gp_128.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg13_to_gp_724_ld90_stg14_0_stg14_ld30_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg13_to_gp_724, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg14_to_gp_128) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg13_to_gp_724_ld90_stg14_0_stg14_ld30__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg13_FIFO_buf88_cache stg13_FIFO_buf88;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg14_cache stg14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68; stg14_ld29_merged1827[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 67; stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
//   { stg13_to_gp_724_ld89_merged1853[d0 = 0, d1, d2] -> [0, 28 + d1, 14 + d2, 44] : 0 <= d1 <= 1081 and 0 <= d2 <= 68 }
// Condition for stg13_to_gp_724_ld89_merged1853(((((-44 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-28 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-14 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg14_ld29_merged1827[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 46] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
// Condition for stg14_ld29_merged1827(((((-46 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-30 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-15 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg14_1_merged1792[d0 = 0, d1, d2] -> [0, 30 + d1, 15 + d2, 45] : 0 <= d1 <= 1079 and 0 <= d2 <= 67 }
// Condition for stg14_1_merged1792(((((-45 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-30 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-15 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 30 <= i1 <= 1109 and 15 <= i2 <= 82 and 45 <= i3 <= 46; [0, i1, i2, 44] : 28 <= i1 <= 1109 and 14 <= i2 <= 82 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 28; i1 <= 1109; i1++) {
	    for (int i2 = 14; i2 <= 82; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg13_to_gp_724_ld89_merged1853(stg13_to_gp_724 /* buf name */, stg13_FIFO_buf88, 0, ((-28 + 1*i1)), ((-14 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 30 and i2 >= 15 }
	        // { [i0, i1, i2] : i1 >= 30 and i2 >= 15 }
	          // { [i0, i1, i2] : -30 + i1 >= 0 }
	          // { [i0, i1, i2] : -15 + i2 >= 0 }
	        if ((((((-30 + 1*i1)) >= 0) && (((-15 + 1*i2)) >= 0)))) {
	          stg14_1_merged1792(stg13_FIFO_buf88 /* buf name */, stg14, 0, ((-30 + 1*i1)), ((-15 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 30 and i2 >= 15 }
	        // { [i0, i1, i2] : i1 >= 30 and i2 >= 15 }
	          // { [i0, i1, i2] : -30 + i1 >= 0 }
	          // { [i0, i1, i2] : -15 + i2 >= 0 }
	        if ((((((-30 + 1*i1)) >= 0) && (((-15 + 1*i2)) >= 0)))) {
	          stg14_ld29_merged1827(stg14 /* buf name */, stg14_to_gp_128, 0, ((-30 + 1*i1)), ((-15 + 1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg0_to_gp_84_ld69_merged1845(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg0_to_gp_84, stg0_FIFO_buf68_cache& stg0_FIFO_buf68, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg0_to_gp_84
	auto stg0_to_gp_84__lp_16_m_stg0_to_gp_84_ld69__p__15_rp__c____stg0_to_gp_84_ld70_value = stg0_to_gp_84.read();
	auto compute_result = stg0_to_gp_84_ld69_cu1844(stg0_to_gp_84__lp_16_m_stg0_to_gp_84_ld69__p__15_rp__c____stg0_to_gp_84_ld70_value);
	// Produce: stg0_FIFO_buf68
	stg0_FIFO_buf68_stg0_to_gp_84_ld69_merged1845_write_bundle_write(/* arg names */compute_result, stg0_FIFO_buf68, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg1_ld9_merged1837(stg1_cache& stg1, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg1_to_gp_98, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg1
	auto stg1__lp_16_m_stg1_ld9__p__15_rp__c____stg1_ld10_value = stg1_stg1_ld9_merged1837_read_bundle_read(stg1/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg1_ld9_cu1836(stg1__lp_16_m_stg1_ld9__p__15_rp__c____stg1_ld10_value);
	// Produce: stg1_to_gp_98
	stg1_to_gp_98.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg1_1_merged1753(stg0_FIFO_buf68_cache& stg0_FIFO_buf68, stg1_cache& stg1, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg0_FIFO_buf68
	auto stg0_FIFO_buf68_1_m__lp_16_m_stg1_1__p__15_rp___p__0_p_0_c______1_m__lp_stg1_0__p___m_13_rp___p___m_1_p_14_value = stg0_FIFO_buf68_stg1_1_merged1753_read_bundle_read(stg0_FIFO_buf68/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg1_1_cu1751(stg0_FIFO_buf68_1_m__lp_16_m_stg1_1__p__15_rp___p__0_p_0_c______1_m__lp_stg1_0__p___m_13_rp___p___m_1_p_14_value);
	// Produce: stg1
	stg1_stg1_1_merged1753_write_bundle_write(/* arg names */compute_result, stg1, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg0_to_gp_84_ld70_stg1_0_stg1_ld10_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg0_to_gp_84, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg1_to_gp_98) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg0_to_gp_84_ld70_stg1_0_stg1_ld10__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg0_FIFO_buf68_cache stg0_FIFO_buf68;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg1_cache stg1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81; stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80; stg1_ld9_merged1837[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 7] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
//   { stg0_to_gp_84_ld69_merged1845[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 5] : 0 <= d1 <= 1107 and 0 <= d2 <= 81 }
// Condition for stg0_to_gp_84_ld69_merged1845(((((-5 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg1_1_merged1753[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 6] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
// Condition for stg1_1_merged1753(((((-6 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-4 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg1_ld9_merged1837[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 7] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
// Condition for stg1_ld9_merged1837(((((-7 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-4 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 4 <= i1 <= 1109 and 2 <= i2 <= 82 and 6 <= i3 <= 7; [0, i1, i2, 5] : 2 <= i1 <= 1109 and 0 < i2 <= 82 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 2; i1 <= 1109; i1++) {
	    for (int i2 = 1; i2 <= 82; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg0_to_gp_84_ld69_merged1845(stg0_to_gp_84 /* buf name */, stg0_FIFO_buf68, 0, ((-2 + 1*i1)), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 4 and i2 >= 2 }
	        // { [i0, i1, i2] : i1 >= 4 and i2 >= 2 }
	          // { [i0, i1, i2] : -4 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	        if ((((((-4 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0)))) {
	          stg1_1_merged1753(stg0_FIFO_buf68 /* buf name */, stg1, 0, ((-4 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 4 and i2 >= 2 }
	        // { [i0, i1, i2] : i1 >= 4 and i2 >= 2 }
	          // { [i0, i1, i2] : -4 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	        if ((((((-4 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0)))) {
	          stg1_ld9_merged1837(stg1 /* buf name */, stg1_to_gp_98, 0, ((-4 + 1*i1)), ((-2 + 1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void stg2_ld33_merged1805(stg2_cache& stg2, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg2_to_gp_1032, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg2
	auto stg2__lp_16_m_stg2_ld33__p__15_rp__c____stg2_ld34_value = stg2_stg2_ld33_merged1805_read_bundle_read(stg2/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg2_ld33_cu1804(stg2__lp_16_m_stg2_ld33__p__15_rp__c____stg2_ld34_value);
	// Produce: stg2_to_gp_1032
	stg2_to_gp_1032.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg2_1_merged1756(stg1_FIFO_buf72_cache& stg1_FIFO_buf72, stg2_cache& stg2, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg1_FIFO_buf72
	auto stg1_FIFO_buf72_1_m__lp_16_m_stg2_1__p__15_rp___p__0_p_0_c______1_m__lp_stg2_0__p___m_12_rp___p___m_1_p_13_value = stg1_FIFO_buf72_stg2_1_merged1756_read_bundle_read(stg1_FIFO_buf72/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg2_1_cu1754(stg1_FIFO_buf72_1_m__lp_16_m_stg2_1__p__15_rp___p__0_p_0_c______1_m__lp_stg2_0__p___m_12_rp___p___m_1_p_13_value);
	// Produce: stg2
	stg2_stg2_1_merged1756_write_bundle_write(/* arg names */compute_result, stg2, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg1_to_gp_98_ld73_merged1821(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */stg1_to_gp_98, stg1_FIFO_buf72_cache& stg1_FIFO_buf72, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: stg1_to_gp_98
	auto stg1_to_gp_98__lp_16_m_stg1_to_gp_98_ld73__p__15_rp__c____stg1_to_gp_98_ld74_value = stg1_to_gp_98.read();
	auto compute_result = stg1_to_gp_98_ld73_cu1820(stg1_to_gp_98__lp_16_m_stg1_to_gp_98_ld73__p__15_rp__c____stg1_to_gp_98_ld74_value);
	// Produce: stg1_FIFO_buf72
	stg1_FIFO_buf72_stg1_to_gp_98_ld73_merged1821_write_bundle_write(/* arg names */compute_result, stg1_FIFO_buf72, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stg1_to_gp_98_ld74_stg2_0_stg2_ld34_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg1_to_gp_98, HWStream<hw_uint<256> >& /* get_args num ports = 16 */stg2_to_gp_1032) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stg1_to_gp_98_ld74_stg2_0_stg2_ld34__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stg1_FIFO_buf72_cache stg1_FIFO_buf72;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg2_cache stg2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg2_ld33_merged1805[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 10] : 0 <= d1 <= 1103 and 0 <= d2 <= 79; stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79; stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
//   { stg2_ld33_merged1805[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 10] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
// Condition for stg2_ld33_merged1805(((((-10 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg2_1_merged1756[d0 = 0, d1, d2] -> [0, 6 + d1, 3 + d2, 9] : 0 <= d1 <= 1103 and 0 <= d2 <= 79 }
// Condition for stg2_1_merged1756(((((-9 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))
//   { stg1_to_gp_98_ld73_merged1821[d0 = 0, d1, d2] -> [0, 4 + d1, 2 + d2, 8] : 0 <= d1 <= 1105 and 0 <= d2 <= 80 }
// Condition for stg1_to_gp_98_ld73_merged1821(((((-8 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-4 + 1*i1)) >= 0) && (((1109 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((82 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 6 <= i1 <= 1109 and 3 <= i2 <= 82 and 9 <= i3 <= 10; [0, i1, i2, 8] : 4 <= i1 <= 1109 and 2 <= i2 <= 82 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 4; i1 <= 1109; i1++) {
	    for (int i2 = 2; i2 <= 82; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          stg1_to_gp_98_ld73_merged1821(stg1_to_gp_98 /* buf name */, stg1_FIFO_buf72, 0, ((-4 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 6 and i2 >= 3 }
	        // { [i0, i1, i2] : i1 >= 6 and i2 >= 3 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	        if ((((((-6 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0)))) {
	          stg2_1_merged1756(stg1_FIFO_buf72 /* buf name */, stg2, 0, ((-6 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 6 and i2 >= 3 }
	        // { [i0, i1, i2] : i1 >= 6 and i2 >= 3 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	        if ((((((-6 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0)))) {
	          stg2_ld33_merged1805(stg2 /* buf name */, stg2_to_gp_1032, 0, ((-6 + 1*i1)), ((-3 + 1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Driver function
void jac_d_16_opt(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 16 */in_off_chip, HWStream<hw_uint<256> >& /* get_args num ports = 16 */jac_d_16) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("jac_d_16_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__

#ifdef __VIVADO_SYNTH__
#pragma HLS dataflow
#endif //__VIVADO_SYNTH__

  HWStream< hw_uint<256> > in_to_gp_20;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=in_to_gp_20.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg14_to_gp_128;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg14_to_gp_128.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg2_to_gp_1032;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg2_to_gp_1032.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg3_to_gp_1136;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg3_to_gp_1136.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg4_to_gp_1240;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg4_to_gp_1240.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg5_to_gp_1344;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg5_to_gp_1344.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg6_to_gp_1448;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg6_to_gp_1448.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg7_to_gp_1552;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg7_to_gp_1552.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg8_to_gp_1656;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg8_to_gp_1656.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg9_to_gp_360;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg9_to_gp_360.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg0_to_gp_84;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg0_to_gp_84.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg10_to_gp_412;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg10_to_gp_412.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg11_to_gp_516;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg11_to_gp_516.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg12_to_gp_620;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg12_to_gp_620.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg13_to_gp_724;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg13_to_gp_724.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > stg1_to_gp_98;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stg1_to_gp_98.values depth=32
#endif //__VIVADO_SYNTH__


  Extracted_in_0_in_ld2_(in_off_chip, in_to_gp_20);
  Extracted_in_to_gp_20_ld66_stg0_0_stg0_ld6_(in_to_gp_20, stg0_to_gp_84);
  Extracted_stg0_to_gp_84_ld70_stg1_0_stg1_ld10_(stg0_to_gp_84, stg1_to_gp_98);
  Extracted_stg1_to_gp_98_ld74_stg2_0_stg2_ld34_(stg1_to_gp_98, stg2_to_gp_1032);
  Extracted_stg2_to_gp_1032_ld98_stg3_0_stg3_ld38_(stg2_to_gp_1032, stg3_to_gp_1136);
  Extracted_stg3_to_gp_1136_ld102_stg4_0_stg4_ld42_(stg3_to_gp_1136, stg4_to_gp_1240);
  Extracted_stg4_to_gp_1240_ld106_stg5_0_stg5_ld46_(stg4_to_gp_1240, stg5_to_gp_1344);
  Extracted_stg5_to_gp_1344_ld110_stg6_0_stg6_ld50_(stg5_to_gp_1344, stg6_to_gp_1448);
  Extracted_stg6_to_gp_1448_ld114_stg7_0_stg7_ld54_(stg6_to_gp_1448, stg7_to_gp_1552);
  Extracted_stg7_to_gp_1552_ld118_stg8_0_stg8_ld58_(stg7_to_gp_1552, stg8_to_gp_1656);
  Extracted_stg8_to_gp_1656_ld122_stg9_0_stg9_ld62_(stg8_to_gp_1656, stg9_to_gp_360);
  Extracted_stg10_0_stg10_ld14_stg9_to_gp_360_ld126_(stg9_to_gp_360, stg10_to_gp_412);
  Extracted_stg10_to_gp_412_ld78_stg11_0_stg11_ld18_(stg10_to_gp_412, stg11_to_gp_516);
  Extracted_stg11_to_gp_516_ld82_stg12_0_stg12_ld22_(stg11_to_gp_516, stg12_to_gp_620);
  Extracted_stg12_to_gp_620_ld86_stg13_0_stg13_ld26_(stg12_to_gp_620, stg13_to_gp_724);
  Extracted_stg13_to_gp_724_ld90_stg14_0_stg14_ld30_(stg13_to_gp_724, stg14_to_gp_128);
  Extracted_jac_d_16_0_stg14_to_gp_128_ld94_(stg14_to_gp_128, jac_d_16);

#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void jac_d_16_opt_wrapper(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 16 */in_off_chip, HWStream<hw_uint<256> >& /* get_args num ports = 16 */jac_d_16, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    jac_d_16_opt(in_off_chip, jac_d_16);
  }
}
#ifdef __VIVADO_SYNTH__
  // { in_1_merged1747[root = 0, in_0, in_1] -> in_off_chip[15 + 16in_1, in_0] : 0 <= in_0 <= 1109 and 0 <= in_1 <= 82; in_1_merged1747[root = 0, in_0, in_1] -> in_off_chip[14 + 16in_1, in_0] : 0 <= in_0 <= 1109 and 0 <= in_1 <= 82; in_1_merged1747[root = 0, in_0, in_1] -> in_off_chip[13 + 16in_1, in_0] : 0 <= in_0 <= 1109 and 0 <= in_1 <= 82; in_1_merged1747[root = 0, in_0, in_1] -> in_off_chip[12 + 16in_1, in_0] : 0 <= in_0 <= 1109 and 0 <= in_1 <= 82; in_1_merged1747[root = 0, in_0, in_1] -> in_off_chip[11 + 16in_1, in_0] : 0 <= in_0 <= 1109 and 0 <= in_1 <= 82; in_1_merged1747[root = 0, in_0, in_1] -> in_off_chip[10 + 16in_1, in_0] : 0 <= in_0 <= 1109 and 0 <= in_1 <= 82; in_1_merged1747[root = 0, in_0, in_1] -> in_off_chip[9 + 16in_1, in_0] : 0 <= in_0 <= 1109 and 0 <= in_1 <= 82; in_1_merged1747[root = 0, in_0, in_1] -> in_off_chip[8 + 16in_1, in_0] : 0 <= in_0 <= 1109 and 0 <= in_1 <= 82; in_1_merged1747[root = 0, in_0, in_1] -> in_off_chip[7 + 16in_1, in_0] : 0 <= in_0 <= 1109 and 0 <= in_1 <= 82; in_1_merged1747[root = 0, in_0, in_1] -> in_off_chip[6 + 16in_1, in_0] : 0 <= in_0 <= 1109 and 0 <= in_1 <= 82; in_1_merged1747[root = 0, in_0, in_1] -> in_off_chip[5 + 16in_1, in_0] : 0 <= in_0 <= 1109 and 0 <= in_1 <= 82; in_1_merged1747[root = 0, in_0, in_1] -> in_off_chip[4 + 16in_1, in_0] : 0 <= in_0 <= 1109 and 0 <= in_1 <= 82; in_1_merged1747[root = 0, in_0, in_1] -> in_off_chip[3 + 16in_1, in_0] : 0 <= in_0 <= 1109 and 0 <= in_1 <= 82; in_1_merged1747[root = 0, in_0, in_1] -> in_off_chip[2 + 16in_1, in_0] : 0 <= in_0 <= 1109 and 0 <= in_1 <= 82; in_1_merged1747[root = 0, in_0, in_1] -> in_off_chip[1 + 16in_1, in_0] : 0 <= in_0 <= 1109 and 0 <= in_1 <= 82; in_1_merged1747[root = 0, in_0, in_1] -> in_off_chip[16in_1, in_0] : 0 <= in_0 <= 1109 and 0 <= in_1 <= 82 }
const int in_1_merged1747_read_pipe0_num_transfers = 92130;
  // { jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> jac_d_16[15 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67; jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> jac_d_16[14 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67; jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> jac_d_16[13 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67; jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> jac_d_16[12 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67; jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> jac_d_16[11 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67; jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> jac_d_16[10 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67; jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> jac_d_16[9 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67; jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> jac_d_16[8 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67; jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> jac_d_16[7 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67; jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> jac_d_16[6 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67; jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> jac_d_16[5 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67; jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> jac_d_16[4 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67; jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> jac_d_16[3 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67; jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> jac_d_16[2 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67; jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> jac_d_16[1 + 16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67; jac_d_16_1_merged1797[root = 0, jac_d_16_0, jac_d_16_1] -> jac_d_16[16jac_d_16_1, jac_d_16_0] : 0 <= jac_d_16_0 <= 1079 and 0 <= jac_d_16_1 <= 67 }
const int jac_d_16_1_merged1797_write_pipe0_num_transfers = 73440;


extern "C" {

void jac_d_16_opt_accel(hw_uint<256>* in_1_merged1747_read_pipe0, hw_uint<256>* jac_d_16_1_merged1797_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = in_1_merged1747_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = jac_d_16_1_merged1797_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = in_1_merged1747_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = jac_d_16_1_merged1797_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<256> > in_1_merged1747_read_pipe0_channel;
  static HWStream<hw_uint<256> > jac_d_16_1_merged1797_write_pipe0_channel;

  burst_read<256>(in_1_merged1747_read_pipe0, in_1_merged1747_read_pipe0_channel, in_1_merged1747_read_pipe0_num_transfers*size);

  jac_d_16_opt_wrapper(in_1_merged1747_read_pipe0_channel, jac_d_16_1_merged1797_write_pipe0_channel, size);

  burst_write<256>(jac_d_16_1_merged1797_write_pipe0, jac_d_16_1_merged1797_write_pipe0_channel, jac_d_16_1_merged1797_write_pipe0_num_transfers*size);
}

}
extern "C" {

void jac_d_16_opt_rdai(HWStream<hw_uint<256> >& in_1_merged1747_read_pipe0, HWStream<hw_uint<256> >&  jac_d_16_1_merged1797_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = in_1_merged1747_read_pipe0
#pragma HLS INTERFACE axis register port = jac_d_16_1_merged1797_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  jac_d_16_opt(in_1_merged1747_read_pipe0, jac_d_16_1_merged1797_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

