/* Copyright(C) 2020 Cobac.Net All Rights Reserved. */
/* chapter: ï¿½ï¿½7ï¿½ï¿½            */
/* project: chardisp         */
/* outline: ï¿½ï¿½ï¿½ï¿½ï¿½\ï¿½ï¿½ï¿½ï¿½Hï¿½{ï¿½ï¿½ */

module chardisp_ip(
    /* AXI4-Liteï¿½Mï¿½ï¿½ */
    input           CLK, RST,
    input   [15:0]  WRADDR,
    input   [3:0]   BYTEEN,
    input           WREN,
    input   [31:0]  WRDATA,
    input   [15:0]  RDADDR,
    input           RDEN,
    output  [31:0]  RDDATA,
    /* VGAï¿½oï¿½ï¿½ */
    output          PCK,
    output  [3:0]   VGA_R, VGA_G, VGA_B,
    output          VGA_HS, VGA_VS,
    output  reg     VGA_DE
);

/* VGA(640ï¿½~480)ï¿½pï¿½pï¿½ï¿½ï¿½ï¿½ï¿½[ï¿½^ï¿½Ç‚İï¿½ï¿½ï¿½ */
`include "vga_param.vh"

wire    [9:0]   HCNT;
wire    [9:0]   VCNT;

/* syncgenï¿½Ú‘ï¿½ */
syncgen syncgen (
    .CLK    (CLK),
    .RST    (RST),
    .PCK    (PCK),
    .VGA_HS (VGA_HS),
    .VGA_VS (VGA_VS),
    .HCNT   (HCNT),
    .VCNT   (VCNT)
);

/* ï¿½ï¿½ï¿½ï¿½ï¿½Å‚ÌQï¿½Æ—pï¿½ÉƒJï¿½Eï¿½ï¿½ï¿½gï¿½lï¿½ï¿½ÏŠï¿½ */
wire [9:0] iHCNT = HCNT - HFRONT - HWIDTH - HBACK + 10'd8;
wire [9:0] iVCNT = VCNT - VFRONT - VWIDTH - VBACK - 10'd40;

/* VRAMï¿½Ú‘ï¿½ï¿½Mï¿½ï¿½ */
wire [23:0] vramout;
wire [11:0] addra;
wire [11:0] vramaddr;

assign addra = (RDEN) ? RDADDR[13:2]: WRADDR[13:2];
assign RDDATA[31:24] = 8'h00;
wire [2:0] wea = {3{WREN}} & BYTEEN[2:0];

/* VRAMï¿½Ú‘ï¿½ */
VRAM VRAM (
    .clka   (CLK),
    .wea    (wea),
    .addra  (addra),
    .dina   (WRDATA[23:0]),
    .douta  (RDDATA[23:0]),
    .clkb   (PCK),
    .web    (3'b0),
    .addrb  (vramaddr),
    .dinb   (24'h0),
    .doutb  (vramout)
);

wire [2:0] vdotcnt;
wire [7:0] cgout;

/* CGROMï¿½Ú‘ï¿½ */
CGROM CGROM (
    .addra  ({vramout[6:0], vdotcnt}),
    .douta  (cgout),
    .clka   (PCK)
);

/* HCNï¿½ï¿½VCNTï¿½ğ•¶ï¿½ï¿½Æƒhï¿½bï¿½gï¿½ÌƒJï¿½Eï¿½ï¿½ï¿½^ï¿½Æ‚ï¿½ï¿½Ä•ï¿½ï¿½ï¿½ï¿½Älï¿½ï¿½ï¿½ï¿½ */
wire [6:0] hchacnt = iHCNT[9:3];  /* ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Jï¿½Eï¿½ï¿½ï¿½^   */
wire [2:0] hdotcnt = iHCNT[2:0];  /* ï¿½ï¿½ï¿½ï¿½ï¿½hï¿½bï¿½gï¿½Jï¿½Eï¿½ï¿½ï¿½^ */
wire [5:0] vchacnt = iVCNT[8:3];  /* ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Jï¿½Eï¿½ï¿½ï¿½^   */
assign     vdotcnt = iVCNT[2:0];  /* ï¿½ï¿½ï¿½ï¿½ï¿½hï¿½bï¿½gï¿½Jï¿½Eï¿½ï¿½ï¿½^ */

/* VRAMï¿½ÌƒAï¿½hï¿½ï¿½ï¿½Xï¿½ï¿½ï¿½ï¿½  vramaddr ï¿½ï¿½ vchacnt ï¿½ï¿½ 80 ï¿½{ hchacnt */
assign vramaddr = (vchacnt<<6) + (vchacnt<<4) + hchacnt;

/* ï¿½Vï¿½tï¿½gï¿½ï¿½ï¿½Wï¿½Xï¿½^ */
reg [7:0] sreg;
wire sregld = (hdotcnt==3'h6 && iHCNT<10'd640);

always @( posedge PCK ) begin
    if ( RST )
        sreg <= 8'h00;
    else if ( sregld )
        sreg <= cgout;
    else
        sreg <= {sreg[6:0], 1'b0};
end

/* ï¿½Fï¿½ï¿½ï¿½ï¿½sregï¿½ï¿½LDï¿½Æ“ï¿½ï¿½ï¿½ï¿½Éï¿½èï¿½ï¿½ */
reg [11:0] color;

always @( posedge PCK ) begin
    if ( RST )
        color <= 12'h000;
    else if ( sregld )
        color <= vramout[19:8];
end

/* ï¿½ï¿½ï¿½ï¿½ï¿½Aï¿½ï¿½ï¿½ï¿½ï¿½\ï¿½ï¿½ï¿½Cï¿½lï¿½[ï¿½uï¿½ï¿½ï¿½Mï¿½ï¿½ */
wire hdispen = (10'd7<=iHCNT && iHCNT<10'd647);
wire vdispen = (iVCNT<9'd400);

/* RGBï¿½oï¿½ÍMï¿½ï¿½ï¿½ì¬ */
reg [11:0] vga_rgb;

always @( posedge PCK ) begin
    if ( RST )
        vga_rgb <= 12'h000;
    else
        vga_rgb <= color & {12{hdispen & vdispen & sreg[7]}};
end

assign {VGA_R, VGA_G, VGA_B} = vga_rgb;

/* VGA_DEï¿½ì¬ */
always @( posedge PCK ) begin
    if ( RST )
        VGA_DE <= 1'b0;
    else
        VGA_DE <= hdispen & (9'd45<=VCNT); /* ï¿½ã‰ºï¿½Ìï¿½ï¿½\ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ü‚ß‚ï¿½ */
end

endmodule
