{
    "nl": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/48-openroad-fillinsertion/systolic_top_uart_4parallel_q8_24.nl.v",
    "pnl": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/48-openroad-fillinsertion/systolic_top_uart_4parallel_q8_24.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/48-openroad-fillinsertion/systolic_top_uart_4parallel_q8_24.def",
    "lef": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/54-magic-writelef/systolic_top_uart_4parallel_q8_24.lef",
    "openroad-lef": null,
    "odb": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/48-openroad-fillinsertion/systolic_top_uart_4parallel_q8_24.odb",
    "sdc": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/48-openroad-fillinsertion/systolic_top_uart_4parallel_q8_24.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/nom_tt_025C_1v80/systolic_top_uart_4parallel_q8_24__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/nom_ss_100C_1v60/systolic_top_uart_4parallel_q8_24__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/nom_ff_n40C_1v95/systolic_top_uart_4parallel_q8_24__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/min_tt_025C_1v80/systolic_top_uart_4parallel_q8_24__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/min_ss_100C_1v60/systolic_top_uart_4parallel_q8_24__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/min_ff_n40C_1v95/systolic_top_uart_4parallel_q8_24__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/max_tt_025C_1v80/systolic_top_uart_4parallel_q8_24__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/max_ss_100C_1v60/systolic_top_uart_4parallel_q8_24__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/max_ff_n40C_1v95/systolic_top_uart_4parallel_q8_24__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/49-openroad-rcx/nom/systolic_top_uart_4parallel_q8_24.nom.spef",
        "min_*": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/49-openroad-rcx/min/systolic_top_uart_4parallel_q8_24.min.spef",
        "max_*": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/49-openroad-rcx/max/systolic_top_uart_4parallel_q8_24.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/nom_tt_025C_1v80/systolic_top_uart_4parallel_q8_24__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/nom_ss_100C_1v60/systolic_top_uart_4parallel_q8_24__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/nom_ff_n40C_1v95/systolic_top_uart_4parallel_q8_24__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/min_tt_025C_1v80/systolic_top_uart_4parallel_q8_24__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/min_ss_100C_1v60/systolic_top_uart_4parallel_q8_24__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/min_ff_n40C_1v95/systolic_top_uart_4parallel_q8_24__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/max_tt_025C_1v80/systolic_top_uart_4parallel_q8_24__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/max_ss_100C_1v60/systolic_top_uart_4parallel_q8_24__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/50-openroad-stapostpnr/max_ff_n40C_1v95/systolic_top_uart_4parallel_q8_24__max_ff_n40C_1v95.lib"
    },
    "spice": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/57-magic-spiceextraction/systolic_top_uart_4parallel_q8_24.spice",
    "mag": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/52-magic-streamout/systolic_top_uart_4parallel_q8_24.mag",
    "gds": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/52-magic-streamout/systolic_top_uart_4parallel_q8_24.gds",
    "mag_gds": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/52-magic-streamout/systolic_top_uart_4parallel_q8_24.magic.gds",
    "klayout_gds": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/53-klayout-streamout/systolic_top_uart_4parallel_q8_24.klayout.gds",
    "json_h": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/05-yosys-jsonheader/systolic_top_uart_4parallel_q8_24.h.json",
    "vh": "/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/26-odb-writeverilogheader/systolic_top_uart_4parallel_q8_24.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 509,
        "design__inferred_latch__count": 0,
        "design__instance__count": 13923,
        "design__instance__area": 17576.9,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 7.26868677247694e-07,
        "power__switching__total": 4.818106731363514e-07,
        "power__leakage__total": 5.5852861891025896e-08,
        "power__total": 1.264532215827785e-06,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0.0,
        "clock__skew__worst_setup": 0.0,
        "timing__hold__ws": Infinity,
        "timing__setup__ws": Infinity,
        "timing__hold__tns": 0.0,
        "timing__setup__tns": 0.0,
        "timing__hold__wns": 0.0,
        "timing__setup__wns": 0.0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": Infinity,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 1000.0 1000.0",
        "design__core__bbox": "2.76 10.88 996.82 987.36",
        "flow__warnings__count": 3,
        "flow__errors__count": 0,
        "design__io": 18,
        "design__die__area": 1000000,
        "design__core__area": 970680,
        "design__instance__count__stdcell": 13923,
        "design__instance__area__stdcell": 17576.9,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.0181078,
        "design__instance__utilization__stdcell": 0.0181078,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 16,
        "design__io__hpwl": 5568881,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 1248.94,
        "design__violations": 0,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "route__net": 33,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 3,
        "route__wirelength__iter:1": 1222,
        "route__drc_errors__iter:2": 2,
        "route__wirelength__iter:2": 1226,
        "route__drc_errors__iter:3": 1,
        "route__wirelength__iter:3": 1224,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 1225,
        "route__drc_errors": 0,
        "route__wirelength": 1225,
        "route__vias": 98,
        "route__vias__singlecut": 98,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 5,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 961.25,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 12,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 12,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 12,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.0,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.0,
        "timing__hold__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 12,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.0,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.0,
        "timing__hold__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0.0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0.0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 12,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.0,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.0,
        "timing__hold__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 12,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.0,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.0,
        "timing__hold__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 12,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.0,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.0,
        "timing__hold__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0.0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0.0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 12,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.0,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.0,
        "timing__hold__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 12,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 12,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.16082e-06,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 6.02193e-07,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 2.47337e-10,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 6.02193e-07,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 3.43e-10,
        "ir__drop__worst": 1.16e-06,
        "magic__drc_error__count": 0,
        "magic__illegal_overlap__count": 0
    }
}