{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550008094978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550008094983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 12 16:48:14 2019 " "Processing started: Tue Feb 12 16:48:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550008094983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1550008094983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Project -c Project " "Command: quartus_drc Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1550008094983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1550008096183 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1550008096407 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1550008096415 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1550008096415 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1550008096415 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1550008096415 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1550008096430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1550008096430 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1550008096430 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1550008096430 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1550008096447 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 5243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096865 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1550008096865 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 115 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 115 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " regval2_ID\[1\] " "Node  \"regval2_ID\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 236 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 5266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " Decoder2~3 " "Node  \"Decoder2~3\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " mispred_EX_w " "Node  \"mispred_EX_w\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[3\] " "Node  \"inst_FE\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[6\] " "Node  \"PC_FE\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[5\]~DUPLICATE " "Node  \"PC_FE\[5\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 6755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " ctrlsig_ID\[3\] " "Node  \"ctrlsig_ID\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[4\] " "Node  \"PC_FE\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[3\]~DUPLICATE " "Node  \"PC_FE\[3\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 6753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[0\]~DUPLICATE " "Node  \"inst_FE\[0\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 6709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " Decoder2~7 " "Node  \"Decoder2~7\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[8\] " "Node  \"PC_FE\[8\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " always2~0 " "Node  \"always2~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " Decoder2~6 " "Node  \"Decoder2~6\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[2\] " "Node  \"PC_FE\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " Decoder2~14 " "Node  \"Decoder2~14\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[1\]~DUPLICATE " "Node  \"inst_FE\[1\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 6710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[9\] " "Node  \"PC_FE\[9\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " Decoder2~5 " "Node  \"Decoder2~5\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " regval2_EX\[9\] " "Node  \"regval2_EX\[9\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 334 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " Decoder2~9 " "Node  \"Decoder2~9\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " Decoder2~13 " "Node  \"Decoder2~13\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[2\] " "Node  \"inst_FE\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " Decoder2~1 " "Node  \"Decoder2~1\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " Decoder2~2 " "Node  \"Decoder2~2\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " Decoder2~10 " "Node  \"Decoder2~10\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " Decoder2~11 " "Node  \"Decoder2~11\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " Decoder2~15 " "Node  \"Decoder2~15\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_NODES_INFO" " Decoder2~8 " "Node  \"Decoder2~8\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096869 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1550008096869 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1550008096869 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 5266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " always2~0 " "Node  \"always2~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[5\]~DUPLICATE " "Node  \"PC_FE\[5\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 6755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[6\] " "Node  \"PC_FE\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[2\] " "Node  \"inst_FE\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[3\] " "Node  \"inst_FE\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[8\] " "Node  \"PC_FE\[8\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[4\] " "Node  \"inst_FE\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[5\] " "Node  \"inst_FE\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[6\] " "Node  \"inst_FE\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[7\] " "Node  \"inst_FE\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[1\]~DUPLICATE " "Node  \"inst_FE\[1\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 6710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " op2_ID\[0\] " "Node  \"op2_ID\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 236 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[0\]~DUPLICATE " "Node  \"inst_FE\[0\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 6709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[9\] " "Node  \"PC_FE\[9\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[4\] " "Node  \"PC_FE\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[2\] " "Node  \"PC_FE\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " op2_ID\[3\] " "Node  \"op2_ID\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 236 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[7\] " "Node  \"aluout_EX\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 334 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[3\] " "Node  \"aluout_EX\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 334 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[13\] " "Node  \"aluout_EX\[13\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 334 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[5\] " "Node  \"aluout_EX\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 334 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[10\] " "Node  \"aluout_EX\[10\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 334 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[3\]~DUPLICATE " "Node  \"PC_FE\[3\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 6753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[14\] " "Node  \"aluout_EX\[14\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 334 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[4\] " "Node  \"aluout_EX\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 334 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[12\] " "Node  \"aluout_EX\[12\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 334 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[2\] " "Node  \"aluout_EX\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 334 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[8\] " "Node  \"aluout_EX\[8\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 334 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[15\]~150 " "Node  \"aluout_EX_r\[15\]~150\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 268 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550008096871 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1550008096871 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1550008096871 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "165 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 165 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1550008096872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550008096958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 12 16:48:16 2019 " "Processing ended: Tue Feb 12 16:48:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550008096958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550008096958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550008096958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1550008096958 ""}
