============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:54:26 am
  Module:                 UART_TX
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

       Pin                Type       Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock CLK)             launch                                    0 R 
U0_parity_calc
  DATA_V_reg[5]/CK                                100    +0       0 R 
  DATA_V_reg[5]/Q       SDFFRHQX1         2  1.1   11   +75      75 R 
  g380__4733/B                                           +0      75   
  g380__4733/Y          XNOR2X1           1  0.5    8   +31     106 F 
  g375__7482/B                                           +0     106   
  g375__7482/Y          XNOR2X1           1  0.6    8   +35     141 R 
  g370__5115/B                                           +0     141   
  g370__5115/Y          XNOR2X1           1  0.5    8   +31     172 F 
  g369__1881/B                                           +0     172   
  g369__1881/Y          XNOR2X1           1  0.6    8   +35     207 R 
  g368__6131/B                                           +0     207   
  g368__6131/Y          XNOR2X1           1  0.5    8   +31     237 F 
  g367__7098/B                                           +0     237   
  g367__7098/Y          XNOR2X1           1  0.6    8   +35     272 R 
  g366__8246/B                                           +0     272   
  g366__8246/Y          XNOR2X1           1  0.5    8   +31     303 F 
  g365__5122/B                                           +0     303   
  g365__5122/Y          XNOR2X1           1  0.5    7   +35     338 R 
  parity_reg/SI    <<<  SDFFRHQX1                        +0     338   
  parity_reg/CK         setup                     100   +28     366 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)             capture                                2500 R 
                        uncertainty                     -10    2490 R 
----------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    2124ps 
Start-point  : U0_parity_calc/DATA_V_reg[5]/CK
End-point    : U0_parity_calc/parity_reg/SI

