*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Fri Nov 04 10:25:22 EET 2022
         ppid/pid : 3047/3057
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.12.1.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /mnt/hgfs/shared/VLSI-Projects/Project_1
         logfile  : /mnt/hgfs/shared/VLSI-Projects/Project_1/oasys.log.00
         tmpdir   : /tmp/oasys.3047/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source ./scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Projects/Project_1/fp_adder exists and will be used.
/mnt/hgfs/shared/VLSI-Projects/Project_1/fp_adder/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Projects/Project_1/fp_adder/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Projects/Project_1/fp_adder/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source ./scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
reading /mnt/hgfs/shared/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 1 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /mnt/hgfs/shared/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Projects/Project_1/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Projects/Project_1/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {fp_adder.v count_leading_zeros.v simpleAdder.v} -include {/mnt/hgfs/shared/VLSI-Projects/Project_1/rtl//** /mnt/hgfs/shared/VLSI-Projects/Project_1/lib_data /mnt/hgfs/shared/VLSI-Projects/Project_1/rtl/adders_in_labs /mnt/hgfs/shared/VLSI-Projects/Project_1/rtl/CarryBypassAdder /mnt/hgfs/shared/VLSI-Projects/Project_1/rtl/CarrySkipAdder /mnt/hgfs/shared/VLSI-Projects/Project_1/rtl/cia /mnt/hgfs/shared/VLSI-Projects/Project_1/rtl/fp_adder /mnt/hgfs/shared/VLSI-Projects/Project_1/rtl/ripple_adder /mnt/hgfs/shared/VLSI-Projects/Project_1/rtl/simpleAdder /mnt/hgfs/shared/VLSI-Projects/Project_1/rtl/testBench}
info:    File 'fp_adder.v', resolved to path '/mnt/hgfs/shared/VLSI-Projects/Project_1/rtl/fp_adder/fp_adder.v' using search_path variable.  [CMD-126]
info:    File 'count_leading_zeros.v', resolved to path '/mnt/hgfs/shared/VLSI-Projects/Project_1/rtl/fp_adder/count_leading_zeros.v' using search_path variable.  [CMD-126]
info:    File 'simpleAdder.v', resolved to path '/mnt/hgfs/shared/VLSI-Projects/Project_1/rtl/fp_adder/simpleAdder.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
Top-most available layer for routing set to metal8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source ./scripts/2_synthesize_optimize.tcl
> synthesize -module fp_adder
starting synthesize at 00:00:01(cpu)/0:00:28(wall) 72MB(vsz)/321MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'fp_adder' (depth 1) ((/mnt/hgfs/shared/VLSI-Projects/Project_1/rtl/fp_adder/fp_adder.v:1)[7])  [VLOG-400]
info:    synthesizing module 'simpleAdder' (depth 2) ((/mnt/hgfs/shared/VLSI-Projects/Project_1/rtl/fp_adder/simpleAdder.v:2)[7])  [VLOG-400]
info:    module 'simpleAdder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'simpleAdder' (depth 2) (1#3) ((/mnt/hgfs/shared/VLSI-Projects/Project_1/rtl/fp_adder/simpleAdder.v:2)[7])  [VLOG-401]
info:    synthesizing module 'count_leading_zeros' (depth 2) ((/mnt/hgfs/shared/VLSI-Projects/Project_1/rtl/fp_adder/count_leading_zeros.v:1)[7])  [VLOG-400]
info:    module 'count_leading_zeros' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'count_leading_zeros' (depth 2) (2#3) ((/mnt/hgfs/shared/VLSI-Projects/Project_1/rtl/fp_adder/count_leading_zeros.v:1)[7])  [VLOG-401]
info:    module 'fp_adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'fp_adder' (depth 1) (3#3) ((/mnt/hgfs/shared/VLSI-Projects/Project_1/rtl/fp_adder/fp_adder.v:1)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:02(cpu)/0:00:28(wall) 96MB(vsz)/345MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Projects/Project_1/fp_adder/odb/2_synthesized.odb
info:    design 'fp_adder' has no physical info  [WRITE-120]
warning: WrSdc.. design 'fp_adder' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Projects/Project_1/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10 
> set transition          0.707325
> set io_clock_period     20
> #set pad_delay           0.01
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} 
> set_load                ${pad_load}   [ all_outputs ]
> set_output_delay -clock  vsysclk   0.5 [all_outputs]
> set_input_delay -clock  vsysclk 1 [all_inputs]
> 
> 
> 
> 
> # set_false_path   -from [ get_ports rst ]
> 
> 
> # set_input_transition    ${transition} [ all_inputs ]
> 
> 
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       0|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       0|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------+-----------+------------
                        |        |Area (squm)|Leakage (uW)
------------------------+--------+-----------+------------
Design Name             |fp_adder|           |            
  Total Instances       |    1156|       1408|      30.934
    Macros              |       0|          0|       0.000
    Pads                |       0|          0|       0.000
    Phys                |       0|          0|       0.000
    Blackboxes          |       0|          0|       0.000
    Cells               |    1156|       1408|      30.934
      Buffers           |       0|          0|       0.000
      Inverters         |     349|        186|       5.009
      Clock-Gates       |       0|          0|       0.000
      Combinational     |     807|       1223|      25.924
      Latches           |       0|          0|       0.000
      FlipFlops         |       0|          0|       0.000
       Single-Bit FF    |       0|          0|       0.000
       Multi-Bit FF     |       0|          0|       0.000
       Clock-Gated      |       0|           |            
       Bits             |       0|          0|       0.000
         Load-Enabled   |       0|           |            
         Clock-Gated    |       0|           |            
  Tristate Pin Count    |       0|           |            
Physical Info           |Unplaced|           |            
  Chip Size (mm x mm)   |        |          0|            
  Fixed Cell Area       |        |          0|            
    Phys Only           |       0|          0|            
  Placeable Area        |        |          0|            
  Movable Cell Area     |        |       1408|            
  Utilization (%)       |        |           |            
  Chip Utilization (%)  |        |           |            
  Total Wire Length (mm)|   0.000|           |            
  Longest Wire (mm)     |        |           |            
  Average Wire (mm)     |        |           |            
------------------------+--------+-----------+------------
> all_inputs
> group_path -name I2R -from { A[31] A[30] A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] B[31] B[30] B[29] B[28] B[27] B[26] B[25] B[24] B[23] B[22] B[21] B[20] B[19] B[18] B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] }
# group_path -from {A[31]} {A[30]} {A[29]} {A[28]} {A[27]} {A[26]} {A[25]} {A[24]} {A[23]} {A[22]} {A[21]} {A[20]} {A[19]} {A[18]} {A[17]} {A[16]} {A[15]} {A[14]} {A[13]} {A[12]} {A[11]} {A[10]} {A[9]} {A[8]} {A[7]} {A[6]} {A[5]} {A[4]} {A[3]} {A[2]} {A[1]} {A[0]} {B[31]} {B[30]} {B[29]} {B[28]} {B[27]} {B[26]} {B[25]} {B[24]} {B[23]} {B[22]} {B[21]} {B[20]} {B[19]} {B[18]} {B[17]} {B[16]} {B[15]} {B[14]} {B[13]} {B[12]} {B[11]} {B[10]} {B[9]} {B[8]} {B[7]} {B[6]} {B[5]} {B[4]} {B[3]} {B[2]} {B[1]} {B[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { A[31] A[30] A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] B[31] B[30] B[29] B[28] B[27] B[26] B[25] B[24] B[23] B[22] B[21] B[20] B[19] B[18] B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] } -to { Sum[31] Sum[30] Sum[29] Sum[28] Sum[27] Sum[26] Sum[25] Sum[24] Sum[23] Sum[22] Sum[21] Sum[20] Sum[19] Sum[18] Sum[17] Sum[16] Sum[15] Sum[14] Sum[13] Sum[12] Sum[11] Sum[10] Sum[9] Sum[8] Sum[7] Sum[6] Sum[5] Sum[4] Sum[3] Sum[2] Sum[1] Sum[0] overflow underflow }
# group_path -from {A[31]} {A[30]} {A[29]} {A[28]} {A[27]} {A[26]} {A[25]} {A[24]} {A[23]} {A[22]} {A[21]} {A[20]} {A[19]} {A[18]} {A[17]} {A[16]} {A[15]} {A[14]} {A[13]} {A[12]} {A[11]} {A[10]} {A[9]} {A[8]} {A[7]} {A[6]} {A[5]} {A[4]} {A[3]} {A[2]} {A[1]} {A[0]} {B[31]} {B[30]} {B[29]} {B[28]} {B[27]} {B[26]} {B[25]} {B[24]} {B[23]} {B[22]} {B[21]} {B[20]} {B[19]} {B[18]} {B[17]} {B[16]} {B[15]} {B[14]} {B[13]} {B[12]} {B[11]} {B[10]} {B[9]} {B[8]} {B[7]} {B[6]} {B[5]} {B[4]} {B[3]} {B[2]} {B[1]} {B[0]} -to {Sum[31]} {Sum[30]} {Sum[29]} {Sum[28]} {Sum[27]} {Sum[26]} {Sum[25]} {Sum[24]} {Sum[23]} {Sum[22]} {Sum[21]} {Sum[20]} {Sum[19]} {Sum[18]} {Sum[17]} {Sum[16]} {Sum[15]} {Sum[14]} {Sum[13]} {Sum[12]} {Sum[11]} {Sum[10]} {Sum[9]} {Sum[8]} {Sum[7]} {Sum[6]} {Sum[5]} {Sum[4]} {Sum[3]} {Sum[2]} {Sum[1]} {Sum[0]} overflow underflow
> all_outputs
> group_path -name R2O -to { Sum[31] Sum[30] Sum[29] Sum[28] Sum[27] Sum[26] Sum[25] Sum[24] Sum[23] Sum[22] Sum[21] Sum[20] Sum[19] Sum[18] Sum[17] Sum[16] Sum[15] Sum[14] Sum[13] Sum[12] Sum[11] Sum[10] Sum[9] Sum[8] Sum[7] Sum[6] Sum[5] Sum[4] Sum[3] Sum[2] Sum[1] Sum[0] overflow underflow }
# group_path -to {Sum[31]} {Sum[30]} {Sum[29]} {Sum[28]} {Sum[27]} {Sum[26]} {Sum[25]} {Sum[24]} {Sum[23]} {Sum[22]} {Sum[21]} {Sum[20]} {Sum[19]} {Sum[18]} {Sum[17]} {Sum[16]} {Sum[15]} {Sum[14]} {Sum[13]} {Sum[12]} {Sum[11]} {Sum[10]} {Sum[9]} {Sum[8]} {Sum[7]} {Sum[6]} {Sum[5]} {Sum[4]} {Sum[3]} {Sum[2]} {Sum[1]} {Sum[0]} overflow underflow
> optimize -virtual
starting optimize at 00:00:02(cpu)/0:00:28(wall) 99MB(vsz)/345MB(peak)
Log file for child PID=3100:  /mnt/hgfs/shared/VLSI-Projects/Project_1/oasys.etc.00/oasys.w1.00.log 
Log file for child PID=3102:  /mnt/hgfs/shared/VLSI-Projects/Project_1/oasys.etc.00/oasys.w2.00.log 
Log file for child PID=3106:  /mnt/hgfs/shared/VLSI-Projects/Project_1/oasys.etc.00/oasys.w3.00.log 
Log file for child PID=3112:  /mnt/hgfs/shared/VLSI-Projects/Project_1/oasys.etc.00/oasys.w4.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1375.0squm (#1, 0 secs)
info: optimized 'fp_adder__genmod__0' area changed -431.2squm (x1), total 943.8squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 943.8squm (#3, 0 secs)
done optimizing area at 00:00:06(cpu)/0:00:32(wall) 102MB(vsz)/365MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'fp_adder' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 943.8squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: suspended path group default @ <ill>ps
info: suspended path group I2R @ <ill>ps
info: activated path group I2O @ 15359.8ps
info: suspended path group R2O @ <ill>ps
info: finished path group I2O @ 15359.8ps
info: reactivating path groups
info: reactivated path group I2O @ 15359.8ps
info: finished path group I2O @ 15359.8ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module fp_adder
info: optimized 'fp_adder__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 1.94 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 15359.8ps (0.0ps) (1 secs / 25.6%)
done optimizing virtual at 00:00:09(cpu)/0:00:35(wall) 109MB(vsz)/365MB(peak)
finished optimize at 00:00:09(cpu)/0:00:35(wall) 109MB(vsz)/365MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Projects/Project_1/fp_adder/odb/2_virtual_opt.odb
> report_timing
Report for group default
Report for group I2R
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: B[24]
    (Clocked by vsysclk R)
Endpoint: Sum[29]
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 19500.0
    (Clock shift: 20000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 4140.2
Slack: 15359.8
Logic depth: 49
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
B[24]                    {set_input_delay}        r   1000.0   1000.0   1000.0                        1.7     27.2      1                                   
i_0_0_567/A->ZN          INV_X8                  rf   1006.1      6.1      6.0      0.1      0.0      1.1     16.3      4              /PD_TOP        (1.10)
i_0_0_544/A1->ZN         NOR2_X4                 fr   1033.0     26.9     26.9      0.0      4.8      0.6      8.6      2              /PD_TOP        (1.10)
i_0_0_542/B1->ZN         OAI21_X4                rf   1052.3     19.3     19.3      0.0     20.4      0.6      7.9      2              /PD_TOP        (1.10)
i_0_0_540/B1->ZN         OAI21_X4                fr   1084.3     32.0     32.0      0.0     10.9      0.6      7.9      2              /PD_TOP        (1.10)
i_0_0_536/B2->ZN         AOI21_X4                rf   1104.3     20.0     20.0      0.0     22.6      0.6      7.8      2              /PD_TOP        (1.10)
i_0_0_171/A->ZN          XNOR2_X2*               fr   1203.8     99.5     99.5      0.0      9.1      1.7     45.3      6              /PD_TOP        (1.10)
i_0_0_73/A1->ZN          NOR2_X4                 rf   1215.6     11.8     11.8      0.0     15.3      1.1      8.5      3              /PD_TOP        (1.10)
i_0_0_57/C2->ZN          AOI222_X2               fr   1333.7    118.1    118.1      0.0      6.6      0.7      8.9      2              /PD_TOP        (1.10)
i_0_0_56/A2->ZN          NOR2_X4                 rf   1346.7     13.0     13.0      0.0     71.8      0.3      2.9      1              /PD_TOP        (1.10)
i_0_0_55/A->ZN           AOI221_X2               fr   1441.0     94.3     94.3      0.0      5.3      0.7      8.6      2              /PD_TOP        (1.10)
i_0_0_40/B1->ZN          AOI21_X4                rf   1481.6     40.6     40.6      0.0     63.8      0.3     25.7      1              /PD_TOP        (1.10)
i_0_0_39/A->ZN           INV_X8                  fr   1495.2     13.6     13.6      0.0     16.6      0.7      5.6      2              /PD_TOP        (1.10)
i_0_0_32/C1->ZN          OAI221_X2               rf   1531.2     36.0     36.0      0.0      5.6      1.3     12.1      4              /PD_TOP        (1.10)
i_0_20/i_0/A->Z          XOR2_X1                 ff   1590.3     59.1     59.1      0.0     29.3      0.3      1.6      1              /PD_TOP        (1.10)
i_0_0_3/A->Z             MUX2_X2                 ff   1647.6     57.3     57.3      0.0     11.1      0.3      3.8      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_1/B->CO
                         FA_X1                   ff   1727.1     79.5     79.5      0.0     10.8      0.4      3.1      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_2/CI->CO
                         FA_X1                   ff   1799.6     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_3/CI->CO
                         FA_X1                   ff   1872.1     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_4/CI->CO
                         FA_X1                   ff   1944.6     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_5/CI->CO
                         FA_X1                   ff   2017.1     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_6/CI->CO
                         FA_X1                   ff   2089.6     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_7/CI->CO
                         FA_X1                   ff   2162.1     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_8/CI->CO
                         FA_X1                   ff   2234.6     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_9/CI->CO
                         FA_X1                   ff   2307.1     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_10/CI->CO
                         FA_X1                   ff   2379.6     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_11/CI->CO
                         FA_X1                   ff   2452.1     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_12/CI->CO
                         FA_X1                   ff   2524.6     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_13/CI->CO
                         FA_X1                   ff   2597.1     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_14/CI->CO
                         FA_X1                   ff   2669.6     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_15/CI->CO
                         FA_X1                   ff   2742.1     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_16/CI->CO
                         FA_X1                   ff   2814.6     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_17/CI->CO
                         FA_X1                   ff   2887.1     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_18/CI->CO
                         FA_X1                   ff   2959.6     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_19/CI->CO
                         FA_X1                   ff   3032.1     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_20/CI->CO
                         FA_X1                   ff   3104.6     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_21/CI->CO
                         FA_X1                   ff   3177.1     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
simpleAdder_dut/i_0/i_22/CI->S
                         FA_X1                   ff   3312.7    135.6    135.6      0.0     15.1      2.1     26.6      6              /PD_TOP        (1.10)
count_leading_zeros_instance/i_0_34/A1->ZN
                         NOR4_X4                 fr   3385.0     72.3     72.2      0.1     40.0      0.9      9.2      3              /PD_TOP        (1.10)
count_leading_zeros_instance/i_0_25/A3->ZN
                         AND3_X4                 rr   3435.2     50.2     50.2      0.0     54.7      0.6      7.7      2              /PD_TOP        (1.10)
i_0_0_517/A2->ZN         NAND2_X4*               rf   3466.6     31.4     31.4      0.0     11.3      0.8     34.5      3              /PD_TOP        (1.10)
i_0_0_515/A2->ZN         NAND2_X4*               fr   3511.4     44.8     44.8      0.0     15.3      1.6     47.3      6              /PD_TOP        (1.10)
i_0_0_512/A1->ZN         NAND2_X4*               rf   3563.3     51.9     51.9      0.0     15.3      8.1     97.1     22              /PD_TOP        (1.10)
i_0_13/i_0/A->CO         FA_X1                   ff   3642.2     78.9     78.6      0.3     15.3      0.4      3.1      1              /PD_TOP        (1.10)
i_0_13/i_1/CI->CO        FA_X1                   ff   3714.7     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
i_0_13/i_2/CI->CO        FA_X1                   ff   3787.2     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
i_0_13/i_3/CI->CO        FA_X1                   ff   3859.7     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
i_0_13/i_4/CI->CO        FA_X1                   ff   3932.2     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
i_0_13/i_5/CI->CO        FA_X1                   ff   4004.7     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
i_0_13/i_6/CI->S         FA_X1                   fr   4140.1    135.4    135.4      0.0     15.1      1.7     11.7      1              /PD_TOP        (1.10)
Sum[29]                                           r   4140.2      0.1               0.1     32.3                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|<ill>    
2    |I2R    | 1.000|      0.0|<ill>    
3    |I2O    | 1.000|      0.0|  15359.8
4    |R2O    | 1.000|      0.0|<ill>    
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Projects/Project_1/fp_adder/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 99.660000 -bottom 69.66 -top 99.660000
info:    create placement blockage 'blk_top' (0.000000 69.660000) (99.660000 99.660000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 99.660000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (99.660000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 99.660000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 99.660000)  [FP-103]
> create_blockage -name blk_right -type macro -left 69.66 -right 99.660000 -bottom 0 -top 99.660000
info:    create placement blockage 'blk_right' (69.660000 0.000000) (99.660000 99.660000)  [FP-103]
> optimize -place
starting optimize at 00:00:09(cpu)/0:00:35(wall) 110MB(vsz)/365MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 69.84% average utilization: 54.45%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 15359.8ps
info:	placing 98 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 69.84% average utilization: 54.45%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              5040.81
Average Wire      =                51.44
Longest Wire      =                53.28
Shortest Wire     =                49.00
WNS               = 15356.4ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 15356.4ps
done optimize placement at 00:00:10(cpu)/0:00:35(wall) 312MB(vsz)/613MB(peak)
finished optimize at 00:00:10(cpu)/0:00:35(wall) 312MB(vsz)/613MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Projects/Project_1/fp_adder/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source ./scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Projects/Project_1/fp_adder/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Projects/Project_1/fp_adder/rpt/path.rpt
> report_endpoints > /mnt/hgfs/shared/VLSI-Projects/Project_1/fp_adder/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Projects/Project_1/fp_adder/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Projects/Project_1/fp_adder/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Projects/Project_1/fp_adder/rpt/area.rpt
