;  Generated by PSoC Designer 5.1.2309
;
; SS_o address and mask equates
SS_o_Data_ADDR:	equ	0h
SS_o_DriveMode_0_ADDR:	equ	100h
SS_o_DriveMode_1_ADDR:	equ	101h
SS_o_DriveMode_2_ADDR:	equ	3h
SS_o_GlobalSelect_ADDR:	equ	2h
SS_o_IntCtrl_0_ADDR:	equ	102h
SS_o_IntCtrl_1_ADDR:	equ	103h
SS_o_IntEn_ADDR:	equ	1h
SS_o_MASK:	equ	2h
SS_o_MUXBusCtrl_ADDR:	equ	1d8h
; Data_Rdy_i address and mask equates
Data_Rdy_i_Data_ADDR:	equ	0h
Data_Rdy_i_DriveMode_0_ADDR:	equ	100h
Data_Rdy_i_DriveMode_1_ADDR:	equ	101h
Data_Rdy_i_DriveMode_2_ADDR:	equ	3h
Data_Rdy_i_GlobalSelect_ADDR:	equ	2h
Data_Rdy_i_IntCtrl_0_ADDR:	equ	102h
Data_Rdy_i_IntCtrl_1_ADDR:	equ	103h
Data_Rdy_i_IntEn_ADDR:	equ	1h
Data_Rdy_i_MASK:	equ	20h
Data_Rdy_i_MUXBusCtrl_ADDR:	equ	1d8h
; MISO_i address and mask equates
MISO_i_Data_ADDR:	equ	4h
MISO_i_DriveMode_0_ADDR:	equ	104h
MISO_i_DriveMode_1_ADDR:	equ	105h
MISO_i_DriveMode_2_ADDR:	equ	7h
MISO_i_GlobalSelect_ADDR:	equ	6h
MISO_i_IntCtrl_0_ADDR:	equ	106h
MISO_i_IntCtrl_1_ADDR:	equ	107h
MISO_i_IntEn_ADDR:	equ	5h
MISO_i_MASK:	equ	8h
MISO_i_MUXBusCtrl_ADDR:	equ	1d9h
; MISO_i_Data access macros
;   GetMISO_i_Data macro, return in a
macro GetMISO_i_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 8h
endm
;   SetMISO_i_Data macro
macro SetMISO_i_Data
	or		[Port_1_Data_SHADE], 8h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[MISO_i_Data_ADDR], a
endm
;   ClearMISO_i_Data macro
macro ClearMISO_i_Data
	and		[Port_1_Data_SHADE], ~8h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[MISO_i_Data_ADDR], a
endm

; MOSI_o address and mask equates
MOSI_o_Data_ADDR:	equ	4h
MOSI_o_DriveMode_0_ADDR:	equ	104h
MOSI_o_DriveMode_1_ADDR:	equ	105h
MOSI_o_DriveMode_2_ADDR:	equ	7h
MOSI_o_GlobalSelect_ADDR:	equ	6h
MOSI_o_IntCtrl_0_ADDR:	equ	106h
MOSI_o_IntCtrl_1_ADDR:	equ	107h
MOSI_o_IntEn_ADDR:	equ	5h
MOSI_o_MASK:	equ	20h
MOSI_o_MUXBusCtrl_ADDR:	equ	1d9h
; MOSI_o_Data access macros
;   GetMOSI_o_Data macro, return in a
macro GetMOSI_o_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 20h
endm
;   SetMOSI_o_Data macro
macro SetMOSI_o_Data
	or		[Port_1_Data_SHADE], 20h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[MOSI_o_Data_ADDR], a
endm
;   ClearMOSI_o_Data macro
macro ClearMOSI_o_Data
	and		[Port_1_Data_SHADE], ~20h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[MOSI_o_Data_ADDR], a
endm

; SCLK_o address and mask equates
SCLK_o_Data_ADDR:	equ	4h
SCLK_o_DriveMode_0_ADDR:	equ	104h
SCLK_o_DriveMode_1_ADDR:	equ	105h
SCLK_o_DriveMode_2_ADDR:	equ	7h
SCLK_o_GlobalSelect_ADDR:	equ	6h
SCLK_o_IntCtrl_0_ADDR:	equ	106h
SCLK_o_IntCtrl_1_ADDR:	equ	107h
SCLK_o_IntEn_ADDR:	equ	5h
SCLK_o_MASK:	equ	80h
SCLK_o_MUXBusCtrl_ADDR:	equ	1d9h
; SCLK_o_Data access macros
;   GetSCLK_o_Data macro, return in a
macro GetSCLK_o_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 80h
endm
;   SetSCLK_o_Data macro
macro SetSCLK_o_Data
	or		[Port_1_Data_SHADE], 80h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[SCLK_o_Data_ADDR], a
endm
;   ClearSCLK_o_Data macro
macro ClearSCLK_o_Data
	and		[Port_1_Data_SHADE], ~80h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[SCLK_o_Data_ADDR], a
endm

; SIORX address and mask equates
SIORX_Data_ADDR:	equ	ch
SIORX_DriveMode_0_ADDR:	equ	10ch
SIORX_DriveMode_1_ADDR:	equ	10dh
SIORX_DriveMode_2_ADDR:	equ	fh
SIORX_GlobalSelect_ADDR:	equ	eh
SIORX_IntCtrl_0_ADDR:	equ	10eh
SIORX_IntCtrl_1_ADDR:	equ	10fh
SIORX_IntEn_ADDR:	equ	dh
SIORX_MASK:	equ	2h
SIORX_MUXBusCtrl_ADDR:	equ	1dbh
; SIORX_Data access macros
;   GetSIORX_Data macro, return in a
macro GetSIORX_Data
	mov		a,[Port_3_Data_SHADE]
	and		a, 2h
endm
;   SetSIORX_Data macro
macro SetSIORX_Data
	or		[Port_3_Data_SHADE], 2h
	mov		a, [Port_3_Data_SHADE]
	mov		reg[SIORX_Data_ADDR], a
endm
;   ClearSIORX_Data macro
macro ClearSIORX_Data
	and		[Port_3_Data_SHADE], ~2h
	mov		a, [Port_3_Data_SHADE]
	mov		reg[SIORX_Data_ADDR], a
endm

; TX8SW_1Pin address and mask equates
TX8SW_1Pin_Data_ADDR:	equ	ch
TX8SW_1Pin_DriveMode_0_ADDR:	equ	10ch
TX8SW_1Pin_DriveMode_1_ADDR:	equ	10dh
TX8SW_1Pin_DriveMode_2_ADDR:	equ	fh
TX8SW_1Pin_GlobalSelect_ADDR:	equ	eh
TX8SW_1Pin_IntCtrl_0_ADDR:	equ	10eh
TX8SW_1Pin_IntCtrl_1_ADDR:	equ	10fh
TX8SW_1Pin_IntEn_ADDR:	equ	dh
TX8SW_1Pin_MASK:	equ	80h
TX8SW_1Pin_MUXBusCtrl_ADDR:	equ	1dbh
; TX8SW_1Pin_Data access macros
;   GetTX8SW_1Pin_Data macro, return in a
macro GetTX8SW_1Pin_Data
	mov		a,[Port_3_Data_SHADE]
	and		a, 80h
endm
;   SetTX8SW_1Pin_Data macro
macro SetTX8SW_1Pin_Data
	or		[Port_3_Data_SHADE], 80h
	mov		a, [Port_3_Data_SHADE]
	mov		reg[TX8SW_1Pin_Data_ADDR], a
endm
;   ClearTX8SW_1Pin_Data macro
macro ClearTX8SW_1Pin_Data
	and		[Port_3_Data_SHADE], ~80h
	mov		a, [Port_3_Data_SHADE]
	mov		reg[TX8SW_1Pin_Data_ADDR], a
endm

