// Seed: 1344898847
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd61,
    parameter id_3 = 32'd28,
    parameter id_6 = 32'd78
) (
    _id_1,
    id_2
);
  inout wire id_2;
  output wire _id_1;
  _id_3 :
  assert property (@(posedge id_3 + $realtime) 1)
  else $clog2(89);
  ;
  logic id_4;
  ;
  id_5 :
  assert property (@(posedge -1) id_4)
  else $unsigned(53);
  ;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_2,
      id_5,
      id_4,
      id_5
  );
  wire [id_3 : 1  -  id_1] _id_6;
  wire id_7[id_6 : 1];
  ;
  wire [1 : ""] id_8;
endmodule
