
COFFE 2.0

Man is a tool-using animal.
Without tools he is nothing, with tools he is all.
                           - Thomas Carlyle


----------------------------------------------
  RUN OPTIONS:
----------------------------------------------

  Transistor sizing: on
  Optimization type: global
  Number of top combos to re-ERF: 1
  Area optimization weight: 1
  Delay optimization weight: 1
  Maximum number of sizing iterations: 6


-------------------------------------------------
  ARCHITECTURE PARAMETERS:
-------------------------------------------------

  Number of BLEs per cluster (N): 10
  LUT size (K): 6
  Channel width (W): 320
  Wire segment length (L): 4
  Number of cluster inputs (I): 40
  Number of BLE outputs to general routing (Or): 2
  Number of BLE outputs to local routing (Ofb): 1
  Total number of cluster outputs (N*Or): 20
  Switch block flexibility (Fs): 3
  Cluster input flexibility (Fcin): 0.2
  Cluster output flexibility (Fcout): 0.025
  Local MUX population (Fclocal): 0.5
  LUT input for register selection MUX (Rsel): c
  LUT input(s) for register feedback MUX(es) (Rfb): c

-------------------------------------------------
  PROCESS TECHNOLOGY PARAMETERS:
-------------------------------------------------

  transistor_type = bulk
  switch_type = pass_transistor
  vdd = 0.8
  vsram = 1.0
  vsram_n = 0.0
  gate_length = 22
  min_tran_width = 45
  min_width_tran_area = 33864
  sram_cell_area = 4.0
  model_path = /workspace/COFFE/spice_models/ptm_22nm_bulk_hp.l
  model_library = 22NM_BULK_HP
  metal = [(0.054825, 0.000175), (0.007862, 0.000215), (0.02924, 0.000139), (0.227273, 0.0)]


Generating basic subcircuits
Generating switch block mux
Generating connection block mux
Generating logic cluster
Generating BLE
Generating 6-LUT
Generating lut a-input driver (default)
Generating lut b-input driver (default)
Generating lut c-input driver (reg_fb_rsel)
Generating lut d-input driver (default)
Generating lut e-input driver (default)
Generating lut f-input driver (default)
Generating LUT a-input driver load
Generating LUT b-input driver load
Generating LUT c-input driver load
Generating LUT d-input driver load
Generating LUT e-input driver load
Generating LUT f-input driver load
Generating FF with register select on BLE input c
Generating local BLE output
Generating general BLE output
Generating LUT output load
Generating local mux
Generating local routing wire load
Generating routing wire load
Generating RAM block
Generating RAM local mux
Generating row decoder first stage
Generating row decoder first stage
Generating last stage of the row decoderrowdecoderstage3
Generating row decoder initial stage
Generating the wordline driverwordline_driver
['inv_nand3_wordline_driver_1_nmos', 'inv_nand3_wordline_driver_1_pmos', 'inv_wordline_driver_2_nmos', 'inv_wordline_driver_2_nmos', 'inv_wordline_driver_3_nmos', 'inv_wordline_driver_3_nmos', 'inv_wordline_driver_4_nmos', 'inv_wordline_driver_4_nmos']
Generating local routing wire load
Generating BRAM memorycell
Generating precharge and equalization circuit
Generating sense amplifier circuit
Generating write driver
Generating the level shifter
Generating column decoder 
Generating first stage of the configurable decoder
Generating  stage of the configurable decoder xconfigurabledecoderiii
['inv_nand2_xconfigurabledecoderiii_1_nmos', 'inv_nand2_xconfigurabledecoderiii_1_pmos', 'inv_xconfigurabledecoderiii_2_nmos', 'inv_xconfigurabledecoderiii_2_nmos']
Generating second part of the configurable decoderxconfigurabledecoder3ii
Generating the second part of the configurable decoderxconfigurabledecoder2ii
['inv_nand2_xconfigurabledecoder2ii_1_nmos', 'inv_nand2_xconfigurabledecoder2ii_1_pmos', 'inv_xconfigurabledecoder2ii_2_nmos', 'inv_xconfigurabledecoder2ii_2_nmos']
Generating BRAM output crossbar
Generating process data file
Generating includes file
Generating top-level switch block mux
Generating top-level connection block mux
Generating top-level local mux
Generating top-level lut
Generating top-level lut a-input
Generating top-level lut b-input
Generating top-level lut c-input
Generating top-level lut d-input
Generating top-level lut e-input
Generating top-level lut f-input
Generating top-level local_ble_output
Generating top-level general_ble_output
Generating top-level RAM local mux
Generating row decoder initial stage
Generating top-level evaluation path for last stage of row decoder
Generating top-level evaluation path for row decoder first stage
Generating top-level evaluation path for row decoder first stage
Generating precharge and equalization circuit
Generating top-level evaluation path for the second stage of sense amplifier
Generating sense amplifier circuit
Generating top-level evaluation for write driver
Generating top level module to measure SRAM read power
Generating top level module to measure SRAM write power
Generating top level module to measure SRAM write power
Generating top level module to measure SRAM write power
Generating top-level evaluation path for column decoder
Generating top-level evaluation path for the stage of the configurable decoder
Generating top-level evaluation path for final stage of the configurable decoder
Generating top-level evalation path for second part of the configurable decoder
Generating top-level evaluation path for second part of the configurable decoder
Generating top-level path for BRAM crossbar evaluation
Generating top-level evaluation path for the wordline driver
Calculating area...
Calculating wire lengths...
Calculating wire resistance and capacitance...

|------------------------------------------------------------------------------|
|   FPGA Implementation Details                                                |
|------------------------------------------------------------------------------|

  SWITCH BLOCK DETAILS:
  Style: two-level MUX
  Required MUX size: 10:1
  Implemented MUX size: 12:1
  Level 1 size = 4
  Level 2 size = 3
  Number of unused inputs = 2
  Number of MUXes per tile: 160.0
  Number of SRAM cells per MUX: 7

  CONNECTION BLOCK DETAILS:
  Style: two-level MUX
  Required MUX size: 64:1
  Implemented MUX size: 64:1
  Level 1 size = 8
  Level 2 size = 8
  Number of unused inputs = 0
  Number of MUXes per tile: 40
  Number of SRAM cells per MUX: 16

  LOCAL MUX DETAILS:
  Style: two-level MUX
  Required MUX size: 25:1
  Implemented MUX size: 25:1
  Level 1 size = 5
  Level 2 size = 5
  Number of unused inputs = 0
  Number of MUXes per tile: 60
  Number of SRAM cells per MUX: 10

  LUT DETAILS:
  Style: Fully encoded MUX tree
  Size: 6-LUT
  Internal buffering: 2-stage buffer betweens levels 3 and 4
  Isolation inverters between SRAM and LUT inputs

  LUT INPUT DRIVER DETAILS:
  LUT input a type: default
  LUT input b type: default
  LUT input c type: reg_fb_rsel
  LUT input d type: default
  LUT input e type: default
  LUT input f type: default

  CLUSTER OUTPUT LOAD DETAILS:
  Total number of SB inputs connected to cluster output: 8
  Number of 'on' SB MUXes (assumed): 1
  Number of 'partial' SB MUXes: 1
  Number of 'off' SB MUXes: 6

  ROUTING WIRE LOAD DETAILS:
  Number of SB inputs connected to routing wire = 9
  Wire: SB (on = 1, partial = 1, off = 7)
  Number of CB inputs connected to routing wire = 16
  Wire: CB (on = 1, partial = 1, off = 14)
  Tile 1: SB (on = 1, partial = 1, off = 1); CB (on = 1, partial = 1, off = 2)
  Tile 2: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)
  Tile 3: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)
  Tile 4: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)

  RAM LOCAL MUX DETAILS:
  Style: two-level MUX
  Required MUX size: 25.0:1
  Implemented MUX size: 25:1
  Level 1 size = 5
  Level 2 size = 5
  Number of unused inputs = 0.0
  Number of MUXes per tile: 65
  Number of SRAM cells per MUX: 10

|------------------------------------------------------------------------------|

*** UPDATING DELAYS ***
  Updating delay for sb_mux
-----------------------------------------------------------------
      Entered the check for time function @ 2:53:2
-----------------------------------------------------------------

	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
	I'm sleeping
