{
  "module_name": "cache.json",
  "hash_id": "277e813012c69fcbecfd507239502d89a74d70e390b94f93ea9fbb9d5ca441f9",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/ampere/emag/cache.json",
  "human_readable_source": "[\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_INVAL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_REFILL_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_REFILL_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WB_VICTIM\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WB_CLEAN\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_INVAL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1I_CACHE_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1I_TLB_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1I_CACHE\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WB\"\n    },\n    {\n        \"PublicDescription\": \"This event counts any load or store operation which accesses the data L1 TLB\",\n        \"ArchStdEvent\": \"L1D_TLB\",\n        \"BriefDescription\": \"L1D TLB access\"\n    },\n    {\n        \"PublicDescription\": \"This event counts any instruction fetch which accesses the instruction L1 TLB\",\n        \"ArchStdEvent\": \"L1I_TLB\"\n    },\n    {\n        \"PublicDescription\": \"Level 2 access to data TLB that caused a page table walk. This event counts on any data access which causes L2D_TLB_REFILL to count\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"L2D_TLB_ACCESS\",\n        \"BriefDescription\": \"L2D TLB access\"\n    },\n    {\n        \"PublicDescription\": \"Level 2 access to instruciton TLB that caused a page table walk. This event counts on any instruciton access which causes L2I_TLB_REFILL to count\",\n        \"EventCode\": \"0x35\",\n        \"EventName\": \"L2I_TLB_ACCESS\",\n        \"BriefDescription\": \"L2I TLB access\"\n    },\n    {\n        \"PublicDescription\": \"Branch target buffer misprediction\",\n        \"EventCode\": \"0x102\",\n        \"EventName\": \"BTB_MIS_PRED\",\n        \"BriefDescription\": \"BTB misprediction\"\n    },\n    {\n        \"PublicDescription\": \"ITB miss\",\n        \"EventCode\": \"0x103\",\n        \"EventName\": \"ITB_MISS\",\n        \"BriefDescription\": \"ITB miss\"\n    },\n    {\n        \"PublicDescription\": \"DTB miss\",\n        \"EventCode\": \"0x104\",\n        \"EventName\": \"DTB_MISS\",\n        \"BriefDescription\": \"DTB miss\"\n    },\n    {\n        \"PublicDescription\": \"Level 1 data cache late miss\",\n        \"EventCode\": \"0x105\",\n        \"EventName\": \"L1D_CACHE_LATE_MISS\",\n        \"BriefDescription\": \"L1D cache late miss\"\n    },\n    {\n        \"PublicDescription\": \"Level 1 data cache prefetch request\",\n        \"EventCode\": \"0x106\",\n        \"EventName\": \"L1D_CACHE_PREFETCH\",\n        \"BriefDescription\": \"L1D cache prefetch\"\n    },\n    {\n        \"PublicDescription\": \"Level 2 data cache prefetch request\",\n        \"EventCode\": \"0x107\",\n        \"EventName\": \"L2D_CACHE_PREFETCH\",\n        \"BriefDescription\": \"L2D cache prefetch\"\n    },\n    {\n        \"PublicDescription\": \"Level 1 stage 2 TLB refill\",\n        \"EventCode\": \"0x111\",\n        \"EventName\": \"L1_STAGE2_TLB_REFILL\",\n        \"BriefDescription\": \"L1 stage 2 TLB refill\"\n    },\n    {\n        \"PublicDescription\": \"Page walk cache level-0 stage-1 hit\",\n        \"EventCode\": \"0x112\",\n        \"EventName\": \"PAGE_WALK_L0_STAGE1_HIT\",\n        \"BriefDescription\": \"Page walk, L0 stage-1 hit\"\n    },\n    {\n        \"PublicDescription\": \"Page walk cache level-1 stage-1 hit\",\n        \"EventCode\": \"0x113\",\n        \"EventName\": \"PAGE_WALK_L1_STAGE1_HIT\",\n        \"BriefDescription\": \"Page walk, L1 stage-1 hit\"\n    },\n    {\n        \"PublicDescription\": \"Page walk cache level-2 stage-1 hit\",\n        \"EventCode\": \"0x114\",\n        \"EventName\": \"PAGE_WALK_L2_STAGE1_HIT\",\n        \"BriefDescription\": \"Page walk, L2 stage-1 hit\"\n    },\n    {\n        \"PublicDescription\": \"Page walk cache level-1 stage-2 hit\",\n        \"EventCode\": \"0x115\",\n        \"EventName\": \"PAGE_WALK_L1_STAGE2_HIT\",\n        \"BriefDescription\": \"Page walk, L1 stage-2 hit\"\n    },\n    {\n        \"PublicDescription\": \"Page walk cache level-2 stage-2 hit\",\n        \"EventCode\": \"0x116\",\n        \"EventName\": \"PAGE_WALK_L2_STAGE2_HIT\",\n        \"BriefDescription\": \"Page walk, L2 stage-2 hit\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}