#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Sat Jun 13 16:09:24 2020
# Process ID: 29374
# Current directory: /home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1
# Command line: vivado -log multiplier.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source multiplier.tcl
# Log file: /home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/multiplier.vds
# Journal file: /home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source multiplier.tcl -notrace
Command: synth_design -top multiplier -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29410 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1848.605 ; gain = 203.715 ; free physical = 1289 ; free virtual = 6190
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'multiplier' [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/.Xil/Vivado-29374-utnubu/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (1#1) [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/.Xil/Vivado-29374-utnubu/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'floating_point_0' [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/.Xil/Vivado-29374-utnubu/realtime/floating_point_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_0' (2#1) [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/.Xil/Vivado-29374-utnubu/realtime/floating_point_0_stub.v:6]
INFO: [Synth 8-4471] merging register 's_axis_b_tdata_reg[31:0]' into 's_axis_a_tdata_reg[31:0]' [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:71]
INFO: [Synth 8-4471] merging register 's_axis_b_tvalid_reg' into 's_axis_a_tvalid_reg' [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:70]
INFO: [Synth 8-4471] merging register 's_axis_c_tvalid_reg' into 's_axis_a_tvalid_reg' [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:72]
WARNING: [Synth 8-6014] Unused sequential element s_axis_b_tdata_reg was removed.  [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:71]
WARNING: [Synth 8-6014] Unused sequential element s_axis_b_tvalid_reg was removed.  [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:70]
WARNING: [Synth 8-6014] Unused sequential element s_axis_c_tvalid_reg was removed.  [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:72]
WARNING: [Synth 8-3848] Net ena in module/entity multiplier does not have driver. [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:34]
WARNING: [Synth 8-3848] Net enb in module/entity multiplier does not have driver. [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:36]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (3#1) [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/new/multiplier.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1912.324 ; gain = 267.434 ; free physical = 1322 ; free virtual = 6224
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1912.324 ; gain = 267.434 ; free physical = 1319 ; free virtual = 6221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1912.324 ; gain = 267.434 ; free physical = 1319 ; free virtual = 6221
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1912.324 ; gain = 0.000 ; free physical = 1312 ; free virtual = 6213
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'float'
Finished Parsing XDC File [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'float'
Parsing XDC File [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'your_instance_name'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.137 ; gain = 0.000 ; free physical = 1238 ; free virtual = 6140
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.137 ; gain = 0.000 ; free physical = 1238 ; free virtual = 6140
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2052.137 ; gain = 407.246 ; free physical = 1297 ; free virtual = 6199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2052.137 ; gain = 407.246 ; free physical = 1297 ; free virtual = 6199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for float. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for your_instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2052.137 ; gain = 407.246 ; free physical = 1297 ; free virtual = 6199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2052.137 ; gain = 407.246 ; free physical = 1293 ; free virtual = 6195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wea_reg)
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[0]' (FD) to 's_axis_c_tdata_reg[1]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[1]' (FD) to 's_axis_c_tdata_reg[2]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[2]' (FD) to 's_axis_c_tdata_reg[3]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[3]' (FD) to 's_axis_c_tdata_reg[4]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[4]' (FD) to 's_axis_c_tdata_reg[5]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[5]' (FD) to 's_axis_c_tdata_reg[6]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[6]' (FD) to 's_axis_c_tdata_reg[7]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[7]' (FD) to 's_axis_c_tdata_reg[8]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[8]' (FD) to 's_axis_c_tdata_reg[9]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[9]' (FD) to 's_axis_c_tdata_reg[10]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[10]' (FD) to 's_axis_c_tdata_reg[11]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[11]' (FD) to 's_axis_c_tdata_reg[12]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[12]' (FD) to 's_axis_c_tdata_reg[13]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[13]' (FD) to 's_axis_c_tdata_reg[14]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[14]' (FD) to 's_axis_c_tdata_reg[15]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[15]' (FD) to 's_axis_c_tdata_reg[16]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[16]' (FD) to 's_axis_c_tdata_reg[17]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[17]' (FD) to 's_axis_c_tdata_reg[18]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[18]' (FD) to 's_axis_c_tdata_reg[19]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[19]' (FD) to 's_axis_c_tdata_reg[20]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[20]' (FD) to 's_axis_c_tdata_reg[21]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[21]' (FD) to 's_axis_c_tdata_reg[22]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[22]' (FD) to 's_axis_c_tdata_reg[23]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[23]' (FD) to 's_axis_c_tdata_reg[24]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[24]' (FD) to 's_axis_c_tdata_reg[25]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[25]' (FD) to 's_axis_c_tdata_reg[26]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[26]' (FD) to 's_axis_c_tdata_reg[27]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[27]' (FD) to 's_axis_c_tdata_reg[28]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[28]' (FD) to 's_axis_c_tdata_reg[29]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[29]' (FD) to 's_axis_c_tdata_reg[30]'
INFO: [Synth 8-3886] merging instance 's_axis_c_tdata_reg[30]' (FD) to 's_axis_c_tdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_c_tdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (s_axis_a_tvalid_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2052.137 ; gain = 407.246 ; free physical = 1268 ; free virtual = 6174
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2052.137 ; gain = 407.246 ; free physical = 1161 ; free virtual = 6067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2052.137 ; gain = 407.246 ; free physical = 1161 ; free virtual = 6067
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2052.137 ; gain = 407.246 ; free physical = 1160 ; free virtual = 6066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module your_instance_name has unconnected pin ena
CRITICAL WARNING: [Synth 8-4442] BlackBox module your_instance_name has unconnected pin enb
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2052.137 ; gain = 407.246 ; free physical = 1162 ; free virtual = 6068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2052.137 ; gain = 407.246 ; free physical = 1162 ; free virtual = 6068
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2052.137 ; gain = 407.246 ; free physical = 1162 ; free virtual = 6068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2052.137 ; gain = 407.246 ; free physical = 1162 ; free virtual = 6068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2052.137 ; gain = 407.246 ; free physical = 1162 ; free virtual = 6068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2052.137 ; gain = 407.246 ; free physical = 1162 ; free virtual = 6068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |blk_mem_gen_0    |         1|
|2     |floating_point_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |blk_mem_gen_0    |     1|
|2     |floating_point_0 |     1|
|3     |BUFG             |     1|
|4     |LUT1             |     2|
|5     |LUT2             |     2|
|6     |LUT3             |     4|
|7     |LUT4             |     2|
|8     |LUT5             |     4|
|9     |LUT6             |     2|
|10    |FDRE             |    78|
|11    |IBUF             |     1|
|12    |OBUF             |    33|
+------+-----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   194|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2052.137 ; gain = 407.246 ; free physical = 1162 ; free virtual = 6068
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2052.137 ; gain = 267.434 ; free physical = 1215 ; free virtual = 6121
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2052.137 ; gain = 407.246 ; free physical = 1215 ; free virtual = 6121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2052.137 ; gain = 0.000 ; free physical = 1280 ; free virtual = 6186
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.137 ; gain = 0.000 ; free physical = 1215 ; free virtual = 6121
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 2052.137 ; gain = 577.508 ; free physical = 1340 ; free virtual = 6246
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.137 ; gain = 0.000 ; free physical = 1340 ; free virtual = 6246
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/synth_1/multiplier.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file multiplier_utilization_synth.rpt -pb multiplier_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 16:10:15 2020...
