// Seed: 2395991116
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wor id_3
);
  wor id_5;
  specify
    (id_6 => id_7) = 1;
    (id_8[1] => id_9) = (id_7  : 1'b0 : 1, id_5  : id_6  : 1'b0);
    (id_10 => id_11) = (id_11 == 1'b0 : 1  : !id_0, 1 != 1);
  endspecify module_0();
endmodule
