#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x13d5130 .scope module, "bram_tx_rx_tb" "bram_tx_rx_tb" 2 5;
 .timescale -8 -9;
P_0x13d8c48 .param/l "CLK_PERIOD_RD" 2 39, +C4<0110>;
P_0x13d8c70 .param/l "CLK_PERIOD_WR" 2 38, +C4<0100>;
P_0x13d8c98 .param/l "CLK_PHASE_RD" 2 35, +C4<0>;
P_0x13d8cc0 .param/l "CLK_PHASE_WR" 2 34, +C4<01>;
P_0x13d8ce8 .param/l "ITEMS" 2 26, +C4<0101>;
v0x1423440_0 .net "channel_busy", 0 0, L_0x1424810; 1 drivers
v0x1423650_0 .var "clk", 1 0;
v0x14236d0_0 .net "data_serial", 0 0, L_0x1424d80; 1 drivers
v0x14237a0_0 .net "fifo_count", 7 0, C4<zzzzzzzz>; 0 drivers
v0x1423820_0 .var/i "i", 31 0;
v0x14238a0_0 .var "item_in", 39 0;
v0x1423920_0 .net "item_out", 39 0, L_0x1424ac0; 1 drivers
v0x14239a0_0 .var "item_read", 0 0;
v0x1423aa0_0 .net "rd_clk", 0 0, L_0x1423f00; 1 drivers
v0x1423b50_0 .var "req", 0 0;
v0x1423c00_0 .var "reset", 0 0;
v0x1423c80_0 .net "tx_busy", 0 0, L_0x1424e30; 1 drivers
v0x1423d00_0 .net "valid", 0 0, C4<z>; 0 drivers
v0x1423db0_0 .net "wr_clk", 0 0, L_0x1423ff0; 1 drivers
L_0x1423f00 .part v0x1423650_0, 1, 1;
L_0x1423ff0 .part v0x1423650_0, 0, 1;
S_0x1422370 .scope module, "rx0" "dclk_rx_bram" 2 138, 3 2, S_0x13d5130;
 .timescale -8 -9;
P_0x1421f88 .param/str "port" 3 8, "unknown";
P_0x1421fb0 .param/l "routerid" 3 7, +C4<11>;
L_0x1422b70 .functor AND 1, L_0x1424340, L_0x14244b0, C4<1>, C4<1>;
L_0x1424990 .functor BUFZ 1, L_0x1423ff0, C4<0>, C4<0>, C4<0>;
L_0x1424ac0 .functor BUFZ 40, L_0x14240e0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
v0x1422550_0 .net *"_s11", 0 0, L_0x14244b0; 1 drivers
v0x1422610_0 .net *"_s14", 2 0, L_0x1424650; 1 drivers
v0x14226b0_0 .net *"_s17", 0 0, C4<0>; 1 drivers
v0x1422750_0 .net *"_s18", 2 0, C4<000>; 1 drivers
v0x14227d0_0 .net *"_s2", 3 0, L_0x1424180; 1 drivers
v0x1422870_0 .net *"_s5", 1 0, C4<00>; 1 drivers
v0x1422950_0 .net *"_s6", 3 0, C4<0010>; 1 drivers
v0x14229f0_0 .alias "channel_busy", 0 0, v0x1423440_0;
v0x1422a70_0 .net "en", 0 0, C4<1>; 1 drivers
v0x1422af0_0 .alias "fifo_count", 7 0, v0x14237a0_0;
v0x1422bf0_0 .net "fifo_read", 0 0, v0x14239a0_0; 1 drivers
v0x1422c90_0 .net "finish", 0 0, L_0x1424340; 1 drivers
v0x1422d30_0 .var "item", 40 0;
v0x1422dd0_0 .alias "item_out", 39 0, v0x1423920_0;
v0x1422ef0_0 .net "packet_in", 39 0, L_0x14240e0; 1 drivers
v0x1422f90_0 .alias "rd_clk", 0 0, v0x1423aa0_0;
v0x1422e50_0 .net "reset", 0 0, v0x1423c00_0; 1 drivers
v0x14230f0_0 .alias "serial_in", 0 0, v0x14236d0_0;
v0x1423210_0 .var "state", 1 0;
v0x1423290_0 .alias "valid", 0 0, v0x1423d00_0;
v0x1423170_0 .net "wr_ack", 0 0, C4<1>; 1 drivers
v0x14233c0_0 .alias "wr_clk", 0 0, v0x1423db0_0;
v0x1423310_0 .net "wr_clk_n", 0 0, L_0x1424990; 1 drivers
v0x1423500_0 .net "wr_en", 0 0, L_0x1422b70; 1 drivers
E_0x1421b20 .event posedge, v0x1421f00_0, v0x1423310_0;
L_0x14240e0 .part v0x1422d30_0, 0, 40;
L_0x1424180 .concat [ 2 2 0 0], v0x1423210_0, C4<00>;
L_0x1424340 .cmp/eq 4, L_0x1424180, C4<0010>;
L_0x14244b0 .reduce/nor C4<1>;
L_0x1424650 .concat [ 2 1 0 0], v0x1423210_0, C4<0>;
L_0x1424810 .cmp/ne 3, L_0x1424650, C4<000>;
S_0x13d61f0 .scope module, "tx0" "dclk_tx_bram" 2 150, 4 2, S_0x13d5130;
 .timescale -8 -9;
P_0x13ec248 .param/str "port" 4 4, "unknown";
L_0x1424d80 .functor AND 1, L_0x1424ce0, v0x14221b0_0, C4<1>, C4<1>;
L_0x1424e30 .functor OR 1, v0x14221b0_0, L_0x1424c40, C4<0>, C4<0>;
v0x13f13e0_0 .net *"_s3", 0 0, L_0x1424ce0; 1 drivers
v0x1421960_0 .var "busy_reg", 1 0;
v0x1421a00_0 .net "busy_sync", 0 0, L_0x1424c40; 1 drivers
v0x1421aa0_0 .alias "channel_busy", 0 0, v0x1423440_0;
v0x1421b50_0 .alias "clk", 0 0, v0x1423db0_0;
v0x1421bf0_0 .net "en", 0 0, C4<1>; 1 drivers
v0x1421cd0_0 .var "item", 41 0;
v0x1421d70_0 .net "parallel_in", 39 0, v0x14238a0_0; 1 drivers
v0x1421e60_0 .net "req", 0 0, v0x1423b50_0; 1 drivers
v0x1421f00_0 .alias "reset", 0 0, v0x1422e50_0;
v0x1422000_0 .alias "serial_out", 0 0, v0x14236d0_0;
v0x14220a0_0 .var "temp", 39 0;
v0x14221b0_0 .var "tx_active", 0 0;
v0x1422250_0 .alias "tx_busy", 0 0, v0x1423c80_0;
E_0x13d88c0 .event posedge, v0x1421f00_0, v0x1421b50_0;
L_0x1424c40 .part v0x1421960_0, 1, 1;
L_0x1424ce0 .part v0x1421cd0_0, 0, 1;
    .scope S_0x1422370;
T_0 ;
    %wait E_0x1421b20;
    %load/v 8, v0x1422e50_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 41, 0;
    %assign/v0 v0x1422d30_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1423210_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x1422a70_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0x1423210_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_0.4, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_0.5, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.4 ;
    %load/v 8, v0x14230f0_0, 1;
    %jmp/0xz  T_0.8, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1423210_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.10, 4;
    %load/x1p 8, v0x1422d30_0, 40;
    %jmp T_0.11;
T_0.10 ;
    %mov 8, 2, 40;
T_0.11 ;
; Save base=8 wid=40 in lookaside.
    %ix/load 0, 40, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1422d30_0, 0, 8;
    %load/v 8, v0x14230f0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 40, 0;
    %assign/v0/x1 v0x1422d30_0, 0, 8;
T_0.8 ;
    %jmp T_0.7;
T_0.5 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.12, 4;
    %load/x1p 8, v0x1422d30_0, 40;
    %jmp T_0.13;
T_0.12 ;
    %mov 8, 2, 40;
T_0.13 ;
; Save base=8 wid=40 in lookaside.
    %ix/load 0, 40, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1422d30_0, 0, 8;
    %load/v 8, v0x14230f0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 40, 0;
    %assign/v0/x1 v0x1422d30_0, 0, 8;
    %load/v 8, v0x1422d30_0, 1; Only need 1 of 41 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_0.14, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1423210_0, 0, 8;
T_0.14 ;
    %jmp T_0.7;
T_0.6 ;
    %load/v 8, v0x1423170_0, 1;
    %jmp/0xz  T_0.16, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1423210_0, 0, 0;
    %ix/load 0, 41, 0;
    %assign/v0 v0x1422d30_0, 0, 0;
T_0.16 ;
    %jmp T_0.7;
T_0.7 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13d61f0;
T_1 ;
    %wait E_0x13d88c0;
    %load/v 8, v0x1421f00_0, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 42, 0;
    %assign/v0 v0x1421cd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x14221b0_0, 0, 0;
    %ix/load 0, 40, 0;
    %assign/v0 v0x14220a0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1421960_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x1421bf0_0, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v0x1421aa0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1421960_0, 0, 8;
    %load/v 8, v0x1421960_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x1421960_0, 0, 8;
    %load/v 8, v0x14221b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.4, 8;
    %load/v 8, v0x1421a00_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1421e60_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x14221b0_0, 0, 1;
    %load/v 8, v0x1421d70_0, 40;
    %ix/load 0, 40, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x1421cd0_0, 0, 8;
    %load/v 8, v0x1421d70_0, 40;
    %ix/load 0, 40, 0;
    %assign/v0 v0x14220a0_0, 0, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 41, 0;
    %assign/v0/x1 v0x1421cd0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1421cd0_0, 0, 1;
T_1.6 ;
    %jmp T_1.5;
T_1.4 ;
    %load/v 8, v0x1421cd0_0, 42;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 42;
    %ix/load 0, 42, 0;
    %assign/v0 v0x1421cd0_0, 0, 8;
    %load/v 8, v0x1421cd0_0, 42;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 42;
    %cmpi/u 8, 1, 42;
    %jmp/0xz  T_1.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x14221b0_0, 0, 0;
    %ix/load 0, 42, 0;
    %assign/v0 v0x1421cd0_0, 0, 0;
T_1.8 ;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13d5130;
T_2 ;
    %set/v v0x14239a0_0, 0, 1;
    %set/v v0x1423b50_0, 0, 1;
    %set/v v0x14238a0_0, 0, 40;
    %set/v v0x1423c00_0, 1, 1;
    %set/v v0x1423650_0, 0, 2;
    %movi 8, 1, 32;
    %set/v v0x1423820_0, 8, 32;
    %delay 200, 0;
    %set/v v0x1423c00_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x13d5130;
T_3 ;
    %delay 10, 0;
    %load/v 8, v0x1423650_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 0, 0, 0;
    %set/x0 v0x1423650_0, 8, 1;
    %delay 20, 0;
    %load/v 8, v0x1423650_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 0, 0, 0;
    %set/x0 v0x1423650_0, 8, 1;
    %delay 10, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13d5130;
T_4 ;
    %delay 30, 0;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.0, 4;
    %load/x1p 8, v0x1423650_0, 1;
    %jmp T_4.1;
T_4.0 ;
    %mov 8, 2, 1;
T_4.1 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %set/x0 v0x1423650_0, 8, 1;
    %delay 30, 0;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.2, 4;
    %load/x1p 8, v0x1423650_0, 1;
    %jmp T_4.3;
T_4.2 ;
    %mov 8, 2, 1;
T_4.3 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %set/x0 v0x1423650_0, 8, 1;
    %delay 0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13d5130;
T_5 ;
    %vpi_call 2 72 "$dumpfile", "dump.vcd";
    %vpi_call 2 74 "$dumpvars";
    %vpi_call 2 76 "$display", "Start of simulation ...";
    %delay 250, 0;
T_5.0 ;
    %load/v 8, v0x1423820_0, 32;
   %cmpi/s 8, 6, 32;
    %jmp/0xz T_5.1, 5;
    %delay 40, 0;
    %load/v 8, v0x1423c80_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v0x1423820_0, 32;
    %mov 40, 39, 1;
    %mov 41, 39, 1;
    %mov 42, 39, 1;
    %mov 43, 39, 1;
    %mov 44, 39, 1;
    %mov 45, 39, 1;
    %mov 46, 39, 1;
    %mov 47, 39, 1;
    %set/v v0x14238a0_0, 8, 40;
    %load/v 8, v0x1423820_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x1423820_0, 8, 32;
    %set/v v0x1423b50_0, 1, 1;
    %delay 40, 0;
    %set/v v0x1423b50_0, 0, 1;
T_5.2 ;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x13d5130;
T_6 ;
    %delay 0, 0;
    %delay 900, 0;
T_6.0 ;
    %load/v 8, v0x1423920_0, 40;
   %cmpi/u 8, 5, 40;
    %jmp/0xz T_6.1, 5;
    %delay 60, 0;
    %load/v 8, v0x1423d00_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v0x14239a0_0, 1, 1;
    %delay 60, 0;
    %set/v v0x14239a0_0, 0, 1;
T_6.2 ;
    %jmp T_6.0;
T_6.1 ;
    %delay 18000, 0;
    %vpi_call 2 132 "$display", "End of simulation.";
    %vpi_call 2 134 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "bram_tx_rx_tb.v";
    "./dclk_rx_bram.v";
    "./dclk_tx_bram.v";
