5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (mbit_sel4.3.dump) 2 -o (mbit_sel4.3.cdd) 2 -v (mbit_sel4.3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 mbit_sel4.3.v 1 21 1
1 a 1 3 7000b 1 0 4 1 4 17 0 f 0 2 8 0
3 1 main.$u0 "main.$u0" 0 mbit_sel4.3.v 0 19 1
