// Seed: 1861310340
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    output reg id_3,
    input id_4,
    input id_5,
    input id_6,
    output id_7,
    output logic id_8
);
  always @(1) id_3 <= #1 1;
  always @(*) begin
    wait (id_6);
  end
  type_12(
      id_5[1] == 1'b0, ""
  );
endmodule
