/opt/ModelSim/modelsim_ase/bin/vlib /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/secureip
/opt/ModelSim/modelsim_ase/bin/vmap secureip /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/secureip
/opt/ModelSim/modelsim_ase/bin/vlog -source -32 -work secureip -f /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/secureip/.cxl.verilog.secureip.secureip.lin64.cmf
/opt/ModelSim/modelsim_ase/bin/vlib /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unisim
/opt/ModelSim/modelsim_ase/bin/vmap unisim /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unisim
/opt/ModelSim/modelsim_ase/bin/vcom -source -93 -32 -work unisim -f /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unisim/.cxl.vhdl.unisim.unisim.lin64.cmf -f /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unisim/.cxl.vhdl.secureip_vhdl_unisim.unisim.lin64.cmf
/opt/ModelSim/modelsim_ase/bin/vlib /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unimacro
/opt/ModelSim/modelsim_ase/bin/vmap unimacro /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unimacro
/opt/ModelSim/modelsim_ase/bin/vcom -source -93 -32 -work unimacro -f /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unimacro/.cxl.vhdl.unimacro.unimacro.lin64.cmf
/opt/ModelSim/modelsim_ase/bin/vlib /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unifast
/opt/ModelSim/modelsim_ase/bin/vmap unifast /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unifast
/opt/ModelSim/modelsim_ase/bin/vcom -source -93 -32 -work unifast -f /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unifast/.cxl.vhdl.unifast.unifast.lin64.cmf
/opt/ModelSim/modelsim_ase/bin/vlib /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unisims_ver
/opt/ModelSim/modelsim_ase/bin/vmap unisims_ver /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unisims_ver
/opt/ModelSim/modelsim_ase/bin/vlog -source -32 -work unisims_ver -f /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unisims_ver/.cxl.verilog.unisim.unisims_ver.lin64.cmf
/opt/ModelSim/modelsim_ase/bin/vlog -source -32 -sv -svinputport=relaxed -work unisims_ver -f /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unisims_ver/.cxl.systemverilog.unisim.unisims_ver.lin64.cmf
/opt/ModelSim/modelsim_ase/bin/vlib /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unimacro_ver
/opt/ModelSim/modelsim_ase/bin/vmap unimacro_ver /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unimacro_ver
/opt/ModelSim/modelsim_ase/bin/vlog -source -32 -work unimacro_ver -f /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.lin64.cmf
/opt/ModelSim/modelsim_ase/bin/vlib /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unifast_ver
/opt/ModelSim/modelsim_ase/bin/vmap unifast_ver /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unifast_ver
/opt/ModelSim/modelsim_ase/bin/vlog -source -32 -work unifast_ver -f /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unifast_ver/.cxl.verilog.unifast.unifast_ver.lin64.cmf
/opt/ModelSim/modelsim_ase/bin/vlib /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/simprims_ver
/opt/ModelSim/modelsim_ase/bin/vmap simprims_ver /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/simprims_ver
/opt/ModelSim/modelsim_ase/bin/vlog -source +define+XIL_TIMING -32 -work simprims_ver -f /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/simprims_ver/.cxl.verilog.simprim.simprims_ver.lin64.cmf
/opt/ModelSim/modelsim_ase/bin/vlog -source +define+XIL_TIMING -32 -sv -svinputport=relaxed -work simprims_ver -f /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/simprims_ver/.cxl.systemverilog.simprim.simprims_ver.lin64.cmf
/opt/ModelSim/modelsim_ase/bin/vlib /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/xpm
/opt/ModelSim/modelsim_ase/bin/vmap xpm /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/xpm
/opt/ModelSim/modelsim_ase/bin/vcom  -32 -work xpm -f /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/xpm/.cxl.vhdl.xpm.xpm.lin64.cmf
/opt/ModelSim/modelsim_ase/bin/vlog -sv -32 -work xpm -f /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/xpm/.cxl.verilog.xpm.xpm.lin64.cmf
/opt/ModelSim/modelsim_ase/bin/vlib /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/xilinx_vip
/opt/ModelSim/modelsim_ase/bin/vmap xilinx_vip /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/xilinx_vip
/opt/ModelSim/modelsim_ase/bin/vlog -sv -32 +incdir+/opt/Xilinx/Vivado/2019.2/data/xilinx_vip/include -work xilinx_vip -f /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/xilinx_vip/.cxl.systemverilog.xilinx_vip.xilinx_vip.lin64.cmf
