<stg><name>get_delta_matrix_wei.1</name>


<trans_list>

<trans id="335" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="2" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="24" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %v2_63_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_63_read)

]]></Node>
<StgValue><ssdm name="v2_63_read_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %v2_62_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_62_read)

]]></Node>
<StgValue><ssdm name="v2_62_read_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v2_61_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_61_read)

]]></Node>
<StgValue><ssdm name="v2_61_read_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v2_60_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_60_read)

]]></Node>
<StgValue><ssdm name="v2_60_read_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v2_59_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_59_read)

]]></Node>
<StgValue><ssdm name="v2_59_read_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %v2_58_read63 = call double @_ssdm_op_Read.ap_auto.double(double %v2_58_read)

]]></Node>
<StgValue><ssdm name="v2_58_read63"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %v2_57_read62 = call double @_ssdm_op_Read.ap_auto.double(double %v2_57_read)

]]></Node>
<StgValue><ssdm name="v2_57_read62"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %v2_56_read61 = call double @_ssdm_op_Read.ap_auto.double(double %v2_56_read)

]]></Node>
<StgValue><ssdm name="v2_56_read61"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v2_55_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_55_read)

]]></Node>
<StgValue><ssdm name="v2_55_read_4"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v2_54_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_54_read)

]]></Node>
<StgValue><ssdm name="v2_54_read_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v2_53_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_53_read)

]]></Node>
<StgValue><ssdm name="v2_53_read_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %v2_52_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_52_read)

]]></Node>
<StgValue><ssdm name="v2_52_read_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %v2_51_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_51_read)

]]></Node>
<StgValue><ssdm name="v2_51_read_4"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %v2_50_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_50_read)

]]></Node>
<StgValue><ssdm name="v2_50_read_4"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %v2_49_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_49_read)

]]></Node>
<StgValue><ssdm name="v2_49_read_4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %v2_48_read53 = call double @_ssdm_op_Read.ap_auto.double(double %v2_48_read)

]]></Node>
<StgValue><ssdm name="v2_48_read53"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %v2_47_read52 = call double @_ssdm_op_Read.ap_auto.double(double %v2_47_read)

]]></Node>
<StgValue><ssdm name="v2_47_read52"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %v2_46_read51 = call double @_ssdm_op_Read.ap_auto.double(double %v2_46_read)

]]></Node>
<StgValue><ssdm name="v2_46_read51"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %v2_45_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_45_read)

]]></Node>
<StgValue><ssdm name="v2_45_read_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %v2_44_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_44_read)

]]></Node>
<StgValue><ssdm name="v2_44_read_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %v2_43_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_43_read)

]]></Node>
<StgValue><ssdm name="v2_43_read_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %v2_42_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_42_read)

]]></Node>
<StgValue><ssdm name="v2_42_read_3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %v2_41_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_41_read)

]]></Node>
<StgValue><ssdm name="v2_41_read_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %v2_40_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_40_read)

]]></Node>
<StgValue><ssdm name="v2_40_read_4"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %v2_39_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_39_read)

]]></Node>
<StgValue><ssdm name="v2_39_read_4"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %v2_38_read43 = call double @_ssdm_op_Read.ap_auto.double(double %v2_38_read)

]]></Node>
<StgValue><ssdm name="v2_38_read43"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %v2_37_read42 = call double @_ssdm_op_Read.ap_auto.double(double %v2_37_read)

]]></Node>
<StgValue><ssdm name="v2_37_read42"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %v2_36_read41 = call double @_ssdm_op_Read.ap_auto.double(double %v2_36_read)

]]></Node>
<StgValue><ssdm name="v2_36_read41"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %v2_35_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_35_read)

]]></Node>
<StgValue><ssdm name="v2_35_read_4"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29  %v2_34_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_34_read)

]]></Node>
<StgValue><ssdm name="v2_34_read_4"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30  %v2_33_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_33_read)

]]></Node>
<StgValue><ssdm name="v2_33_read_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:31  %v2_32_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_32_read)

]]></Node>
<StgValue><ssdm name="v2_32_read_3"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32  %v2_31_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_31_read)

]]></Node>
<StgValue><ssdm name="v2_31_read_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:33  %v2_30_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_30_read)

]]></Node>
<StgValue><ssdm name="v2_30_read_4"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %v2_29_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_29_read)

]]></Node>
<StgValue><ssdm name="v2_29_read_4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %v2_28_read33 = call double @_ssdm_op_Read.ap_auto.double(double %v2_28_read)

]]></Node>
<StgValue><ssdm name="v2_28_read33"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %v2_27_read32 = call double @_ssdm_op_Read.ap_auto.double(double %v2_27_read)

]]></Node>
<StgValue><ssdm name="v2_27_read32"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %v2_26_read31 = call double @_ssdm_op_Read.ap_auto.double(double %v2_26_read)

]]></Node>
<StgValue><ssdm name="v2_26_read31"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %v2_25_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_25_read)

]]></Node>
<StgValue><ssdm name="v2_25_read_4"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39  %v2_24_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_24_read)

]]></Node>
<StgValue><ssdm name="v2_24_read_4"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %v2_23_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_23_read)

]]></Node>
<StgValue><ssdm name="v2_23_read_3"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %v2_22_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_22_read)

]]></Node>
<StgValue><ssdm name="v2_22_read_3"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42  %v2_21_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_21_read)

]]></Node>
<StgValue><ssdm name="v2_21_read_4"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:43  %v2_20_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_20_read)

]]></Node>
<StgValue><ssdm name="v2_20_read_4"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %v2_19_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_19_read)

]]></Node>
<StgValue><ssdm name="v2_19_read_4"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45  %v2_18_read23 = call double @_ssdm_op_Read.ap_auto.double(double %v2_18_read)

]]></Node>
<StgValue><ssdm name="v2_18_read23"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %v2_17_read22 = call double @_ssdm_op_Read.ap_auto.double(double %v2_17_read)

]]></Node>
<StgValue><ssdm name="v2_17_read22"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:47  %v2_16_read21 = call double @_ssdm_op_Read.ap_auto.double(double %v2_16_read)

]]></Node>
<StgValue><ssdm name="v2_16_read21"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48  %v2_15_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_15_read)

]]></Node>
<StgValue><ssdm name="v2_15_read_4"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49  %v2_14_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_14_read)

]]></Node>
<StgValue><ssdm name="v2_14_read_4"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:50  %v2_13_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_13_read)

]]></Node>
<StgValue><ssdm name="v2_13_read_3"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:51  %v2_12_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_12_read)

]]></Node>
<StgValue><ssdm name="v2_12_read_3"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:52  %v2_11_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_11_read)

]]></Node>
<StgValue><ssdm name="v2_11_read_4"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:53  %v2_10_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_10_read)

]]></Node>
<StgValue><ssdm name="v2_10_read_4"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:54  %v2_9_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_9_read)

]]></Node>
<StgValue><ssdm name="v2_9_read_4"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:55  %v2_8_read13 = call double @_ssdm_op_Read.ap_auto.double(double %v2_8_read)

]]></Node>
<StgValue><ssdm name="v2_8_read13"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:56  %v2_7_read12 = call double @_ssdm_op_Read.ap_auto.double(double %v2_7_read)

]]></Node>
<StgValue><ssdm name="v2_7_read12"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:57  %v2_6_read11 = call double @_ssdm_op_Read.ap_auto.double(double %v2_6_read)

]]></Node>
<StgValue><ssdm name="v2_6_read11"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:58  %v2_5_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_5_read)

]]></Node>
<StgValue><ssdm name="v2_5_read_4"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:59  %v2_4_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_4_read)

]]></Node>
<StgValue><ssdm name="v2_4_read_4"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:60  %v2_3_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_3_read)

]]></Node>
<StgValue><ssdm name="v2_3_read_3"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:61  %v2_2_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_2_read)

]]></Node>
<StgValue><ssdm name="v2_2_read_3"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:62  %v2_1_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_1_read)

]]></Node>
<StgValue><ssdm name="v2_1_read_5"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:63  %v2_0_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_0_read)

]]></Node>
<StgValue><ssdm name="v2_0_read_5"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
:64  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i9 [ 0, %0 ], [ %add_ln226, %hls_label_8 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:1  %v3_0 = phi i7 [ 0, %0 ], [ %select_ln231_1, %hls_label_8 ]

]]></Node>
<StgValue><ssdm name="v3_0"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:2  %v4_0 = phi i3 [ 0, %0 ], [ %v4, %hls_label_8 ]

]]></Node>
<StgValue><ssdm name="v4_0"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:3  %icmp_ln226 = icmp eq i9 %indvar_flatten, -256

]]></Node>
<StgValue><ssdm name="icmp_ln226"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:4  %add_ln226 = add i9 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln226"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln226, label %1, label %hls_label_8

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_8:1  %icmp_ln227 = icmp eq i3 %v4_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln227"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_8:2  %select_ln231 = select i1 %icmp_ln227, i3 0, i3 %v4_0

]]></Node>
<StgValue><ssdm name="select_ln231"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:3  %add_ln226_1 = add i7 1, %v3_0

]]></Node>
<StgValue><ssdm name="add_ln226_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_8:4  %select_ln231_1 = select i1 %icmp_ln227, i7 %add_ln226_1, i7 %v3_0

]]></Node>
<StgValue><ssdm name="select_ln231_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="7">
<![CDATA[
hls_label_8:5  %trunc_ln231 = trunc i7 %select_ln231_1 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln231"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="3">
<![CDATA[
hls_label_8:8  %trunc_ln230 = trunc i3 %select_ln231 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln230"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
hls_label_8:9  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %trunc_ln230, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="6">
<![CDATA[
hls_label_8:10  %tmp_75 = call double @_ssdm_op_Mux.ap_auto.64double.i6(double %v2_0_read_5, double %v2_1_read_5, double %v2_2_read_3, double %v2_3_read_3, double %v2_4_read_4, double %v2_5_read_4, double %v2_6_read11, double %v2_7_read12, double %v2_8_read13, double %v2_9_read_4, double %v2_10_read_4, double %v2_11_read_4, double %v2_12_read_3, double %v2_13_read_3, double %v2_14_read_4, double %v2_15_read_4, double %v2_16_read21, double %v2_17_read22, double %v2_18_read23, double %v2_19_read_4, double %v2_20_read_4, double %v2_21_read_4, double %v2_22_read_3, double %v2_23_read_3, double %v2_24_read_4, double %v2_25_read_4, double %v2_26_read31, double %v2_27_read32, double %v2_28_read33, double %v2_29_read_4, double %v2_30_read_4, double %v2_31_read_4, double %v2_32_read_3, double %v2_33_read_3, double %v2_34_read_4, double %v2_35_read_4, double %v2_36_read41, double %v2_37_read42, double %v2_38_read43, double %v2_39_read_4, double %v2_40_read_4, double %v2_41_read_4, double %v2_42_read_3, double %v2_43_read_3, double %v2_44_read_4, double %v2_45_read_4, double %v2_46_read51, double %v2_47_read52, double %v2_48_read53, double %v2_49_read_4, double %v2_50_read_4, double %v2_51_read_4, double %v2_52_read_3, double %v2_53_read_3, double %v2_54_read_4, double %v2_55_read_4, double %v2_56_read61, double %v2_57_read62, double %v2_58_read63, double %v2_59_read_4, double %v2_60_read_4, double %v2_61_read_4, double %v2_62_read_3, double %v2_63_read_3, i6 %trunc_ln231)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:11  %zext_ln232 = zext i6 %shl_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:12  %v1_addr = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="v1_addr"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:13  %v1_load = load double* %v1_addr, align 8

]]></Node>
<StgValue><ssdm name="v1_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:19  %or_ln230 = or i6 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln230"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:20  %zext_ln232_1 = zext i6 %or_ln230 to i64

]]></Node>
<StgValue><ssdm name="zext_ln232_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:21  %v1_addr_144 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_1

]]></Node>
<StgValue><ssdm name="v1_addr_144"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:22  %v1_load_144 = load double* %v1_addr_144, align 8

]]></Node>
<StgValue><ssdm name="v1_load_144"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="112" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:13  %v1_load = load double* %v1_addr, align 8

]]></Node>
<StgValue><ssdm name="v1_load"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:22  %v1_load_144 = load double* %v1_addr_144, align 8

]]></Node>
<StgValue><ssdm name="v1_load_144"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:28  %or_ln230_1 = or i6 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln230_1"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:29  %zext_ln232_2 = zext i6 %or_ln230_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln232_2"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:30  %v1_addr_145 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="v1_addr_145"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:31  %v1_load_145 = load double* %v1_addr_145, align 8

]]></Node>
<StgValue><ssdm name="v1_load_145"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:37  %or_ln230_2 = or i6 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln230_2"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:38  %zext_ln232_3 = zext i6 %or_ln230_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln232_3"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:39  %v1_addr_146 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_3

]]></Node>
<StgValue><ssdm name="v1_addr_146"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:40  %v1_load_146 = load double* %v1_addr_146, align 8

]]></Node>
<StgValue><ssdm name="v1_load_146"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="122" st_id="4" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:14  %v9 = fmul double %tmp_75, %v1_load

]]></Node>
<StgValue><ssdm name="v9"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:31  %v1_load_145 = load double* %v1_addr_145, align 8

]]></Node>
<StgValue><ssdm name="v1_load_145"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:40  %v1_load_146 = load double* %v1_addr_146, align 8

]]></Node>
<StgValue><ssdm name="v1_load_146"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:46  %or_ln230_3 = or i6 %shl_ln, 4

]]></Node>
<StgValue><ssdm name="or_ln230_3"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:47  %zext_ln232_4 = zext i6 %or_ln230_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln232_4"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:48  %v1_addr_147 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_4

]]></Node>
<StgValue><ssdm name="v1_addr_147"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:49  %v1_load_147 = load double* %v1_addr_147, align 8

]]></Node>
<StgValue><ssdm name="v1_load_147"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:55  %or_ln230_4 = or i6 %shl_ln, 5

]]></Node>
<StgValue><ssdm name="or_ln230_4"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:56  %zext_ln232_5 = zext i6 %or_ln230_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln232_5"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:57  %v1_addr_148 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_5

]]></Node>
<StgValue><ssdm name="v1_addr_148"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:58  %v1_load_148 = load double* %v1_addr_148, align 8

]]></Node>
<StgValue><ssdm name="v1_load_148"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="133" st_id="5" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:14  %v9 = fmul double %tmp_75, %v1_load

]]></Node>
<StgValue><ssdm name="v9"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:23  %v9_1 = fmul double %tmp_75, %v1_load_144

]]></Node>
<StgValue><ssdm name="v9_1"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:49  %v1_load_147 = load double* %v1_addr_147, align 8

]]></Node>
<StgValue><ssdm name="v1_load_147"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:58  %v1_load_148 = load double* %v1_addr_148, align 8

]]></Node>
<StgValue><ssdm name="v1_load_148"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:64  %or_ln230_5 = or i6 %shl_ln, 6

]]></Node>
<StgValue><ssdm name="or_ln230_5"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:65  %zext_ln232_6 = zext i6 %or_ln230_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln232_6"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:66  %v1_addr_149 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_6

]]></Node>
<StgValue><ssdm name="v1_addr_149"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:67  %v1_load_149 = load double* %v1_addr_149, align 8

]]></Node>
<StgValue><ssdm name="v1_load_149"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:73  %or_ln230_6 = or i6 %shl_ln, 7

]]></Node>
<StgValue><ssdm name="or_ln230_6"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:74  %zext_ln232_7 = zext i6 %or_ln230_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln232_7"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:75  %v1_addr_150 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_7

]]></Node>
<StgValue><ssdm name="v1_addr_150"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:76  %v1_load_150 = load double* %v1_addr_150, align 8

]]></Node>
<StgValue><ssdm name="v1_load_150"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="145" st_id="6" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:14  %v9 = fmul double %tmp_75, %v1_load

]]></Node>
<StgValue><ssdm name="v9"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:23  %v9_1 = fmul double %tmp_75, %v1_load_144

]]></Node>
<StgValue><ssdm name="v9_1"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:32  %v9_2 = fmul double %tmp_75, %v1_load_145

]]></Node>
<StgValue><ssdm name="v9_2"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:67  %v1_load_149 = load double* %v1_addr_149, align 8

]]></Node>
<StgValue><ssdm name="v1_load_149"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:76  %v1_load_150 = load double* %v1_addr_150, align 8

]]></Node>
<StgValue><ssdm name="v1_load_150"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:82  %or_ln230_7 = or i6 %shl_ln, 8

]]></Node>
<StgValue><ssdm name="or_ln230_7"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:83  %zext_ln232_8 = zext i6 %or_ln230_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln232_8"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:84  %v1_addr_151 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_8

]]></Node>
<StgValue><ssdm name="v1_addr_151"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:85  %v1_load_151 = load double* %v1_addr_151, align 8

]]></Node>
<StgValue><ssdm name="v1_load_151"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:91  %or_ln230_8 = or i6 %shl_ln, 9

]]></Node>
<StgValue><ssdm name="or_ln230_8"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:92  %zext_ln232_9 = zext i6 %or_ln230_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln232_9"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:93  %v1_addr_152 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_9

]]></Node>
<StgValue><ssdm name="v1_addr_152"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:94  %v1_load_152 = load double* %v1_addr_152, align 8

]]></Node>
<StgValue><ssdm name="v1_load_152"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="158" st_id="7" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:14  %v9 = fmul double %tmp_75, %v1_load

]]></Node>
<StgValue><ssdm name="v9"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:23  %v9_1 = fmul double %tmp_75, %v1_load_144

]]></Node>
<StgValue><ssdm name="v9_1"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:32  %v9_2 = fmul double %tmp_75, %v1_load_145

]]></Node>
<StgValue><ssdm name="v9_2"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:41  %v9_3 = fmul double %tmp_75, %v1_load_146

]]></Node>
<StgValue><ssdm name="v9_3"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:85  %v1_load_151 = load double* %v1_addr_151, align 8

]]></Node>
<StgValue><ssdm name="v1_load_151"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:94  %v1_load_152 = load double* %v1_addr_152, align 8

]]></Node>
<StgValue><ssdm name="v1_load_152"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:100  %or_ln230_9 = or i6 %shl_ln, 10

]]></Node>
<StgValue><ssdm name="or_ln230_9"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:101  %zext_ln232_10 = zext i6 %or_ln230_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln232_10"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:102  %v1_addr_153 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_10

]]></Node>
<StgValue><ssdm name="v1_addr_153"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:103  %v1_load_153 = load double* %v1_addr_153, align 8

]]></Node>
<StgValue><ssdm name="v1_load_153"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:109  %or_ln230_10 = or i6 %shl_ln, 11

]]></Node>
<StgValue><ssdm name="or_ln230_10"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:110  %zext_ln232_11 = zext i6 %or_ln230_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln232_11"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:111  %v1_addr_154 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_11

]]></Node>
<StgValue><ssdm name="v1_addr_154"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:112  %v1_load_154 = load double* %v1_addr_154, align 8

]]></Node>
<StgValue><ssdm name="v1_load_154"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="172" st_id="8" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:14  %v9 = fmul double %tmp_75, %v1_load

]]></Node>
<StgValue><ssdm name="v9"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:23  %v9_1 = fmul double %tmp_75, %v1_load_144

]]></Node>
<StgValue><ssdm name="v9_1"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:32  %v9_2 = fmul double %tmp_75, %v1_load_145

]]></Node>
<StgValue><ssdm name="v9_2"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:41  %v9_3 = fmul double %tmp_75, %v1_load_146

]]></Node>
<StgValue><ssdm name="v9_3"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:50  %v9_4 = fmul double %tmp_75, %v1_load_147

]]></Node>
<StgValue><ssdm name="v9_4"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:103  %v1_load_153 = load double* %v1_addr_153, align 8

]]></Node>
<StgValue><ssdm name="v1_load_153"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:112  %v1_load_154 = load double* %v1_addr_154, align 8

]]></Node>
<StgValue><ssdm name="v1_load_154"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:118  %or_ln230_11 = or i6 %shl_ln, 12

]]></Node>
<StgValue><ssdm name="or_ln230_11"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:119  %zext_ln232_12 = zext i6 %or_ln230_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln232_12"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:120  %v1_addr_155 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_12

]]></Node>
<StgValue><ssdm name="v1_addr_155"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:121  %v1_load_155 = load double* %v1_addr_155, align 8

]]></Node>
<StgValue><ssdm name="v1_load_155"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:127  %or_ln230_12 = or i6 %shl_ln, 13

]]></Node>
<StgValue><ssdm name="or_ln230_12"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:128  %zext_ln232_13 = zext i6 %or_ln230_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln232_13"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:129  %v1_addr_156 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_13

]]></Node>
<StgValue><ssdm name="v1_addr_156"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:130  %v1_load_156 = load double* %v1_addr_156, align 8

]]></Node>
<StgValue><ssdm name="v1_load_156"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="2" op_3_bw="4">
<![CDATA[
hls_label_8:15  %add_ln = call i12 @_ssdm_op_BitConcatenate.i12.i6.i2.i4(i6 %trunc_ln231, i2 %trunc_ln230, i4 0)

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="12">
<![CDATA[
hls_label_8:16  %zext_ln234 = zext i12 %add_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln234"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:17  %v0_addr = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234

]]></Node>
<StgValue><ssdm name="v0_addr"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
hls_label_8:18  store double %v9, double* %v0_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:23  %v9_1 = fmul double %tmp_75, %v1_load_144

]]></Node>
<StgValue><ssdm name="v9_1"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:32  %v9_2 = fmul double %tmp_75, %v1_load_145

]]></Node>
<StgValue><ssdm name="v9_2"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:41  %v9_3 = fmul double %tmp_75, %v1_load_146

]]></Node>
<StgValue><ssdm name="v9_3"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:50  %v9_4 = fmul double %tmp_75, %v1_load_147

]]></Node>
<StgValue><ssdm name="v9_4"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:59  %v9_5 = fmul double %tmp_75, %v1_load_148

]]></Node>
<StgValue><ssdm name="v9_5"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:121  %v1_load_155 = load double* %v1_addr_155, align 8

]]></Node>
<StgValue><ssdm name="v1_load_155"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:130  %v1_load_156 = load double* %v1_addr_156, align 8

]]></Node>
<StgValue><ssdm name="v1_load_156"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:136  %or_ln230_13 = or i6 %shl_ln, 14

]]></Node>
<StgValue><ssdm name="or_ln230_13"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:137  %zext_ln232_14 = zext i6 %or_ln230_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln232_14"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:138  %v1_addr_157 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_14

]]></Node>
<StgValue><ssdm name="v1_addr_157"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:139  %v1_load_157 = load double* %v1_addr_157, align 8

]]></Node>
<StgValue><ssdm name="v1_load_157"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:145  %or_ln230_14 = or i6 %shl_ln, 15

]]></Node>
<StgValue><ssdm name="or_ln230_14"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:146  %zext_ln232_15 = zext i6 %or_ln230_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln232_15"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:147  %v1_addr_158 = getelementptr [64 x double]* %v1, i64 0, i64 %zext_ln232_15

]]></Node>
<StgValue><ssdm name="v1_addr_158"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:148  %v1_load_158 = load double* %v1_addr_158, align 8

]]></Node>
<StgValue><ssdm name="v1_load_158"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:24  %add_ln234_1 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230)

]]></Node>
<StgValue><ssdm name="add_ln234_1"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="12">
<![CDATA[
hls_label_8:25  %zext_ln234_1 = zext i12 %add_ln234_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_1"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:26  %v0_addr_1 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_1

]]></Node>
<StgValue><ssdm name="v0_addr_1"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
hls_label_8:27  store double %v9_1, double* %v0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:32  %v9_2 = fmul double %tmp_75, %v1_load_145

]]></Node>
<StgValue><ssdm name="v9_2"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:41  %v9_3 = fmul double %tmp_75, %v1_load_146

]]></Node>
<StgValue><ssdm name="v9_3"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:50  %v9_4 = fmul double %tmp_75, %v1_load_147

]]></Node>
<StgValue><ssdm name="v9_4"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:59  %v9_5 = fmul double %tmp_75, %v1_load_148

]]></Node>
<StgValue><ssdm name="v9_5"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:68  %v9_6 = fmul double %tmp_75, %v1_load_149

]]></Node>
<StgValue><ssdm name="v9_6"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:139  %v1_load_157 = load double* %v1_addr_157, align 8

]]></Node>
<StgValue><ssdm name="v1_load_157"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:148  %v1_load_158 = load double* %v1_addr_158, align 8

]]></Node>
<StgValue><ssdm name="v1_load_158"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:33  %add_ln234_2 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_1)

]]></Node>
<StgValue><ssdm name="add_ln234_2"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="12">
<![CDATA[
hls_label_8:34  %zext_ln234_2 = zext i12 %add_ln234_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_2"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:35  %v0_addr_2 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_2

]]></Node>
<StgValue><ssdm name="v0_addr_2"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
hls_label_8:36  store double %v9_2, double* %v0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:41  %v9_3 = fmul double %tmp_75, %v1_load_146

]]></Node>
<StgValue><ssdm name="v9_3"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:50  %v9_4 = fmul double %tmp_75, %v1_load_147

]]></Node>
<StgValue><ssdm name="v9_4"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:59  %v9_5 = fmul double %tmp_75, %v1_load_148

]]></Node>
<StgValue><ssdm name="v9_5"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:68  %v9_6 = fmul double %tmp_75, %v1_load_149

]]></Node>
<StgValue><ssdm name="v9_6"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:77  %v9_7 = fmul double %tmp_75, %v1_load_150

]]></Node>
<StgValue><ssdm name="v9_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:42  %add_ln234_3 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_2)

]]></Node>
<StgValue><ssdm name="add_ln234_3"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="12">
<![CDATA[
hls_label_8:43  %zext_ln234_3 = zext i12 %add_ln234_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_3"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:44  %v0_addr_3 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_3

]]></Node>
<StgValue><ssdm name="v0_addr_3"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
hls_label_8:45  store double %v9_3, double* %v0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:50  %v9_4 = fmul double %tmp_75, %v1_load_147

]]></Node>
<StgValue><ssdm name="v9_4"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:59  %v9_5 = fmul double %tmp_75, %v1_load_148

]]></Node>
<StgValue><ssdm name="v9_5"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:68  %v9_6 = fmul double %tmp_75, %v1_load_149

]]></Node>
<StgValue><ssdm name="v9_6"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:77  %v9_7 = fmul double %tmp_75, %v1_load_150

]]></Node>
<StgValue><ssdm name="v9_7"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:86  %v9_8 = fmul double %tmp_75, %v1_load_151

]]></Node>
<StgValue><ssdm name="v9_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:51  %add_ln234_4 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_3)

]]></Node>
<StgValue><ssdm name="add_ln234_4"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="12">
<![CDATA[
hls_label_8:52  %zext_ln234_4 = zext i12 %add_ln234_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_4"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:53  %v0_addr_4 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_4

]]></Node>
<StgValue><ssdm name="v0_addr_4"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
hls_label_8:54  store double %v9_4, double* %v0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:59  %v9_5 = fmul double %tmp_75, %v1_load_148

]]></Node>
<StgValue><ssdm name="v9_5"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:68  %v9_6 = fmul double %tmp_75, %v1_load_149

]]></Node>
<StgValue><ssdm name="v9_6"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:77  %v9_7 = fmul double %tmp_75, %v1_load_150

]]></Node>
<StgValue><ssdm name="v9_7"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:86  %v9_8 = fmul double %tmp_75, %v1_load_151

]]></Node>
<StgValue><ssdm name="v9_8"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:95  %v9_9 = fmul double %tmp_75, %v1_load_152

]]></Node>
<StgValue><ssdm name="v9_9"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:60  %add_ln234_5 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_4)

]]></Node>
<StgValue><ssdm name="add_ln234_5"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="12">
<![CDATA[
hls_label_8:61  %zext_ln234_5 = zext i12 %add_ln234_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_5"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:62  %v0_addr_5 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_5

]]></Node>
<StgValue><ssdm name="v0_addr_5"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
hls_label_8:63  store double %v9_5, double* %v0_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:68  %v9_6 = fmul double %tmp_75, %v1_load_149

]]></Node>
<StgValue><ssdm name="v9_6"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:77  %v9_7 = fmul double %tmp_75, %v1_load_150

]]></Node>
<StgValue><ssdm name="v9_7"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:86  %v9_8 = fmul double %tmp_75, %v1_load_151

]]></Node>
<StgValue><ssdm name="v9_8"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:95  %v9_9 = fmul double %tmp_75, %v1_load_152

]]></Node>
<StgValue><ssdm name="v9_9"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:104  %v9_s = fmul double %tmp_75, %v1_load_153

]]></Node>
<StgValue><ssdm name="v9_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="253" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:69  %add_ln234_6 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_5)

]]></Node>
<StgValue><ssdm name="add_ln234_6"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="12">
<![CDATA[
hls_label_8:70  %zext_ln234_6 = zext i12 %add_ln234_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_6"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:71  %v0_addr_6 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_6

]]></Node>
<StgValue><ssdm name="v0_addr_6"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
hls_label_8:72  store double %v9_6, double* %v0_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:77  %v9_7 = fmul double %tmp_75, %v1_load_150

]]></Node>
<StgValue><ssdm name="v9_7"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:86  %v9_8 = fmul double %tmp_75, %v1_load_151

]]></Node>
<StgValue><ssdm name="v9_8"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:95  %v9_9 = fmul double %tmp_75, %v1_load_152

]]></Node>
<StgValue><ssdm name="v9_9"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:104  %v9_s = fmul double %tmp_75, %v1_load_153

]]></Node>
<StgValue><ssdm name="v9_s"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:113  %v9_10 = fmul double %tmp_75, %v1_load_154

]]></Node>
<StgValue><ssdm name="v9_10"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:78  %add_ln234_7 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_6)

]]></Node>
<StgValue><ssdm name="add_ln234_7"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="12">
<![CDATA[
hls_label_8:79  %zext_ln234_7 = zext i12 %add_ln234_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_7"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:80  %v0_addr_7 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_7

]]></Node>
<StgValue><ssdm name="v0_addr_7"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
hls_label_8:81  store double %v9_7, double* %v0_addr_7, align 8

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:86  %v9_8 = fmul double %tmp_75, %v1_load_151

]]></Node>
<StgValue><ssdm name="v9_8"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:95  %v9_9 = fmul double %tmp_75, %v1_load_152

]]></Node>
<StgValue><ssdm name="v9_9"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:104  %v9_s = fmul double %tmp_75, %v1_load_153

]]></Node>
<StgValue><ssdm name="v9_s"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:113  %v9_10 = fmul double %tmp_75, %v1_load_154

]]></Node>
<StgValue><ssdm name="v9_10"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:122  %v9_11 = fmul double %tmp_75, %v1_load_155

]]></Node>
<StgValue><ssdm name="v9_11"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="271" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:87  %add_ln234_8 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_7)

]]></Node>
<StgValue><ssdm name="add_ln234_8"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="12">
<![CDATA[
hls_label_8:88  %zext_ln234_8 = zext i12 %add_ln234_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_8"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:89  %v0_addr_8 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_8

]]></Node>
<StgValue><ssdm name="v0_addr_8"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
hls_label_8:90  store double %v9_8, double* %v0_addr_8, align 8

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:95  %v9_9 = fmul double %tmp_75, %v1_load_152

]]></Node>
<StgValue><ssdm name="v9_9"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:104  %v9_s = fmul double %tmp_75, %v1_load_153

]]></Node>
<StgValue><ssdm name="v9_s"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:113  %v9_10 = fmul double %tmp_75, %v1_load_154

]]></Node>
<StgValue><ssdm name="v9_10"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:122  %v9_11 = fmul double %tmp_75, %v1_load_155

]]></Node>
<StgValue><ssdm name="v9_11"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:131  %v9_12 = fmul double %tmp_75, %v1_load_156

]]></Node>
<StgValue><ssdm name="v9_12"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_8:155  %v4 = add i3 1, %select_ln231

]]></Node>
<StgValue><ssdm name="v4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="281" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:96  %add_ln234_9 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_8)

]]></Node>
<StgValue><ssdm name="add_ln234_9"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="12">
<![CDATA[
hls_label_8:97  %zext_ln234_9 = zext i12 %add_ln234_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_9"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:98  %v0_addr_9 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_9

]]></Node>
<StgValue><ssdm name="v0_addr_9"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
hls_label_8:99  store double %v9_9, double* %v0_addr_9, align 8

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:104  %v9_s = fmul double %tmp_75, %v1_load_153

]]></Node>
<StgValue><ssdm name="v9_s"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:113  %v9_10 = fmul double %tmp_75, %v1_load_154

]]></Node>
<StgValue><ssdm name="v9_10"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:122  %v9_11 = fmul double %tmp_75, %v1_load_155

]]></Node>
<StgValue><ssdm name="v9_11"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:131  %v9_12 = fmul double %tmp_75, %v1_load_156

]]></Node>
<StgValue><ssdm name="v9_12"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:140  %v9_13 = fmul double %tmp_75, %v1_load_157

]]></Node>
<StgValue><ssdm name="v9_13"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="290" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:105  %add_ln234_s = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_9)

]]></Node>
<StgValue><ssdm name="add_ln234_s"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="12">
<![CDATA[
hls_label_8:106  %zext_ln234_10 = zext i12 %add_ln234_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_10"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:107  %v0_addr_10 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_10

]]></Node>
<StgValue><ssdm name="v0_addr_10"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
hls_label_8:108  store double %v9_s, double* %v0_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:113  %v9_10 = fmul double %tmp_75, %v1_load_154

]]></Node>
<StgValue><ssdm name="v9_10"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:122  %v9_11 = fmul double %tmp_75, %v1_load_155

]]></Node>
<StgValue><ssdm name="v9_11"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:131  %v9_12 = fmul double %tmp_75, %v1_load_156

]]></Node>
<StgValue><ssdm name="v9_12"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:140  %v9_13 = fmul double %tmp_75, %v1_load_157

]]></Node>
<StgValue><ssdm name="v9_13"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:149  %v9_14 = fmul double %tmp_75, %v1_load_158

]]></Node>
<StgValue><ssdm name="v9_14"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="299" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:114  %add_ln234_10 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_10)

]]></Node>
<StgValue><ssdm name="add_ln234_10"/></StgValue>
</operation>

<operation id="300" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="12">
<![CDATA[
hls_label_8:115  %zext_ln234_11 = zext i12 %add_ln234_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_11"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:116  %v0_addr_11 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_11

]]></Node>
<StgValue><ssdm name="v0_addr_11"/></StgValue>
</operation>

<operation id="302" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
hls_label_8:117  store double %v9_10, double* %v0_addr_11, align 8

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:122  %v9_11 = fmul double %tmp_75, %v1_load_155

]]></Node>
<StgValue><ssdm name="v9_11"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:131  %v9_12 = fmul double %tmp_75, %v1_load_156

]]></Node>
<StgValue><ssdm name="v9_12"/></StgValue>
</operation>

<operation id="305" st_id="20" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:140  %v9_13 = fmul double %tmp_75, %v1_load_157

]]></Node>
<StgValue><ssdm name="v9_13"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:149  %v9_14 = fmul double %tmp_75, %v1_load_158

]]></Node>
<StgValue><ssdm name="v9_14"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="307" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:123  %add_ln234_11 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_11)

]]></Node>
<StgValue><ssdm name="add_ln234_11"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="12">
<![CDATA[
hls_label_8:124  %zext_ln234_12 = zext i12 %add_ln234_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_12"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:125  %v0_addr_12 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_12

]]></Node>
<StgValue><ssdm name="v0_addr_12"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
hls_label_8:126  store double %v9_11, double* %v0_addr_12, align 8

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:131  %v9_12 = fmul double %tmp_75, %v1_load_156

]]></Node>
<StgValue><ssdm name="v9_12"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:140  %v9_13 = fmul double %tmp_75, %v1_load_157

]]></Node>
<StgValue><ssdm name="v9_13"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:149  %v9_14 = fmul double %tmp_75, %v1_load_158

]]></Node>
<StgValue><ssdm name="v9_14"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="314" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:132  %add_ln234_12 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_12)

]]></Node>
<StgValue><ssdm name="add_ln234_12"/></StgValue>
</operation>

<operation id="315" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="12">
<![CDATA[
hls_label_8:133  %zext_ln234_13 = zext i12 %add_ln234_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_13"/></StgValue>
</operation>

<operation id="316" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:134  %v0_addr_13 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_13

]]></Node>
<StgValue><ssdm name="v0_addr_13"/></StgValue>
</operation>

<operation id="317" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
hls_label_8:135  store double %v9_12, double* %v0_addr_13, align 8

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="318" st_id="22" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:140  %v9_13 = fmul double %tmp_75, %v1_load_157

]]></Node>
<StgValue><ssdm name="v9_13"/></StgValue>
</operation>

<operation id="319" st_id="22" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:149  %v9_14 = fmul double %tmp_75, %v1_load_158

]]></Node>
<StgValue><ssdm name="v9_14"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="320" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:141  %add_ln234_13 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_13)

]]></Node>
<StgValue><ssdm name="add_ln234_13"/></StgValue>
</operation>

<operation id="321" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="12">
<![CDATA[
hls_label_8:142  %zext_ln234_14 = zext i12 %add_ln234_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_14"/></StgValue>
</operation>

<operation id="322" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:143  %v0_addr_14 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_14

]]></Node>
<StgValue><ssdm name="v0_addr_14"/></StgValue>
</operation>

<operation id="323" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
hls_label_8:144  store double %v9_13, double* %v0_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="324" st_id="23" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_8:149  %v9_14 = fmul double %tmp_75, %v1_load_158

]]></Node>
<StgValue><ssdm name="v9_14"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="325" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_8:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="326" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_8:6  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="327" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_8:7  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln228"/></StgValue>
</operation>

<operation id="328" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:150  %add_ln234_14 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln231, i6 %or_ln230_14)

]]></Node>
<StgValue><ssdm name="add_ln234_14"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="12">
<![CDATA[
hls_label_8:151  %zext_ln234_15 = zext i12 %add_ln234_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_15"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:152  %v0_addr_15 = getelementptr [4096 x double]* %v0, i64 0, i64 %zext_ln234_15

]]></Node>
<StgValue><ssdm name="v0_addr_15"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
hls_label_8:153  store double %v9_14, double* %v0_addr_15, align 8

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_8:154  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
hls_label_8:156  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="334" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln238"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
