Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Apr 14 00:21:22 2024
| Host         : VM7699-verilog-labs running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    81 |
|    Minimum number of control sets                        |    81 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   114 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    81 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    32 |
| >= 14 to < 16      |     1 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              81 |           53 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             194 |           80 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             987 |          368 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-----------------------------------------------------------------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                                            Enable Signal                                            |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-----------------------------------------------------------------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  CLK_25MHZ_BUFG | pdu/rx_queue/rx_dq_counter_reg[1]_0                                                                 | rst_IBUF[0]                            |                2 |              4 |         2.00 |
|  CLK_25MHZ_BUFG | pdu/uart_rx/FSM_onehot_status_cur[4]_i_1_n_2                                                        | rst_IBUF[0]                            |                2 |              5 |         2.50 |
|  CLK_25MHZ_BUFG | pdu/info_sender/buffer[20][6]_i_1_n_2                                                               | rst_IBUF[0]                            |                2 |              7 |         3.50 |
|  CLK_25MHZ_BUFG | pdu/info_sender/buffer[1][6]_i_1_n_2                                                                | rst_IBUF[0]                            |                2 |              7 |         3.50 |
|  CLK_25MHZ_BUFG | pdu/info_sender/buffer[2][6]_i_1_n_2                                                                | rst_IBUF[0]                            |                3 |              7 |         2.33 |
|  CLK_25MHZ_BUFG | pdu/info_sender/buffer[0][6]_i_1_n_2                                                                | rst_IBUF[0]                            |                2 |              7 |         3.50 |
|  CLK_25MHZ_BUFG | pdu/uart_rx/data[7]_i_1_n_2                                                                         | rst_IBUF[0]                            |                1 |              8 |         8.00 |
|  CLK_25MHZ_BUFG | mmio/E[0]                                                                                           | rst_IBUF[0]                            |                3 |              8 |         2.67 |
|  CLK_25MHZ_BUFG | pdu/bp_reg/pdu_ctrl_cs_reg[6]                                                                       | rst_IBUF[0]                            |                4 |              8 |         2.00 |
|  CLK_25MHZ_BUFG | pdu/info_sender/buffer[30][3]_i_1_n_2                                                               | rst_IBUF[0]                            |                6 |              9 |         1.50 |
|  CLK_25MHZ_BUFG | pdu/rx_enqueue_gen/rx_dq_counter_reg[1]                                                             | rst_IBUF[0]                            |                5 |             10 |         2.00 |
|  CLK_25MHZ_BUFG | pdu/rx_enqueue_gen/rear                                                                             | rst_IBUF[0]                            |                4 |             10 |         2.50 |
|  CLK_25MHZ_BUFG | pdu/uart_rx/counter                                                                                 | rst_IBUF[0]                            |                4 |             10 |         2.50 |
|  CLK_25MHZ_BUFG | pdu/uart_tx/counter                                                                                 | rst_IBUF[0]                            |                4 |             10 |         2.50 |
|  CLK_25MHZ_BUFG | pdu/tx_enqueue_gen/signal_delay2_reg_0                                                              | rst_IBUF[0]                            |                3 |             10 |         3.33 |
|  CLK_25MHZ_BUFG | pdu/tx_enqueue_gen/rear                                                                             | rst_IBUF[0]                            |                6 |             10 |         1.67 |
|  CLK_25MHZ_BUFG | pdu/rx_queue/fifo_queue_reg_256_319_0_2_i_1__0_n_2                                                  |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/tx_queue/fifo_queue_reg_64_127_0_2_i_1_n_2                                                      |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/tx_queue/fifo_queue_reg_0_63_0_2_i_4_n_2                                                        |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/tx_queue/fifo_queue_reg_192_255_0_2_i_1_n_2                                                     |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/tx_queue/fifo_queue_reg_256_319_0_2_i_1_n_2                                                     |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/rx_queue/fifo_queue_reg_960_1023_0_2_i_1__0_n_2                                                 |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/tx_queue/fifo_queue_reg_512_575_0_2_i_1_n_2                                                     |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/tx_queue/fifo_queue_reg_448_511_0_2_i_1_n_2                                                     |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/tx_queue/fifo_queue_reg_384_447_0_2_i_1_n_2                                                     |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/tx_queue/fifo_queue_reg_320_383_0_2_i_1_n_2                                                     |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/tx_queue/fifo_queue_reg_128_191_0_2_i_1_n_2                                                     |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/rx_queue/fifo_queue_reg_896_959_0_2_i_1__0_n_2                                                  |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/rx_queue/fifo_queue_reg_640_703_0_2_i_1__0_n_2                                                  |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/tx_queue/fifo_queue_reg_576_639_0_2_i_1_n_2                                                     |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/tx_queue/fifo_queue_reg_768_831_0_2_i_1_n_2                                                     |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/tx_queue/fifo_queue_reg_704_767_0_2_i_1_n_2                                                     |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/tx_queue/fifo_queue_reg_640_703_0_2_i_1_n_2                                                     |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/tx_queue/fifo_queue_reg_896_959_0_2_i_1_n_2                                                     |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/tx_queue/fifo_queue_reg_832_895_0_2_i_1_n_2                                                     |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/tx_queue/fifo_queue_reg_960_1023_0_2_i_1_n_2                                                    |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/rx_queue/fifo_queue_reg_64_127_0_2_i_1__0_n_2                                                   |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/rx_queue/fifo_queue_reg_512_575_0_2_i_1__0_n_2                                                  |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/rx_queue/fifo_queue_reg_448_511_0_2_i_1__0_n_2                                                  |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/rx_queue/fifo_queue_reg_384_447_0_2_i_1__0_n_2                                                  |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/rx_queue/fifo_queue_reg_192_255_0_2_i_1__0_n_2                                                  |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/rx_queue/fifo_queue_reg_832_895_0_2_i_1__0_n_2                                                  |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/rx_queue/fifo_queue_reg_704_767_0_2_i_1__0_n_2                                                  |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/rx_queue/fifo_queue_reg_768_831_0_2_i_1__0_n_2                                                  |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/rx_queue/fifo_queue_reg_576_639_0_2_i_1__0_n_2                                                  |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/rx_queue/fifo_queue_reg_0_63_0_2_i_1__0_n_2                                                     |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/rx_queue/fifo_queue_reg_128_191_0_2_i_1__0_n_2                                                  |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/rx_queue/fifo_queue_reg_320_383_0_2_i_1__0_n_2                                                  |                                        |                3 |             12 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/info_sender/buffer[22][6]_i_1_n_2                                                               | rst_IBUF[0]                            |                6 |             14 |         2.33 |
|  CLK_25MHZ_BUFG |                                                                                                     | pdu/fsm_counter[0]_i_1_n_2             |                4 |             16 |         4.00 |
|  CLK_25MHZ_BUFG |                                                                                                     |                                        |               10 |             17 |         1.70 |
|  CLK_25MHZ_BUFG |                                                                                                     | segment/counter[0]_i_1__2_n_2          |                5 |             17 |         3.40 |
|  CLK_25MHZ_BUFG | pdu/info_sender/buffer[5][6]_i_1_n_2                                                                | rst_IBUF[0]                            |                7 |             21 |         3.00 |
|  CLK_25MHZ_BUFG | pdu/rx_dq_counter[31]_i_2_n_2                                                                       | pdu/rx_queue/SR[0]                     |                8 |             28 |         3.50 |
|  CLK_25MHZ_BUFG | pdu/info_sender/pdu_uart_ready_reg[31]_i_3_0[0]                                                     | rst_IBUF[0]                            |               13 |             32 |         2.46 |
|  CLK_25MHZ_BUFG | pdu/hex2uart/local_hex_data[31]_i_1_n_2                                                             | rst_IBUF[0]                            |               10 |             32 |         3.20 |
|  CLK_25MHZ_BUFG | pdu/info_sender/cpu_uart_valid_reg[31]_i_6_0[0]                                                     | mmio/cpu_uart_valid_reg_0              |               11 |             32 |         2.91 |
|  n_0_1692_BUFG  |                                                                                                     |                                        |               18 |             32 |         1.78 |
|  CLK_25MHZ_BUFG | pdu/pdu_decode/length0                                                                              | rst_IBUF[0]                            |               12 |             32 |         2.67 |
|  CLK_25MHZ_BUFG | pdu/info_sender/cpu_uart_data_reg[31]_i_3_0[0]                                                      | rst_IBUF[0]                            |               12 |             32 |         2.67 |
|  n_1_1691_BUFG  |                                                                                                     |                                        |               25 |             32 |         1.28 |
|  CLK_25MHZ_BUFG | pdu/bp_reg/bp_20                                                                                    | pdu/pdu_decode/SR[0]                   |                6 |             32 |         5.33 |
|  CLK_25MHZ_BUFG | pdu/pdu_decode/pdu_ctrl_cs_reg[5][0]                                                                | rst_IBUF[0]                            |                7 |             32 |         4.57 |
|  CLK_25MHZ_BUFG | pdu/pdu_decode/base_addr0                                                                           | rst_IBUF[0]                            |               17 |             32 |         1.88 |
|  CLK_25MHZ_BUFG | pdu/rx_queue/head_reg[9]_5[0]                                                                       | pdu/pdu_decode/rx_data_dec[31]_i_1_n_2 |                8 |             32 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/rx_queue/head_reg[9]_4[0]                                                                       | pdu/pdu_decode/rx_data_hex[31]_i_1_n_2 |               17 |             32 |         1.88 |
|  CLK_25MHZ_BUFG | pdu/bp_reg/bp_1[31]_i_1_n_2                                                                         | pdu/pdu_decode/rst[0]                  |               10 |             32 |         3.20 |
|  CLK_25MHZ_BUFG | pdu/cur_access_addr[0]_i_2_n_2                                                                      | pdu/cur_access_addr0                   |                8 |             32 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/bp_reg/bp_valid[0]_i_2_n_2                                                                      | pdu/pdu_decode/rst[0]                  |               10 |             33 |         3.30 |
|  CLK_25MHZ_BUFG | pdu/bp_reg/E[0]                                                                                     | rst_IBUF[0]                            |               14 |             35 |         2.50 |
|  CLK_25MHZ_BUFG | pdu/info_sender/cpu_uart_data_reg[31]_i_3_1[0]                                                      | rst_IBUF[0]                            |               18 |             40 |         2.22 |
|  CLK_25MHZ_BUFG | pdu/info_sender/buffer[28][6]_i_1_n_2                                                               | rst_IBUF[0]                            |               21 |             42 |         2.00 |
|  CLK_25MHZ_BUFG | pdu/pdu_decode/E[0]                                                                                 | rst_IBUF[0]                            |               26 |             64 |         2.46 |
|  CLK_25MHZ_BUFG | pdu/info_sender/E[0]                                                                                | rst_IBUF[0]                            |               44 |             98 |         2.23 |
|  CLK_25MHZ_BUFG | pdu/info_sender/buffer[19][6]_i_1_n_2                                                               | rst_IBUF[0]                            |               30 |             98 |         3.27 |
|  CLK_25MHZ_BUFG | instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0   |                                        |               32 |            128 |         4.00 |
|  CLK_25MHZ_BUFG | instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0 |                                        |               32 |            128 |         4.00 |
|  CLK_25MHZ_BUFG | data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0          |                                        |               32 |            128 |         4.00 |
|  CLK_25MHZ_BUFG | data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0        |                                        |               32 |            128 |         4.00 |
|  CLK_25MHZ_BUFG | pdu/info_sender/p_0_in                                                                              |                                        |               17 |            132 |         7.76 |
|  CLK_25MHZ_BUFG |                                                                                                     | rst_IBUF[0]                            |               71 |            161 |         2.27 |
+-----------------+-----------------------------------------------------------------------------------------------------+----------------------------------------+------------------+----------------+--------------+


