\doxysection{ADC Common Mode}
\label{group___a_d_c_ex___common__mode}\index{ADC Common Mode@{ADC Common Mode}}
Collaboration diagram for ADC Common Mode\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=348pt]{group___a_d_c_ex___common__mode}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ ADC\+\_\+\+MODE\+\_\+\+INDEPENDENT}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT\+\_\+\+INJECSIMULT}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0})
\item 
\#define \textbf{ ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT\+\_\+\+ALTERTRIG}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1})
\item 
\#define \textbf{ ADC\+\_\+\+DUALMODE\+\_\+\+INJECSIMULT}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}))
\item 
\#define \textbf{ ADC\+\_\+\+DUALMODE\+\_\+\+INTERL}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+DUALMODE\+\_\+\+ALTERTRIG}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+TRIPLEMODE\+\_\+\+REGSIMULT\+\_\+\+INJECSIMULT}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+TRIPLEMODE\+\_\+\+REGSIMULT\+\_\+\+Alter\+Trig}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}))
\item 
\#define \textbf{ ADC\+\_\+\+TRIPLEMODE\+\_\+\+INJECSIMULT}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+TRIPLEMODE\+\_\+\+REGSIMULT}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}))
\item 
\#define \textbf{ ADC\+\_\+\+TRIPLEMODE\+\_\+\+INTERL}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}))
\item 
\#define \textbf{ ADC\+\_\+\+TRIPLEMODE\+\_\+\+ALTERTRIG}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___a_d_c_ex___common__mode_ga45e63dd5e2f36e62fa1b2cb9eff891ed}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_DUALMODE\_ALTERTRIG@{ADC\_DUALMODE\_ALTERTRIG}}
\index{ADC\_DUALMODE\_ALTERTRIG@{ADC\_DUALMODE\_ALTERTRIG}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{ADC\_DUALMODE\_ALTERTRIG}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DUALMODE\+\_\+\+ALTERTRIG~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}))}



Definition at line 161 of file stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\label{group___a_d_c_ex___common__mode_ga8e81364b24ed3c089bb6993b48a020e9}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_DUALMODE\_INJECSIMULT@{ADC\_DUALMODE\_INJECSIMULT}}
\index{ADC\_DUALMODE\_INJECSIMULT@{ADC\_DUALMODE\_INJECSIMULT}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{ADC\_DUALMODE\_INJECSIMULT}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DUALMODE\+\_\+\+INJECSIMULT~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}))}



Definition at line 158 of file stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\label{group___a_d_c_ex___common__mode_ga29697d148e4ed75c3d2adaef0f3e1385}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_DUALMODE\_INTERL@{ADC\_DUALMODE\_INTERL}}
\index{ADC\_DUALMODE\_INTERL@{ADC\_DUALMODE\_INTERL}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{ADC\_DUALMODE\_INTERL}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DUALMODE\+\_\+\+INTERL~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}))}



Definition at line 160 of file stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\label{group___a_d_c_ex___common__mode_ga5318d363b48a4244335cdafaed0d179c}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_DUALMODE\_REGSIMULT@{ADC\_DUALMODE\_REGSIMULT}}
\index{ADC\_DUALMODE\_REGSIMULT@{ADC\_DUALMODE\_REGSIMULT}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{ADC\_DUALMODE\_REGSIMULT}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}))}



Definition at line 159 of file stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\label{group___a_d_c_ex___common__mode_ga2667b75f8acb086aa6ab723466bb3f40}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG@{ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG}}
\index{ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG@{ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT\+\_\+\+ALTERTRIG~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1})}



Definition at line 157 of file stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\label{group___a_d_c_ex___common__mode_gac3ad57b1150ca7862fcc932cf19b2fb0}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT@{ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT}}
\index{ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT@{ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT\+\_\+\+INJECSIMULT~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0})}



Definition at line 156 of file stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\label{group___a_d_c_ex___common__mode_gaac07297889e931df4083427a99211638}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_MODE\_INDEPENDENT@{ADC\_MODE\_INDEPENDENT}}
\index{ADC\_MODE\_INDEPENDENT@{ADC\_MODE\_INDEPENDENT}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{ADC\_MODE\_INDEPENDENT}
{\footnotesize\ttfamily \#define ADC\+\_\+\+MODE\+\_\+\+INDEPENDENT~((uint32\+\_\+t)0x00000000U)}



Definition at line 155 of file stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\label{group___a_d_c_ex___common__mode_ga5ad65e0e5b27f2f72d4856b3651f0b8b}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_TRIPLEMODE\_ALTERTRIG@{ADC\_TRIPLEMODE\_ALTERTRIG}}
\index{ADC\_TRIPLEMODE\_ALTERTRIG@{ADC\_TRIPLEMODE\_ALTERTRIG}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{ADC\_TRIPLEMODE\_ALTERTRIG}
{\footnotesize\ttfamily \#define ADC\+\_\+\+TRIPLEMODE\+\_\+\+ALTERTRIG~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}))}



Definition at line 167 of file stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\label{group___a_d_c_ex___common__mode_ga9d5e9c416713570aeecff01f6c006b35}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_TRIPLEMODE\_INJECSIMULT@{ADC\_TRIPLEMODE\_INJECSIMULT}}
\index{ADC\_TRIPLEMODE\_INJECSIMULT@{ADC\_TRIPLEMODE\_INJECSIMULT}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{ADC\_TRIPLEMODE\_INJECSIMULT}
{\footnotesize\ttfamily \#define ADC\+\_\+\+TRIPLEMODE\+\_\+\+INJECSIMULT~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}))}



Definition at line 164 of file stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\label{group___a_d_c_ex___common__mode_ga7c1e457e958e4002726bb9187a5ffe22}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_TRIPLEMODE\_INTERL@{ADC\_TRIPLEMODE\_INTERL}}
\index{ADC\_TRIPLEMODE\_INTERL@{ADC\_TRIPLEMODE\_INTERL}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{ADC\_TRIPLEMODE\_INTERL}
{\footnotesize\ttfamily \#define ADC\+\_\+\+TRIPLEMODE\+\_\+\+INTERL~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}))}



Definition at line 166 of file stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\label{group___a_d_c_ex___common__mode_gaa111c2e1827ffebceb3f22deefd951db}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_TRIPLEMODE\_REGSIMULT@{ADC\_TRIPLEMODE\_REGSIMULT}}
\index{ADC\_TRIPLEMODE\_REGSIMULT@{ADC\_TRIPLEMODE\_REGSIMULT}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{ADC\_TRIPLEMODE\_REGSIMULT}
{\footnotesize\ttfamily \#define ADC\+\_\+\+TRIPLEMODE\+\_\+\+REGSIMULT~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}))}



Definition at line 165 of file stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\label{group___a_d_c_ex___common__mode_ga0aea7119339e4474cfdb7f3084c6dce5}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_TRIPLEMODE\_REGSIMULT\_AlterTrig@{ADC\_TRIPLEMODE\_REGSIMULT\_AlterTrig}}
\index{ADC\_TRIPLEMODE\_REGSIMULT\_AlterTrig@{ADC\_TRIPLEMODE\_REGSIMULT\_AlterTrig}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{ADC\_TRIPLEMODE\_REGSIMULT\_AlterTrig}
{\footnotesize\ttfamily \#define ADC\+\_\+\+TRIPLEMODE\+\_\+\+REGSIMULT\+\_\+\+Alter\+Trig~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}))}



Definition at line 163 of file stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\label{group___a_d_c_ex___common__mode_gaf035650c27a3a4655c2ee42e96a277dd}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_TRIPLEMODE\_REGSIMULT\_INJECSIMULT@{ADC\_TRIPLEMODE\_REGSIMULT\_INJECSIMULT}}
\index{ADC\_TRIPLEMODE\_REGSIMULT\_INJECSIMULT@{ADC\_TRIPLEMODE\_REGSIMULT\_INJECSIMULT}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{ADC\_TRIPLEMODE\_REGSIMULT\_INJECSIMULT}
{\footnotesize\ttfamily \#define ADC\+\_\+\+TRIPLEMODE\+\_\+\+REGSIMULT\+\_\+\+INJECSIMULT~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4} $\vert$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}))}



Definition at line 162 of file stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

