
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11936 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1342.957 ; gain = 14.883 ; free physical = 7188 ; free virtual = 12798
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:28]
INFO: [Synth 8-6157] synthesizing module 'mips' [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:117]
INFO: [Synth 8-6157] synthesizing module 'controller' [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:134]
INFO: [Synth 8-6157] synthesizing module 'maindec' [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:154]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:154]
INFO: [Synth 8-6157] synthesizing module 'aludec' [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:177]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:177]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:134]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:195]
INFO: [Synth 8-6157] synthesizing module 'flopr' [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:291]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:291]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:272]
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:272]
INFO: [Synth 8-6157] synthesizing module 'sl2' [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:278]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (6#1) [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:278]
INFO: [Synth 8-6157] synthesizing module 'mux2' [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:303]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:303]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:233]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:233]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:303]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (8#1) [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:303]
INFO: [Synth 8-6157] synthesizing module 'signext' [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'signext' (9#1) [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:284]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:253]
INFO: [Synth 8-155] case statement is not full and has no default [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:259]
WARNING: [Synth 8-87] always_comb on 'result_reg' did not result in combinational logic [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:260]
INFO: [Synth 8-6155] done synthesizing module 'alu' (10#1) [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:253]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (11#1) [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:195]
INFO: [Synth 8-6155] done synthesizing module 'mips' (12#1) [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:117]
INFO: [Synth 8-6157] synthesizing module 'imem' [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'imem' (13#1) [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:82]
INFO: [Synth 8-6157] synthesizing module 'dmem' [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:61]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (14#1) [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:61]
INFO: [Synth 8-6157] synthesizing module 'display_controller' [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/display_controller.sv:23]
	Parameter N bound to: 19 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/display_controller.sv:53]
INFO: [Synth 8-226] default block is never used [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/display_controller.sv:65]
INFO: [Synth 8-6155] done synthesizing module 'display_controller' (15#1) [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/display_controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pulse_controller' [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/pulse_controller.sv:18]
INFO: [Synth 8-155] case statement is not full and has no default [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/pulse_controller.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'pulse_controller' (16#1) [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/pulse_controller.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:28]
WARNING: [Synth 8-3331] design dmem has unconnected port a[31]
WARNING: [Synth 8-3331] design dmem has unconnected port a[30]
WARNING: [Synth 8-3331] design dmem has unconnected port a[29]
WARNING: [Synth 8-3331] design dmem has unconnected port a[28]
WARNING: [Synth 8-3331] design dmem has unconnected port a[27]
WARNING: [Synth 8-3331] design dmem has unconnected port a[26]
WARNING: [Synth 8-3331] design dmem has unconnected port a[25]
WARNING: [Synth 8-3331] design dmem has unconnected port a[24]
WARNING: [Synth 8-3331] design dmem has unconnected port a[23]
WARNING: [Synth 8-3331] design dmem has unconnected port a[22]
WARNING: [Synth 8-3331] design dmem has unconnected port a[21]
WARNING: [Synth 8-3331] design dmem has unconnected port a[20]
WARNING: [Synth 8-3331] design dmem has unconnected port a[19]
WARNING: [Synth 8-3331] design dmem has unconnected port a[18]
WARNING: [Synth 8-3331] design dmem has unconnected port a[17]
WARNING: [Synth 8-3331] design dmem has unconnected port a[16]
WARNING: [Synth 8-3331] design dmem has unconnected port a[15]
WARNING: [Synth 8-3331] design dmem has unconnected port a[14]
WARNING: [Synth 8-3331] design dmem has unconnected port a[13]
WARNING: [Synth 8-3331] design dmem has unconnected port a[12]
WARNING: [Synth 8-3331] design dmem has unconnected port a[11]
WARNING: [Synth 8-3331] design dmem has unconnected port a[10]
WARNING: [Synth 8-3331] design dmem has unconnected port a[9]
WARNING: [Synth 8-3331] design dmem has unconnected port a[8]
WARNING: [Synth 8-3331] design dmem has unconnected port a[1]
WARNING: [Synth 8-3331] design dmem has unconnected port a[0]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1388.707 ; gain = 60.633 ; free physical = 7179 ; free virtual = 12809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1388.707 ; gain = 60.633 ; free physical = 7179 ; free virtual = 12808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1388.707 ; gain = 60.633 ; free physical = 7179 ; free virtual = 12808
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1702.598 ; gain = 0.000 ; free physical = 6969 ; free virtual = 12564
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1702.598 ; gain = 0.000 ; free physical = 6969 ; free virtual = 12565
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1702.598 ; gain = 0.000 ; free physical = 6969 ; free virtual = 12565
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1702.598 ; gain = 0.000 ; free physical = 6969 ; free virtual = 12565
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.598 ; gain = 374.523 ; free physical = 7040 ; free virtual = 12633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.598 ; gain = 374.523 ; free physical = 7040 ; free virtual = 12633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.598 ; gain = 374.523 ; free physical = 7042 ; free virtual = 12635
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pulse_controller'
INFO: [Synth 8-5544] ROM "clk_pulse" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CNT" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv:260]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
                  iSTATE |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pulse_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.598 ; gain = 374.523 ; free physical = 7033 ; free virtual = 12626
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	  22 Input     32 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module maindec 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
Module aludec 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
Module flopr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	  22 Input     32 Bit        Muxes := 1     
Module display_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module pulse_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   5 Input     28 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port DP driven by constant 1
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/result_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1702.598 ; gain = 374.523 ; free physical = 7019 ; free virtual = 12606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives      | 
+------------+-------------------+-----------+----------------------+-----------------+
|top         | dmem/RAM_reg      | Implied   | 64 x 32              | RAM64X1S x 32   | 
|top         | mips/dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 12     | 
+------------+-------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1702.598 ; gain = 374.523 ; free physical = 6896 ; free virtual = 12483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1702.598 ; gain = 374.523 ; free physical = 6896 ; free virtual = 12483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives      | 
+------------+-------------------+-----------+----------------------+-----------------+
|top         | dmem/RAM_reg      | Implied   | 64 x 32              | RAM64X1S x 32   | 
|top         | mips/dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 12     | 
+------------+-------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1711.613 ; gain = 383.539 ; free physical = 6893 ; free virtual = 12480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1711.613 ; gain = 383.539 ; free physical = 6893 ; free virtual = 12481
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1711.613 ; gain = 383.539 ; free physical = 6893 ; free virtual = 12481
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1711.613 ; gain = 383.539 ; free physical = 6893 ; free virtual = 12481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1711.613 ; gain = 383.539 ; free physical = 6893 ; free virtual = 12481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1711.613 ; gain = 383.539 ; free physical = 6893 ; free virtual = 12481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1711.613 ; gain = 383.539 ; free physical = 6893 ; free virtual = 12481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    36|
|3     |LUT1     |    30|
|4     |LUT2     |     5|
|5     |LUT3     |    48|
|6     |LUT4     |    28|
|7     |LUT5     |    94|
|8     |LUT6     |   180|
|9     |RAM32M   |    12|
|10    |RAM64X1S |    32|
|11    |FDCE     |    28|
|12    |FDRE     |    16|
|13    |FDSE     |    12|
|14    |IBUF     |     4|
|15    |OBUF     |    13|
+------+---------+------+

Report Instance Areas: 
+------+--------------+-------------------+------+
|      |Instance      |Module             |Cells |
+------+--------------+-------------------+------+
|1     |top           |                   |   540|
|2     |  dcontroller |display_controller |    29|
|3     |  dmem        |dmem               |    32|
|4     |  mips        |mips               |   381|
|5     |    dp        |datapath           |   381|
|6     |      alu     |alu                |    16|
|7     |      pcadd2  |adder              |     2|
|8     |      pcreg   |flopr              |   351|
|9     |      rf      |regfile            |    12|
|10    |  pcontroller |pulse_controller   |    79|
+------+--------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1711.613 ; gain = 383.539 ; free physical = 6893 ; free virtual = 12481
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1711.613 ; gain = 69.648 ; free physical = 6948 ; free virtual = 12536
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1711.621 ; gain = 383.539 ; free physical = 6948 ; free virtual = 12536
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1711.621 ; gain = 0.000 ; free physical = 6893 ; free virtual = 12480
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1711.621 ; gain = 383.664 ; free physical = 6948 ; free virtual = 12535
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1711.621 ; gain = 0.000 ; free physical = 6948 ; free virtual = 12535
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 15:18:41 2019...
