pr_debug	,	F_19
EEXIST	,	V_28
OMAP_POWERSTATE_SHIFT	,	V_5
omap2_pwrdm_get_mem_bank_onstate_mask	,	F_7
OMAP3430ES2_SAVEANDRESTORE_SHIFT	,	V_29
OMAP3430_PM_PREPWSTST	,	V_20
omap2_prm_write_mod_reg	,	F_28
omap2_pwrdm_set_next_pwrst	,	F_1
pwrst	,	V_3
powerdomain	,	V_1
bank	,	V_10
omap3_pwrdm_disable_hdwr_sar	,	F_30
u32	,	T_2
omap3_pwrdm_read_prev_pwrst	,	F_20
omap2_pwrdm_get_mem_bank_stst_mask	,	F_12
OMAP3430_LASTSHAREDL2CACHEFLATSTATEENTERED_MASK	,	V_26
omap2_pwrdm_set_mem_retst	,	F_9
omap3_pwrdm_read_logic_pwrst	,	F_21
OMAP3430_LASTMEM1STATEENTERED_MASK	,	V_24
PWRDM_TRANSITION_BAILOUT	,	V_16
OMAP3430_LOGICSTATEST_MASK	,	V_22
omap3_pwrdm_read_prev_logic_pwrst	,	F_23
"powerdomain: waited too long for "	,	L_1
OMAP2_PM_PWSTST	,	V_8
omap3_pwrdm_clear_all_prev_pwrst	,	F_27
__ffs	,	F_8
omap2_pwrdm_read_next_pwrst	,	F_3
name	,	V_18
omap3_pwrdm_enable_hdwr_sar	,	F_29
omap2_pwrdm_set_logic_retst	,	F_14
"powerdomain %s to complete transition\n"	,	L_2
"powerdomain: completed transition in %d loops\n"	,	L_3
printk	,	F_18
OMAP_INTRANSITION_MASK	,	V_15
omap2_prm_read_mod_reg	,	F_16
OMAP3430_LASTPOWERSTATEENTERED_MASK	,	V_21
OMAP_POWERSTATE_MASK	,	V_4
OMAP2_PM_PWSTCTRL	,	V_7
OMAP_POWERSTATEST_MASK	,	V_9
u8	,	T_1
OMAP3430_LOGICL1CACHERETSTATE_MASK	,	V_13
c	,	V_14
EAGAIN	,	V_19
omap3_get_mem_bank_lastmemst_mask	,	F_24
WARN_ON	,	F_25
omap3_pwrdm_read_logic_retst	,	F_22
OMAP3430_LASTLOGICSTATEENTERED_MASK	,	V_23
m	,	V_11
omap2_pwrdm_read_pwrst	,	F_5
omap2_prm_rmw_mod_reg_bits	,	F_2
omap3_pwrdm_read_prev_mem_pwrst	,	F_26
OMAP3430_LASTMEM2STATEENTERED_MASK	,	V_25
omap2_pwrdm_get_mem_bank_retst_mask	,	F_10
omap2_pwrdm_read_mem_pwrst	,	F_11
omap2_pwrdm_read_mem_retst	,	F_13
omap2_pwrdm_wait_transition	,	F_15
pwrdm	,	V_2
v	,	V_12
KERN_ERR	,	V_17
OMAP3430_LASTL2FLATMEMSTATEENTERED_MASK	,	V_27
prcm_offs	,	V_6
udelay	,	F_17
omap2_prm_read_mod_bits_shift	,	F_4
omap2_pwrdm_set_mem_onst	,	F_6
