ModuleName test
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 61
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w35
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 368 ,Y1: 360 ,X2: 400 ,Y2: 360
End
Branches
End
Wire Name: w36
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 368 ,Y1: 440 ,X2: 376 ,Y2: 440
Edge X1: 376 ,Y1: 376 ,X2: 376 ,Y2: 440
Edge X1: 376 ,Y1: 376 ,X2: 400 ,Y2: 376
End
Branches
End
Wire Name: w37
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 264 ,Y1: 304 ,X2: 304 ,Y2: 304
Edge X1: 264 ,Y1: 112 ,X2: 264 ,Y2: 304
Edge X1: 144 ,Y1: 112 ,X2: 264 ,Y2: 112
Edge X1: 264 ,Y1: 112 ,X2: 272 ,Y2: 112
End
Branches
End
Wire Name: w38
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 256 ,Y1: 320 ,X2: 304 ,Y2: 320
Edge X1: 256 ,Y1: 128 ,X2: 256 ,Y2: 320
Edge X1: 144 ,Y1: 128 ,X2: 256 ,Y2: 128
Edge X1: 256 ,Y1: 128 ,X2: 272 ,Y2: 128
End
Branches
End
Wire Name: w39
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 248 ,Y1: 336 ,X2: 304 ,Y2: 336
Edge X1: 248 ,Y1: 144 ,X2: 248 ,Y2: 336
Edge X1: 144 ,Y1: 144 ,X2: 248 ,Y2: 144
Edge X1: 248 ,Y1: 144 ,X2: 272 ,Y2: 144
End
Branches
End
Wire Name: w40
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 240 ,Y1: 352 ,X2: 304 ,Y2: 352
Edge X1: 240 ,Y1: 160 ,X2: 240 ,Y2: 352
Edge X1: 144 ,Y1: 160 ,X2: 240 ,Y2: 160
Edge X1: 240 ,Y1: 160 ,X2: 272 ,Y2: 160
End
Branches
End
Wire Name: w41
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 232 ,Y1: 368 ,X2: 304 ,Y2: 368
Edge X1: 232 ,Y1: 176 ,X2: 232 ,Y2: 368
Edge X1: 144 ,Y1: 176 ,X2: 232 ,Y2: 176
Edge X1: 232 ,Y1: 176 ,X2: 272 ,Y2: 176
End
Branches
End
Wire Name: w42
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 224 ,Y1: 384 ,X2: 304 ,Y2: 384
Edge X1: 224 ,Y1: 192 ,X2: 224 ,Y2: 384
Edge X1: 144 ,Y1: 192 ,X2: 224 ,Y2: 192
Edge X1: 224 ,Y1: 192 ,X2: 272 ,Y2: 192
End
Branches
End
Wire Name: w43
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 216 ,Y1: 400 ,X2: 304 ,Y2: 400
Edge X1: 216 ,Y1: 208 ,X2: 216 ,Y2: 400
Edge X1: 144 ,Y1: 208 ,X2: 216 ,Y2: 208
Edge X1: 216 ,Y1: 208 ,X2: 272 ,Y2: 208
End
Branches
End
Wire Name: w44
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 208 ,Y1: 416 ,X2: 304 ,Y2: 416
Edge X1: 208 ,Y1: 224 ,X2: 208 ,Y2: 416
Edge X1: 144 ,Y1: 224 ,X2: 208 ,Y2: 224
Edge X1: 208 ,Y1: 224 ,X2: 272 ,Y2: 224
End
Branches
End
Wire Name: w45
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 200 ,Y1: 432 ,X2: 304 ,Y2: 432
Edge X1: 200 ,Y1: 240 ,X2: 200 ,Y2: 432
Edge X1: 144 ,Y1: 240 ,X2: 200 ,Y2: 240
Edge X1: 200 ,Y1: 240 ,X2: 272 ,Y2: 240
End
Branches
End
Wire Name: w46
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 192 ,Y1: 448 ,X2: 304 ,Y2: 448
Edge X1: 192 ,Y1: 256 ,X2: 192 ,Y2: 448
Edge X1: 144 ,Y1: 256 ,X2: 192 ,Y2: 256
Edge X1: 192 ,Y1: 256 ,X2: 272 ,Y2: 256
End
Branches
End
Wire Name: w47
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 504 ,Y1: 192 ,X2: 608 ,Y2: 192
Edge X1: 504 ,Y1: 192 ,X2: 504 ,Y2: 272
Edge X1: 504 ,Y1: 272 ,X2: 608 ,Y2: 272
Edge X1: 504 ,Y1: 272 ,X2: 504 ,Y2: 352
Edge X1: 504 ,Y1: 352 ,X2: 504 ,Y2: 368
Edge X1: 504 ,Y1: 352 ,X2: 608 ,Y2: 352
Edge X1: 464 ,Y1: 368 ,X2: 504 ,Y2: 368
Edge X1: 504 ,Y1: 368 ,X2: 504 ,Y2: 432
Edge X1: 504 ,Y1: 432 ,X2: 608 ,Y2: 432
End
Branches
End
Wire Name: b25
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 536 ,Y1: 104 ,X2: 536 ,Y2: 176
Edge X1: 536 ,Y1: 176 ,X2: 608 ,Y2: 176
Edge X1: 536 ,Y1: 176 ,X2: 536 ,Y2: 504
End
Branches
Branch Left: 536 ,Top: 112
BranchStrList
0
End
Branch Left: 536 ,Top: 128
BranchStrList
1
End
Branch Left: 536 ,Top: 160
BranchStrList
3
End
Branch Left: 536 ,Top: 144
BranchStrList
2
End
End
Wire Name: w22
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 440 ,Y1: 144 ,X2: 536 ,Y2: 144
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 440 ,Y1: 128 ,X2: 536 ,Y2: 128
End
Branches
End
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 440 ,Y1: 112 ,X2: 536 ,Y2: 112
End
Branches
End
Wire Name: w25
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 440 ,Y1: 160 ,X2: 536 ,Y2: 160
End
Branches
End
Wire Name: w23
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 552 ,Y1: 224 ,X2: 608 ,Y2: 224
Edge X1: 552 ,Y1: 224 ,X2: 552 ,Y2: 304
Edge X1: 552 ,Y1: 304 ,X2: 608 ,Y2: 304
Edge X1: 552 ,Y1: 304 ,X2: 552 ,Y2: 384
Edge X1: 552 ,Y1: 384 ,X2: 608 ,Y2: 384
Edge X1: 552 ,Y1: 384 ,X2: 552 ,Y2: 464
Edge X1: 552 ,Y1: 464 ,X2: 608 ,Y2: 464
Edge X1: 552 ,Y1: 464 ,X2: 552 ,Y2: 560
Edge X1: 536 ,Y1: 560 ,X2: 552 ,Y2: 560
End
Branches
End
Wire Name: w24
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 568 ,Y1: 208 ,X2: 608 ,Y2: 208
Edge X1: 568 ,Y1: 208 ,X2: 568 ,Y2: 288
Edge X1: 568 ,Y1: 288 ,X2: 608 ,Y2: 288
Edge X1: 568 ,Y1: 288 ,X2: 568 ,Y2: 368
Edge X1: 568 ,Y1: 368 ,X2: 608 ,Y2: 368
Edge X1: 568 ,Y1: 368 ,X2: 568 ,Y2: 448
Edge X1: 568 ,Y1: 448 ,X2: 608 ,Y2: 448
Edge X1: 568 ,Y1: 448 ,X2: 568 ,Y2: 536
Edge X1: 536 ,Y1: 536 ,X2: 568 ,Y2: 536
End
Branches
End
Wire Name: b26
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 864 ,Y1: 392 ,X2: 976 ,Y2: 392
Edge X1: 864 ,Y1: 208 ,X2: 864 ,Y2: 392
Edge X1: 776 ,Y1: 208 ,X2: 864 ,Y2: 208
Edge X1: 776 ,Y1: 176 ,X2: 776 ,Y2: 208
Edge X1: 776 ,Y1: 208 ,X2: 776 ,Y2: 240
Edge X1: 760 ,Y1: 176 ,X2: 776 ,Y2: 176
Edge X1: 584 ,Y1: 240 ,X2: 776 ,Y2: 240
Edge X1: 584 ,Y1: 240 ,X2: 584 ,Y2: 256
Edge X1: 584 ,Y1: 256 ,X2: 608 ,Y2: 256
End
Branches
End
Wire Name: b24
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 832 ,Y1: 408 ,X2: 976 ,Y2: 408
Edge X1: 832 ,Y1: 288 ,X2: 832 ,Y2: 408
Edge X1: 776 ,Y1: 288 ,X2: 832 ,Y2: 288
Edge X1: 776 ,Y1: 256 ,X2: 776 ,Y2: 288
Edge X1: 776 ,Y1: 288 ,X2: 776 ,Y2: 320
Edge X1: 760 ,Y1: 256 ,X2: 776 ,Y2: 256
Edge X1: 584 ,Y1: 320 ,X2: 776 ,Y2: 320
Edge X1: 584 ,Y1: 320 ,X2: 584 ,Y2: 336
Edge X1: 584 ,Y1: 336 ,X2: 608 ,Y2: 336
End
Branches
End
Wire Name: b23
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 800 ,Y1: 424 ,X2: 976 ,Y2: 424
Edge X1: 800 ,Y1: 368 ,X2: 800 ,Y2: 424
Edge X1: 776 ,Y1: 368 ,X2: 800 ,Y2: 368
Edge X1: 776 ,Y1: 336 ,X2: 776 ,Y2: 368
Edge X1: 776 ,Y1: 368 ,X2: 776 ,Y2: 400
Edge X1: 760 ,Y1: 336 ,X2: 776 ,Y2: 336
Edge X1: 584 ,Y1: 400 ,X2: 776 ,Y2: 400
Edge X1: 584 ,Y1: 400 ,X2: 584 ,Y2: 416
Edge X1: 584 ,Y1: 416 ,X2: 608 ,Y2: 416
End
Branches
End
Wire Name: b27
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 760 ,Y1: 416 ,X2: 760 ,Y2: 440
Edge X1: 760 ,Y1: 440 ,X2: 976 ,Y2: 440
End
Branches
End
End
Ports
Port Left: 144 Top: 112 ,Orientation: 0
Portname: Input0 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 144 Top: 128 ,Orientation: 0
Portname: Input1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 144 Top: 144 ,Orientation: 0
Portname: Input2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 144 Top: 160 ,Orientation: 0
Portname: Input3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 144 Top: 176 ,Orientation: 0
Portname: Input4 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 144 Top: 192 ,Orientation: 0
Portname: Input5 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 144 Top: 208 ,Orientation: 0
Portname: Input6 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 144 Top: 224 ,Orientation: 0
Portname: Input7 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 144 Top: 240 ,Orientation: 0
Portname: Input8 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 144 Top: 256 ,Orientation: 0
Portname: Input9 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 976 Top: 392 ,Orientation: 0
Portname: p10 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 976 Top: 408 ,Orientation: 0
Portname: p11 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 976 Top: 424 ,Orientation: 0
Portname: p12 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 976 Top: 440 ,Orientation: 0
Portname: p13 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 536 Top: 536 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 536 Top: 560 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 296 Top: 104
Name: s0
LibraryName: (NoLibraryName)
IpName: binary2decimal
SymbolParameters
End
Symbol Left: 304 Top: 304
Name: s16
LibraryName: PNULib
IpName: PNU_OR8
SymbolParameters
End
Symbol Left: 304 Top: 424
Name: s17
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
Symbol Left: 400 Top: 352
Name: s18
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
Symbol Left: 632 Top: 168
Name: s4
LibraryName: (NoLibraryName)
IpName: R_4bit
SymbolParameters
End
Symbol Left: 632 Top: 248
Name: s5
LibraryName: (NoLibraryName)
IpName: R_4bit
SymbolParameters
End
Symbol Left: 632 Top: 328
Name: s6
LibraryName: (NoLibraryName)
IpName: R_4bit
SymbolParameters
End
Symbol Left: 632 Top: 408
Name: s7
LibraryName: (NoLibraryName)
IpName: R_4bit
SymbolParameters
End
End
Texts
End
Links
End
