<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: Class Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('functions_n.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
<div class="textblock">Here is a list of all class members with links to the classes they belong to:</div>

<h3><a id="index_n"></a>- n -</h3><ul>
<li>N
: <a class="el" href="structwire.html#ac5a4261b6449810933cc8e0f8d27d9f1">wire</a>
</li>
<li>n32AW
: <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#ae7eadf9f11671ced103f6f265c61e6da">GDDR5::SpeedEntry</a>
</li>
<li>n_act
: <a class="el" href="structmem__power__stats__pod.html#aa49b6cab35d6b4a8200b08b1bebf5391">mem_power_stats_pod</a>
</li>
<li>n_activity
: <a class="el" href="structmem__power__stats__pod.html#a5f67a10308dc7bc9db7f39b5c4c6c701">mem_power_stats_pod</a>
</li>
<li>N_ADDRDEC
: <a class="el" href="classlinear__to__raw__address__translation.html#a4119f6e2c264d04b71ec33b584afa6d1a684af8282d20c64734ce05c948d0c416">linear_to_raw_address_translation</a>
</li>
<li>n_clock
: <a class="el" href="class_d_f_f_cell.html#a70611cbe943bde06cf2db825574ae635">DFFCell</a>
</li>
<li>n_cmd
: <a class="el" href="structmem__power__stats__pod.html#a3bea23b134a2f2b1fbd78baad96b01e8">mem_power_stats_pod</a>
</li>
<li>n_completed
: <a class="el" href="classshd__warp__t.html#a50b7888852f27fdf5775dc4dcc41221a">shd_warp_t</a>
, <a class="el" href="classwarp__context__t.html#a976ee01e562ce9d4a6e4cb42e3dd8853">warp_context_t</a>
</li>
<li>n_inp
: <a class="el" href="class_crossbar.html#afa6395c614acd238cf2742660d956940">Crossbar</a>
</li>
<li>n_insn
: <a class="el" href="classthread__ctx__t.html#a7a37702c849b4c93fe9b86a5fe023fa3">thread_ctx_t</a>
</li>
<li>n_insn_ac
: <a class="el" href="classthread__ctx__t.html#a6dddca0a095e222ccdc59b9717a796b9">thread_ctx_t</a>
</li>
<li>n_keep_0
: <a class="el" href="class_d_f_f_cell.html#ac04268c9a10f850dae69bd8620b7eb22">DFFCell</a>
</li>
<li>n_keep_1
: <a class="el" href="class_d_f_f_cell.html#a4d734a9dd3e2d2281bea1062b025b47d">DFFCell</a>
</li>
<li>n_l1_access_ac
: <a class="el" href="classthread__ctx__t.html#a50c0109091ac96d729e6527640b5905d">thread_ctx_t</a>
</li>
<li>n_l1_mis_ac
: <a class="el" href="classthread__ctx__t.html#aefeab42d3e0b6459fb0a3e6b8da297b8">thread_ctx_t</a>
</li>
<li>n_l1_mrghit_ac
: <a class="el" href="classthread__ctx__t.html#a93f2a610c6af571c594122cb25e70afe">thread_ctx_t</a>
</li>
<li>n_mem_to_simt
: <a class="el" href="structmem__power__stats__pod.html#a6c9248d1e01439f083459834f5442eb1">mem_power_stats_pod</a>
, <a class="el" href="structshader__core__stats__pod.html#a06f927877d9c7bd2cf60d494ae2011a6">shader_core_stats_pod</a>
</li>
<li>n_nop
: <a class="el" href="structmem__power__stats__pod.html#ae1f1fdcf746f5d8f0c9a6bb48af2378c">mem_power_stats_pod</a>
</li>
<li>n_out
: <a class="el" href="class_crossbar.html#a5fde2a22acd67c7752d52bc6c046f277">Crossbar</a>
</li>
<li>n_pre
: <a class="el" href="structmem__power__stats__pod.html#a4b8c578337bd58b337c3cdd714c87c75">mem_power_stats_pod</a>
</li>
<li>n_rd
: <a class="el" href="structmem__power__stats__pod.html#a3abf43ec4127c72dbbc248b4f9939431">mem_power_stats_pod</a>
</li>
<li>n_regfile_gating_group
: <a class="el" href="structshader__core__config.html#abd67e4a527a3ca5a722a5cae60189c03">shader_core_config</a>
</li>
<li>n_req
: <a class="el" href="structmem__power__stats__pod.html#abd186c5e825bc5e4025f1dccc9d3cd96">mem_power_stats_pod</a>
</li>
<li>n_sa
: <a class="el" href="class_d_s_a_r_p.html#a1bd280f740ed69f38ae03b873c1732be">DSARP</a>
, <a class="el" href="class_s_a_l_p.html#a2bfd8ba8a953e3b66e99a27a7b93a4ac">SALP</a>
</li>
<li>n_simt_clusters
: <a class="el" href="structshader__core__config.html#a21b867d06fc4757d3a9b63404eb16692">shader_core_config</a>
</li>
<li>n_simt_cores_per_cluster
: <a class="el" href="structshader__core__config.html#a104c9f8d770de04280e3b2ef3618ea01">shader_core_config</a>
</li>
<li>n_simt_ejection_buffer_size
: <a class="el" href="structshader__core__config.html#ac75c25ebdbd6e67d642e2aa3aa387971">shader_core_config</a>
</li>
<li>n_simt_to_mem
: <a class="el" href="structmem__power__stats__pod.html#ab8964ac87f0d1590ad88066df6efd664">mem_power_stats_pod</a>
, <a class="el" href="structshader__core__stats__pod.html#a4a2a0096506cdafba4823d8caa073fa5">shader_core_stats_pod</a>
</li>
<li>n_switch
: <a class="el" href="class_d_f_f_cell.html#abc652aa8dcda7b026b70de179336750d">DFFCell</a>
</li>
<li>n_thread_per_shader
: <a class="el" href="structshader__core__config.html#a559092b8eaeffafe04a61f83cefe74d2">shader_core_config</a>
</li>
<li>n_thread_per_shader_kain()
: <a class="el" href="structshader__core__config.html#aedeee526819c32d77df194ff4081b1e3">shader_core_config</a>
</li>
<li>n_to_p_eff_curr_drv_ratio
: <a class="el" href="class_technology_parameter_1_1_device_type.html#a24dd16d9f62f7e137c1143eaf7d30ae5">TechnologyParameter::DeviceType</a>
</li>
<li>n_wr
: <a class="el" href="structmem__power__stats__pod.html#a703505734fbf27c429b82c1383dfb315">mem_power_stats_pod</a>
</li>
<li>name
: <a class="el" href="class_array_s_t.html#a725747e5a8925b455a295dce4bf0f4e5">ArrayST</a>
, <a class="el" href="class_cache_dyn_param.html#af3c3d426c19012aeaa3575a65213c566">CacheDynParam</a>
, <a class="el" href="class_d_r_a_m_param.html#a3b5f7c7ee8768726a5fc6b9afc543e30">DRAMParam</a>
, <a class="el" href="classinterconnect.html#a5fd91a65f6025987e5a7c852d0238279">interconnect</a>
, <a class="el" href="classkernel__info__t.html#aa4bc05b937346b7e5a38b337914da684">kernel_info_t</a>
, <a class="el" href="class_m_c_param.html#ab7c713a61089ee7fa0d4b1d6ac081cdb">MCParam</a>
</li>
<li>Name()
: <a class="el" href="class_module.html#afc3e1691a9dfbb676a33b1c6a8373da8">Module</a>
</li>
<li>name
: <a class="el" href="class_n_i_u_param.html#a04c0a3f7351834802794a0e94f4d2339">NIUParam</a>
, <a class="el" href="class_no_c.html#aa8708994dfeb62c19fc35a731ec86e8b">NoC</a>
, <a class="el" href="class_no_c_param.html#a76a0fe2eaf373609efed99ec14e339bc">NoCParam</a>
, <a class="el" href="classoperand__info.html#a983d7464283112dc35b7a0e98036966c">operand_info</a>
, <a class="el" href="class_p_c_ie_param.html#a0aac52bcb410930178f1539e946eb2d4">PCIeParam</a>
, <a class="el" href="class_proc_param.html#a95342439e95138aebd53a75b7984b932">ProcParam</a>
, <a class="el" href="class_stat_base.html#ac61ddba73ee57586e2d0321d05232e9e">StatBase&lt; StatType &gt;</a>
, <a class="el" href="class_stats_1_1_stat_base.html#aff42886f9d704a7c0e18b384ba95e306">Stats::StatBase</a>
, <a class="el" href="class_stats___ram_1_1_stat.html#a0c26649ed05a9965e577e378c4b3289a">Stats_Ram::Stat&lt; Derived &gt;</a>
, <a class="el" href="classsymbol.html#a6bfbb48700c6320ce538469afd1aad1a">symbol</a>
, <a class="el" href="union_y_y_s_t_y_p_e.html#a0eac4432a9611eea39ad2da8dce16742">YYSTYPE</a>
</li>
<li>name_to_translation
: <a class="el" href="class_memory.html#afda576a1dbf4b2a2a3703b6a51e41cb2">Memory&lt; T, Controller &gt;</a>
</li>
<li>NamedInfo()
: <a class="el" href="class_named_info.html#a0e368cd396b6d15ce9d90476e756b501">NamedInfo&lt; T &gt;</a>
</li>
<li>nAttribute()
: <a class="el" href="group__navigate.html#ga7980a71afeab26b29c4f1c67659d4214">XMLNode</a>
, <a class="el" href="struct_x_m_l_node_1_1_x_m_l_node_data_tag.html#afc265fac21f1f54ef2a9729d785106bf">XMLNode::XMLNodeDataTag</a>
</li>
<li>nbanks
: <a class="el" href="class_cache_dyn_param.html#a8889964c8059c8ce1682ac93b82d4984">CacheDynParam</a>
, <a class="el" href="class_input_parameter.html#add051137dabbdf927af5e1d6ab3336c8">InputParameter</a>
, <a class="el" href="class_u_c_a.html#a8d09233e5426515712b8eb9898cfedaa">UCA</a>
</li>
<li>nbk
: <a class="el" href="structmemory__config.html#af343882efa10cbb359bfbc759a745770">memory_config</a>
</li>
<li>nbkgrp
: <a class="el" href="structmemory__config.html#a09eed581d308d1b934c8f92a914297b5">memory_config</a>
</li>
<li>nBL
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#a29bc001e4bc01bfc4fad85bb2e9afe76">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#ab25162f84a9e50e4d1b9a5a569b63bce">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#ac821c0efee622cac91f0e50d65702f33">DDR4::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#a36e6d8be4670d9ee90fb6f9a1bead917">DSARP::SpeedEntry</a>
, <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#a4b8c763461f01d03649fc9c6427cf11e">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#aea6cb8b063330a3c5cfabec8ab3e49fa">HBM::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#a6588ce99278e5924d4da30a21f4de679">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#a01c832b3a91c426e77b601f896d18a93">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#a426c2c4e9a982b17765e80c89eddeb68">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#a764b05dd5207d6116fa275b40da04089">TLDRAM::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#aa608ffe1d173f90146bdc8fab1a95350">WideIO2::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#abae0e8fbea2b3eccbfe4b954e70acf6a">WideIO::SpeedEntry</a>
</li>
<li>nCCD
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#a9490ec80e9a30cc2a7829882f924ff0f">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#a64f27a8ba395d03a48f600565a5f4976">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#ace77cad03c1b99aa7ed174e89e9fb6ab">DSARP::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#a806ada1c8a3988bc231be97db028556d">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#a65f74c6a7aa75fb196212e4b1b91ccc7">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#a550df5b01e26d9182d3289f25e54ece1">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#a3d4733e3af8c6e9549a30f5b1eac5b5f">TLDRAM::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#a52d0eb4c2fde12328b77015e5210ce5e">WideIO2::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#a70cd978704975a035e3c006dcdf07585">WideIO::SpeedEntry</a>
</li>
<li>nCCDL
: <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#a5e5f4068992fd3b6659583773b455ddd">DDR4::SpeedEntry</a>
, <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#af7d9713cc68b8aa90efd24e70b54a13c">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#ab132373f3d54c6a7d797e41949e3b5c6">HBM::SpeedEntry</a>
</li>
<li>nCCDS
: <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#a0f1b4b703664a6724f1ba98c644b2705">DDR4::SpeedEntry</a>
, <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#a9a89f524d4568e84f32b2fe2f30c7d22">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#a51f1abad4ccbebf07d6a1e81d887447d">HBM::SpeedEntry</a>
</li>
<li>nChild
: <a class="el" href="struct_x_m_l_node_1_1_x_m_l_node_data_tag.html#a04bab521d6ff1e4644468cd8090530ce">XMLNode::XMLNodeDataTag</a>
</li>
<li>nChildNode()
: <a class="el" href="group__navigate.html#ga37dfb85db6b3e8974474c9a6277fff94">XMLNode</a>
</li>
<li>nCKE
: <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#a009adb5ff455b3bf54c52732bd14d7fd">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#afd7fafd183400f89d143441441d86361">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#a9cc2b8f9c12a1e940f44a274946b3c50">WideIO2::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#abd6a934e0673b195e5a9722799300d21">WideIO::SpeedEntry</a>
</li>
<li>nCKESR
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#aa2fa065e320809aa554407d1feb7536f">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#a0a4975e747dfd6420e5cbb794b170c09">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#a3a01154cf11f5cd59275d05dd5f03336">DDR4::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#ae6e3451cedc852d48082cd3447df28ca">DSARP::SpeedEntry</a>
, <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#a44b44bf05d7c451058b63be0ba082106">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#a21be34e06387c3d144cb526171e49b98">HBM::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#a724f538b66e55bac5c2cd5527d2f1395">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#a03ad366502df171996b83b4dc01ec9e2">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#a64ef78bc5c6c599755e678bef917aab2">TLDRAM::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#a5e5dd01f7cfbe818f2d36ec21af53590">WideIO2::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#a391e088a446cd07c6358708436391358">WideIO::SpeedEntry</a>
</li>
<li>nCL
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#a3963501dd345becded0ea7db9646fce4">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#af1402707657d1b90985fb162222e40bc">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#a61199bf13e0b2f56dc01bdcd04b405ea">DDR4::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#a293fee75a603d935d3cc5d6b3238f093">DSARP::SpeedEntry</a>
, <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#a95811f7e9ea8ce88e2653403bf3e740c">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#a17f3cb6ebc654298f7af77dc3006c1a1">HBM::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#a799b17eadaa8d9ef65dd9ec378746aae">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#a9c62f011a96abb304e127ce05688a750">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#abd55508d02f37a451f09dcf7988d2bba">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#a8859d47a894c62ed59b7fc23f810c3f1">TLDRAM::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#af3fbc66f5e2db74c7b207d6649e8c728">WideIO2::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#a947f4cdc2f962509731e60c2ca55a7c3">WideIO::SpeedEntry</a>
</li>
<li>nClear()
: <a class="el" href="group__navigate.html#gac698d5a2e8e8eac2d212d84013c4b0e8">XMLNode</a>
, <a class="el" href="struct_x_m_l_node_1_1_x_m_l_node_data_tag.html#aef6eed6eb052360cdaca01db58d8c377">XMLNode::XMLNodeDataTag</a>
</li>
<li>nColumn
: <a class="el" href="struct_x_m_l_results.html#af0d1358dbb7b124d2e8e4d9052509c8e">XMLResults</a>
</li>
<li>nCWL
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#a67b99b8d9aca897650e966d9cfa70244">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#ac71c0f67c677b53ba49ddb14c8ac2479">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#a5b53ed02f5635b776f2fefdb5175f7b3">DDR4::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#afbeec5b3889c9703770e271d5292c2b9">DSARP::SpeedEntry</a>
, <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#a2ea78b1dea561a5dc74fd015a3578993">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#a4c3060d71e94391a03bec45125e1551d">HBM::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#a0c637004389166f81dc430079299d7fc">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#ac4025f2d9fd7ac08af20a10870877b35">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#af4b371edc25e7cbc183f6874b6d4255e">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#a17e14b897a4d1ab0b09fa81095b348d5">TLDRAM::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#af91f78a744a302ff3c6d52732cdb8abe">WideIO2::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#a3dfb119ac12b10534d21544eeff5f55d">WideIO::SpeedEntry</a>
</li>
<li>Ndbl
: <a class="el" href="class_dynamic_parameter.html#a9fc3661d581ab27f3330278f8b016fb1">DynamicParameter</a>
</li>
<li>ndbl
: <a class="el" href="class_htree2.html#a8887a6b9b094991cef384c472aad32b3">Htree2</a>
, <a class="el" href="class_input_parameter.html#ac2d3db92d5f55391020cb28e7c4812ac">InputParameter</a>
</li>
<li>Ndbl
: <a class="el" href="classmem__array.html#a21496ebd56e9044c8d1232210de2f7b7">mem_array</a>
, <a class="el" href="structresults__mem__array.html#a091819c7a182f9b425d67a50a8a1ac94">results_mem_array</a>
</li>
<li>Ndcm
: <a class="el" href="class_dynamic_parameter.html#ac238c9b2f47666433b71451f112da8ba">DynamicParameter</a>
</li>
<li>ndcm
: <a class="el" href="class_input_parameter.html#a97ef381280c3c9b999f6ba98c455b9de">InputParameter</a>
</li>
<li>Ndcm
: <a class="el" href="classmem__array.html#a3203f7a03f469ed93ad2f7bdbb8e5b14">mem_array</a>
</li>
<li>nDQSCK
: <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#a6ab9c96febe37d7ec3affe0b89ae559b">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#a4729d42a6e8cb07c8ab0c3469a7a13f3">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#a51cf52c784196e283b26c6b76a571519">WideIO2::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#ada9089305f7cac7d8cb859d1477fce61">WideIO::SpeedEntry</a>
</li>
<li>ndsam1
: <a class="el" href="class_input_parameter.html#a3dc421f7a3f8c81abe0d83b8d574106a">InputParameter</a>
</li>
<li>ndsam2
: <a class="el" href="class_input_parameter.html#ae181b1145fa8c1ae9f1b37144b479149">InputParameter</a>
</li>
<li>Ndsam_lev_1
: <a class="el" href="class_dynamic_parameter.html#a4df8dfe49eb8af09b314b933cb43a305">DynamicParameter</a>
, <a class="el" href="classmem__array.html#a0eeac08fb10a52d77642d8187b593c65">mem_array</a>
, <a class="el" href="structresults__mem__array.html#a02571910b8c4a5081b79ea5ed46af312">results_mem_array</a>
</li>
<li>Ndsam_lev_2
: <a class="el" href="class_dynamic_parameter.html#a009a0a87bfd81d060521c3d48fee79de">DynamicParameter</a>
, <a class="el" href="classmem__array.html#a0378a78aa2106707d4a8df60eb952c35">mem_array</a>
, <a class="el" href="structresults__mem__array.html#a8039d7d341401b081c7cd8d05bc628d2">results_mem_array</a>
</li>
<li>Ndwl
: <a class="el" href="class_dynamic_parameter.html#afaa4e57d4f8a4e5d5c500733b72572da">DynamicParameter</a>
</li>
<li>ndwl
: <a class="el" href="class_htree2.html#a530598a447bb3cb02be3241d4f7b1af9">Htree2</a>
, <a class="el" href="class_input_parameter.html#ad00b5e267bb0375d7471180535e0ed6c">InputParameter</a>
</li>
<li>Ndwl
: <a class="el" href="classmem__array.html#a66b9b06bee4c0fa6b73baf51ad869249">mem_array</a>
, <a class="el" href="structresults__mem__array.html#ad17a8a333658aab73a7ebdccdc01ef0e">results_mem_array</a>
</li>
<li>need_eviction()
: <a class="el" href="class_cache.html#ab7bc53ab8a13bc0e47f635e80c2f5268">Cache</a>
</li>
<li>NeighborTrafficPattern()
: <a class="el" href="class_neighbor_traffic_pattern.html#a16fe31f921610e0ab2d86b4ce3a668fc">NeighborTrafficPattern</a>
</li>
<li>nElement()
: <a class="el" href="group__navigate.html#ga1b13a6dc1cb8e7248caedd4960d7ba60">XMLNode</a>
</li>
<li>net
: <a class="el" href="class_power___module.html#ab6e17d296f3d7e7d7c2792dae6690bbe">Power_Module</a>
</li>
<li>net_num
: <a class="el" href="struct_flit.html#ae9bd013a1c371289cf8ab358baeeb1d3">Flit</a>
, <a class="el" href="structglue__buf.html#ab6e22f271be75cab3236ce29b56b2aec">glue_buf</a>
</li>
<li>Network()
: <a class="el" href="class_network.html#aa26e2c740edb38bd226ec4292c625e57">Network</a>
</li>
<li>network_age_based
: <a class="el" href="class_traffic_manager.html#ac706e7c128918cbe8dc015ca03c1a26da94465a3b3fa9a118ff7ba49ee559adc0">TrafficManager</a>
</li>
<li>NeverUsed()
: <a class="el" href="class_stats.html#adcc6fe0d1eef2f93fed22e442727d50b">Stats</a>
</li>
<li>New()
: <a class="el" href="class_buffer_state_1_1_buffer_policy.html#a989d0885cd0cd38bd806156947f8a444">BufferState::BufferPolicy</a>
, <a class="el" href="class_credit.html#aca569d3a3bdbe47bcfd8210d62cfae64">Credit</a>
, <a class="el" href="struct_flit.html#a5d3bdee082ebc9615a745cdb3e84d8b2">Flit</a>
, <a class="el" href="class_injection_process.html#a9d35da453ba83176526f45dad1361df5">InjectionProcess</a>
, <a class="el" href="class_interconnect_interface.html#aedc6376b28827682dbdd78d6e9e69ae6">InterconnectInterface</a>
, <a class="el" href="class_network.html#a03fed00ad801a375bc4909e6e72d8bff">Network</a>
, <a class="el" href="class_packet_reply_info.html#adfc173ea1c40904896960d78894db3a6">PacketReplyInfo</a>
, <a class="el" href="class_traffic_manager.html#ae5023ac53f1deb85540abe79a174db26">TrafficManager</a>
, <a class="el" href="class_traffic_pattern.html#a29c335420f5cbe4c7cc3b76db9a436a7">TrafficPattern</a>
</li>
<li>new_grid()
: <a class="el" href="classshader__core__stats.html#a74b2208f2071c03b946ef9ecc14dce39">shader_core_stats</a>
</li>
<li>new_window()
: <a class="el" href="classtag__array.html#a486cce2f8f92d52acac8b41f46b6bed8">tag_array</a>
</li>
<li>NewAllocator()
: <a class="el" href="class_allocator.html#aad775b5e77f2f12a9c28f7783bf8ecac">Allocator</a>
</li>
<li>NewArbiter()
: <a class="el" href="class_arbiter.html#a957d716466c543dbe27ba262c15f9034">Arbiter</a>
</li>
<li>NewRouter()
: <a class="el" href="class_router.html#ad9e86a33dc90c60d23bebae8b5314e10">Router</a>
</li>
<li>next()
: <a class="el" href="struct_c_ustream__st.html#aa231cfc61857d66ca1919e04eea26426">CUstream_st</a>
, <a class="el" href="class_d_r_a_m.html#aaea3e502ebdb1f4bab416b027b7c6169">DRAM&lt; T &gt;</a>
, <a class="el" href="struct_simulator_1_1__cuda__device__id.html#a4f8b62e74aaab836e1e75bc31202442a">Simulator::_cuda_device_id</a>
</li>
<li>next_access()
: <a class="el" href="classbaseline__cache.html#a2130cc5c06e1642d3a5ab1ec77e54446">baseline_cache</a>
, <a class="el" href="classmshr__table.html#acf8550d9430709ddbe6a5969f913eb02">mshr_table</a>
, <a class="el" href="classtex__cache.html#a6741db6992f6fa5ba547cb056ca1e054">tex_cache</a>
</li>
<li>next_clock_domain()
: <a class="el" href="classgpgpu__sim.html#a7db43fa862ccd92a08e80f471d3b50f0">gpgpu_sim</a>
</li>
<li>next_instr()
: <a class="el" href="classptx__thread__info.html#ae2f3a66001438938edd3e79b68156751">ptx_thread_info</a>
</li>
<li>next_pc()
: <a class="el" href="classshader__core__ctx.html#a7d22b50566fc724cf69bba85657d0042">shader_core_ctx</a>
</li>
<li>next_pop_index()
: <a class="el" href="classtex__cache_1_1fifo.html#a6bc7d564de5f272d45c1ca39e40d9067">tex_cache::fifo&lt; T &gt;</a>
</li>
<li>next_reg_num()
: <a class="el" href="classsymbol__table.html#ac4e78ff0c366443560fd2cacc1e9c9d1">symbol_table</a>
</li>
<li>next_thread_block_to_schedule()
: <a class="el" href="class_dynamic_scheduler.html#a08d321d5917fac35cfd0fd29a83c4f10">DynamicScheduler</a>
, <a class="el" href="class_even_scheduler.html#a7b0caf581d722a275dacbf5877122b9a">EvenScheduler</a>
, <a class="el" href="class_fixed_scheduler.html#aa43d310c709938b71a40c7faee660f1e">FixedScheduler</a>
, <a class="el" href="class_m_k_scheduler.html#ace3d1c8860b699a9b82b6192fc5a6af6">MKScheduler</a>
</li>
<li>nextID
: <a class="el" href="class_child_process.html#a9ed165ae47185fe4bdd8d71d0ba2f670">ChildProcess</a>
</li>
<li>nFAW
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#a6025c11012b5eb6ee0e0d30490ae74b0">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#affbb1498358ff37671c4b102219e5e50">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#aa35e69551092b977bd8389c4b4d71adc">DDR4::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#afcc6da415742fb8cd8c243fb4cbae0b2">DSARP::SpeedEntry</a>
, <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#aab4654b8ed36f85d1822dce399d6f680">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#a0fb0ffb9a649e2dd3fe2e05f27d10ef4">HBM::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#a657c95c075fa3afacae5c5da44e4b7a4">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#a0c173f949aaad1ae45d72550667a96a7">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#ad5c480281eb73411dcc11765bef86de4">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#a9c51d2b44e11c0a8defb06586136031e">TLDRAM::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#a5e8ef904c6c2c747c389fd19f089ae70">WideIO2::SpeedEntry</a>
</li>
<li>nFirst
: <a class="el" href="struct_x_m_l.html#a49f39e41382ff416ec5c0b5aedfd3735">XML</a>
</li>
<li>nIndex
: <a class="el" href="struct_x_m_l.html#a73a28b836fcc0656097c7e751b87460d">XML</a>
</li>
<li>nIndexMissigEndTag
: <a class="el" href="struct_x_m_l.html#a31832d9cbe0dc08449dbededa9a2d469">XML</a>
</li>
<li>niu
: <a class="el" href="class_processor.html#a8ee6bb928606fb50f87cbfbc6a777d54">Processor</a>
, <a class="el" href="structroot__system.html#aaebc197b491cb203940fabf15c6be440">root_system</a>
</li>
<li>NIUController()
: <a class="el" href="class_n_i_u_controller.html#a9ed83a3f2bebfe5271304d271549fdd1">NIUController</a>
</li>
<li>niup
: <a class="el" href="class_n_i_u_controller.html#a3b1412e4913b76dbf002d6ebc4377d21">NIUController</a>
</li>
<li>NIUParam()
: <a class="el" href="class_n_i_u_param.html#ac166e89a36abeea6c7f5456c482f4d37">NIUParam</a>
</li>
<li>nius
: <a class="el" href="class_processor.html#a9f4fa3262d56864325398d95250a59fb">Processor</a>
</li>
<li>nLine
: <a class="el" href="struct_x_m_l_results.html#a8741d887c2843fc1ce8fffc12f662595">XMLResults</a>
</li>
<li>nLK
: <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#a64309718507a7aa3f2fd21858d5cbd84">GDDR5::SpeedEntry</a>
</li>
<li>NO_ALLOC
: <a class="el" href="classopndcoll__rfu__t.html#aca2f05426bcb49e8a7390c178b4b3430aa9a9ee7d01181389136a6913aa55b45e">opndcoll_rfu_t</a>
</li>
<li>no_device_under_wire_area
: <a class="el" href="classinterconnect.html#a81fc8a17ba4cdb604dbdd98e0672c212">interconnect</a>
</li>
<li>no_more_ctas_to_run()
: <a class="el" href="classkernel__info__t.html#ad29c485c8e1218d80ee57103d76ecb03">kernel_info_t</a>
</li>
<li>no_more_fat_binary()
: <a class="el" href="class_child_process.html#a3efb5c8213cdabe475601e2b5f5d63d3">ChildProcess</a>
</li>
<li>no_more_stats
: <a class="el" href="class_child_process.html#aa4d71a9d82e5f1d867beb7ca473e4cbd">ChildProcess</a>
</li>
<li>noc
: <a class="el" href="class_load_store_u.html#a9d4828e989e4197f7b50645e4e0cbac6">LoadStoreU</a>
</li>
<li>NoC()
: <a class="el" href="class_no_c.html#a2a2097fd12f25c23e589e241780a6eee">NoC</a>
</li>
<li>noc
: <a class="el" href="class_processor.html#a46ab205cd4c117b1a5ee5be1c5603888">Processor</a>
</li>
<li>NoC
: <a class="el" href="structroot__system.html#a385fee79b72a4c0a49015ffebed1aea5">root_system</a>
</li>
<li>nocdynp
: <a class="el" href="class_no_c.html#a1df5c5bd387c08074a9bdcff1a19bbfa">NoC</a>
</li>
<li>NoCParam()
: <a class="el" href="class_no_c_param.html#a82885548ee32344778e63737895a36cc">NoCParam</a>
</li>
<li>nocs
: <a class="el" href="class_load_store_u.html#ae450a88ad8ac7fe973abc68c14c5cc58">LoadStoreU</a>
, <a class="el" href="class_processor.html#a6818c01286fc7758de055c3798793c39">Processor</a>
</li>
<li>node_list
: <a class="el" href="class_any_net.html#a22d828a5941f7019639ecbaacbf0b471">AnyNet</a>
</li>
<li>NodeToPort()
: <a class="el" href="class_c_mesh.html#abb21c6d91c70e2c21cc0e073c673d3e4">CMesh</a>
</li>
<li>NodeToRouter()
: <a class="el" href="class_c_mesh.html#ac5390ed9078dba5746193ca8a4245302">CMesh</a>
</li>
<li>non_rf_operands
: <a class="el" href="structsystem__core.html#a4052821ca46263158bdeb3097239dd60">system_core</a>
</li>
<li>none
: <a class="el" href="class_traffic_manager.html#ac706e7c128918cbe8dc015ca03c1a26da4536f6fe3b647409345de5fe29c23158">TrafficManager</a>
, <a class="el" href="class_v_c.html#a1254a33b55eafbd0b4c509bedd6369a4ad04215e45cd606380387e2a871122237">VC</a>
</li>
<li>nonlinear_scale()
: <a class="el" href="class_processor.html#a7234fc42d715bbe9f0a76d22ef1c3e77">Processor</a>
</li>
<li>nop_coeff
: <a class="el" href="class_d_r_a_m_param.html#aaa07bac84ea354ba39229c883fc98a99">DRAMParam</a>
</li>
<li>nPA
: <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#a62c35fbe23848c15a2a8a3e4ded62500">SALP::SpeedEntry</a>
</li>
<li>nPD
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#a517a5f3544aba5cb8a155213b68d563b">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#a15b64f9662c99eb67ad5eaa749a1d23d">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#a8cbecf205abf56f054a7a832fae8b752">DDR4::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#abcde45e443dcfd5fd95f9eb7026120ea">DSARP::SpeedEntry</a>
, <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#ac683e3103e903368f2ce2c14d3e0523d">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#a2359be259b23e71b875c8e66b0900d82">HBM::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#a44d90e475f7af97c3f154a1db161da92">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#ae4ea0184c31bbb1509b9b2cf84d915b6">TLDRAM::SpeedEntry</a>
</li>
<li>nPPD
: <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#ada293e36cffaf5e8c926c912abce90f3">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#a56fae5734f7b35454891075785375f41">LPDDR4::SpeedEntry</a>
</li>
<li>nRA
: <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#ad0a4d5b441e5d4a608ca36e1a2b75710">SALP::SpeedEntry</a>
</li>
<li>nRAS
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#a490e7758ed69253bab017ee142e3030c">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#a532dbd1cbe05bc99f548c26431392cbd">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#ab929311cc7bd7172caa4c4a6c80f747a">DDR4::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#ae3789a6d1459636c1af1583a2c5d8f1d">DSARP::SpeedEntry</a>
, <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#aa5d4cc0341ffec3efe3b560f8754d4e0">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#a0cd74ed6b286f19feaa0b4abd488d5c3">HBM::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#a3e187c74b280578bc7ddf8d0759f146b">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#a17e21a9eb04fc8c0d6fbe5dd7b090bd4">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#a85f4492b62324db50e9143936ccbf943">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#a0c42588d213e01b3aee109f94529017d">TLDRAM::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#a09a4ccdc47bbb415d354c21dd5785e6e">WideIO2::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#acc8dbb1e20c0a454f25d71f9fa6ff0b9">WideIO::SpeedEntry</a>
</li>
<li>nRASF
: <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#aff0d98a7d661268f456fb962d8e0b452">TLDRAM::SpeedEntry</a>
</li>
<li>nRASM
: <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#a69b5cef52c5684f76ed96e628464d625">TLDRAM::SpeedEntry</a>
</li>
<li>nRC
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#a25b2f058aec3fbe6c0fea5678f03196f">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#a4cb1aa007e3d4dce789199d90f9ce455">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#ad9fd61280bf719be896c27c1f0b7e56b">DDR4::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#a6284ff3a2c9e59a2a7d999cf20bd8f4b">DSARP::SpeedEntry</a>
, <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#afa5fe2d42eb952f16db0063654f37dd9">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#ab1b0b088ecbaf69145fcaeae41059aa4">HBM::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#a4af5b05cdb360fbf40731971631d7a0d">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#abb29f2bc5ddf0cbeca02ac15d1a983d4">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#a25bb122b21df64bf8e84775c6c5104e7">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#ad4ffd772802e61499eb49396ff721b96">TLDRAM::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#a6af5ec4bff4d2a573dec744d999cad09">WideIO2::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#af202d2abaf9f7326e5fc90c057185ab5">WideIO::SpeedEntry</a>
</li>
<li>nRCD
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#ae402c4f7d95583d6abd1bd578f07c917">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#a4ca8cf2051ee74e942bcfe9d21c3c55a">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#a09fdb7ee140ba0deb6f82195b6adca61">DDR4::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#a15a88a3c5755767b174334926a11cf0a">DSARP::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#a4164ca855eca1bb903d021aa82bc0c93">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#ac3b1b5304ac84d801b97c7e15b75e902">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#a1b57e21953c6dfd9c0e5b0f2fe189855">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#a8a8887417f9e2bdd63114830c833f491">TLDRAM::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#ac2c436c40a8c07d54dfab38e1a5230a3">WideIO2::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#a05d0bcba9fa491dbf64909c7b938e191">WideIO::SpeedEntry</a>
</li>
<li>nRCDF
: <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#a44f777ecf5ded6a6e44bd324d01c7dd7">TLDRAM::SpeedEntry</a>
</li>
<li>nRCDM
: <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#ab63848bf363680747c33435b2ca7ccd2">TLDRAM::SpeedEntry</a>
</li>
<li>nRCDR
: <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#a1ac5027ae0ee049be770df350d3f7f25">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#a5ff4b716d6120ae4e34285c7fd942ce0">HBM::SpeedEntry</a>
</li>
<li>nRCDW
: <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#ab51b0c76b019ed0d602fd2c57d995126">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#a157bb8aa4bce9909f7437e52517019ab">HBM::SpeedEntry</a>
</li>
<li>nRCF
: <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#a04f2237ee23e2856fd098c302523143e">TLDRAM::SpeedEntry</a>
</li>
<li>nRCM
: <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#a6ed1ab2d3a93e338bfcf54049040a0df">TLDRAM::SpeedEntry</a>
</li>
<li>nREFI
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#aef0a406446969d36b2f42ee4ea224ada">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#abbbdc2b2515ab22f42b66d82a48c01ed">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#aef3246bbf0bcbdd6efb6e59d72d928fc">DDR4::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#a4119dace1235b2afd635ad91450a8eaa">DSARP::SpeedEntry</a>
, <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#ae7c8522ae4b00e71b9d802a57b032de6">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#ae80ec0548bac4daf6160c82d7cb59664">HBM::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#ad9b40b0f0c0dbc5e4f9b71503c5b102a">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#aa89dc2a683f0611a23e5e5ec028ce86f">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#aa4c484f62d9cf8810dc1bc3c3e8b030a">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#ae2d1d97359d5decf4aff53ec5d0e5c98">TLDRAM::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#a071f807dee8db40efebdb036ccd16cda">WideIO2::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#a9fd7551474e8478cd372ee294f6c9344">WideIO::SpeedEntry</a>
</li>
<li>nREFI1B
: <a class="el" href="struct_h_b_m_1_1_speed_entry.html#a7874159bdc9f4f5b6862a608e85904c4">HBM::SpeedEntry</a>
</li>
<li>nREFIpb
: <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#a18bbfd3f60582874e965724da8620fd3">DSARP::SpeedEntry</a>
</li>
<li>nRFC
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#a89e4c779610b217611a84b372d06e0da">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#a1c61e0d513e5e65a636932bb4e218dff">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#acdc807e3e1a139fc2abb04c76940218d">DDR4::SpeedEntry</a>
, <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#a44379c5fdf07cf28f653287630d82ecd">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#afe21c47999687cdaf2b176ff9002f40a">HBM::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#a93f3cd3f42f84df292625bc666626d3c">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#a4966dbecbf8dc2cfbe64376961e7d5b5">TLDRAM::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#a8db988c81959b03eb95788cc1aa16bdb">WideIO::SpeedEntry</a>
</li>
<li>nRFCab
: <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#a22f73205d61b0e8055e472ee8b5b0226">DSARP::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#a793eb43a4bbda16b4150deb187114638">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#a5e38e8f6ee5604087279b6571b48547a">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#ad92662338df4df3377b904fe315b9e7d">WideIO2::SpeedEntry</a>
</li>
<li>nRFCpb
: <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#af5f83b511b72ae0fddccbdf738fdb2e2">DSARP::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#a68f427f970d86e9c6a65d64cab27b3d7">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#aa76d3c4a24f82e95c0032c1678a69bff">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#ac3cb4c35f0766077953b503932a38c2b">WideIO2::SpeedEntry</a>
</li>
<li>nRP
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#a9f854c4dffbb761011698f51dc5ae142">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#a007e418084636619df33d0a75ba3d967">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#ae4065b0f227558239fa3e589bbd577db">DDR4::SpeedEntry</a>
, <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#aec46fa91c0253be7067cd827906f8d4a">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#a00d961cf2b965dfcb5d0244d1d19a548">HBM::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#abc63ac6ce6f6d3e2597010e576f38372">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#a272d76dc2208f43e11ea18135de7ffb1">TLDRAM::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#afce206a878567b01b38269ae95880212">WideIO::SpeedEntry</a>
</li>
<li>nRP8b
: <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#af1ca29114ddd8b544f29e02ef3d5f12c">WideIO2::SpeedEntry</a>
</li>
<li>nRPab
: <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#addc2cb1710dc57b7604d7bac0b4b6cf7">DSARP::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#a482d7ebab5210163629ad7d15e62f6db">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#a697ba9cfbde6a54f1add423a251715a2">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#a4d182c836019fa36b0eb561dc9cf81e6">WideIO2::SpeedEntry</a>
</li>
<li>nRPF
: <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#a66f920576ce589aae511d3b904ccb53d">TLDRAM::SpeedEntry</a>
</li>
<li>nRPM
: <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#ac823ded53a4ca6f79800ae2d7161f104">TLDRAM::SpeedEntry</a>
</li>
<li>nRPpb
: <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#a39b2dfb2674e5d06abc8a08e41e8226f">DSARP::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#ae615aaccdde11e0ed6c0c5e2530ae6a2">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#aa007c5b05c2c89aa3894c57b636d6126">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#a63caa183e6b55d4db978d16a43ee5bee">WideIO2::SpeedEntry</a>
</li>
<li>nRRD
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#ab1bf01ad8a97631628d88d326357264b">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#a2da6a274da69c68a90ec3e83386e2204">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#a455a64cb348aa31c6bc998b5d5827461">DSARP::SpeedEntry</a>
, <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#a7bad469aea9d9e79538811c5d7277b36">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#a1e4b07ca88f94de9666241d06b688d94">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#a6d08bbef838b75a36606ace54310a831">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#a08bf6488d28ce42f138d1cef8aa12612">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#a724b692cd175be37b1d7f2cd8b06d7f7">TLDRAM::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#ad416e53eb5e9cf1e52735d8d8f1e6c53">WideIO2::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#af6a7126526ec099736188cac48fe5879">WideIO::SpeedEntry</a>
</li>
<li>nRRD_factor
: <a class="el" href="class_d_s_a_r_p.html#af78a756508a6531a745ef9ced4157118">DSARP</a>
</li>
<li>nRRDL
: <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#a4152a7cea326e7b4cab4813aa46c2921">DDR4::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#a43a06855793e2d025c334b5921e09875">HBM::SpeedEntry</a>
</li>
<li>nRRDS
: <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#a6c2061e7642c296a8f96fc9180b5c18d">DDR4::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#a728d40d13b22451652b066a3020fe268">HBM::SpeedEntry</a>
</li>
<li>nRTP
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#a963148cf0810d9df7546e1c73761d20e">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#a69580b6751892b2f6c53c18222ca9646">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#a402232ab513b3edcb93a470f67480033">DDR4::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#adfb50beb34fb9159fe79414bc5f5430e">DSARP::SpeedEntry</a>
, <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#a16c54a2d8914e6441bbe1389f3b9874e">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#a4adf3ec88292a5177533988975576f9d">HBM::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#a287ddf2bb1f930b6d554ccf866c4a3db">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#a298f6891f5f76cbd444366628da40c82">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#ab8c7efed59381401272866f23d3daedf">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#a8e0dce21503c2f1d7018cf5cfd836ea3">TLDRAM::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#a7e4856e66e08c066f87957304e6f3540">WideIO2::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#a8b57cb88e8d7b5b57a5c3dcda301b833">WideIO::SpeedEntry</a>
</li>
<li>nRTRS
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#a1ed93426ff8060fd40e319d17bce84ee">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#a3bf58eaa4bfc46af1451f0ea77180853">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#a084a8b42c6c5b78d743f5370ac64119f">DDR4::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#a3ea7c2fdf3a658a3f3aef1b033c8b4ae">DSARP::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#ac96df48e0a8ab0fd89e1c4da5d4208f4">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#aba0bf28782e1b114d913078e1d4cd430">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#a4c622676eae5234341f21e0a091915b5">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#a9f66dc6c187f932711f29793a89a19ee">TLDRAM::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#a73a9184cc2fb32a3880f7894de5b722a">WideIO2::SpeedEntry</a>
</li>
<li>nRTW
: <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#a72dbde3c00b5b4e41ce73b2de564a83d">WideIO::SpeedEntry</a>
</li>
<li>nSCD
: <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#a8a4b6f550b34d3b09e4c82c5a067a6e5">SALP::SpeedEntry</a>
</li>
<li>nsense
: <a class="el" href="class_wire.html#ac3d77b627b7c2b98d44bf3a668217399">Wire</a>
</li>
<li>nsets
: <a class="el" href="class_input_parameter.html#a103cc0b90888e107817282ee982ceb52">InputParameter</a>
</li>
<li>Nspd
: <a class="el" href="class_dynamic_parameter.html#a64c13b53b87e4367dc84f8f2a1f35cb6">DynamicParameter</a>
</li>
<li>nspd
: <a class="el" href="class_input_parameter.html#a306fa7df8beb46a6852961d8562a529a">InputParameter</a>
</li>
<li>Nspd
: <a class="el" href="classmem__array.html#aae4896154a8bcabf9c7d8eea47e18397">mem_array</a>
, <a class="el" href="structresults__mem__array.html#a20d5ab57fed7cf8d4ff7602b3a414c23">results_mem_array</a>
</li>
<li>Nspd_min
: <a class="el" href="structcalc__time__mt__wrapper__struct.html#a19986e9b07b7078ae0ea9ab075a82c57">calc_time_mt_wrapper_struct</a>
</li>
<li>nSR
: <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#a949ad451cbb1bdc200c9b948ba03d139">LPDDR4::SpeedEntry</a>
</li>
<li>nTAW
: <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#aaf4a9175fb8c62bfbb410414d44194b0">WideIO::SpeedEntry</a>
</li>
<li>nText()
: <a class="el" href="group__navigate.html#ga1cab1484d301f5b99a5fc74a0b05b47e">XMLNode</a>
, <a class="el" href="struct_x_m_l_node_1_1_x_m_l_node_data_tag.html#ace4ec863994d39bc5cb0acf84cbb43d1">XMLNode::XMLNodeDataTag</a>
</li>
<li>NTi
: <a class="el" href="class_m_c_p_a_t___arbiter.html#a18116fae267bacc9935a1c82d2f430a3">MCPAT_Arbiter</a>
, <a class="el" href="class_m_c_p_a_t___router.html#aaa7ca4f01b3bad60b779d3fc7b7a83f0">MCPAT_Router</a>
</li>
<li>NTid
: <a class="el" href="class_m_c_p_a_t___router.html#a848b39f69c573cc8b265a189b139b5a0">MCPAT_Router</a>
</li>
<li>NTn1
: <a class="el" href="class_m_c_p_a_t___arbiter.html#a5907fe97bb80b34a70c14242cbc3caa4">MCPAT_Arbiter</a>
</li>
<li>NTn2
: <a class="el" href="class_m_c_p_a_t___arbiter.html#a7a84204cdeba3b9bae4e880224fab29c">MCPAT_Arbiter</a>
</li>
<li>NTod
: <a class="el" href="class_m_c_p_a_t___router.html#a830f4bbfef15e273afaf7f02bb9843c2">MCPAT_Router</a>
</li>
<li>NTtr
: <a class="el" href="class_m_c_p_a_t___arbiter.html#ae0c0ec7ea2c3a7b5ec28b2c8304d2063">MCPAT_Arbiter</a>
, <a class="el" href="class_m_c_p_a_t___router.html#a7e3b8b3a91ed5104316d669b8c09c401">MCPAT_Router</a>
</li>
<li>nuca
: <a class="el" href="class_input_parameter.html#ad49c89ebf88c6e99b5aa7e21dfc08615">InputParameter</a>
</li>
<li>Nuca()
: <a class="el" href="class_nuca.html#a7525d93e8a1bf0ab6104aabd06261cce">Nuca</a>
</li>
<li>nuca_bank_count
: <a class="el" href="class_input_parameter.html#ac644e18424c7f81de6937f450183f1e1">InputParameter</a>
</li>
<li>nuca_cache_sz
: <a class="el" href="class_input_parameter.html#af02b11bf2855b293ee3787846cc82238">InputParameter</a>
</li>
<li>nuca_pda
: <a class="el" href="classnuca__org__t.html#adfbf859ff66fb9a8578756074f7394c4">nuca_org_t</a>
</li>
<li>num
: <a class="el" href="union_y_y_s_t_y_p_e.html#a682841bb1e050ccf132867fe08502496">YYSTYPE</a>
</li>
<li>num_act_mats_hor_dir
: <a class="el" href="class_dynamic_parameter.html#a4f14bda04ff2af79f17ccfff6de00c1c">DynamicParameter</a>
, <a class="el" href="class_mat.html#a59139c26c894cd5947261bf6ecb2cc37">Mat</a>
</li>
<li>num_act_mats_hor_dir_sl
: <a class="el" href="class_dynamic_parameter.html#a968b1541fb9fb8586bb624268c69b70e">DynamicParameter</a>
</li>
<li>num_activates
: <a class="el" href="classmemory__stats__t.html#a0be4d1bd6ddae61ebe777ddb515f70d9">memory_stats_t</a>
</li>
<li>num_activates_kain_app1
: <a class="el" href="classmemory__stats__t.html#ac6eb5a3f6890e9a2ad212a5cfcebc38f">memory_stats_t</a>
</li>
<li>num_activates_kain_app2
: <a class="el" href="classmemory__stats__t.html#a573a2c249c450ca2a23db0f573421d96">memory_stats_t</a>
</li>
<li>num_addr_b_bank
: <a class="el" href="class_u_c_a.html#adedaf14a617aea4310a6795daf6bd3f0">UCA</a>
</li>
<li>num_addr_b_mat
: <a class="el" href="class_bank.html#a7b42c801955b9c053fa67e3611a210bc">Bank</a>
</li>
<li>num_addr_b_routed_to_mat_for_act
: <a class="el" href="class_bank.html#a56508fa1852d38db2fd681357a14965a">Bank</a>
</li>
<li>num_addr_b_routed_to_mat_for_rd_or_wr
: <a class="el" href="class_bank.html#a96318c58fbd86c5fa8da2344949382c4">Bank</a>
</li>
<li>num_addr_b_row_dec
: <a class="el" href="class_bank.html#aaaa7c6a5eeb500f7406ddaced243cbd2">Bank</a>
</li>
<li>num_addr_bits_nand2_path()
: <a class="el" href="class_predec_blk_drv.html#aa44aba8a4815a5abd8bc54097e154185">PredecBlkDrv</a>
</li>
<li>num_addr_bits_nand3_path()
: <a class="el" href="class_predec_blk_drv.html#a2c864cba7401462fd96045acfcc73526">PredecBlkDrv</a>
</li>
<li>num_alus
: <a class="el" href="class_core_dyn_param.html#a20b129f15ae95f5f996df5c7c02d2a3b">CoreDynParam</a>
</li>
<li>num_args()
: <a class="el" href="classfunction__info.html#a9ba1aefb8f1d87c00ffd6886b08f6486">function_info</a>
</li>
<li>num_banks_of_DRAM_chip
: <a class="el" href="structsystem__mem.html#a89da8d75f113332135584839aea049c3">system_mem</a>
</li>
<li>num_blocks()
: <a class="el" href="classkernel__info__t.html#a9a15f166f6bfd3abdcf2aec332b7482a">kernel_info_t</a>
</li>
<li>num_buffers_driving_1_nand2_load
: <a class="el" href="class_predec_blk_drv.html#a676277172ba9d70ee3b933329ed3817f">PredecBlkDrv</a>
</li>
<li>num_buffers_driving_2_nand2_load
: <a class="el" href="class_predec_blk_drv.html#a672fca8464b31033b99ca23745dff6d7">PredecBlkDrv</a>
</li>
<li>num_buffers_driving_2_nand3_load
: <a class="el" href="class_predec_blk_drv.html#ab3d9e013fcd722cd7108a02fcd299eaa">PredecBlkDrv</a>
</li>
<li>num_buffers_driving_4_nand2_load
: <a class="el" href="class_predec_blk_drv.html#abb738fdb86d829f95daf0a74038fb1d2">PredecBlkDrv</a>
</li>
<li>num_buffers_driving_8_nand3_load
: <a class="el" href="class_predec_blk_drv.html#a39c24aa62ee151f6e5acdf58b30c3727">PredecBlkDrv</a>
</li>
<li>num_buffers_nand3_path
: <a class="el" href="class_predec_blk_drv.html#aba8c9bcc6466a7dbdea0a6cc36c72ae4">PredecBlkDrv</a>
</li>
<li>num_c_subarray
: <a class="el" href="class_dynamic_parameter.html#abda32de1d5806fec7a6f846c2180dbc7">DynamicParameter</a>
</li>
<li>num_cache_line_bits
: <a class="el" href="classlinear__to__raw__address__translation.html#adc0560e932cc4f4cc32de9d82c78585a">linear_to_raw_address_translation</a>
</li>
<li>NUM_CACHE_TYPE
: <a class="el" href="classbaseline__cache.html#a7bb42cb5111c39f393d285478bcaf862ab91a71a24eb5a79f698475d215b0ffbd">baseline_cache</a>
</li>
<li>num_channels
: <a class="el" href="class_m_c_param.html#a208ac0a67e4deba82a96a8c5065a71ab">MCParam</a>
, <a class="el" href="class_p_c_ie_param.html#a02b05606072335ed1adaf737d0977d23">PCIeParam</a>
, <a class="el" href="structsystem__pcie.html#abaf3367e7aaaa34e86d27c43f94ee40c">system_pcie</a>
</li>
<li>num_cluster()
: <a class="el" href="classgpgpu__sim__config.html#a27865dded4e4c2a10d8e69efa53e5105">gpgpu_sim_config</a>
</li>
<li>num_cols
: <a class="el" href="class_subarray.html#a6bcae7e709ac7ab95d73d342d3a6261f">Subarray</a>
</li>
<li>num_cols_fa_cam
: <a class="el" href="class_subarray.html#acab7d7b76cc90fc7c66a0f9b7f4e8688">Subarray</a>
</li>
<li>num_cols_fa_ram
: <a class="el" href="class_subarray.html#af125d9e87d2c255dc8ebcf6eddd81275">Subarray</a>
</li>
<li>num_decoded_signals
: <a class="el" href="classinst__decoder.html#adf7e42af0e727dcbd351b33dc550775e">inst_decoder</a>
</li>
<li>num_decoder_segments
: <a class="el" href="classinst__decoder.html#a0198adcafb2f2ce65e29ece5ade413d8">inst_decoder</a>
</li>
<li>num_decoders
: <a class="el" href="classinst__decoder.html#a78201f263e9f4cd0bd3033ac1d05704e">inst_decoder</a>
</li>
<li>num_devices()
: <a class="el" href="struct_simulator_1_1__cuda__device__id.html#ab238f33572dac7f2445d5680866ba0fb">Simulator::_cuda_device_id</a>
</li>
<li>num_di_b_bank
: <a class="el" href="class_u_c_a.html#aa9975c4f96fc6fabc872d9cb3a345895">UCA</a>
</li>
<li>num_di_b_bank_per_port
: <a class="el" href="class_dynamic_parameter.html#a01818a48c4057b54e77b2ae85c7438fe">DynamicParameter</a>
</li>
<li>num_di_b_mat
: <a class="el" href="class_dynamic_parameter.html#acca0cf805a35dc9261a20daf19c480d7">DynamicParameter</a>
</li>
<li>num_di_b_subbank
: <a class="el" href="class_dynamic_parameter.html#aacc748bb1d84a2c3ea6ed5b72414711a">DynamicParameter</a>
</li>
<li>num_do_b_bank
: <a class="el" href="class_u_c_a.html#a0560713f90bed88e46301ac46f840a24">UCA</a>
</li>
<li>num_do_b_bank_per_port
: <a class="el" href="class_dynamic_parameter.html#a5eb552a141bf35ee13da560ba5cb4890">DynamicParameter</a>
</li>
<li>num_do_b_mat
: <a class="el" href="class_dynamic_parameter.html#a55f17bab433f296bdd16cf657e9571e2">DynamicParameter</a>
, <a class="el" href="class_mat.html#afd2feaa635d4fe5ede0bc6ef7a4caf55">Mat</a>
</li>
<li>num_do_b_subbank
: <a class="el" href="class_dynamic_parameter.html#a6f626b23ae018f2ea608ca650814a993">DynamicParameter</a>
</li>
<li>num_dram_cycles
: <a class="el" href="class_memory.html#ada6a7604795857caf32b44e88079d53b">Memory&lt; T, Controller &gt;</a>
</li>
<li>num_expected_shader()
: <a class="el" href="class_dynamic_scheduler_1_1_s_m__info.html#a0965bd2d461d0ecacaebe89fac3e653e">DynamicScheduler::SM_info</a>
</li>
<li>num_ffreelist_entries
: <a class="el" href="class_core_dyn_param.html#afdd982bd65b143bc133ffd1f2a9796b1">CoreDynParam</a>
</li>
<li>NUM_FLIT_TYPES
: <a class="el" href="struct_flit.html#ae259899197fe72be6c99aa737f408948">Flit</a>
</li>
<li>num_fp_pipelines
: <a class="el" href="class_core_dyn_param.html#a8d1fa9fd0804d2b0d46c047e3ba544a5">CoreDynParam</a>
</li>
<li>num_fpus
: <a class="el" href="class_core_dyn_param.html#a290150e3d04ee25fb7c52efb90c96918">CoreDynParam</a>
</li>
<li>num_FRF_entry
: <a class="el" href="class_core_dyn_param.html#a32cb01eb95573c0efd7b3354263f2bd0">CoreDynParam</a>
</li>
<li>num_fu
: <a class="el" href="class_functional_unit.html#ac8e6c39c0b2b3fdbbc955dcfc920ac1c">FunctionalUnit</a>
</li>
<li>num_gates
: <a class="el" href="class_decoder.html#a6efd1146ecc82e65a7e51ff51117a174">Decoder</a>
</li>
<li>num_gates_min
: <a class="el" href="class_decoder.html#aa2d3f34a28badb11d7fb8cd752aa1ad9">Decoder</a>
</li>
<li>num_holding_shader()
: <a class="el" href="class_dynamic_scheduler_1_1_s_m__info.html#a2bcfeb380a72975617df74a7fa7597a7">DynamicScheduler::SM_info</a>
</li>
<li>num_hthreads
: <a class="el" href="class_core_dyn_param.html#a231cb5fec2b549aee21f3fee2d970663">CoreDynParam</a>
, <a class="el" href="class_undiff_core.html#a0fc6a33f58001a5dbc64987b415408c1">UndiffCore</a>
</li>
<li>num_idle_cores
: <a class="el" href="structroot__system.html#acce38f4b42ebcdbdbbbf48d3e536ff01">root_system</a>
, <a class="el" href="structsystem__core.html#a18dfde55e5666e38182579e035226d92">system_core</a>
</li>
<li>num_ifreelist_entries
: <a class="el" href="class_core_dyn_param.html#adfe436e4d6f97e5fea4a1938efb779cc">CoreDynParam</a>
</li>
<li>num_in_signals
: <a class="el" href="class_decoder.html#a3118acb3b7bab617533e65b785f2869d">Decoder</a>
</li>
<li>num_incoming_requests
: <a class="el" href="class_memory.html#ace8fa9a2c3aafcb1269c8b3c343ebd53">Memory&lt; T, Controller &gt;</a>
</li>
<li>num_IRF_entry
: <a class="el" href="class_core_dyn_param.html#af8fc5de1bf91402fd2c46fa852acd347">CoreDynParam</a>
</li>
<li>num_L1_active_nand2_path
: <a class="el" href="class_predec_blk.html#af410e5b3820152bd7da52c9d9062dbbe">PredecBlk</a>
</li>
<li>num_L1_active_nand3_path
: <a class="el" href="class_predec_blk.html#ada8e8bb34fc165f076b42c8e26399c78">PredecBlk</a>
</li>
<li>NUM_LIMIT_CAUSE
: <a class="el" href="classkernel__info__t.html#aec248577ddf0572cf517d3407541a5dea9ba811939bb41ffb4b5a1b50862204fd">kernel_info_t</a>
</li>
<li>num_local_bits
: <a class="el" href="classlinear__to__raw__address__translation.html#a09696d8d9298627d0c0a5b09d1e1ee86">linear_to_raw_address_translation</a>
</li>
<li>num_mats
: <a class="el" href="class_dynamic_parameter.html#a6fc0298a21b6dae1dbe7fac15d6471ee">DynamicParameter</a>
, <a class="el" href="class_mat.html#af6a018f04aec12dfb5db4ba744db9c6c">Mat</a>
</li>
<li>num_mats_h_dir
: <a class="el" href="class_dynamic_parameter.html#a7ee573790ba4d9e81983cfdcf811382a">DynamicParameter</a>
</li>
<li>num_mats_hor_dir
: <a class="el" href="class_bank.html#a4fbff91bf9eea675894af5625c17ca2f">Bank</a>
</li>
<li>num_mats_v_dir
: <a class="el" href="class_dynamic_parameter.html#ae0944ab74ac6eac68e7585828dd85507">DynamicParameter</a>
</li>
<li>num_mats_ver_dir
: <a class="el" href="class_bank.html#a9e4ff2b7b3b7b62074aa8b100206e8a0">Bank</a>
</li>
<li>num_MCBs_accessed
: <a class="el" href="classmemory__stats__t.html#a518b0acf735a31cda11fa55ad8ce1c9d">memory_stats_t</a>
</li>
<li>num_mcs
: <a class="el" href="class_m_c_param.html#ac575aae7f471f3974e8f7a8ea8adea6e">MCParam</a>
</li>
<li>num_mfs
: <a class="el" href="classmemory__stats__t.html#adf5df41225ad57254e4f3921b8ccf3cb">memory_stats_t</a>
</li>
<li>num_muls
: <a class="el" href="class_core_dyn_param.html#a08c3bf7f702d59ae0a01d65f3421aa06">CoreDynParam</a>
</li>
<li>NUM_ORDERING
: <a class="el" href="classscheduler__unit.html#a14ce574cf8996f904ff29a9f6e744f7aae1d7f520672f82d6dbf891a631417f7e">scheduler_unit</a>
</li>
<li>num_parallel_bits
: <a class="el" href="classlinear__to__raw__address__translation.html#afbf6abfa6592278957a5c32906f4aae7">linear_to_raw_address_translation</a>
</li>
<li>num_perf_counters
: <a class="el" href="classgpgpu__sim__wrapper.html#a391d08f34c2860df53d3230665a3dedd">gpgpu_sim_wrapper</a>
</li>
<li>num_pipe_stages
: <a class="el" href="classinterconnect.html#a2ec2ed8abec2360348a8a39e7a3e7486">interconnect</a>
</li>
<li>num_pipelines
: <a class="el" href="class_core_dyn_param.html#ac583de0f6c0d4e50dc505fb1f63e2593">CoreDynParam</a>
</li>
<li>num_piperegs
: <a class="el" href="class_pipeline.html#a6a41d11aafc95479671e4a8dfd60228f">Pipeline</a>
</li>
<li>num_pwr_cmps
: <a class="el" href="classgpgpu__sim__wrapper.html#af0b618a5468322187616d644524f1bf9">gpgpu_sim_wrapper</a>
</li>
<li>num_r_subarray
: <a class="el" href="class_dynamic_parameter.html#a58ba679757767aa9d57c2eb5f6646a10">DynamicParameter</a>
</li>
<li>num_rd_ports
: <a class="el" href="class_dynamic_parameter.html#a178e3f0fd8fadbec78ffafbccc9c0134">DynamicParameter</a>
, <a class="el" href="class_input_parameter.html#aa803e9a4799dd61db9e2a76109f1118c">InputParameter</a>
</li>
<li>num_read_requests
: <a class="el" href="class_memory.html#ad0d4ca0f30d9c027ac67af95523f06c5">Memory&lt; T, Controller &gt;</a>
</li>
<li>num_reconvergence_pairs
: <a class="el" href="classfunction__info.html#aeb156723a5ea5f7028dc2d003db4a0a1">function_info</a>
</li>
<li>num_registers_per_core()
: <a class="el" href="classgpgpu__sim.html#a15355b44dc7877b6723384199b8a4135">gpgpu_sim</a>
</li>
<li>num_removing_shader()
: <a class="el" href="class_dynamic_scheduler_1_1_s_m__info.html#aa818d2d90ac1b41fcf2a19dfe5b1c374">DynamicScheduler::SM_info</a>
</li>
<li>num_result_bus
: <a class="el" href="classshader__core__ctx.html#af3d87025a8db5074483bd4d93e135e16">shader_core_ctx</a>
</li>
<li>num_rows
: <a class="el" href="class_subarray.html#af76d93ed6f0f84a128c42f953c8f412c">Subarray</a>
</li>
<li>num_rw_ports
: <a class="el" href="class_dynamic_parameter.html#af1317c7f7f0d8276bd3a4fa0baed6d64">DynamicParameter</a>
, <a class="el" href="class_input_parameter.html#acb82f7f1f6d7928a0f2415ba88f56a9a">InputParameter</a>
</li>
<li>num_sa_subarray
: <a class="el" href="class_mat.html#a78c050f1f11b5524befdf09ba5b4668d">Mat</a>
</li>
<li>num_sa_subarray_search
: <a class="el" href="class_mat.html#aa8dbfb334ffcffc611d0230c3961e973">Mat</a>
</li>
<li>num_se_rd_ports
: <a class="el" href="class_dynamic_parameter.html#ac7e58843303745cbd5f60e4faab8f984">DynamicParameter</a>
, <a class="el" href="class_input_parameter.html#a6aff9e711a011849914a7b414e186307">InputParameter</a>
</li>
<li>num_search_ports
: <a class="el" href="class_dynamic_parameter.html#a5fda12325a6b12a08ea8d2e9c883b046">DynamicParameter</a>
, <a class="el" href="class_input_parameter.html#a3f715fa8094a5d354fe0db94d28388a4">InputParameter</a>
</li>
<li>num_shader()
: <a class="el" href="classgpgpu__sim__config.html#abc35ca65b967003c7b72739f968ba14f">gpgpu_sim_config</a>
, <a class="el" href="structshader__core__config.html#a5ce05dcaee61324faf22342f3f3ffb17">shader_core_config</a>
, <a class="el" href="struct_simulator_1_1__cuda__device__id.html#ae919e91a53b44549e126dee817167ed7">Simulator::_cuda_device_id</a>
</li>
<li>num_shaders
: <a class="el" href="class_dynamic_scheduler_1_1_s_m__info.html#a590f29854f1abc9a49cfcbc11dcff34f">DynamicScheduler::SM_info</a>
</li>
<li>num_si_b_bank
: <a class="el" href="class_u_c_a.html#a53af2e71c0e6d2d014ba8f5244dcb621">UCA</a>
</li>
<li>num_si_b_bank_per_port
: <a class="el" href="class_dynamic_parameter.html#a24ed89d99b622e2051d015dadb69b3c3">DynamicParameter</a>
</li>
<li>num_si_b_mat
: <a class="el" href="class_dynamic_parameter.html#a08f65849bb126f0193ace2014c84e216">DynamicParameter</a>
</li>
<li>num_si_b_subbank
: <a class="el" href="class_dynamic_parameter.html#a4dfc7e8fb34c09cd8ce2a3fcec36b597">DynamicParameter</a>
</li>
<li>num_simulated_cycles
: <a class="el" href="class_child_process.html#a3b290127ff62742e254d212e7691b476">ChildProcess</a>
</li>
<li>num_simulated_insts
: <a class="el" href="class_child_process.html#a2f98ca34c3e614c9612ea4db7a72a698">ChildProcess</a>
</li>
<li>num_SMs
: <a class="el" href="class_m_k_scheduler.html#a99ab456a79a3b21d7af8443b43510da8">MKScheduler</a>
</li>
<li>num_so_b_bank
: <a class="el" href="class_u_c_a.html#a8a4f584b838b43a635f843c260ea3e94">UCA</a>
</li>
<li>num_so_b_bank_per_port
: <a class="el" href="class_dynamic_parameter.html#a23a7efc6e189cb23b093b19c4b5894e8">DynamicParameter</a>
</li>
<li>num_so_b_mat
: <a class="el" href="class_dynamic_parameter.html#ac413790816bdcbedbbf79c93fd9ce82d">DynamicParameter</a>
, <a class="el" href="class_mat.html#aa6b0695da729f90322f56b93a336e185">Mat</a>
</li>
<li>num_so_b_subbank
: <a class="el" href="class_dynamic_parameter.html#a5a5be5616bc388b416f22d7ebc036cca">DynamicParameter</a>
</li>
<li>num_sub
: <a class="el" href="class_high_radix.html#a6eb6b9504f62777adf5085f8aa947b63">HighRadix</a>
</li>
<li>num_subarrays
: <a class="el" href="class_dynamic_parameter.html#a493b137f2a4278297fe3d279954981cc">DynamicParameter</a>
</li>
<li>num_subarrays_per_mat
: <a class="el" href="class_mat.html#aeeb91bc5e4ca5aa71976e77092dc4b0a">Mat</a>
</li>
<li>num_subarrays_per_row
: <a class="el" href="class_mat.html#a11b213cf4645c47d6d3791bd8f057f83">Mat</a>
</li>
<li>num_threads()
: <a class="el" href="classptx__cta__info.html#a49a713ce2dd93571b9a288a37b8bd1b6">ptx_cta_info</a>
, <a class="el" href="classselection__logic.html#a851b51c57a0e4510eb57b2aff2dea25a">selection_logic</a>
</li>
<li>num_tot_bits
: <a class="el" href="classlinear__to__raw__address__translation.html#aab83b614828dcfbfd8836b12b0d5dbf2">linear_to_raw_address_translation</a>
</li>
<li>num_units
: <a class="el" href="class_n_i_u_param.html#ac4f6d9d63aca9d0a1b63f7389dbb109c">NIUParam</a>
, <a class="el" href="class_p_c_ie_param.html#a5bb7b7350c2bde22d9bdb7f80a392d93">PCIeParam</a>
</li>
<li>num_updates()
: <a class="el" href="class_c_uevent__st.html#a09ac29589c610e43a69061e9855023ad">CUevent_st</a>
</li>
<li>num_valid_ctas()
: <a class="el" href="classkernel__info__t.html#a4061f656e38f5a4dc6da269255baa7ab">kernel_info_t</a>
</li>
<li>num_warps_issuable
: <a class="el" href="structshader__core__stats__pod.html#a2f2948c4d674822dbe3a345445ae0cac">shader_core_stats_pod</a>
</li>
<li>num_wasted_insts
: <a class="el" href="class_child_process.html#af83f37154e7567a73c01999876cee1bd">ChildProcess</a>
</li>
<li>num_wr_ports
: <a class="el" href="class_dynamic_parameter.html#aa603ee767352df8fa09aee7d24300f22">DynamicParameter</a>
, <a class="el" href="class_input_parameter.html#a0a47c78b448a2bac7e0332e89e6603e8">InputParameter</a>
</li>
<li>num_write_requests
: <a class="el" href="class_memory.html#a6a10b09e91d67ce43134e7eed8e8d4a6">Memory&lt; T, Controller &gt;</a>
</li>
<li>number_activated_mats_horizontal_direction
: <a class="el" href="structresults__mem__array.html#ae1b18f889decc12b733c3b754d54d215">results_mem_array</a>
</li>
<li>number_addr_bits_mat
: <a class="el" href="class_dynamic_parameter.html#a8a77c1254140cd0b6cd49520dec995db">DynamicParameter</a>
</li>
<li>number_cache_levels
: <a class="el" href="structroot__system.html#a3ed84f40182ede0b5b698e589c622bf8">root_system</a>
</li>
<li>number_entries
: <a class="el" href="structdtlb__systemcore.html#abc8f61246bb60b1d6731e4caf7da772c">dtlb_systemcore</a>
, <a class="el" href="structitlb__systemcore.html#a7cf632490e85ebcf34630960896f9e5f">itlb_systemcore</a>
</li>
<li>number_gates
: <a class="el" href="class_driver.html#a57f9c8ce7412c42e6d87ccc8bf82564c">Driver</a>
</li>
<li>number_gates_L1_nand2_path
: <a class="el" href="class_predec_blk.html#a5eed9e9880fe547b13aacdeb19a4c712">PredecBlk</a>
</li>
<li>number_gates_L1_nand3_path
: <a class="el" href="class_predec_blk.html#a3563f6870fbcc01e79862356dabfd77a">PredecBlk</a>
</li>
<li>number_gates_L2
: <a class="el" href="class_predec_blk.html#a405d3a38aad43c2e88c7b704630f9189">PredecBlk</a>
</li>
<li>number_gates_nand2_path
: <a class="el" href="class_predec_blk_drv.html#a8585aa48ac1cd7a0d2a36976816e69fd">PredecBlkDrv</a>
</li>
<li>number_gates_nand3_path
: <a class="el" href="class_predec_blk_drv.html#a668126db92d63a0de59cb3abde41eacb">PredecBlkDrv</a>
</li>
<li>number_hardware_threads
: <a class="el" href="structsystem__core.html#ae76dd2e2ce5060cff715590ea5f0ab16">system_core</a>
</li>
<li>number_input_addr_bits
: <a class="el" href="class_predec_blk.html#ab2c62ea223c41279fe64428ceee7e1d0">PredecBlk</a>
, <a class="el" href="class_predec_blk_drv.html#ae897d51d51fd5523adcb732741164996">PredecBlkDrv</a>
</li>
<li>number_inputs_L1_gate
: <a class="el" href="class_predec_blk.html#a6b8bd114bafaa7cd0af1b7150e4a9c2f">PredecBlk</a>
</li>
<li>number_instruction_fetch_ports
: <a class="el" href="structsystem__core.html#ab0c51d4f53a7adde87bf2e7ece358616">system_core</a>
</li>
<li>number_mcs
: <a class="el" href="structsystem__mc.html#a9b17d757479401410a23d26cbcc3ab4f">system_mc</a>
</li>
<li>number_of_BPT
: <a class="el" href="structsystem__core.html#af2cf1c5bc215fdd663be1826ba38ef91">system_core</a>
</li>
<li>number_of_BTB
: <a class="el" href="structsystem__core.html#a50e8981eaa5f6e869027a5748971b7a1">system_core</a>
</li>
<li>number_of_cores
: <a class="el" href="structroot__system.html#ae8da8ef0d0d3b687729fb7a1653e8346">root_system</a>
</li>
<li>number_of_crossbars
: <a class="el" href="structsystem___no_c.html#a41b4e5df930e9832be22363521ac1a89">system_NoC</a>
</li>
<li>number_of_dir_levels
: <a class="el" href="structroot__system.html#a09657dc28e838d71c73e12ad177d218f">root_system</a>
</li>
<li>number_of_inputs_of_crossbars
: <a class="el" href="structxbar0__system_no_c.html#ad8f58161e0c8649618320bcca0dafa6c">xbar0_systemNoC</a>
</li>
<li>number_of_L1Directories
: <a class="el" href="structroot__system.html#aea6e845a31a1ad85ce308477cb39d04e">root_system</a>
</li>
<li>number_of_L2Directories
: <a class="el" href="structroot__system.html#a4668d141c778d4d3ea7415bdc4b7fe50">root_system</a>
</li>
<li>number_of_L2s
: <a class="el" href="structroot__system.html#a4e11a5be55eb8eae7c4d64c72840cead">root_system</a>
</li>
<li>number_of_L3s
: <a class="el" href="structroot__system.html#a511df6a74f823509fe4f9b8cddf57ea0">root_system</a>
</li>
<li>number_of_NoCs
: <a class="el" href="structroot__system.html#aee3b94fe981013611006aabb13a7540d">root_system</a>
</li>
<li>number_of_outputs_of_crossbars
: <a class="el" href="structxbar0__system_no_c.html#a0aab2713bcf81f641718bf52ae9e2d83">xbar0_systemNoC</a>
</li>
<li>number_ranks
: <a class="el" href="structsystem__mc.html#a85ee0feea788749985028794587ca090">system_mc</a>
, <a class="el" href="structsystem__mem.html#a0fca96a4388c1523788383e160ae06f2">system_mem</a>
</li>
<li>number_subbanks
: <a class="el" href="structresults__mem__array.html#a52e1cf470db0adfc7047ba2d2ada21f9">results_mem_array</a>
</li>
<li>number_subbanks_decode
: <a class="el" href="class_dynamic_parameter.html#a16754476137312ea0976b6f2bd36470e">DynamicParameter</a>
</li>
<li>number_units
: <a class="el" href="structsystem__niu.html#a38e88682b05f29af5b53921780b87443">system_niu</a>
, <a class="el" href="structsystem__pcie.html#ab79c4656fe0291a54e73a45af89988b1">system_pcie</a>
</li>
<li>number_way_select_signals_mat
: <a class="el" href="class_dynamic_parameter.html#adc6c65c413f2714c5dedbcc3807e0b8b">DynamicParameter</a>
</li>
<li>NumChannels()
: <a class="el" href="class_network.html#a39e815983e11eb19f4253e1fd755b09b">Network</a>
</li>
<li>NumClasses()
: <a class="el" href="class_buffer_monitor.html#acfea9899bca37ce7eef81393465a9870">BufferMonitor</a>
, <a class="el" href="class_switch_monitor.html#a9879d805b2371a3baa2bb61864eee7c8">SwitchMonitor</a>
</li>
<li>numCore
: <a class="el" href="class_processor.html#aced414d40f5a5d80aeeee81d54a36b7b">Processor</a>
, <a class="el" href="class_proc_param.html#ac0684452bf3421171e8a1ca65b538028">ProcParam</a>
</li>
<li>NumDests()
: <a class="el" href="class_network.html#aca60479579ded53859122183bdaba730">Network</a>
</li>
<li>NumInputRequests()
: <a class="el" href="class_allocator.html#a322e3f6912aed1f2a36e9277c3185844">Allocator</a>
, <a class="el" href="class_dense_allocator.html#ae135fdbbb582f176fad4725190574c84">DenseAllocator</a>
, <a class="el" href="class_sparse_allocator.html#a72881a3c085112af904ac9a5e2554437">SparseAllocator</a>
</li>
<li>NumInputs()
: <a class="el" href="class_buffer_monitor.html#ae64da3f16cfeb7eebed293b4113bf231">BufferMonitor</a>
, <a class="el" href="class_router.html#af4cbd72c85dcc8dbf749ae27e5822254">Router</a>
, <a class="el" href="class_switch_monitor.html#a4e4a4ba137e375e7b7cf0ac27034746b">SwitchMonitor</a>
</li>
<li>numL1Dir
: <a class="el" href="class_processor.html#af37add619f157ff0e87992439b47f1df">Processor</a>
, <a class="el" href="class_proc_param.html#a970e0b6d0a9a19069294024515c71822">ProcParam</a>
</li>
<li>numL2
: <a class="el" href="class_processor.html#a8d386b6cdbe7889945be9dcc20c1ceae">Processor</a>
, <a class="el" href="class_proc_param.html#a355a0a9a7b97a3bbe247229b3f6a0b4c">ProcParam</a>
</li>
<li>numL2Dir
: <a class="el" href="class_processor.html#a739444916da6ccab04b02b5bd5fcf1ac">Processor</a>
, <a class="el" href="class_proc_param.html#aeff1932801f8ca30c78218f1eceb83bd">ProcParam</a>
</li>
<li>numL3
: <a class="el" href="class_processor.html#ab10c0e45e75eecbed44ff2d951c2d1fa">Processor</a>
, <a class="el" href="class_proc_param.html#a0fed6f924a5dbf847de5a546c9ce7e5d">ProcParam</a>
</li>
<li>numMC
: <a class="el" href="class_proc_param.html#ab89e91a1d8f65b22b40048c0b4c365e2">ProcParam</a>
</li>
<li>numMCChannel
: <a class="el" href="class_proc_param.html#a64b8da7b9edd885050a1afd58c28ee16">ProcParam</a>
</li>
<li>numNOC
: <a class="el" href="class_processor.html#a9fb7e19c5ab1d090ffc4cd19547f417b">Processor</a>
, <a class="el" href="class_proc_param.html#afab0fe81fd792216da993c2f73bc517d">ProcParam</a>
</li>
<li>NumNodes()
: <a class="el" href="class_network.html#acb04b12a7dd50e69a3b2e1c02450daf5">Network</a>
</li>
<li>NumOutputRequests()
: <a class="el" href="class_allocator.html#a700d88eb85dac677921340d3100541ac">Allocator</a>
, <a class="el" href="class_dense_allocator.html#a98cda9c1f4a0712010d76d7c8af23df4">DenseAllocator</a>
, <a class="el" href="class_sparse_allocator.html#a6325012ec3f77e8efb75afb022cb0d75">SparseAllocator</a>
</li>
<li>NumOutputs()
: <a class="el" href="class_router.html#adc82d55d1b0f4cb646da101eea41f1c3">Router</a>
, <a class="el" href="class_switch_monitor.html#ad6bdbb2e6e7a7c19909c8d85fefe07e5">SwitchMonitor</a>
</li>
<li>NumRouters()
: <a class="el" href="class_network.html#a3d9372880310ba4af9ecc25fe12b8c11">Network</a>
</li>
<li>NumSamples()
: <a class="el" href="class_stats.html#a62f703687385add0e1232cf2748a7846">Stats</a>
</li>
<li>NumSources()
: <a class="el" href="class_network.html#a2006a68375f2b2c37acb3d1e6c6dca1b">Network</a>
</li>
<li>numVC
: <a class="el" href="class_power___module.html#ac66710e2e933f8e6a234cf879acd3de8">Power_Module</a>
</li>
<li>NumVCs()
: <a class="el" href="class_output_set.html#a2d6a95a7c110c59d853cdcf7368a1fdd">OutputSet</a>
</li>
<li>nWA
: <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#a4f56134c20ec119213a9c47a08bc87b6">SALP::SpeedEntry</a>
</li>
<li>nWR
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#a31e0bae3197363e1dd174c53631c64e3">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#afc945bce4573a668b3f516a77ff258b0">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#ac5b889420720d28a344b88665832975f">DDR4::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#a006ce23f204a213b20ada654abd11725">DSARP::SpeedEntry</a>
, <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#a24ca1222d81e46617b39513288095bb0">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#aa2bf476c1a6496dd169064cb68311d6c">HBM::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#a34f27b194faf012ea6162286f3d474ce">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#a53212dbd950186bb8717108fd0dd56f1">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#ab0175979391a28db0a3e439c608a584d">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#a38023041c95149c85714187c1dbda29d">TLDRAM::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#a283430bddc70a3f82007a5a40a75b518">WideIO2::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#a47ee31a1103c243dd8d14615f8c63084">WideIO::SpeedEntry</a>
</li>
<li>nWTR
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#a9a14b4df7eff3fb847134a117be08e86">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#a4d06f461d806dcb6706cbef9b66ad9d4">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#a2ad096cd85c952fc7710cdf7ebdda72b">DSARP::SpeedEntry</a>
, <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#a514319257641c51811b6463158c510cd">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#a048c1aaf73c63c9123676b02f1e97f95">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#a0f63adece30d2655260bdf35da050689">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#a093337629b87705399f17ace18131ab7">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#a60922805632db2c1e5b8ef1886ad34b8">TLDRAM::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#a3f6aeb75ae45794939fdfc8d3fcdfa41">WideIO2::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#a80e556f4098efb2f4517c0f4a3a12076">WideIO::SpeedEntry</a>
</li>
<li>nWTRL
: <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#ad43d84801074001e6955ba7f7851ce84">DDR4::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#a8d48c093d34c7ed89c188c2c128548f5">HBM::SpeedEntry</a>
</li>
<li>nWTRS
: <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#a5a5892d4223eed96e3136978e5b6e5c0">DDR4::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#a463df3e84d8641235437ded66a73ab3a">HBM::SpeedEntry</a>
</li>
<li>nXP
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#a629be2078a3a22edce2e20ad0f542998">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#a36c0327a0f42c9057034ac7ff53064ec">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#ab5c00b0f536b22d5d062bd0a1a5901f1">DDR4::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#a9972b0989e1db607cbcb570a124a0272">DSARP::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#a152f63f4d7b7bc473a4ca444f47a5cf2">HBM::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#acd1b89d613028dd951729a2bf235a4cf">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#aa61b253c4fa1d4d396b24cf13110c30a">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#a9daf9610c37e2a0cfaddb5c068418866">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#acc8b041a70192d2dff1bdc72fb747c81">TLDRAM::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#a0fa286bdc0acbb9d8192d037d4f28c6f">WideIO2::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#a7b427ce00c68f9f0e75e067a8840f4d1">WideIO::SpeedEntry</a>
</li>
<li>nXPDLL
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#a6e8131a233a2dcb44077e39b4d139187">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#a54ca455acd6d937f2949fc4bbbc14d12">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#a056f7f7c1de6fe56d13b695592daf2bf">DDR4::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#ae48d9f9ac3f898d12a178ae5fd1cae9a">DSARP::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#aba698b48b2c7122777849f3f155d2ca9">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#af643c8efb8e3589f852b5eaefca760b3">TLDRAM::SpeedEntry</a>
</li>
<li>nXPN
: <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#a22377cfbd8d3c3077ac715523059e55e">GDDR5::SpeedEntry</a>
</li>
<li>nXS
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#a2dd50d66f6b41a6e123e0c926465eb6a">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#a0d713791c6cc7c5903e78f7acfd778d3">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#ab185925fbfcb3865d46da06db8740d2f">DDR4::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#a27274d537ddb95721b78acd92cbfbb65">DSARP::SpeedEntry</a>
, <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#a3b7d935b3f745f348bc83cd00113d8ae">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#a8f2e97743e209ba87908dd2736b29fe3">HBM::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#ac953298f240eec32239ab14b948788aa">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#ab731effea8dc0b5b3bde1974b25e0aec">TLDRAM::SpeedEntry</a>
</li>
<li>nXSDLL
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#ae424be61626fe16cc38793e88a7be3c1">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#a11f84944d915797e65175e15d57d325b">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#a9aa654bbda92b3a24d040e6dd51ac0b3">DDR4::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#a0fbecaeeb7c96f517894d66f76cf83ea">DSARP::SpeedEntry</a>
, <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#afff3c3ce756db3f01b428c8d7c2cfa88">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#ae7d06b6ff0df05d8d05350ca4e176aab">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#afc31dbecfe2954103f8909eddcedcd1b">TLDRAM::SpeedEntry</a>
</li>
<li>nXSR
: <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#a06f0ca409558d8974ca7531ef39673e7">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#abc79373e0e5fc21ac8d4cfa2645fbb73">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#ad3ffd2ca197f65ab5dd0e579e426a900">WideIO2::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#ad6f9a436b798d2a35f864174a5c6f03a">WideIO::SpeedEntry</a>
</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
