$date
	Fri Oct 10 20:41:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder1_tb $end
$scope module DUT $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c1 $end
$var wire 1 $ c2 $end
$var wire 1 % cin $end
$var wire 1 & full_carry $end
$var wire 1 ' full_sum $end
$var wire 1 ( s1 $end
$scope module add1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # carry $end
$var wire 1 ( sum $end
$upscope $end
$scope module add2 $end
$var wire 1 ( a $end
$var wire 1 % b $end
$var wire 1 $ carry $end
$var wire 1 ' sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1'
1%
#20
1(
1'
1"
0%
#30
1&
0'
1$
1%
#40
0&
1'
0$
1!
0"
0%
#50
1&
0'
1$
1%
#60
0(
1#
0'
0$
1"
0%
#70
1'
1%
#80
