// Seed: 1317667150
module module_0 (
    input  tri0 id_0,
    input  wire id_1,
    output tri  id_2
);
  parameter id_4 = 1;
  parameter id_5 = id_4;
  assign module_2.id_21 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd54
) (
    input  wire  id_0,
    input  tri1  _id_1,
    input  uwire id_2,
    input  wor   id_3,
    output wire  id_4,
    output wand  id_5
);
  logic id_7 = id_2;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_4
  );
  assign id_5 = id_1;
  wire [id_1 : -1] id_8;
  wire id_9;
endmodule
module module_2 (
    output supply1 id_0,
    input tri0 id_1,
    input uwire id_2,
    output supply0 id_3,
    output supply0 id_4,
    input supply0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input wor id_8,
    output wor id_9,
    output wor id_10,
    output supply1 id_11,
    input tri1 id_12,
    input wire id_13,
    input wor id_14,
    input wire id_15,
    input uwire id_16,
    output tri id_17,
    input tri id_18,
    output uwire id_19,
    output wire id_20,
    input uwire id_21,
    input uwire id_22,
    output wor id_23,
    input supply0 id_24,
    input supply0 id_25,
    input wand id_26
);
  logic id_28 = id_21;
  module_0 modCall_1 (
      id_8,
      id_25,
      id_4
  );
endmodule
