/*
 * Copyright 2013-2014 Freescale Semiconductor, Inc.
 * Copyright 2018 NXP
 *
 * SPDX-License-Identifier: GPL-2.0+
 *
 */

/dts-v1/;
#include "ls1021a.dtsi"

/ {
	model = "LS1021A TSN Board";

	sys_mclk: clock-mclk {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <24576000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_3p3v: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_2p5v: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};
	};

	sound {
		compatible = "simple-audio-card";
		simple-audio-card,format = "i2s";
		simple-audio-card,widgets =
			"Microphone", "Microphone Jack",
			"Headphone", "Headphone Jack",
			"Speaker", "Speaker Ext",
			"Line", "Line In Jack";
		simple-audio-card,routing =
			"MIC_IN", "Microphone Jack",
			"Microphone Jack", "Mic Bias",
			"LINE_IN", "Line In Jack",
			"Headphone Jack", "HP_OUT",
			"Speaker Ext", "LINE_OUT";

		simple-audio-card,cpu {
			sound-dai = <&sai2>;
			frame-master;
			bitclock-master;
		};

		simple-audio-card,codec {
			sound-dai = <&codec>;
			frame-master;
			bitclock-master;
		};
	};
	firmware {
		optee {
			compatible = "linaro,optee-tz";
			method = "smc";
			};
		};
};

&dcu {
	display = <&display>;
	status = "okay";

	display: display@0 {
		bits-per-pixel = <24>;

		display-timings {
			native-mode = <&timing0>;

			timing0: mode0 {
				clock-frequency = <25000000>;
				hactive = <640>;
				vactive = <480>;
				hback-porch = <80>;
				hfront-porch = <80>;
				vback-porch = <16>;
				vfront-porch = <16>;
				hsync-len = <12>;
				vsync-len = <2>;
				hsync-active = <1>;
				vsync-active = <1>;
			};
		};
	};
};

&uart0 {
	status = "okay";
};

&enet0 {
	tbi-handle = <&tbi1>;
	phy-handle = <&sgmii_phy2>;
	phy-connection-type = "sgmii";
	status = "ok";
};

&enet1 {
	tbi-handle = <&tbi1>;
	phy-handle = <&sgmii_phy1>;
	phy-connection-type = "sgmii";
	status = "ok";
};

&enet2 {
	fixed-link = <0 1 1000 0 0>;
	phy-connection-type = "rgmii";
	status = "ok";
};

&i2c0 {
	status = "okay";

	codec: sgtl5000@2a {
		#sound-dai-cells = <0>;
		compatible = "fsl,sgtl5000";
		reg = <0x2a>;
		VDDA-supply = <&reg_3p3v>;
		VDDIO-supply = <&reg_2p5v>;
		clocks = <&sys_mclk 1>;
	};

	ina220@44 {
		compatible = "ti,ina220";
		reg = <0x44>;
		shunt-resistor = <1000>;
	};
	ina220@45 {
		compatible = "ti,ina220";
		reg = <0x45>;
		shunt-resistor = <1000>;
	};
	lm75b@48 {
                compatible = "nxp,lm75a";
                reg = <0x48>;
        };
	adt7461a@4c {
		compatible = "adt7461a";
		reg = <0x4c>;
	};

};

&i2c1 {
	status = "disabled";
};

&ifc {
	status = "disabled";
};

&lpuart0 {
	status = "okay";
};
&lpuart3 {
	status = "okay";
};

&mdio0 {
	rgmii_phy0: ethernet-phy@0 {
		reg = <0x0>;
	};
	sgmii_phy1: ethernet-phy@1 {
		reg = <0x1>;
	};
	sgmii_phy2: ethernet-phy@2 {
		reg = <0x2>;
	};
	tbi1: tbi-phy@1f {
		reg = <0x1f>;
		device_type = "tbi-phy";
	};
};

&uqe {
	ranges = <0x0 0x0 0x2400000 0x40000>;
	reg = <0x0 0x2400000 0x0 0x480>;
	brg-frequency = <100000000>;
	bus-frequency = <200000000>;

	si1: si@700 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "fsl,qe-si";
		reg = <0x700 0x80>;
	};

	siram1: siram@1000 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "fsl,qe-siram";
		reg = <0x1000 0x800>;
	};

	serial: ucc@2000 {
		device_type = "serial";
		compatible = "ucc_uart";
		port-number = <0>;
		rx-clock-name = "brg1";
		tx-clock-name = "brg1";
	};

	ucc_hdlc: ucc@2200 {
		compatible = "fsl,ucc_hdlc";
		rx-clock-name = "brg2";
		tx-clock-name = "brg2";
		fsl,rx-sync-clock = "none";
		fsl,tx-sync-clock = "none";
		fsl,tx-timeslot = <0xfffffffe>;
		fsl,rx-timeslot = <0xfffffffe>;
		fsl,tdm-framer-type = "e1";
		fsl,tdm-mode = "normal";
		fsl,tdm-id = <1>;
		fsl,siram-entry-id = <2>;
		fsl,inter-loopback;
	};
};

&dspi0 {
	bus-num = <0>;
	status = "okay";
	num-cs = <3>;
	is-decoded-cs = <0>;
	spidev@0 {
		compatible = "rohm,dh2228fv";
		reg = <0x0>;
		spi-max-frequency = <4000000>;
		#address-cells = <1>;
		#size-cells = <1>;
	};
	spidev@1 {
		compatible = "rohm,dh2228fv";
		reg = <0x1>;
		spi-max-frequency = <4000000>;
		#address-cells = <1>;
		#size-cells = <1>;
		fsl,spi-cs-sck-delay = <1000>;
		fsl,spi-sck-cs-delay = <1000>;
	};
	spidev@2 {
		compatible = "rohm,dh2228fv";
		reg = <0x2>;
		spi-max-frequency = <4000000>;
		#address-cells = <1>;
		#size-cells = <1>;
	};
	spidev@4 {
		compatible = "rohm,dh2228fv";
		reg = <0x4>;
		spi-max-frequency = <4000000>;
		#address-cells = <1>;
		#size-cells = <1>;
	};
};

&qspi {
	num-cs = <2>;
	status = "okay";

	qflash0: s25fl128s@0 {
		compatible = "spansion,s25fl129p1";
		#address-cells = <1>;
		#size-cells = <1>;
		spi-max-frequency = <20000000>;
		reg = <0>;
	};
};

&sai2 {
	status = "okay";
};

&sata {
	status = "okay";
};

&esdhc {
	status = "okay";
};
