Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 13:11:12 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_11_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 Delay1No17_instance/Y_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum21_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.815ns (23.971%)  route 2.585ns (76.029%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 5.842 - 4.000 ) 
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.369ns (routing 0.338ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.309ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=19626, routed)       1.369     2.320    Delay1No17_instance/clk_IBUF_BUFG
    SLICE_X137Y451       FDCE                                         r  Delay1No17_instance/Y_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y451       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.397 r  Delay1No17_instance/Y_reg[16]/Q
                         net (fo=4, routed)           0.610     3.007    Delay1No16_instance/Y_reg[33]_0[16]
    SLICE_X121Y468       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     3.132 r  Delay1No16_instance/geqOp_carry__0_i_16__4/O
                         net (fo=1, routed)           0.013     3.145    Sum21_2_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[0]
    SLICE_X121Y468       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.337 r  Sum21_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.363    Sum21_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X121Y469       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.415 r  Sum21_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.338     3.753    Delay1No17_instance/CO[0]
    SLICE_X122Y474       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     3.819 f  Delay1No17_instance/shiftedFracY_d1[12]_i_4__4/O
                         net (fo=3, routed)           0.179     3.998    Delay1No16_instance/Y_reg[23]_0[0]
    SLICE_X123Y475       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     4.087 f  Delay1No16_instance/shiftedFracY_d1[32]_i_9__4/O
                         net (fo=3, routed)           0.138     4.225    Delay1No16_instance/shiftedFracY_d1[32]_i_9__4_n_0
    SLICE_X122Y476       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     4.278 r  Delay1No16_instance/shiftedFracY_d1[45]_i_4__4/O
                         net (fo=31, routed)          0.536     4.814    Delay1No17_instance/Y_reg[23]_0
    SLICE_X118Y468       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.038     4.852 r  Delay1No17_instance/shiftedFracY_d1[18]_i_2__4/O
                         net (fo=5, routed)           0.320     5.172    Delay1No17_instance/shiftedFracY_d1_reg[38][1]
    SLICE_X120Y474       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     5.295 r  Delay1No17_instance/shiftedFracY_d1[6]_i_1__4/O
                         net (fo=2, routed)           0.425     5.720    Sum21_2_impl_instance/FPAddSubOp_instance/level4__0[6]
    SLICE_X117Y474       FDRE                                         r  Sum21_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=19626, routed)       1.182     5.842    Sum21_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X117Y474       FDRE                                         r  Sum21_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/C
                         clock pessimism              0.370     6.212    
                         clock uncertainty           -0.035     6.177    
    SLICE_X117Y474       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.202    Sum21_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -5.720    
  -------------------------------------------------------------------
                         slack                                  0.482    




