Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Apr 24 05:49:40 2019
| Host         : axel-VirtualBox running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file Contador_hexbin_control_sets_placed.rpt
| Design       : Contador_hexbin
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      4 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             125 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------------+----------------------+------------------+----------------+
|        Clock Signal       |     Enable Signal    |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------------------+----------------------+----------------------+------------------+----------------+
|  numeracionAct0           |                      |                      |                1 |              1 |
|  indicador_reg[1]_i_1_n_0 |                      |                      |                2 |              2 |
|  clk_BUFG                 |                      |                      |                4 |              4 |
|  clk_BUFG                 | numeroD30            | numeroD3[31]_i_1_n_0 |                8 |             31 |
|  clk_BUFG                 | contando             | numeroD1[31]_i_1_n_0 |                8 |             31 |
|  clk_BUFG                 | numeroD1[31]_i_1_n_0 | numeroD2[31]_i_1_n_0 |                8 |             31 |
|  clk_BUFG                 | numeroD40            | numeroD4[0]_i_1_n_0  |                8 |             32 |
+---------------------------+----------------------+----------------------+------------------+----------------+


