C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\libero_tests\I2C_1\synthesis  -sap  D:\libero_tests\I2C_1\synthesis\IIC_MSS.sap  -otap  D:\libero_tests\I2C_1\synthesis\IIC_MSS.tap  -omap  D:\libero_tests\I2C_1\synthesis\IIC_MSS.map   -part M2S005  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile D:\libero_tests\I2C_1\synthesis\synlog\report\IIC_MSS_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  IIC_MSS  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  D:\libero_tests\I2C_1\synthesis\scratchproject.prs  -multisrs  -ovm  D:\libero_tests\I2C_1\synthesis\IIC_MSS.vm   -freq 100.000   -tcl  D:\libero_tests\I2C_1\designer\IIC_MSS\synthesis.fdc  D:\libero_tests\I2C_1\synthesis\synwork\IIC_MSS_prem.srd  -devicelib  C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  D:\libero_tests\I2C_1\synthesis\syntmp\IIC_MSS.plg  -osyn  D:\libero_tests\I2C_1\synthesis\IIC_MSS.srm  -prjdir  D:\libero_tests\I2C_1\synthesis\  -prjname  IIC_MSS_syn  -log  D:\libero_tests\I2C_1\synthesis\synlog\IIC_MSS_fpga_mapper.srr  -sn  2023.09  -jobname  "fpga_mapper" 
relcom:C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -sap ..\IIC_MSS.sap -otap ..\IIC_MSS.tap -omap ..\IIC_MSS.map -part M2S005 -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\IIC_MSS_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module IIC_MSS -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\IIC_MSS.vm -freq 100.000 -tcl ..\..\designer\IIC_MSS\synthesis.fdc ..\synwork\IIC_MSS_prem.srd -devicelib C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v -ologparam IIC_MSS.plg -osyn ..\IIC_MSS.srm -prjdir ..\ -prjname IIC_MSS_syn -log ..\synlog\IIC_MSS_fpga_mapper.srr -sn 2023.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:1
file:..\iic_mss.sap|io:o|time:1724651301|size:318|exec:0|csum:
file:..\iic_mss.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\iic_mss.map|io:o|time:1724651303|size:28|exec:0|csum:
file:..\scratchproject.prs|io:o|time:1724650831|size:2677|exec:0|csum:
file:..\iic_mss.vm|io:o|time:1724651303|size:28199|exec:0|csum:
file:..\..\designer\iic_mss\synthesis.fdc|io:i|time:1724651299|size:202|exec:0|csum:8F9D4953B4FF09968DC17F3B847D74E0
file:..\synwork\iic_mss_prem.srd|io:i|time:1724651301|size:49505|exec:0|csum:A57EB65518A5AD7E0BBB566D864E5C53
file:c:\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v|io:i|time:1704384662|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:iic_mss.plg|io:o|time:1724651303|size:446|exec:0|csum:
file:..\iic_mss.srm|io:o|time:1724651303|size:44523|exec:0|csum:
file:..\synlog\iic_mss_fpga_mapper.srr|io:o|time:1724651303|size:8758|exec:0|csum:
file:c:\microchip\libero_soc_v2024.1\synplifypro\bin64\m_generic.exe|io:i|time:1704388032|size:52654080|exec:1|csum:7120A4CF8F847BC69C75A1CBBA41E49F
