source start_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:11 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/delta_counter.sv 
# -- Compiling module delta_counter
# 
# Top level modules:
# 	delta_counter
# End time: 09:52:11 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:11 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/timer.sv 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 09:52:11 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:11 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/pwm_gen.sv 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 09:52:11 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:11 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/signal_gen.sv 
# -- Compiling module signal_gen
# 
# Top level modules:
# 	signal_gen
# End time: 09:52:11 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:11 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_ol_fsm.sv 
# -- Compiling module bldc_ol_fsm
# 
# Top level modules:
# 	bldc_ol_fsm
# End time: 09:52:11 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:11 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_cl_fsm.sv 
# -- Compiling module bldc_cl_fsm
# 
# Top level modules:
# 	bldc_cl_fsm
# End time: 09:52:11 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:11 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_controller.sv 
# -- Compiling module bldc_controller
# 
# Top level modules:
# 	bldc_controller
# End time: 09:52:11 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:11 on Nov 21,2025
# vlog -reportprogress 300 -sv ../src/uav_soc_tb.sv 
# -- Compiling module uav_testbench
# 
# Top level modules:
# 	uav_testbench
# End time: 09:52:11 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.uav_testbench 
# Start time: 09:52:12 on Nov 21,2025
# Loading sv_std.std
# Loading work.uav_testbench
# Loading work.bldc_controller
# Loading work.timer
# Loading work.signal_gen
# Loading work.pwm_gen
# Loading work.delta_counter
# Loading work.bldc_ol_fsm
# Loading work.bldc_cl_fsm
# ** Warning: (vsim-3015) ../../../flight_control/src/bldc_controller.sv(139): [PCDPC] - Port size (8) does not match connection size (16) for port 'duty_i'. The port definition is at: ../../../flight_control/src/signal_gen.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /uav_testbench/i_bldc_controller/i_bldc_signal_gen File: ../../../flight_control/src/signal_gen.sv
# Break key hit
# Simulation stop requested.
source start_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:20 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/delta_counter.sv 
# -- Compiling module delta_counter
# 
# Top level modules:
# 	delta_counter
# End time: 10:01:20 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:20 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/timer.sv 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 10:01:20 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:20 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/pwm_gen.sv 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 10:01:20 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:20 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/signal_gen.sv 
# -- Compiling module signal_gen
# 
# Top level modules:
# 	signal_gen
# End time: 10:01:20 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:20 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_ol_fsm.sv 
# -- Compiling module bldc_ol_fsm
# 
# Top level modules:
# 	bldc_ol_fsm
# End time: 10:01:20 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:20 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_cl_fsm.sv 
# -- Compiling module bldc_cl_fsm
# 
# Top level modules:
# 	bldc_cl_fsm
# End time: 10:01:20 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:20 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_controller.sv 
# -- Compiling module bldc_controller
# 
# Top level modules:
# 	bldc_controller
# End time: 10:01:20 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:20 on Nov 21,2025
# vlog -reportprogress 300 -sv ../src/uav_soc_tb.sv 
# -- Compiling module uav_testbench
# 
# Top level modules:
# 	uav_testbench
# End time: 10:01:20 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:01:21 on Nov 21,2025, Elapsed time: 0:09:09
# Errors: 0, Warnings: 1
# vsim work.uav_testbench 
# Start time: 10:01:21 on Nov 21,2025
# Loading sv_std.std
# Loading work.uav_testbench
# Loading work.bldc_controller
# Loading work.timer
# Loading work.signal_gen
# Loading work.pwm_gen
# Loading work.delta_counter
# Loading work.bldc_ol_fsm
# Loading work.bldc_cl_fsm
# ** Warning: (vsim-3015) ../../../flight_control/src/bldc_controller.sv(140): [PCDPC] - Port size (8) does not match connection size (16) for port 'duty_i'. The port definition is at: ../../../flight_control/src/signal_gen.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /uav_testbench/i_bldc_controller/i_bldc_signal_gen File: ../../../flight_control/src/signal_gen.sv
# Break key hit
# Simulation stop requested.
source start_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:44 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/delta_counter.sv 
# -- Compiling module delta_counter
# 
# Top level modules:
# 	delta_counter
# End time: 10:02:44 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:44 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/timer.sv 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 10:02:44 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:44 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/pwm_gen.sv 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 10:02:44 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:44 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/signal_gen.sv 
# -- Compiling module signal_gen
# 
# Top level modules:
# 	signal_gen
# End time: 10:02:44 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:44 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_ol_fsm.sv 
# -- Compiling module bldc_ol_fsm
# 
# Top level modules:
# 	bldc_ol_fsm
# End time: 10:02:44 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:44 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_cl_fsm.sv 
# -- Compiling module bldc_cl_fsm
# 
# Top level modules:
# 	bldc_cl_fsm
# End time: 10:02:44 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:44 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_controller.sv 
# -- Compiling module bldc_controller
# 
# Top level modules:
# 	bldc_controller
# End time: 10:02:44 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:44 on Nov 21,2025
# vlog -reportprogress 300 -sv ../src/uav_soc_tb.sv 
# -- Compiling module uav_testbench
# 
# Top level modules:
# 	uav_testbench
# End time: 10:02:44 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:02:46 on Nov 21,2025, Elapsed time: 0:01:25
# Errors: 0, Warnings: 1
# vsim work.uav_testbench 
# Start time: 10:02:46 on Nov 21,2025
# Loading sv_std.std
# Loading work.uav_testbench
# Loading work.bldc_controller
# Loading work.timer
# Loading work.signal_gen
# Loading work.pwm_gen
# Loading work.delta_counter
# Loading work.bldc_ol_fsm
# Loading work.bldc_cl_fsm
# ** Warning: (vsim-3015) ../../../flight_control/src/bldc_controller.sv(140): [PCDPC] - Port size (8) does not match connection size (16) for port 'duty_i'. The port definition is at: ../../../flight_control/src/signal_gen.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /uav_testbench/i_bldc_controller/i_bldc_signal_gen File: ../../../flight_control/src/signal_gen.sv
# Break key hit
# Break in Module pwm_gen at ../../../common_cells/src/pwm_gen.sv line 23
source start_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:20 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/delta_counter.sv 
# -- Compiling module delta_counter
# 
# Top level modules:
# 	delta_counter
# End time: 10:19:20 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:20 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/timer.sv 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 10:19:20 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:20 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/pwm_gen.sv 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 10:19:20 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:20 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/signal_gen.sv 
# -- Compiling module signal_gen
# 
# Top level modules:
# 	signal_gen
# End time: 10:19:20 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:20 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_ol_fsm.sv 
# -- Compiling module bldc_ol_fsm
# 
# Top level modules:
# 	bldc_ol_fsm
# End time: 10:19:20 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:20 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_cl_fsm.sv 
# -- Compiling module bldc_cl_fsm
# 
# Top level modules:
# 	bldc_cl_fsm
# End time: 10:19:20 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:20 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_controller.sv 
# -- Compiling module bldc_controller
# 
# Top level modules:
# 	bldc_controller
# End time: 10:19:20 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:20 on Nov 21,2025
# vlog -reportprogress 300 -sv ../src/uav_soc_tb.sv 
# -- Compiling module uav_testbench
# 
# Top level modules:
# 	uav_testbench
# End time: 10:19:20 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:19:22 on Nov 21,2025, Elapsed time: 0:16:36
# Errors: 0, Warnings: 1
# vsim work.uav_testbench 
# Start time: 10:19:22 on Nov 21,2025
# Loading sv_std.std
# Loading work.uav_testbench
# Loading work.bldc_controller
# Loading work.timer
# Loading work.signal_gen
# Loading work.pwm_gen
# Loading work.delta_counter
# Loading work.bldc_ol_fsm
# Loading work.bldc_cl_fsm
# ** Warning: (vsim-3015) ../../../flight_control/src/bldc_controller.sv(140): [PCDPC] - Port size (8) does not match connection size (16) for port 'duty_i'. The port definition is at: ../../../flight_control/src/signal_gen.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /uav_testbench/i_bldc_controller/i_bldc_signal_gen File: ../../../flight_control/src/signal_gen.sv
# Break key hit
# Break in Module bldc_controller at ../../../flight_control/src/bldc_controller.sv line 136
run -all
# Break key hit
# Simulation stop requested.
run -all
# Break key hit
# Simulation stop requested.
run -all
# Break key hit
# Simulation stop requested.
source start_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:45 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/delta_counter.sv 
# -- Compiling module delta_counter
# 
# Top level modules:
# 	delta_counter
# End time: 10:25:45 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:45 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/timer.sv 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 10:25:45 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:45 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/pwm_gen.sv 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 10:25:45 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:45 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/signal_gen.sv 
# -- Compiling module signal_gen
# 
# Top level modules:
# 	signal_gen
# End time: 10:25:45 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:45 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_ol_fsm.sv 
# -- Compiling module bldc_ol_fsm
# 
# Top level modules:
# 	bldc_ol_fsm
# End time: 10:25:45 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:46 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_cl_fsm.sv 
# -- Compiling module bldc_cl_fsm
# 
# Top level modules:
# 	bldc_cl_fsm
# End time: 10:25:46 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:46 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_controller.sv 
# -- Compiling module bldc_controller
# 
# Top level modules:
# 	bldc_controller
# End time: 10:25:46 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:46 on Nov 21,2025
# vlog -reportprogress 300 -sv ../src/uav_soc_tb.sv 
# -- Compiling module uav_testbench
# 
# Top level modules:
# 	uav_testbench
# End time: 10:25:46 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:25:48 on Nov 21,2025, Elapsed time: 0:06:26
# Errors: 0, Warnings: 1
# vsim work.uav_testbench 
# Start time: 10:25:48 on Nov 21,2025
# Loading sv_std.std
# Loading work.uav_testbench
# Loading work.bldc_controller
# Loading work.timer
# Loading work.signal_gen
# Loading work.pwm_gen
# Loading work.delta_counter
# Loading work.bldc_ol_fsm
# Loading work.bldc_cl_fsm
# ** Warning: (vsim-3015) ../../../flight_control/src/bldc_controller.sv(140): [PCDPC] - Port size (8) does not match connection size (16) for port 'duty_i'. The port definition is at: ../../../flight_control/src/signal_gen.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /uav_testbench/i_bldc_controller/i_bldc_signal_gen File: ../../../flight_control/src/signal_gen.sv
# Break key hit
# Simulation stop requested.
run -all
# Break key hit
# Simulation stop requested.
source start_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:18 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/delta_counter.sv 
# -- Compiling module delta_counter
# 
# Top level modules:
# 	delta_counter
# End time: 10:27:18 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:18 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/timer.sv 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 10:27:18 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:18 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/pwm_gen.sv 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 10:27:18 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:18 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/signal_gen.sv 
# -- Compiling module signal_gen
# 
# Top level modules:
# 	signal_gen
# End time: 10:27:18 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:18 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_ol_fsm.sv 
# -- Compiling module bldc_ol_fsm
# 
# Top level modules:
# 	bldc_ol_fsm
# End time: 10:27:18 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:18 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_cl_fsm.sv 
# -- Compiling module bldc_cl_fsm
# 
# Top level modules:
# 	bldc_cl_fsm
# End time: 10:27:18 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:18 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_controller.sv 
# -- Compiling module bldc_controller
# 
# Top level modules:
# 	bldc_controller
# End time: 10:27:18 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:18 on Nov 21,2025
# vlog -reportprogress 300 -sv ../src/uav_soc_tb.sv 
# -- Compiling module uav_testbench
# 
# Top level modules:
# 	uav_testbench
# End time: 10:27:18 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:27:20 on Nov 21,2025, Elapsed time: 0:01:32
# Errors: 0, Warnings: 1
# vsim work.uav_testbench 
# Start time: 10:27:20 on Nov 21,2025
# Loading sv_std.std
# Loading work.uav_testbench
# Loading work.bldc_controller
# Loading work.timer
# Loading work.signal_gen
# Loading work.pwm_gen
# Loading work.delta_counter
# Loading work.bldc_ol_fsm
# Loading work.bldc_cl_fsm
# ** Warning: (vsim-3015) ../../../flight_control/src/bldc_controller.sv(140): [PCDPC] - Port size (8) does not match connection size (16) for port 'duty_i'. The port definition is at: ../../../flight_control/src/signal_gen.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /uav_testbench/i_bldc_controller/i_bldc_signal_gen File: ../../../flight_control/src/signal_gen.sv
# Break key hit
# Simulation stop requested.
source start_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:48 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/delta_counter.sv 
# -- Compiling module delta_counter
# 
# Top level modules:
# 	delta_counter
# End time: 10:28:48 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:48 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/timer.sv 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 10:28:48 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:48 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/pwm_gen.sv 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 10:28:48 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:48 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/signal_gen.sv 
# -- Compiling module signal_gen
# 
# Top level modules:
# 	signal_gen
# End time: 10:28:48 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:48 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_ol_fsm.sv 
# -- Compiling module bldc_ol_fsm
# 
# Top level modules:
# 	bldc_ol_fsm
# End time: 10:28:48 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:48 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_cl_fsm.sv 
# -- Compiling module bldc_cl_fsm
# 
# Top level modules:
# 	bldc_cl_fsm
# End time: 10:28:48 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:48 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_controller.sv 
# -- Compiling module bldc_controller
# 
# Top level modules:
# 	bldc_controller
# End time: 10:28:48 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:48 on Nov 21,2025
# vlog -reportprogress 300 -sv ../src/uav_soc_tb.sv 
# -- Compiling module uav_testbench
# 
# Top level modules:
# 	uav_testbench
# End time: 10:28:48 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:28:50 on Nov 21,2025, Elapsed time: 0:01:30
# Errors: 0, Warnings: 1
# vsim work.uav_testbench 
# Start time: 10:28:50 on Nov 21,2025
# Loading sv_std.std
# Loading work.uav_testbench
# Loading work.bldc_controller
# Loading work.timer
# Loading work.signal_gen
# Loading work.pwm_gen
# Loading work.delta_counter
# Loading work.bldc_ol_fsm
# Loading work.bldc_cl_fsm
# ** Warning: (vsim-3015) ../../../flight_control/src/bldc_controller.sv(140): [PCDPC] - Port size (8) does not match connection size (16) for port 'duty_i'. The port definition is at: ../../../flight_control/src/signal_gen.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /uav_testbench/i_bldc_controller/i_bldc_signal_gen File: ../../../flight_control/src/signal_gen.sv
# Break key hit
# Break in Module bldc_cl_fsm at ../../../flight_control/src/bldc_cl_fsm.sv line 63
source start_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:25 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/delta_counter.sv 
# -- Compiling module delta_counter
# 
# Top level modules:
# 	delta_counter
# End time: 11:19:25 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:25 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/timer.sv 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 11:19:25 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:25 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/pwm_gen.sv 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 11:19:25 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:25 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/signal_gen.sv 
# -- Compiling module signal_gen
# 
# Top level modules:
# 	signal_gen
# End time: 11:19:25 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:25 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_ol_fsm.sv 
# -- Compiling module bldc_ol_fsm
# 
# Top level modules:
# 	bldc_ol_fsm
# End time: 11:19:25 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:25 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_cl_fsm.sv 
# -- Compiling module bldc_cl_fsm
# 
# Top level modules:
# 	bldc_cl_fsm
# End time: 11:19:25 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:25 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_controller.sv 
# -- Compiling module bldc_controller
# 
# Top level modules:
# 	bldc_controller
# End time: 11:19:25 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:25 on Nov 21,2025
# vlog -reportprogress 300 -sv ../src/uav_soc_tb.sv 
# -- Compiling module uav_testbench
# ** Error: (vlog-13069) ../src/uav_soc_tb.sv(66): near "end": syntax error, unexpected end.
# End time: 11:19:25 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/Storage/ModelSim/modelsim_ase/win32aloem/vlog failed.
source start_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:43 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/delta_counter.sv 
# -- Compiling module delta_counter
# 
# Top level modules:
# 	delta_counter
# End time: 11:19:43 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:43 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/timer.sv 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 11:19:43 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:43 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/pwm_gen.sv 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 11:19:43 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:43 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/signal_gen.sv 
# -- Compiling module signal_gen
# 
# Top level modules:
# 	signal_gen
# End time: 11:19:43 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:43 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_ol_fsm.sv 
# -- Compiling module bldc_ol_fsm
# 
# Top level modules:
# 	bldc_ol_fsm
# End time: 11:19:44 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:44 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_cl_fsm.sv 
# -- Compiling module bldc_cl_fsm
# 
# Top level modules:
# 	bldc_cl_fsm
# End time: 11:19:44 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:44 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_controller.sv 
# -- Compiling module bldc_controller
# 
# Top level modules:
# 	bldc_controller
# End time: 11:19:44 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:44 on Nov 21,2025
# vlog -reportprogress 300 -sv ../src/uav_soc_tb.sv 
# -- Compiling module uav_testbench
# 
# Top level modules:
# 	uav_testbench
# End time: 11:19:44 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:19:56 on Nov 21,2025, Elapsed time: 0:51:06
# Errors: 2, Warnings: 1
# vsim work.uav_testbench 
# Start time: 11:19:56 on Nov 21,2025
# Loading sv_std.std
# Loading work.uav_testbench
# Loading work.bldc_controller
# Loading work.timer
# Loading work.signal_gen
# Loading work.pwm_gen
# Loading work.delta_counter
# Loading work.bldc_ol_fsm
# Loading work.bldc_cl_fsm
# ** Warning: (vsim-3015) ../../../flight_control/src/bldc_controller.sv(140): [PCDPC] - Port size (8) does not match connection size (16) for port 'duty_i'. The port definition is at: ../../../flight_control/src/signal_gen.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /uav_testbench/i_bldc_controller/i_bldc_signal_gen File: ../../../flight_control/src/signal_gen.sv
# Break key hit
# Simulation stop requested.
run -all
# Break key hit
# Simulation stop requested.
source start_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:13 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/delta_counter.sv 
# -- Compiling module delta_counter
# 
# Top level modules:
# 	delta_counter
# End time: 11:27:13 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:13 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/timer.sv 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 11:27:13 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:13 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/pwm_gen.sv 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 11:27:13 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:13 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/signal_gen.sv 
# -- Compiling module signal_gen
# 
# Top level modules:
# 	signal_gen
# End time: 11:27:13 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:13 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_ol_fsm.sv 
# -- Compiling module bldc_ol_fsm
# 
# Top level modules:
# 	bldc_ol_fsm
# End time: 11:27:13 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:13 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_cl_fsm.sv 
# -- Compiling module bldc_cl_fsm
# 
# Top level modules:
# 	bldc_cl_fsm
# End time: 11:27:13 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:13 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_controller.sv 
# -- Compiling module bldc_controller
# 
# Top level modules:
# 	bldc_controller
# End time: 11:27:13 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:13 on Nov 21,2025
# vlog -reportprogress 300 -sv ../src/uav_soc_tb.sv 
# -- Compiling module uav_testbench
# 
# Top level modules:
# 	uav_testbench
# End time: 11:27:13 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:27:15 on Nov 21,2025, Elapsed time: 0:07:19
# Errors: 0, Warnings: 1
# vsim work.uav_testbench 
# Start time: 11:27:15 on Nov 21,2025
# Loading sv_std.std
# Loading work.uav_testbench
# Loading work.bldc_controller
# Loading work.timer
# Loading work.signal_gen
# Loading work.pwm_gen
# Loading work.delta_counter
# Loading work.bldc_ol_fsm
# Loading work.bldc_cl_fsm
# ** Warning: (vsim-3015) ../../../flight_control/src/bldc_controller.sv(140): [PCDPC] - Port size (8) does not match connection size (16) for port 'duty_i'. The port definition is at: ../../../flight_control/src/signal_gen.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /uav_testbench/i_bldc_controller/i_bldc_signal_gen File: ../../../flight_control/src/signal_gen.sv
# Break key hit
# Break in Module bldc_controller at ../../../flight_control/src/bldc_controller.sv line 67
source start_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:46 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/delta_counter.sv 
# -- Compiling module delta_counter
# 
# Top level modules:
# 	delta_counter
# End time: 11:29:46 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:46 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/timer.sv 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 11:29:46 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:46 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/pwm_gen.sv 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 11:29:46 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:46 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/signal_gen.sv 
# -- Compiling module signal_gen
# 
# Top level modules:
# 	signal_gen
# End time: 11:29:46 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:46 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_ol_fsm.sv 
# -- Compiling module bldc_ol_fsm
# 
# Top level modules:
# 	bldc_ol_fsm
# End time: 11:29:46 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:46 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_cl_fsm.sv 
# -- Compiling module bldc_cl_fsm
# 
# Top level modules:
# 	bldc_cl_fsm
# End time: 11:29:46 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:46 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_controller.sv 
# -- Compiling module bldc_controller
# 
# Top level modules:
# 	bldc_controller
# End time: 11:29:46 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:46 on Nov 21,2025
# vlog -reportprogress 300 -sv ../src/uav_soc_tb.sv 
# -- Compiling module uav_testbench
# 
# Top level modules:
# 	uav_testbench
# End time: 11:29:46 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:29:48 on Nov 21,2025, Elapsed time: 0:02:33
# Errors: 0, Warnings: 1
# vsim work.uav_testbench 
# Start time: 11:29:48 on Nov 21,2025
# Loading sv_std.std
# Loading work.uav_testbench
# Loading work.bldc_controller
# Loading work.timer
# Loading work.signal_gen
# Loading work.pwm_gen
# Loading work.delta_counter
# Loading work.bldc_ol_fsm
# Loading work.bldc_cl_fsm
# ** Warning: (vsim-3015) ../../../flight_control/src/bldc_controller.sv(140): [PCDPC] - Port size (8) does not match connection size (16) for port 'duty_i'. The port definition is at: ../../../flight_control/src/signal_gen.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /uav_testbench/i_bldc_controller/i_bldc_signal_gen File: ../../../flight_control/src/signal_gen.sv
# Break key hit
# Break in Module bldc_cl_fsm at ../../../flight_control/src/bldc_cl_fsm.sv line 89
source start_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:31 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/delta_counter.sv 
# -- Compiling module delta_counter
# 
# Top level modules:
# 	delta_counter
# End time: 11:32:31 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:31 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/timer.sv 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 11:32:31 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:31 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/pwm_gen.sv 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 11:32:32 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:32 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/signal_gen.sv 
# -- Compiling module signal_gen
# 
# Top level modules:
# 	signal_gen
# End time: 11:32:32 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:32 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_ol_fsm.sv 
# -- Compiling module bldc_ol_fsm
# 
# Top level modules:
# 	bldc_ol_fsm
# End time: 11:32:32 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:32 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_cl_fsm.sv 
# -- Compiling module bldc_cl_fsm
# 
# Top level modules:
# 	bldc_cl_fsm
# End time: 11:32:32 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:32 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_controller.sv 
# -- Compiling module bldc_controller
# 
# Top level modules:
# 	bldc_controller
# End time: 11:32:32 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:32 on Nov 21,2025
# vlog -reportprogress 300 -sv ../src/uav_soc_tb.sv 
# -- Compiling module uav_testbench
# 
# Top level modules:
# 	uav_testbench
# End time: 11:32:32 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:32:34 on Nov 21,2025, Elapsed time: 0:02:46
# Errors: 0, Warnings: 1
# vsim work.uav_testbench 
# Start time: 11:32:34 on Nov 21,2025
# Loading sv_std.std
# Loading work.uav_testbench
# Loading work.bldc_controller
# Loading work.timer
# Loading work.signal_gen
# Loading work.pwm_gen
# Loading work.delta_counter
# Loading work.bldc_ol_fsm
# Loading work.bldc_cl_fsm
# ** Warning: (vsim-3015) ../../../flight_control/src/bldc_controller.sv(140): [PCDPC] - Port size (8) does not match connection size (16) for port 'duty_i'. The port definition is at: ../../../flight_control/src/signal_gen.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /uav_testbench/i_bldc_controller/i_bldc_signal_gen File: ../../../flight_control/src/signal_gen.sv
# Break key hit
# Simulation stop requested.
source start_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:03 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/delta_counter.sv 
# -- Compiling module delta_counter
# 
# Top level modules:
# 	delta_counter
# End time: 11:37:04 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:04 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/timer.sv 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 11:37:04 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:04 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/pwm_gen.sv 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 11:37:04 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:04 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/signal_gen.sv 
# -- Compiling module signal_gen
# 
# Top level modules:
# 	signal_gen
# End time: 11:37:04 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:04 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_ol_fsm.sv 
# -- Compiling module bldc_ol_fsm
# 
# Top level modules:
# 	bldc_ol_fsm
# End time: 11:37:04 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:04 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_cl_fsm.sv 
# -- Compiling module bldc_cl_fsm
# 
# Top level modules:
# 	bldc_cl_fsm
# End time: 11:37:04 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:04 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_controller.sv 
# -- Compiling module bldc_controller
# 
# Top level modules:
# 	bldc_controller
# End time: 11:37:04 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:04 on Nov 21,2025
# vlog -reportprogress 300 -sv ../src/uav_soc_tb.sv 
# -- Compiling module uav_testbench
# 
# Top level modules:
# 	uav_testbench
# End time: 11:37:04 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:37:06 on Nov 21,2025, Elapsed time: 0:04:32
# Errors: 0, Warnings: 1
# vsim work.uav_testbench 
# Start time: 11:37:06 on Nov 21,2025
# Loading sv_std.std
# Loading work.uav_testbench
# Loading work.bldc_controller
# Loading work.timer
# Loading work.signal_gen
# Loading work.pwm_gen
# Loading work.delta_counter
# Loading work.bldc_ol_fsm
# Loading work.bldc_cl_fsm
# ** Warning: (vsim-3015) ../../../flight_control/src/bldc_controller.sv(140): [PCDPC] - Port size (8) does not match connection size (16) for port 'duty_i'. The port definition is at: ../../../flight_control/src/signal_gen.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /uav_testbench/i_bldc_controller/i_bldc_signal_gen File: ../../../flight_control/src/signal_gen.sv
source start_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:58 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/delta_counter.sv 
# -- Compiling module delta_counter
# 
# Top level modules:
# 	delta_counter
# End time: 11:41:58 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:58 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/timer.sv 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 11:41:58 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:58 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/pwm_gen.sv 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 11:41:58 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:58 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/signal_gen.sv 
# -- Compiling module signal_gen
# 
# Top level modules:
# 	signal_gen
# End time: 11:41:58 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:58 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_ol_fsm.sv 
# -- Compiling module bldc_ol_fsm
# 
# Top level modules:
# 	bldc_ol_fsm
# End time: 11:41:58 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:58 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_cl_fsm.sv 
# -- Compiling module bldc_cl_fsm
# 
# Top level modules:
# 	bldc_cl_fsm
# End time: 11:41:58 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:58 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_controller.sv 
# -- Compiling module bldc_controller
# 
# Top level modules:
# 	bldc_controller
# End time: 11:41:58 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:58 on Nov 21,2025
# vlog -reportprogress 300 -sv ../src/uav_soc_tb.sv 
# -- Compiling module uav_testbench
# ** Error: (vlog-13053) ../src/uav_soc_tb.sv(31): near "'3": Illegal base specifier in numeric constant.
# End time: 11:41:58 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/Storage/ModelSim/modelsim_ase/win32aloem/vlog failed.
source start_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:54 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/delta_counter.sv 
# -- Compiling module delta_counter
# 
# Top level modules:
# 	delta_counter
# End time: 11:42:54 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:54 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/timer.sv 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 11:42:54 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:54 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/pwm_gen.sv 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 11:42:55 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:55 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/signal_gen.sv 
# -- Compiling module signal_gen
# 
# Top level modules:
# 	signal_gen
# End time: 11:42:55 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:55 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_ol_fsm.sv 
# -- Compiling module bldc_ol_fsm
# 
# Top level modules:
# 	bldc_ol_fsm
# End time: 11:42:55 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:55 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_cl_fsm.sv 
# -- Compiling module bldc_cl_fsm
# 
# Top level modules:
# 	bldc_cl_fsm
# End time: 11:42:55 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:55 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_controller.sv 
# -- Compiling module bldc_controller
# 
# Top level modules:
# 	bldc_controller
# End time: 11:42:55 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:55 on Nov 21,2025
# vlog -reportprogress 300 -sv ../src/uav_soc_tb.sv 
# -- Compiling module uav_testbench
# ** Error: (vlog-13053) ../src/uav_soc_tb.sv(31): near "'3": Illegal base specifier in numeric constant.
# End time: 11:42:55 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/Storage/ModelSim/modelsim_ase/win32aloem/vlog failed.
source start_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:19 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/delta_counter.sv 
# -- Compiling module delta_counter
# 
# Top level modules:
# 	delta_counter
# End time: 11:43:19 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:19 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/timer.sv 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 11:43:19 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:19 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/pwm_gen.sv 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 11:43:19 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:19 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/signal_gen.sv 
# -- Compiling module signal_gen
# 
# Top level modules:
# 	signal_gen
# End time: 11:43:19 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:19 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_ol_fsm.sv 
# -- Compiling module bldc_ol_fsm
# 
# Top level modules:
# 	bldc_ol_fsm
# End time: 11:43:19 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:19 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_cl_fsm.sv 
# -- Compiling module bldc_cl_fsm
# 
# Top level modules:
# 	bldc_cl_fsm
# End time: 11:43:19 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:19 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_controller.sv 
# -- Compiling module bldc_controller
# 
# Top level modules:
# 	bldc_controller
# End time: 11:43:19 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:19 on Nov 21,2025
# vlog -reportprogress 300 -sv ../src/uav_soc_tb.sv 
# -- Compiling module uav_testbench
# 
# Top level modules:
# 	uav_testbench
# End time: 11:43:19 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:43:22 on Nov 21,2025, Elapsed time: 0:06:16
# Errors: 4, Warnings: 1
# vsim work.uav_testbench 
# Start time: 11:43:22 on Nov 21,2025
# Loading sv_std.std
# Loading work.uav_testbench
# Loading work.bldc_controller
# Loading work.timer
# Loading work.signal_gen
# Loading work.pwm_gen
# Loading work.delta_counter
# Loading work.bldc_ol_fsm
# Loading work.bldc_cl_fsm
# ** Warning: (vsim-3015) ../../../flight_control/src/signal_gen.sv(38): [PCDPC] - Port size (8) does not match connection size (16) for port 'duty_i'. The port definition is at: ../../../common_cells/src/pwm_gen.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /uav_testbench/i_bldc_controller/i_bldc_signal_gen/i_pwm_gen_a File: ../../../common_cells/src/pwm_gen.sv
# ** Warning: (vsim-3015) ../../../flight_control/src/signal_gen.sv(46): [PCDPC] - Port size (8) does not match connection size (16) for port 'duty_i'. The port definition is at: ../../../common_cells/src/pwm_gen.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /uav_testbench/i_bldc_controller/i_bldc_signal_gen/i_pwm_gen_b File: ../../../common_cells/src/pwm_gen.sv
# ** Warning: (vsim-3015) ../../../flight_control/src/signal_gen.sv(54): [PCDPC] - Port size (8) does not match connection size (16) for port 'duty_i'. The port definition is at: ../../../common_cells/src/pwm_gen.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /uav_testbench/i_bldc_controller/i_bldc_signal_gen/i_pwm_gen_c File: ../../../common_cells/src/pwm_gen.sv
# Break key hit
# Break in Module pwm_gen at ../../../common_cells/src/pwm_gen.sv line 23
source start_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:52 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/delta_counter.sv 
# -- Compiling module delta_counter
# 
# Top level modules:
# 	delta_counter
# End time: 11:44:52 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:52 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/timer.sv 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 11:44:52 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:52 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/pwm_gen.sv 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 11:44:52 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:52 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/signal_gen.sv 
# -- Compiling module signal_gen
# 
# Top level modules:
# 	signal_gen
# End time: 11:44:52 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:52 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_ol_fsm.sv 
# -- Compiling module bldc_ol_fsm
# 
# Top level modules:
# 	bldc_ol_fsm
# End time: 11:44:52 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:52 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_cl_fsm.sv 
# -- Compiling module bldc_cl_fsm
# 
# Top level modules:
# 	bldc_cl_fsm
# End time: 11:44:52 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:52 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_controller.sv 
# -- Compiling module bldc_controller
# 
# Top level modules:
# 	bldc_controller
# End time: 11:44:52 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:52 on Nov 21,2025
# vlog -reportprogress 300 -sv ../src/uav_soc_tb.sv 
# -- Compiling module uav_testbench
# 
# Top level modules:
# 	uav_testbench
# End time: 11:44:52 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:44:55 on Nov 21,2025, Elapsed time: 0:01:33
# Errors: 0, Warnings: 3
# vsim work.uav_testbench 
# Start time: 11:44:55 on Nov 21,2025
# Loading sv_std.std
# Loading work.uav_testbench
# Loading work.bldc_controller
# Loading work.timer
# Loading work.signal_gen
# Loading work.pwm_gen
# Loading work.delta_counter
# Loading work.bldc_ol_fsm
# Loading work.bldc_cl_fsm
# Break key hit
# Break in Module bldc_cl_fsm at ../../../flight_control/src/bldc_cl_fsm.sv line 89
source start_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:27 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/delta_counter.sv 
# -- Compiling module delta_counter
# 
# Top level modules:
# 	delta_counter
# End time: 11:47:27 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:27 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/timer.sv 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 11:47:27 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:27 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/pwm_gen.sv 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 11:47:27 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:27 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/signal_gen.sv 
# -- Compiling module signal_gen
# 
# Top level modules:
# 	signal_gen
# End time: 11:47:27 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:28 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_ol_fsm.sv 
# -- Compiling module bldc_ol_fsm
# 
# Top level modules:
# 	bldc_ol_fsm
# End time: 11:47:28 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:28 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_cl_fsm.sv 
# -- Compiling module bldc_cl_fsm
# 
# Top level modules:
# 	bldc_cl_fsm
# End time: 11:47:28 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:28 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_controller.sv 
# -- Compiling module bldc_controller
# 
# Top level modules:
# 	bldc_controller
# End time: 11:47:28 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:28 on Nov 21,2025
# vlog -reportprogress 300 -sv ../src/uav_soc_tb.sv 
# -- Compiling module uav_testbench
# 
# Top level modules:
# 	uav_testbench
# End time: 11:47:28 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:47:30 on Nov 21,2025, Elapsed time: 0:02:35
# Errors: 0, Warnings: 0
# vsim work.uav_testbench 
# Start time: 11:47:30 on Nov 21,2025
# Loading sv_std.std
# Loading work.uav_testbench
# Loading work.bldc_controller
# Loading work.timer
# Loading work.signal_gen
# Loading work.pwm_gen
# Loading work.delta_counter
# Loading work.bldc_ol_fsm
# Loading work.bldc_cl_fsm
# Break key hit
# Break in Module timer at ../../../common_cells/src/timer.sv line 21
source start_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:37 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/delta_counter.sv 
# -- Compiling module delta_counter
# 
# Top level modules:
# 	delta_counter
# End time: 11:50:37 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:37 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/timer.sv 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 11:50:37 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:38 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/pwm_gen.sv 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 11:50:38 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:38 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/signal_gen.sv 
# -- Compiling module signal_gen
# 
# Top level modules:
# 	signal_gen
# End time: 11:50:38 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:38 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_ol_fsm.sv 
# -- Compiling module bldc_ol_fsm
# 
# Top level modules:
# 	bldc_ol_fsm
# End time: 11:50:38 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:38 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_cl_fsm.sv 
# -- Compiling module bldc_cl_fsm
# 
# Top level modules:
# 	bldc_cl_fsm
# End time: 11:50:38 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:38 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_controller.sv 
# -- Compiling module bldc_controller
# 
# Top level modules:
# 	bldc_controller
# End time: 11:50:38 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:38 on Nov 21,2025
# vlog -reportprogress 300 -sv ../src/uav_soc_tb.sv 
# -- Compiling module uav_testbench
# ** Error: (vlog-13069) ../src/uav_soc_tb.sv(71): near "forever": syntax error, unexpected forever, expecting ';'.
# End time: 11:50:38 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/Storage/ModelSim/modelsim_ase/win32aloem/vlog failed.
source start_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:47 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/delta_counter.sv 
# -- Compiling module delta_counter
# 
# Top level modules:
# 	delta_counter
# End time: 11:50:47 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:47 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/timer.sv 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 11:50:47 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:47 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/pwm_gen.sv 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 11:50:47 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:47 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/signal_gen.sv 
# -- Compiling module signal_gen
# 
# Top level modules:
# 	signal_gen
# End time: 11:50:47 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:48 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_ol_fsm.sv 
# -- Compiling module bldc_ol_fsm
# 
# Top level modules:
# 	bldc_ol_fsm
# End time: 11:50:48 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:48 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_cl_fsm.sv 
# -- Compiling module bldc_cl_fsm
# 
# Top level modules:
# 	bldc_cl_fsm
# End time: 11:50:48 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:48 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_controller.sv 
# -- Compiling module bldc_controller
# 
# Top level modules:
# 	bldc_controller
# End time: 11:50:48 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:48 on Nov 21,2025
# vlog -reportprogress 300 -sv ../src/uav_soc_tb.sv 
# -- Compiling module uav_testbench
# 
# Top level modules:
# 	uav_testbench
# End time: 11:50:48 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:50:50 on Nov 21,2025, Elapsed time: 0:03:20
# Errors: 2, Warnings: 0
# vsim work.uav_testbench 
# Start time: 11:50:50 on Nov 21,2025
# Loading sv_std.std
# Loading work.uav_testbench
# Loading work.bldc_controller
# Loading work.timer
# Loading work.signal_gen
# Loading work.pwm_gen
# Loading work.delta_counter
# Loading work.bldc_ol_fsm
# Loading work.bldc_cl_fsm
# Break key hit
# Simulation stop requested.
source start_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:28 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/delta_counter.sv 
# -- Compiling module delta_counter
# 
# Top level modules:
# 	delta_counter
# End time: 11:52:28 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:28 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/timer.sv 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 11:52:28 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:28 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../common_cells/src/pwm_gen.sv 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 11:52:28 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:28 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/signal_gen.sv 
# -- Compiling module signal_gen
# 
# Top level modules:
# 	signal_gen
# End time: 11:52:28 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:28 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_ol_fsm.sv 
# -- Compiling module bldc_ol_fsm
# 
# Top level modules:
# 	bldc_ol_fsm
# End time: 11:52:28 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:28 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_cl_fsm.sv 
# -- Compiling module bldc_cl_fsm
# 
# Top level modules:
# 	bldc_cl_fsm
# End time: 11:52:28 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:28 on Nov 21,2025
# vlog -reportprogress 300 -sv ../../../flight_control/src/bldc_controller.sv 
# -- Compiling module bldc_controller
# 
# Top level modules:
# 	bldc_controller
# End time: 11:52:28 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:28 on Nov 21,2025
# vlog -reportprogress 300 -sv ../src/uav_soc_tb.sv 
# -- Compiling module uav_testbench
# 
# Top level modules:
# 	uav_testbench
# End time: 11:52:28 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:52:31 on Nov 21,2025, Elapsed time: 0:01:41
# Errors: 0, Warnings: 0
# vsim work.uav_testbench 
# Start time: 11:52:31 on Nov 21,2025
# Loading sv_std.std
# Loading work.uav_testbench
# Loading work.bldc_controller
# Loading work.timer
# Loading work.signal_gen
# Loading work.pwm_gen
# Loading work.delta_counter
# Loading work.bldc_ol_fsm
# Loading work.bldc_cl_fsm
# Break key hit
# Break in Module uav_testbench at ../src/uav_soc_tb.sv line 33
