<stg><name>atax_Pipeline_lpwr_1</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %store_ln5 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc74

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc74:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc74:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_1, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc74:2 %br_ln32 = br i1 %tmp, void %for.inc74.split, void %for.end76.exitStub

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc74.split:3 %lshr_ln5_4 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_1, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln5_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="5">
<![CDATA[
for.inc74.split:4 %zext_ln5 = zext i5 %lshr_ln5_4

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc74.split:5 %buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_y_out_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="5">
<![CDATA[
for.inc74.split:6 %buff_y_out_load = load i5 %buff_y_out_addr

]]></Node>
<StgValue><ssdm name="buff_y_out_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc74.split:9 %buff_y_out_1_addr = getelementptr i32 %buff_y_out_1, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_y_out_1_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="5">
<![CDATA[
for.inc74.split:10 %buff_y_out_1_load = load i5 %buff_y_out_1_addr

]]></Node>
<StgValue><ssdm name="buff_y_out_1_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc74.split:13 %add_ln32 = add i7 %i_1, i7 2

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc74.split:14 %store_ln5 = store i7 %add_ln32, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
for.end76.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="5">
<![CDATA[
for.inc74.split:6 %buff_y_out_load = load i5 %buff_y_out_addr

]]></Node>
<StgValue><ssdm name="buff_y_out_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
for.inc74.split:7 %bitcast_ln33 = bitcast i32 %buff_y_out_load

]]></Node>
<StgValue><ssdm name="bitcast_ln33"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc74.split:8 %write_ln33 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %y_out, i32 %bitcast_ln33

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="5">
<![CDATA[
for.inc74.split:10 %buff_y_out_1_load = load i5 %buff_y_out_1_addr

]]></Node>
<StgValue><ssdm name="buff_y_out_1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc74.split:0 %specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln5"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc74.split:1 %speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln5"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc74.split:2 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
for.inc74.split:11 %bitcast_ln33_1 = bitcast i32 %buff_y_out_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln33_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc74.split:12 %write_ln33 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %y_out, i32 %bitcast_ln33_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
for.inc74.split:15 %br_ln32 = br void %for.inc74

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="43" name="buff_y_out" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_y_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="44" name="y_out" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="y_out"/></StgValue>
</port>
<port id="45" name="buff_y_out_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_y_out_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="47" from="StgValue_46" to="i" fromId="46" toId="6">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="50" from="y_out" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="52" from="empty_1" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="57" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="58" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="59" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="61" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="62" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="66" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="67" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="68" from="empty_0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="73" from="StgValue_72" to="store_ln5" fromId="72" toId="8">
</dataflow>
<dataflow id="74" from="i" to="store_ln5" fromId="6" toId="8">
</dataflow>
<dataflow id="75" from="i" to="i_1" fromId="6" toId="10">
</dataflow>
<dataflow id="77" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="76" toId="11">
</dataflow>
<dataflow id="78" from="i_1" to="tmp" fromId="10" toId="11">
</dataflow>
<dataflow id="80" from="StgValue_79" to="tmp" fromId="79" toId="11">
</dataflow>
<dataflow id="81" from="tmp" to="br_ln32" fromId="11" toId="12">
</dataflow>
<dataflow id="83" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln5_4" fromId="82" toId="13">
</dataflow>
<dataflow id="84" from="i_1" to="lshr_ln5_4" fromId="10" toId="13">
</dataflow>
<dataflow id="85" from="StgValue_46" to="lshr_ln5_4" fromId="46" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_86" to="lshr_ln5_4" fromId="86" toId="13">
</dataflow>
<dataflow id="88" from="lshr_ln5_4" to="zext_ln5" fromId="13" toId="14">
</dataflow>
<dataflow id="89" from="buff_y_out" to="buff_y_out_addr" fromId="43" toId="15">
</dataflow>
<dataflow id="91" from="StgValue_90" to="buff_y_out_addr" fromId="90" toId="15">
</dataflow>
<dataflow id="92" from="zext_ln5" to="buff_y_out_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="93" from="buff_y_out_addr" to="buff_y_out_load" fromId="15" toId="16">
</dataflow>
<dataflow id="94" from="buff_y_out_1" to="buff_y_out_1_addr" fromId="45" toId="17">
</dataflow>
<dataflow id="95" from="StgValue_90" to="buff_y_out_1_addr" fromId="90" toId="17">
</dataflow>
<dataflow id="96" from="zext_ln5" to="buff_y_out_1_addr" fromId="14" toId="17">
</dataflow>
<dataflow id="97" from="buff_y_out_1_addr" to="buff_y_out_1_load" fromId="17" toId="18">
</dataflow>
<dataflow id="98" from="i_1" to="add_ln32" fromId="10" toId="19">
</dataflow>
<dataflow id="100" from="StgValue_99" to="add_ln32" fromId="99" toId="19">
</dataflow>
<dataflow id="101" from="add_ln32" to="store_ln5" fromId="19" toId="20">
</dataflow>
<dataflow id="102" from="i" to="store_ln5" fromId="6" toId="20">
</dataflow>
<dataflow id="103" from="buff_y_out_addr" to="buff_y_out_load" fromId="15" toId="21">
</dataflow>
<dataflow id="104" from="buff_y_out_load" to="bitcast_ln33" fromId="21" toId="22">
</dataflow>
<dataflow id="106" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln33" fromId="105" toId="23">
</dataflow>
<dataflow id="107" from="y_out" to="write_ln33" fromId="44" toId="23">
</dataflow>
<dataflow id="108" from="bitcast_ln33" to="write_ln33" fromId="22" toId="23">
</dataflow>
<dataflow id="109" from="buff_y_out_1_addr" to="buff_y_out_1_load" fromId="17" toId="24">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecPipeline" to="specpipeline_ln5" fromId="110" toId="25">
</dataflow>
<dataflow id="112" from="StgValue_69" to="specpipeline_ln5" fromId="69" toId="25">
</dataflow>
<dataflow id="113" from="StgValue_53" to="specpipeline_ln5" fromId="53" toId="25">
</dataflow>
<dataflow id="114" from="StgValue_53" to="specpipeline_ln5" fromId="53" toId="25">
</dataflow>
<dataflow id="115" from="StgValue_53" to="specpipeline_ln5" fromId="53" toId="25">
</dataflow>
<dataflow id="116" from="empty_0" to="specpipeline_ln5" fromId="56" toId="25">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln5" fromId="117" toId="26">
</dataflow>
<dataflow id="120" from="StgValue_119" to="speclooptripcount_ln5" fromId="119" toId="26">
</dataflow>
<dataflow id="121" from="StgValue_119" to="speclooptripcount_ln5" fromId="119" toId="26">
</dataflow>
<dataflow id="122" from="StgValue_119" to="speclooptripcount_ln5" fromId="119" toId="26">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecLoopName" to="specloopname_ln32" fromId="123" toId="27">
</dataflow>
<dataflow id="126" from="empty_3" to="specloopname_ln32" fromId="125" toId="27">
</dataflow>
<dataflow id="127" from="buff_y_out_1_load" to="bitcast_ln33_1" fromId="24" toId="28">
</dataflow>
<dataflow id="128" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln33" fromId="105" toId="29">
</dataflow>
<dataflow id="129" from="y_out" to="write_ln33" fromId="44" toId="29">
</dataflow>
<dataflow id="130" from="bitcast_ln33_1" to="write_ln33" fromId="28" toId="29">
</dataflow>
<dataflow id="131" from="tmp" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="132" from="tmp" to="StgValue_3" fromId="11" toId="3">
</dataflow>
</dataflows>


</stg>
