// Seed: 4282663866
module module_0;
  logic id_1 = -1;
  wire  id_2;
endmodule
module module_0 (
    input supply0 module_1,
    output supply1 id_1,
    input wand id_2,
    input wor id_3
    , id_12,
    input wire id_4,
    input wand id_5,
    input tri id_6,
    input uwire id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply1 id_10
);
  timeunit 1ps;
  wire id_13;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_27 = 32'd35,
    parameter id_30 = 32'd34,
    parameter id_34 = 32'd39,
    parameter id_37 = 32'd92,
    parameter id_6  = 32'd15,
    parameter id_7  = 32'd27
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    _id_27,
    id_28,
    id_29,
    _id_30,
    id_31,
    id_32,
    id_33,
    _id_34,
    id_35,
    id_36,
    _id_37,
    id_38
);
  input wire id_38;
  inout wire _id_37;
  input wire id_36;
  input wire id_35;
  inout wire _id_34;
  input wire id_33;
  inout logic [7:0] id_32;
  output wire id_31;
  output wire _id_30;
  input wire id_29;
  output wire id_28;
  inout wire _id_27;
  input wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  inout reg id_22;
  output wire id_21;
  module_0 modCall_1 ();
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  input logic [7:0] id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire _id_7;
  input wire _id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [id_30 : id_7] id_39;
  or primCall (
      id_1,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_22,
      id_24,
      id_25,
      id_26,
      id_29,
      id_3,
      id_32,
      id_33,
      id_35,
      id_36,
      id_38,
      id_5,
      id_8
  );
  assign id_22 = id_15[id_6];
  wire [id_27  ==  id_34 : (  -1  )] id_40;
  always @(negedge id_32[id_37] !== -1 - "") begin : LABEL_0
    id_22 = (id_24);
  end
endmodule
