From 15dbb651be03ed7f9905f2e7c54b61d55011f54a Mon Sep 17 00:00:00 2001
From: Finley Xiao <finley.xiao@rock-chips.com>
Date: Fri, 19 Jan 2018 18:30:44 +0800
Subject: [PATCH] arm64: dts: rockchip: px30: Add pvtm node

Change-Id: I652d40663a425ad9daaaba944d46f9b7523e0dfc
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
---
 arch/arm64/boot/dts/rockchip/px30.dtsi | 21 +++++++++++++++++++++
 1 file changed, 21 insertions(+)

diff --git a/arch/arm64/boot/dts/rockchip/px30.dtsi b/arch/arm64/boot/dts/rockchip/px30.dtsi
index bda12b9cb6b6..a93ce1092d43 100644
--- a/arch/arm64/boot/dts/rockchip/px30.dtsi
+++ b/arch/arm64/boot/dts/rockchip/px30.dtsi
@@ -201,6 +201,13 @@
 			mode-recovery = <BOOT_RECOVERY>;
 			mode-ums = <BOOT_UMS>;
 		};
+
+		pmu_pvtm: pmu-pvtm {
+			compatible = "rockchip,px30-pmu-pvtm";
+			clocks = <&pmucru SCLK_PVTM_PMU>;
+			clock-names = "pmu";
+			status = "disabled";
+		};
 	};
 
 	uart0: serial@ff030000 {
@@ -243,6 +250,20 @@
 		};
 	};
 
+	core_grf: syscon@ff148000 {
+		compatible = "syscon", "simple-mfd";
+		reg = <0x0 0xff148000 0x0 0x1000>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+
+		pvtm: pvtm {
+			compatible = "rockchip,px30-pvtm";
+			clocks = <&cru SCLK_PVTM>;
+			clock-names = "core";
+			status = "disabled";
+		};
+	};
+
 	uart1: serial@ff158000 {
 		compatible = "rockchip,px30-uart", "snps,dw-apb-uart";
 		reg = <0x0 0xff158000 0x0 0x100>;
-- 
2.35.3

