/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [17:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [10:0] celloutsig_0_3z;
  wire [15:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [25:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [13:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_16z & celloutsig_1_15z);
  assign celloutsig_0_13z = ~(celloutsig_0_3z[0] & celloutsig_0_2z);
  assign celloutsig_1_15z = ~(celloutsig_1_14z & celloutsig_1_5z);
  assign celloutsig_1_19z = celloutsig_1_6z | ~(celloutsig_1_10z[7]);
  assign celloutsig_1_6z = in_data[96] | ~(celloutsig_1_2z);
  assign celloutsig_0_10z = celloutsig_0_5z[6:1] & in_data[53:48];
  assign celloutsig_1_8z = { in_data[107:105], celloutsig_1_0z, celloutsig_1_2z } & celloutsig_1_1z;
  assign celloutsig_0_1z = in_data[29:23] == { in_data[56:51], celloutsig_0_0z };
  assign celloutsig_0_9z = { celloutsig_0_3z[7:6], celloutsig_0_2z, celloutsig_0_0z } <= { in_data[25], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_12z = { celloutsig_0_7z[14:12], celloutsig_0_11z, celloutsig_0_2z } <= celloutsig_0_5z[8:4];
  assign celloutsig_1_0z = in_data[107:100] <= in_data[117:110];
  assign celloutsig_1_14z = in_data[108:106] <= { in_data[191], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_7z = { in_data[47:35], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z } * in_data[29:4];
  assign celloutsig_0_14z = { celloutsig_0_5z[14:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } * { celloutsig_0_7z[19:18], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[136:132] * in_data[169:165];
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } != { in_data[123], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_8z = | celloutsig_0_5z[9:7];
  assign celloutsig_0_2z = | { in_data[61:60], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_16z = | celloutsig_1_10z[12:3];
  assign celloutsig_0_5z = in_data[26:11] - in_data[24:9];
  assign celloutsig_1_3z = { celloutsig_1_1z[3:2], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } - { celloutsig_1_1z[3:2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_0z = ~((in_data[18] & in_data[57]) | in_data[52]);
  assign celloutsig_0_6z = ~((celloutsig_0_0z & celloutsig_0_1z) | celloutsig_0_3z[3]);
  assign celloutsig_0_11z = ~((celloutsig_0_0z & celloutsig_0_5z[6]) | celloutsig_0_10z[1]);
  assign celloutsig_1_2z = ~((in_data[119] & celloutsig_1_1z[2]) | celloutsig_1_0z);
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 11'h000;
    else if (!celloutsig_1_19z) celloutsig_0_3z = in_data[12:2];
  always_latch
    if (clkin_data[64]) celloutsig_1_10z = 14'h0000;
    else if (clkin_data[0]) celloutsig_1_10z = { celloutsig_1_3z[4:1], celloutsig_1_8z, celloutsig_1_1z };
  assign { out_data[128], out_data[96], out_data[32], out_data[17:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
