```markdown
# Alwaysblock2 â€“ Exploring Combinational and Clocked Always Blocks

## ðŸ§  Overview

This exercise extends your understanding of Verilog's `always` blocks by comparing:
- **Combinational logic** using `always @(*)`
- **Clocked (sequential) logic** using `always @(posedge clk)`
- **Continuous assignment** using `assign`

Each method is used to implement the same XOR gate, but only the **clocked version introduces a flip-flop**, resulting in **delayed output**.

---

## ðŸ”§ Functional Requirements

You must implement an XOR gate using **three methods**:
1. `assign` â€“ continuous assignment (combinational, immediate)
2. `always @(*)` â€“ combinational `always` block
3. `always @(posedge clk)` â€“ sequential logic with flip-flop

### Port Definitions:
```verilog
input  wire clk;
input  wire a, b;
output wire out_assign;
output reg  out_comb;
output reg  out_clk;
```

### Example Implementation Snippets:

#### âœ… Continuous Assignment
```verilog
assign out_assign = a ^ b;
```

#### âœ… Combinational Always Block
```verilog
always @(*) begin
    out_comb = a ^ b;
end
```

#### âœ… Clocked Always Block (with Flip-Flop)
```verilog
always @(posedge clk) begin
    out_clk <= a ^ b;
end
```

---

## ðŸ“š Key Concepts

- **Combinational vs Sequential Logic**:
  - `assign` and `always @(*)` yield immediate outputs.
  - `always @(posedge clk)` delays output by 1 clock cycle (adds a flip-flop).

- **Assignment Types**:
  - `assign` â†’ outside any procedure, only for wires
  - `=` (blocking) â†’ inside `always @(*)`
  - `<=` (non-blocking) â†’ inside `always @(posedge clk)`

- **Best Practices**:
  - Use **blocking assignments (`=`)** for combinational logic.
  - Use **non-blocking assignments (`<=`)** for clocked/sequential logic.
  - Avoid mixing `=` and `<=` in the same clocked `always` block.

- **Synthesis vs Simulation Pitfalls**:
  - Incorrect assignment type can result in mismatches between simulation and synthesized hardware behavior.

---

## ðŸ–¼ï¸ Diagram

Visual comparison of the three XOR implementations:  
![Always Block XOR Diagram](https://hdlbits.01xz.net/mw/images/4/40/Alwaysff.png)

---

## ðŸ’¡ Applications

- Differentiating between **combinational** and **sequential** designs  
- Understanding **timing and data synchronization**  
- Practicing **flip-flop integration** using clocked logic  

---

## ðŸ”‘ Keywords

Verilog, always @(*), always @(posedge clk), Blocking vs Non-blocking, assign, Combinational Logic, Sequential Logic, XOR Gate, HDLBits, Flip-Flop
```
