Loading db file '/mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : riscv_core
Version: O-2018.06-SP1
Date   : Sun Mar  3 04:26:44 2024
****************************************


Library(s) Used:

    saed14rvt_ss0p6vm40c (File: /mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db)


Operating Conditions: ss0p6vm40c   Library: saed14rvt_ss0p6vm40c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
riscv_core             35000             saed14rvt_ss0p6vm40c


Global Operating Voltage = 0.6  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
riscv_core                               84.805  221.794 1.59e+05  306.758 100.0
  debug_unit_i (riscv_debug_unit)         0.777    8.069 2.22e+03    8.848   2.9
  cs_registers_i (riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0)
                                          0.291    8.654 4.51e+03    8.949   2.9
    add_775 (riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_DW01_inc_0)
                                       2.59e-05 5.92e-05  574.510 6.60e-04   0.0
  load_store_unit_i (riscv_load_store_unit)
                                          0.943    5.013 3.72e+03    5.960   1.9
    add_463_aco (riscv_load_store_unit_DW01_add_0)
                                       6.75e-03 2.79e-02  771.306 3.54e-02   0.0
    mult_add_463_aco (riscv_load_store_unit_DW02_mult_0)
                                       4.50e-02 1.59e-02  186.585 6.10e-02   0.0
  ex_stage_i (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                          0.757   11.850 7.51e+04   12.682   4.1
    mult_i (riscv_mult_SHARED_DSP_MULT0)
                                       1.52e-03    0.385 5.47e+04    0.441   0.1
      add_0_root_add_0_root_add_283_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_0)
                                          0.000    0.000  774.168 7.74e-04   0.0
      add_1_root_add_0_root_add_283_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_1)
                                          0.000    0.000  774.168 7.74e-04   0.0
      mult_280 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_0)
                                          0.000    0.000 7.56e+03 7.56e-03   0.0
      mult_281 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_1)
                                          0.000    0.000 7.56e+03 7.56e-03   0.0
      add_0_root_add_0_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_4)
                                          0.000    0.000  774.168 7.74e-04   0.0
      add_1_root_add_0_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_5)
                                          0.000    0.000  760.890 7.61e-04   0.0
      add_3_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_6)
                                          0.000    0.000  454.133 4.54e-04   0.0
      add_2_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_7)
                                          0.000    0.000  478.751 4.79e-04   0.0
      mult_264 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_2)
                                          0.000    0.000 1.94e+03 1.94e-03   0.0
      mult_265 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_3)
                                          0.000    0.000 1.94e+03 1.94e-03   0.0
      mult_266 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_4)
                                          0.000    0.000 1.94e+03 1.94e-03   0.0
      mult_267 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_5)
                                          0.000    0.000 1.94e+03 1.94e-03   0.0
      add_0_root_add_0_root_add_230_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_12)
                                          0.000    0.000  774.168 7.74e-04   0.0
      mult_230 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_6)
                                          0.000    0.000 1.43e+04 1.43e-02   0.0
      add_1_root_add_0_root_add_230_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_14)
                                          0.000    0.000  774.168 7.74e-04   0.0
      add_0_root_add_0_root_add_114_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                       9.61e-06 2.13e-05  823.402 8.54e-04   0.0
      add_1_root_add_0_root_add_114_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_16)
                                       7.27e-06 2.13e-05  786.843 8.15e-04   0.0
      mult_113 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                          0.000    0.000 7.41e+03 7.41e-03   0.0
      sll_101 (riscv_mult_SHARED_DSP_MULT0_DW01_ash_0)
                                       9.16e-05 6.05e-05  321.626 4.74e-04   0.0
      sra_117 (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                       6.49e-04 1.77e-04 1.11e+03 1.94e-03   0.0
    alu_i (riscv_alu_SHARED_INT_DIV0_FPU0)
                                          0.674   10.745 2.01e+04   11.440   3.7
      add_168 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                       2.23e-02 3.19e-02  828.731 5.51e-02   0.0
      sll_881 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_1)
                                       3.20e-04 1.34e-04  157.683 6.12e-04   0.0
      sll_882 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_0)
                                       1.14e-03 1.44e-03 1.35e+03 3.93e-03   0.0
      add_182 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                       5.91e-03 3.45e-02  761.511 4.11e-02   0.0
      srl_283 (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                       6.61e-02 6.09e-02 1.81e+03    0.129   0.0
      int_div_div_i (riscv_alu_div)       0.243   10.318 5.42e+03   10.567   3.4
        r76 (riscv_alu_div_DW01_cmp6_0)
                                          0.000    0.000  301.131 3.01e-04   0.0
        sub_100 (riscv_alu_div_DW01_sub_1)
                                          0.000    0.000  381.607 3.82e-04   0.0
        add_107 (riscv_alu_div_DW01_add_0)
                                          0.000    0.000  774.168 7.74e-04   0.0
        sub_107 (riscv_alu_div_DW01_sub_0)
                                          0.000    0.000  595.636 5.96e-04   0.0
      alu_ff_i (alu_ff)                   0.000    0.000  260.742 2.61e-04   0.0
      alu_popcnt_i (alu_popcnt)        1.07e-02 1.75e-02  749.076 2.90e-02   0.0
  id_stage_i (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                          6.296  154.134 6.00e+04  160.489  52.3
    r162 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_4)
                                       1.75e-02 4.88e-02  746.462 6.71e-02   0.0
    sll_468 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_ash_0)
                                       2.08e-02 1.26e-02  349.764 3.37e-02   0.0
    sub_468 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_dec_0)
                                       4.24e-02 4.63e-02  384.100 8.90e-02   0.0
    add_536 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_3)
                                       3.05e-02 5.66e-02  525.923 8.76e-02   0.0
    add_537 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_2)
                                       3.28e-02 3.35e-02  448.887 6.67e-02   0.0
    add_580 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_1)
                                       4.39e-02    0.110  713.190    0.155   0.1
    add_581 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_0)
                                       4.26e-02    0.105  702.849    0.148   0.0
    hwloop_regs_i (riscv_hwloop_regs_N_REGS2)
                                          0.445   18.508 5.25e+03   18.959   6.2
      sub_103 (riscv_hwloop_regs_N_REGS2_DW01_dec_1)
                                          0.000    0.000  496.307 4.96e-04   0.0
      sub_103_G2 (riscv_hwloop_regs_N_REGS2_DW01_dec_0)
                                       3.04e-04 3.38e-04  496.260 1.14e-03   0.0
    int_controller_i (riscv_int_controller_PULP_SECURE0)
                                          0.000    0.770  174.491    0.771   0.3
    controller_i (riscv_controller_FPU0)
                                          0.413    1.078 1.06e+03    1.492   0.5
    decoder_i (riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6)
                                          0.196    0.130 2.41e+03    0.328   0.1
    registers_i (riscv_register_file_ADDR_WIDTH6_FPU0)
                                          3.428   96.204 3.23e+04   99.664  32.5
  if_stage_i (riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0)
                                          4.443   33.580 1.30e+04   38.036  12.4
    compressed_decoder_i (riscv_compressed_decoder_FPU0)
                                          0.815    0.698  883.121    1.513   0.5
    hwloop_controller_i (riscv_hwloop_controller_N_REGS2)
                                       6.54e-02    0.244  814.546    0.310   0.1
      eq_64 (riscv_hwloop_controller_N_REGS2_DW01_cmp6_1)
                                       3.27e-02    0.121  252.769    0.154   0.1
      eq_64_G2 (riscv_hwloop_controller_N_REGS2_DW01_cmp6_0)
                                       3.27e-02    0.121  252.763    0.154   0.1
    prefetch_32_prefetch_buffer_i (riscv_prefetch_buffer)
                                          2.834   24.852 9.08e+03   27.695   9.0
      add_115 (riscv_prefetch_buffer_DW01_add_0)
                                       3.10e-02 5.67e-02  366.525 8.81e-02   0.0
      fifo_i (riscv_fetch_fifo)           1.943   20.549 6.95e+03   22.499   7.3
        add_182 (riscv_fetch_fifo_DW01_inc_0)
                                       4.72e-03 4.19e-02  526.962 4.72e-02   0.0
  core_clock_gate_i (cluster_clock_gating)
                                         71.214    0.322   18.312   71.536  23.3
1
