
@ARTICLE{7811205, 
  author={Y. Frans and J. Shin and L. Zhou and P. Upadhyaya and J. Im and V. Kireev and M. Elzeftawi and H. Hedayati and T. Pham and S. Asuncion and C. Borrelli and G. Zhang and H. Zhang and K. Chang}, 
  journal={IEEE J:wqournal of Solid-State Circuits}, 
  title={A 56-Gb/s PAM4 Wireline Transceiver Using a 32-Way Time-Interleaved SAR ADC in 16-nm FinFET}, 
  year={2017}, 
  volume={52}, 
  number={4}, 
  pages={1101-1110}, 
  keywords={MOSFET;analogue-digital conversion;crosstalk;decision feedback equalisers;digital signal processing chips;error statistics;semiconductor device testing;transceivers;1-tap decision feedback equalizer;24-tap feed forward equalizer;32-way time-interleaved SAR ADC;ADC-based receiver;FinFET;PAM4 linear amplitude;PAM4 wireline transceiver testchip;TX equalization;adaptive hybrid RX equalization;analog and digital equalization;auxiliary current injection;backplane channel;bit error rate;bit rate 56 Gbit/s;continuous time linear equalizer;crosstalk;current mode logic transmitter;digital signal processing;frequency 14 GHz;loss 31 dB;on-chip configurable DSP;power 550 mW;size 16 nm;voltage 3.5 mV;Clocks;Digital signal processing;Gain;Linearity;Receivers;Transceivers;Transmitters;56 Gb/s;ADC;PAM4;transceiver;wireline}, 
  doi={10.1109/JSSC.2016.2632300}, 
  ISSN={0018-9200}, 
  month={April},}


@ARTICLE{7904657, 
  author={Y. Shu and F. Mei and Y. Yu and J. Wu}, 
  journal={IEEE Transactions on Circuits and Systems II: Express Briefs}, 
  title={A 5-bit 500-MS/s Asynchronous Digital Slope ADC with Two Comparators}, 
  year={2017}, 
  volume={PP}, 
  number={99}, 
  pages={1-1}, 
  keywords={Clocks;Decoding;Delay lines;Delays;Latches;Multiplexing;Power demand;asynchronous;continuous-time comparator;delay cell;digital slope;self-disabled comparator;strong-arm comparator}, 
  doi={10.1109/TCSII.2017.2695720}, 
  ISSN={1549-7747}, 
  month={},}


@INPROCEEDINGS{7870467, 
  author={L. Kull and D. Luu and C. Menolfi and M. Braendli and P. A. Francese and T. Morf and M. Kossel and H. Yueksel and A. Cevrero and I. Ozkaya and T. Toifl}, 
  booktitle={2017 IEEE International Solid-State Circuits Conference (ISSCC)}, 
  title={28.5 A 10b 1.5GS/s pipelined-SAR ADC with background second-stage common-mode regulation and offset calibration in 14nm CMOS FinFET}, 
  year={2017}, 
  volume={}, 
  number={}, 
  pages={474-475}, 
  keywords={CMOS logic circuits;MOSFET circuits;analogue-digital conversion;integrated logic circuits;pipeline arithmetic;power amplifiers;CMOS FinFET;CMOS technologies;SNDR;comparator preamplifiers;digital logic;high-speed SAR ADC;pipelined-SAR ADC;power 2.26 mW;power 6.92 mW;second-stage common-mode regulation;time-interleaved ADC;CMOS technology;Calibration;Clocks;FinFETs;Linearity;Switches}, 
  doi={10.1109/ISSCC.2017.7870467}, 
  ISSN={}, 
  month={Feb},}
