
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.60+36 (git sha1 2833a4450, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

-- Executing script file `-' --
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v
Parsing SystemVerilog input from `/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v' to AST representation.
verilog frontend filename /home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

2. Executing SYNTH pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \top

2.1.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:10$1 in module top.
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
rejecting switch: rhs not const
rejecting switch: has nested switches
Converted 0 switches.

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:10$1'.
     1/2: $0\cnt[31:0]
     2/2: $0\led[4:0]

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\led' using process `\top.$proc$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:10$1'.
  created $dff cell `$procdff$16' with positive edge clock.
Creating register for signal `\top.\cnt' using process `\top.$proc$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:10$1'.
  created $dff cell `$procdff$17' with positive edge clock.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\top.$proc$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:10$1'.
Removing empty process `top.$proc$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:10$1'.
Cleaned up 2 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Replacing $eq cell `$eq$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:20$3' in module `top' with $logic_not.
Optimizing away select inverter for $mux cell `$procmux$9' in module `top'.
Optimizing away select inverter for $mux cell `$procmux$14' in module `top'.

2.3. Executing FLATTEN pass (flatten design).

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$logic_not' cell `$logic_not$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:12$2'.
  removing unused `$add' cell `$add$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:23$4'.
  removing unused non-port wire $logic_not$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:12$2_Y.
  removing unused non-port wire $add$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:23$4_Y.
  removing unused non-port wire $procmux$10_CMP.
  removing unused non-port wire $procmux$9_Y.
  removing unused non-port wire $procmux$12_CMP.
  removing unused non-port wire $procmux$15_CMP.
  removing unused non-port wire $procmux$14_Y.
Removed 2 unused cells and 7 unused wires.

2.6. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$14 (pure)
		eval $procmux$14 (replace 1 enable 1)
		eval $procmux$11 (replace 1 enable 1)
    Root of a mux tree: $procmux$9 (pure)
		eval $procmux$9 (replace 1 enable 1)
		eval $ternary$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:26$7 (replace 1 enable 1)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.6. Executing OPT_DFF pass (perform DFF optimizations).

2.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.7.9. Finished fast OPT passes. (There is nothing left to do.)

2.8. Executing FSM pass (extract and optimize FSM).

2.8.1. Executing FSM_DETECT pass (finding FSMs in design).

2.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.9. Executing OPT pass (performing simple optimizations).

2.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$14 (pure)
		eval $procmux$14 (replace 1 enable 1)
		eval $procmux$11 (replace 1 enable 1)
    Root of a mux tree: $procmux$9 (pure)
		eval $procmux$9 (replace 1 enable 1)
		eval $ternary$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:26$7 (replace 1 enable 1)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$17 ($dff) from module top (D = $add$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:26$6_Y, Q = \cnt, rval = 0).
Adding SRST signal on $procdff$16 ($dff) from module top (D = $procmux$11_Y, Q = \led, rval = 5'00001).
Adding EN signal on $auto$ff.cc:337:slice$23 ($sdff) from module top (D = { \led [3:0] \led [4] }, Q = \led).

2.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$mux' cell `$ternary$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:26$7'.
  removing unused `$mux' cell `$procmux$9'.
  removing unused `$mux' cell `$procmux$11'.
  removing unused `$mux' cell `$procmux$14'.
  removing unused non-port wire $ternary$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:26$7_Y.
  removing unused non-port wire $procmux$11_Y.
  removing unused non-port wire $0\led[4:0].
  removing unused non-port wire $0\cnt[31:0].
Removed 4 unused cells and 4 unused wires.

2.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.9.9. Rerunning OPT passes. (Maybe there is more to do..)

2.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.9.13. Executing OPT_DFF pass (perform DFF optimizations).

2.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.9.16. Finished fast OPT passes. (There is nothing left to do.)

2.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 6 bits (of 32) from port B of cell top.$ge$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:26$5 ($ge).
Removed top 31 bits (of 32) from port B of cell top.$add$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:26$6 ($add).

2.11. Executing PEEPOPT pass (run peephole optimizers).

2.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:26$6 ($add).
  creating $alu model for $macc $add$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:26$6.
  creating $alu model for $ge$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:26$5 ($ge): new $alu
  creating $alu cell for $ge$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:26$5: $auto$alumacc.cc:512:replace_alu$26
  creating $alu cell for $add$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:26$6: $auto$alumacc.cc:512:replace_alu$39
  created 2 $alu and 0 $macc cells.

2.14. Executing SHARE pass (SAT-based resource sharing).

2.15. Executing OPT pass (performing simple optimizations).

2.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$22: { $auto$rtlil.cc:3322:Not$20 $auto$rtlil.cc:3325:ReduceAnd$32 $auto$rtlil.cc:3322:Not$36 }
  Optimizing cells in module \top.
Performed a total of 1 changes.

2.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.15.6. Executing OPT_DFF pass (perform DFF optimizations).

2.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$reduce_or' cell `$auto$alumacc.cc:548:replace_alu$37'.
  removing unused non-port wire $ge$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:26$5_Y.
  removing unused non-port wire $auto$rtlil.cc:3326:ReduceOr$38.
Removed 1 unused cells and 2 unused wires.

2.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.15.9. Rerunning OPT passes. (Maybe there is more to do..)

2.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.15.13. Executing OPT_DFF pass (perform DFF optimizations).

2.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.15.16. Finished fast OPT passes. (There is nothing left to do.)

2.16. Executing MEMORY pass.

2.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

2.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

3. Executing SHARE pass (SAT-based resource sharing).

4. Executing ONEHOT pass.

5. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

6. Executing OPT_DEMORGAN pass (push inverters through $reduce_* cells).
Inspecting $reduce_and cell $auto$alumacc.cc:92:get_eq$31 (32 inputs)
  0 / 32 inputs are inverted, not pushing
Inspecting $reduce_or cell $auto$opt_dff.cc:307:combine_resets$22 (3 inputs)
  0 / 3 inputs are inverted, not pushing

7. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

8. Executing SYNTH pass.

8.1. Executing OPT pass (performing simple optimizations).

8.1.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Stripping 9 LSB bits of $alu cell $auto$alumacc.cc:512:replace_alu$26 in module top.

8.1.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.1.3. Executing OPT_DFF pass (perform DFF optimizations).

8.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused non-port wire $auto$rtlil.cc:3322:Not$43.
  removing unused non-port wire $auto$rtlil.cc:3322:Not$45.
  removing unused non-port wire $auto$rtlil.cc:3322:Not$47.
  removing unused non-port wire $auto$rtlil.cc:3322:Not$49.
  removing unused non-port wire $auto$rtlil.cc:3322:Not$51.
  removing unused non-port wire $auto$rtlil.cc:3322:Not$53.
  removing unused non-port wire $auto$rtlil.cc:3322:Not$55.
  removing unused non-port wire $auto$rtlil.cc:3322:Not$57.
  removing unused non-port wire $auto$rtlil.cc:3322:Not$59.
Removed 0 unused cells and 9 unused wires.

8.1.5. Finished fast OPT passes.

8.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

8.3. Executing OPT pass (performing simple optimizations).

8.3.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.3.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.3.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.3.6. Executing OPT_SHARE pass.

8.3.7. Executing OPT_DFF pass (perform DFF optimizations).

8.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.3.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.3.10. Finished fast OPT passes. (There is nothing left to do.)

8.4. Executing TECHMAP pass (map to technology primitives).

8.4.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

8.4.2. Continuing TECHMAP pass.
Cell type mappings to use:
    $xnor: _90_simplemap_bool_ops
    $xor: _90_simplemap_bool_ops
    $or: _90_simplemap_bool_ops
    $and: _90_simplemap_bool_ops
    $not: _90_simplemap_bool_ops
    $reduce_bool: _90_simplemap_reduce_ops
    $reduce_xnor: _90_simplemap_reduce_ops
    $reduce_xor: _90_simplemap_reduce_ops
    $reduce_or: _90_simplemap_reduce_ops
    $reduce_and: _90_simplemap_reduce_ops
    $logic_or: _90_simplemap_logic_ops
    $logic_and: _90_simplemap_logic_ops
    $logic_not: _90_simplemap_logic_ops
    $nex: _90_simplemap_compare_ops
    $ne: _90_simplemap_compare_ops
    $eqx: _90_simplemap_compare_ops
    $eq: _90_simplemap_compare_ops
    $bweqx: _90_simplemap_various
    $bwmux: _90_simplemap_various
    $bmux: _90_simplemap_various
    $tribuf: _90_simplemap_various
    $mux: _90_simplemap_various
    $concat: _90_simplemap_various
    $slice: _90_simplemap_various
    $pos: _90_simplemap_various
    $buf: _90_simplemap_various
    $dlatchsr: _90_simplemap_registers
    $adlatch: _90_simplemap_registers
    $dlatch: _90_simplemap_registers
    $dffsre: _90_simplemap_registers
    $dffsr: _90_simplemap_registers
    $sdffce: _90_simplemap_registers
    $sdffe: _90_simplemap_registers
    $sdff: _90_simplemap_registers
    $aldffe: _90_simplemap_registers
    $aldff: _90_simplemap_registers
    $adffe: _90_simplemap_registers
    $adff: _90_simplemap_registers
    $dffe: _90_simplemap_registers
    $dff: _90_simplemap_registers
    $ff: _90_simplemap_registers
    $sr: _90_simplemap_registers
    $sshr: _90_shift_ops_shr_shl_sshl_sshr
    $sshl: _90_shift_ops_shr_shl_sshl_sshr
    $shl: _90_shift_ops_shr_shl_sshl_sshr
    $shr: _90_shift_ops_shr_shl_sshl_sshr
    $shiftx: _90_shift_shiftx
    $shift: _90_shift_shiftx
    $fa: _90_fa
    $lcu: _90_lcu_brent_kung
    $alu: _90_alu
    $macc_v2: _90_macc
    $macc: _90_macc
    $mul: _90_alumacc
    $neg: _90_alumacc
    $sub: _90_alumacc
    $add: _90_alumacc
    $gt: _90_alumacc
    $ge: _90_alumacc
    $le: _90_alumacc
    $lt: _90_alumacc
    $__div_mod_u: \$__div_mod_u
    $__div_mod_trunc: \$__div_mod_trunc
    $div: _90_div
    $mod: _90_mod
    $__div_mod_floor: \$__div_mod_floor
    $divfloor: _90_divfloor
    $modfloor: _90_modfloor
    $pow: _90_pow
    $pmux: _90_pmux
    $demux: _90_demux
    $sop: _90_lut
    $lut: _90_lut
    $connect: \$connect
    $input_port: \$input_port

Using extmapper simplemap for cells of type $not.
Mapping top.$auto$opt_expr.cc:981:replace_const_cells$58 ($not) with simplemap.
Mapping top.$auto$opt_expr.cc:981:replace_const_cells$56 ($not) with simplemap.
Mapping top.$auto$opt_expr.cc:981:replace_const_cells$54 ($not) with simplemap.
Mapping top.$auto$opt_expr.cc:981:replace_const_cells$52 ($not) with simplemap.
Mapping top.$auto$opt_expr.cc:981:replace_const_cells$50 ($not) with simplemap.
Mapping top.$auto$opt_expr.cc:981:replace_const_cells$48 ($not) with simplemap.
Mapping top.$auto$opt_expr.cc:981:replace_const_cells$46 ($not) with simplemap.
Mapping top.$auto$opt_expr.cc:981:replace_const_cells$44 ($not) with simplemap.
Mapping top.$auto$opt_expr.cc:981:replace_const_cells$42 ($not) with simplemap.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32

8.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu'.

8.4.4. Continuing TECHMAP pass.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Mapping top.$auto$alumacc.cc:512:replace_alu$39 ($alu) using $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu.
Mapping top.$auto$alumacc.cc:83:get_gt$35 ($not) with simplemap.
Using extmapper simplemap for cells of type $or.
Mapping top.$auto$alumacc.cc:82:get_gt$33 ($or) with simplemap.
Using extmapper simplemap for cells of type $reduce_and.
Mapping top.$auto$alumacc.cc:92:get_eq$31 ($reduce_and) with simplemap.
Mapping top.$auto$alumacc.cc:106:get_cf$29 ($not) with simplemap.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 23
Parameter \B_WIDTH = 17
Parameter \Y_WIDTH = 23

8.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 23
Parameter \B_WIDTH = 17
Parameter \Y_WIDTH = 23
Generating RTLIL representation for module `$paramod$cae639af1afa6a2554d3d1fce4165658b71746f8\_90_alu'.

8.4.6. Continuing TECHMAP pass.
Using template $paramod$cae639af1afa6a2554d3d1fce4165658b71746f8\_90_alu for cells of type $alu.
Mapping top.$auto$alumacc.cc:512:replace_alu$26 ($alu) using $paramod$cae639af1afa6a2554d3d1fce4165658b71746f8\_90_alu.
Using extmapper simplemap for cells of type $sdffe.
Mapping top.$auto$ff.cc:337:slice$24 ($sdffe) with simplemap.
Using extmapper simplemap for cells of type $reduce_or.
Mapping top.$auto$opt_dff.cc:307:combine_resets$22 ($reduce_or) with simplemap.
Mapping top.$auto$opt_dff.cc:303:combine_resets$19 ($not) with simplemap.
Using extmapper simplemap for cells of type $sdff.
Mapping top.$auto$ff.cc:337:slice$18 ($sdff) with simplemap.
Using extmapper simplemap for cells of type $logic_not.
Mapping top.$eq$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:20$3 ($logic_not) with simplemap.
Using extmapper simplemap for cells of type $xor.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.$xor$/usr/local/bin/../share/yosys/techmap.v:296$146 ($xor) with simplemap.
Parameter \WIDTH = 32

8.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_fa'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_fa\WIDTH=32'00000000000000000000000000100000'.

8.4.8. Continuing TECHMAP pass.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Mapping top.$auto$alumacc.cc:512:replace_alu$39.fa ($fa) using $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000.
Parameter \WIDTH = 32

8.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu_brent_kung'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000'.

8.4.10. Executing PROC pass (convert processes to netlists).

8.4.10.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.4.10.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

8.4.10.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 66 assignments to connections.

8.4.10.4. Executing PROC_INIT pass (extract init attributes).

8.4.10.5. Executing PROC_ARST pass (detect async resets in processes).

8.4.10.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

8.4.10.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000.$proc$/usr/local/bin/../share/yosys/techmap.v:226$306'.

8.4.10.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000.\i' from process `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000.$proc$/usr/local/bin/../share/yosys/techmap.v:226$306'.
No latch inferred for signal `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000.\j' from process `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000.$proc$/usr/local/bin/../share/yosys/techmap.v:226$306'.
No latch inferred for signal `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000.\p' from process `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000.$proc$/usr/local/bin/../share/yosys/techmap.v:226$306'.
No latch inferred for signal `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000.\g' from process `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000.$proc$/usr/local/bin/../share/yosys/techmap.v:226$306'.

8.4.10.9. Executing PROC_DFF pass (convert process syncs to FFs).

8.4.10.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

8.4.10.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000.$proc$/usr/local/bin/../share/yosys/techmap.v:226$306'.
Cleaned up 0 empty switches.

8.4.10.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000.

8.4.11. Executing OPT pass (performing simple optimizations).

8.4.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000.

8.4.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000'.
Removed a total of 0 cells.

8.4.11.3. Executing OPT_DFF pass (perform DFF optimizations).

8.4.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000..
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:241$311'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:241$359'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:241$383'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:241$395'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:241$401'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$404'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$407'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$410'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$413'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$416'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$419'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$422'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$425'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$428'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$431'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$434'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$437'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$440'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$443'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$446'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$449'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$452'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$455'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$458'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$461'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$464'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$467'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$470'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$473'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$476'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$479'.
  removing unused non-port wire $0\i[31:0].
  removing unused non-port wire $0\j[31:0].
  removing unused non-port wire $0\p[31:0].
  removing unused non-port wire $0\g[31:0].
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:231$308_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:240$310_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:241$311_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:240$358_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:241$359_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:240$382_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:241$383_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:240$394_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:241$395_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:240$400_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:241$401_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$403_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$404_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$406_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$407_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$409_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$410_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$412_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$413_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$415_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$416_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$418_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$419_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$421_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$422_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$424_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$425_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$427_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$428_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$430_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$431_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$433_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$434_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$436_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$437_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$439_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$440_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$442_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$443_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$445_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$446_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$448_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$449_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$451_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$452_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$454_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$455_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$457_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$458_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$460_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$461_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$463_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$464_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$466_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$467_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$469_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$470_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$472_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$473_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$475_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$476_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$478_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$479_Y.
Removed 31 unused cells and 67 unused wires.

8.4.11.5. Finished fast OPT passes.

8.4.12. Continuing TECHMAP pass.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Mapping top.$auto$alumacc.cc:512:replace_alu$39.lcu ($lcu) using $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000.
Using extmapper simplemap for cells of type $pos.
Mapping top.$auto$alumacc.cc:512:replace_alu$39.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:512:replace_alu$39.A_conv ($pos) with simplemap.
Using extmapper simplemap for cells of type $mux.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.$xor$/usr/local/bin/../share/yosys/techmap.v:296$188 ($xor) with simplemap.
Parameter \WIDTH = 23

8.4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_fa'.
Parameter \WIDTH = 23
Generating RTLIL representation for module `$paramod\_90_fa\WIDTH=32'00000000000000000000000000010111'.

8.4.14. Continuing TECHMAP pass.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010111 for cells of type $fa.
Mapping top.$auto$alumacc.cc:512:replace_alu$26.fa ($fa) using $paramod\_90_fa\WIDTH=32'00000000000000000000000000010111.
Parameter \WIDTH = 23

8.4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu_brent_kung'.
Parameter \WIDTH = 23
Generating RTLIL representation for module `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010111'.

8.4.16. Executing PROC pass (convert processes to netlists).

8.4.16.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.4.16.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

8.4.16.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 48 assignments to connections.

8.4.16.4. Executing PROC_INIT pass (extract init attributes).

8.4.16.5. Executing PROC_ARST pass (detect async resets in processes).

8.4.16.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

8.4.16.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010111.$proc$/usr/local/bin/../share/yosys/techmap.v:226$573'.

8.4.16.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010111.\i' from process `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010111.$proc$/usr/local/bin/../share/yosys/techmap.v:226$573'.
No latch inferred for signal `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010111.\j' from process `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010111.$proc$/usr/local/bin/../share/yosys/techmap.v:226$573'.
No latch inferred for signal `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010111.\p' from process `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010111.$proc$/usr/local/bin/../share/yosys/techmap.v:226$573'.
No latch inferred for signal `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010111.\g' from process `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010111.$proc$/usr/local/bin/../share/yosys/techmap.v:226$573'.

8.4.16.9. Executing PROC_DFF pass (convert process syncs to FFs).

8.4.16.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

8.4.16.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010111.$proc$/usr/local/bin/../share/yosys/techmap.v:226$573'.
Cleaned up 0 empty switches.

8.4.16.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010111.

8.4.17. Executing OPT pass (performing simple optimizations).

8.4.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010111.

8.4.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010111'.
Removed a total of 0 cells.

8.4.17.3. Executing OPT_DFF pass (perform DFF optimizations).

8.4.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010111..
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:241$578'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:241$611'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:241$626'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:241$632'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$635'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$638'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$641'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$644'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$647'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$650'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$653'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$656'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$659'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$662'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$665'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$668'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$671'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$674'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$677'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$680'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$683'.
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:249$686'.
  removing unused non-port wire $0\i[31:0].
  removing unused non-port wire $0\j[31:0].
  removing unused non-port wire $0\p[22:0].
  removing unused non-port wire $0\g[22:0].
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:231$575_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:240$577_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:241$578_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:240$610_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:241$611_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:240$625_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:241$626_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:240$631_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:241$632_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$634_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$635_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$637_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$638_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$640_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$641_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$643_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$644_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$646_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$647_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$649_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$650_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$652_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$653_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$655_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$656_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$658_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$659_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$661_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$662_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$664_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$665_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$667_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$668_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$670_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$671_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$673_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$674_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$676_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$677_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$679_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$680_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$682_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$683_Y.
  removing unused non-port wire $or$/usr/local/bin/../share/yosys/techmap.v:248$685_Y.
  removing unused non-port wire $and$/usr/local/bin/../share/yosys/techmap.v:249$686_Y.
Removed 22 unused cells and 49 unused wires.

8.4.17.5. Finished fast OPT passes.

8.4.18. Continuing TECHMAP pass.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010111 for cells of type $lcu.
Mapping top.$auto$alumacc.cc:512:replace_alu$26.lcu ($lcu) using $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010111.
Mapping top.$auto$alumacc.cc:512:replace_alu$26.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:512:replace_alu$26.A_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304 ($xor) with simplemap.
Using extmapper simplemap for cells of type $and.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:231$307 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$309 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$312 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$315 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$318 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$321 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$324 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$327 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$330 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$333 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$336 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$339 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$342 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$345 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$348 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$351 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$354 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$357 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$360 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$363 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$366 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$369 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$372 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$375 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$378 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$381 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$384 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$387 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$390 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$393 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$396 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$399 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$314 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$317 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$320 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$323 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$326 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$329 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$332 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$335 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$338 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$341 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$344 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$347 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$350 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$353 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$356 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$362 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$365 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$368 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$371 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$374 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$377 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$380 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$386 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$389 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$392 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$398 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$402 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$405 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$408 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$411 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$414 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$417 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$420 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$423 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$426 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$429 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$432 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$435 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$438 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$441 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$444 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$447 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$450 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$453 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$456 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$459 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$462 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$465 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$468 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$471 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$474 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$477 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:231$308 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$310 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$313 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$316 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$319 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$322 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$325 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$328 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$331 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$334 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$337 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$340 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$343 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$346 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$349 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$352 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$355 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$358 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$361 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$364 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$367 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$370 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$373 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$376 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$379 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$382 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$385 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$388 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$391 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$394 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$397 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$400 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$403 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$406 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$409 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$412 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$415 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$418 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$421 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$424 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$427 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$430 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$433 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$436 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$439 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$442 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$445 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$448 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$451 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$454 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$457 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$460 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$463 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$466 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$469 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$472 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$475 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$478 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:231$574 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$576 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$579 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$582 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$585 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$588 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$591 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$594 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$597 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$600 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$603 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$606 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$609 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$612 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$615 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$618 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$621 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$624 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$627 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$630 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$581 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$584 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$587 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$590 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$593 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$596 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$599 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$602 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$605 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$608 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$614 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$617 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$620 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$623 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$629 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$633 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$636 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$639 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$642 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$645 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$648 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$651 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$654 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$657 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$660 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$663 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$666 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$669 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$672 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$675 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$678 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$681 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$684 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:231$575 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$577 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$580 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$583 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$586 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$589 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$592 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$595 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$598 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$601 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$604 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$607 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$610 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$613 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$616 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$619 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$622 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$625 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$628 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$631 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$634 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$637 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$640 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$643 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$646 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$649 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$652 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$655 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$658 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$661 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$664 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$667 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$670 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$673 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$676 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$679 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$682 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:248$685 ($or) with simplemap.
No more expansions possible.

8.5. Executing OPT pass (performing simple optimizations).

8.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Inverting E of $_SDFFE_PN0P_ cell `$auto$ff.cc:337:slice$192' in module `top': $eq$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:20$3_Y -> $auto$simplemap.cc:189:logic_reduce$265
Inverting E of $_SDFFE_PN0P_ cell `$auto$ff.cc:337:slice$191' in module `top': $eq$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:20$3_Y -> $auto$simplemap.cc:189:logic_reduce$265
Inverting E of $_SDFFE_PN0P_ cell `$auto$ff.cc:337:slice$190' in module `top': $eq$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:20$3_Y -> $auto$simplemap.cc:189:logic_reduce$265
Inverting E of $_SDFFE_PN1P_ cell `$auto$ff.cc:337:slice$189' in module `top': $eq$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:20$3_Y -> $auto$simplemap.cc:189:logic_reduce$265
Inverting E of $_SDFFE_PN0P_ cell `$auto$ff.cc:337:slice$193' in module `top': $eq$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:20$3_Y -> $auto$simplemap.cc:189:logic_reduce$265
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$731' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$708' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1148' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [21] = $auto$rtlil.cc:3559:NotGate$1242'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1079' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [21] = $auto$rtlil.cc:3559:NotGate$1242'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$730' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$707' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [20] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1124' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [20] = \cnt [29]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1147' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [20] = $auto$rtlil.cc:3559:NotGate$1244'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1101' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [20] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1055' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [20] = \cnt [29]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1125' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [21] = \cnt [30]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1102' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [21] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1056' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [21] = \cnt [30]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$729' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$706' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1146' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [19] = $auto$rtlil.cc:3559:NotGate$1246'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1077' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [19] = $auto$rtlil.cc:3559:NotGate$1246'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$728' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$705' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [18] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1122' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [18] = \cnt [27]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1145' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [18] = $auto$rtlil.cc:3559:NotGate$1248'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1099' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [18] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1053' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [18] = \cnt [27]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1123' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [19] = \cnt [28]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1100' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [19] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1054' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [19] = \cnt [28]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$727' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$704' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1144' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [17] = $auto$rtlil.cc:3559:NotGate$1250'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1075' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [17] = $auto$rtlil.cc:3559:NotGate$1250'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$726' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$703' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1120' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1143' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [16] = \cnt [25]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1097' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [16] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1051' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1159' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$600_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1121' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [17] = \cnt [26]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1098' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [17] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1052' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [17] = \cnt [26]'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1212' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$601_Y = \cnt [26]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1076' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [18] = $auto$rtlil.cc:3559:NotGate$1248'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$725' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$702' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1142' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [15] = $auto$rtlil.cc:3559:NotGate$1252'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1073' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [15] = $auto$rtlil.cc:3559:NotGate$1252'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$724' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$701' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1118' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [14] = \cnt [23]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1141' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [14] = $auto$rtlil.cc:3559:NotGate$1254'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1095' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1049' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [14] = \cnt [23]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1119' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [15] = \cnt [24]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1096' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1050' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [15] = \cnt [24]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$723' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$700' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1140' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [13] = \cnt [22]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1071' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [13] = \cnt [22]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$722' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$699' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1116' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1139' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [12] = \cnt [21]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1093' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1047' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1157' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$594_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1117' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1094' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1048' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1210' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$595_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1072' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [14] = $auto$rtlil.cc:3559:NotGate$1254'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1165' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$618_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1218' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$619_Y = $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$598_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$721' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$698' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1138' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [11] = $auto$rtlil.cc:3559:NotGate$1256'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1069' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [11] = $auto$rtlil.cc:3559:NotGate$1256'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$720' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$697' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1114' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [10] = \cnt [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1137' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [10] = $auto$rtlil.cc:3559:NotGate$1258'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1091' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1045' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [10] = \cnt [19]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1115' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [11] = \cnt [20]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1092' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1046' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [11] = \cnt [20]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$719' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$696' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1136' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [9] = $auto$rtlil.cc:3559:NotGate$1260'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1067' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [9] = $auto$rtlil.cc:3559:NotGate$1260'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$718' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$695' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1112' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1135' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [8] = \cnt [17]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1089' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1043' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1155' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$588_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1113' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [9] = \cnt [18]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1090' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1044' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [9] = \cnt [18]'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1208' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$589_Y = \cnt [18]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1068' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [10] = $auto$rtlil.cc:3559:NotGate$1258'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1070' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [12] = \cnt [21]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$717' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$694' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [7] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1134' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [7] = $auto$rtlil.cc:3559:NotGate$1262'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1065' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [7] = $auto$rtlil.cc:3559:NotGate$1262'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$716' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$693' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1110' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [6] = \cnt [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1133' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [6] = $auto$rtlil.cc:3559:NotGate$1264'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1087' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1041' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [6] = \cnt [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1111' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [7] = \cnt [16]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1088' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1042' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [7] = \cnt [16]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$715' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$692' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1132' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [5] = \cnt [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1063' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [5] = \cnt [14]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$714' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$691' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1108' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [4] = \cnt [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1131' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [4] = $auto$rtlil.cc:3559:NotGate$1266'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1085' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1039' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [4] = \cnt [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1109' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1086' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1040' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1206' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$583_Y = $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$582_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1064' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [6] = $auto$rtlil.cc:3559:NotGate$1264'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$713' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$690' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1130' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [3] = \cnt [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1061' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [3] = \cnt [12]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$712' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$689' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1106' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1129' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [2] = \cnt [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1083' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1037' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1152' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$579_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1107' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1084' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1038' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1205' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$580_Y = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$710' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$687' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1127' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [0] = \cnt [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1058' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [0] = \cnt [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1150' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:231$574_Y = \cnt [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1104' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1081' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1035' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1203' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$28 [9] = \cnt [9]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$711' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$688' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [1] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1128' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [1] = $auto$rtlil.cc:3559:NotGate$1268'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1059' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [1] = $auto$rtlil.cc:3559:NotGate$1268'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1105' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [1] = \cnt [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1082' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1036' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [1] = \cnt [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1060' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [2] = \cnt [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1215' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$28 [12] = $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$609_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1062' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [4] = $auto$rtlil.cc:3559:NotGate$1266'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1066' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [8] = \cnt [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1074' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [16] = \cnt [25]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1078' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [20] = $auto$rtlil.cc:3559:NotGate$1244'.
Replacing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$732' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$709' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1149' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y [22] = $auto$rtlil.cc:3559:NotGate$1270'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1080' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y [22] = $auto$rtlil.cc:3559:NotGate$1270'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1126' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y [22] = \cnt [31]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$1103' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y [22] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1057' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y [22] = \cnt [31]'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1237' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$28 [25] = $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$675_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1227' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$28 [22] = $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$645_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1235' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$28 [21] = $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$669_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1233' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$28 [17] = $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$663_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1230' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$28 [11] = $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$654_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$509' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [29] = \cnt [29]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$890' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [29] = \cnt [29]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$794' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [29] = \cnt [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$508' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [28] = \cnt [28]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$857' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$889' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [28] = \cnt [28]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$825' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [28] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$761' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$908' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$351_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$858' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$826' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [29] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$762' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [29] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$992' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$352_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$507' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [27] = \cnt [27]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$888' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [27] = \cnt [27]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$792' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [27] = \cnt [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$506' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [26] = \cnt [26]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$855' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$887' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [26] = \cnt [26]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$823' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [26] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$759' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$907' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$348_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$856' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$824' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [27] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$760' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [27] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$991' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$349_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$505' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [25] = \cnt [25]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$886' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [25] = \cnt [25]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$790' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [25] = \cnt [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$504' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [24] = \cnt [24]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$853' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$885' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [24] = \cnt [24]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$821' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [24] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$757' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$906' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$345_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$854' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$822' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [25] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$758' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [25] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$990' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$346_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$791' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [26] = \cnt [26]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$916' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$375_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1000' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$376_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$503' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [23] = \cnt [23]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$884' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [23] = \cnt [23]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$788' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [23] = \cnt [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$502' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [22] = \cnt [22]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$851' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$883' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [22] = \cnt [22]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$819' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [22] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$755' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$905' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$342_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$852' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$820' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [23] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$756' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [23] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$989' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$343_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$501' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [21] = \cnt [21]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$882' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [21] = \cnt [21]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$786' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [21] = \cnt [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$500' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [20] = \cnt [20]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$849' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$881' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [20] = \cnt [20]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$817' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [20] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$753' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$904' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$339_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$850' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$818' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [21] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$754' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [21] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$988' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$340_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$787' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [22] = \cnt [22]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$915' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$372_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$999' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$373_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$499' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [19] = \cnt [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$880' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [19] = \cnt [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$784' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [19] = \cnt [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$498' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [18] = \cnt [18]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$847' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$879' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [18] = \cnt [18]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$815' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [18] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$751' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$903' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$336_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$848' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$816' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [19] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$752' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [19] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$987' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$337_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$497' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [17] = \cnt [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$878' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [17] = \cnt [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$782' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [17] = \cnt [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$496' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [16] = \cnt [16]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$845' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$877' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [16] = \cnt [16]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$813' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [16] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$749' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$902' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$333_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$846' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$814' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [17] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$750' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [17] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$986' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$334_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$783' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [18] = \cnt [18]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$914' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$369_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$998' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$370_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$785' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [20] = \cnt [20]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$920' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$387_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1004' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$388_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$495' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [15] = \cnt [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$876' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [15] = \cnt [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$780' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [15] = \cnt [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$494' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [14] = \cnt [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$843' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$875' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [14] = \cnt [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$811' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$747' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$901' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$330_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$844' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$812' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$748' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$985' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$331_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$493' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [13] = \cnt [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$874' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [13] = \cnt [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$778' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [13] = \cnt [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$492' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [12] = \cnt [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$841' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$873' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [12] = \cnt [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$809' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$745' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$900' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$327_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$842' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$810' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$746' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$984' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$328_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$779' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [14] = \cnt [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$913' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$366_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$997' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$367_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$491' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [11] = \cnt [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$872' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [11] = \cnt [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$776' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [11] = \cnt [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$490' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [10] = \cnt [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$839' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$871' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [10] = \cnt [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$807' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$743' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$899' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$324_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$840' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$808' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$744' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$983' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$325_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$489' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [9] = \cnt [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$870' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [9] = \cnt [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$774' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [9] = \cnt [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$488' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [8] = \cnt [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$837' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$869' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [8] = \cnt [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$805' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$741' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$898' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$321_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$838' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$806' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$742' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$982' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$322_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$775' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [10] = \cnt [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$912' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$363_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$996' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$364_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$777' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [12] = \cnt [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$919' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$384_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1003' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$385_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$487' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [7] = \cnt [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$868' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [7] = \cnt [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$772' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [7] = \cnt [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$486' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [6] = \cnt [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$835' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$867' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [6] = \cnt [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$803' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$739' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$897' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$318_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$836' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$804' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$740' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$981' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$319_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$485' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [5] = \cnt [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$866' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [5] = \cnt [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$770' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [5] = \cnt [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$484' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [4] = \cnt [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$833' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$865' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [4] = \cnt [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$801' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$737' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$896' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$315_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$834' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$802' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$738' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$980' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$316_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$771' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [6] = \cnt [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$911' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$360_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$995' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$361_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$483' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [3] = \cnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$864' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [3] = \cnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$768' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [3] = \cnt [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$482' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [2] = \cnt [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$831' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$863' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [2] = \cnt [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$799' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$735' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$895' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$312_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$832' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$800' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$736' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$979' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$313_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$480' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [0] = \cnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$861' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [0] = $auto$rtlil.cc:3559:NotGate$1272'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$765' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [0] = $auto$rtlil.cc:3559:NotGate$1272'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$893' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:231$307_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$829' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [0] = \cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$797' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$733' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [0] = \cnt [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$977' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [0] = \cnt [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$481' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [1] = \cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$862' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [1] = \cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$766' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [1] = \cnt [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$830' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$798' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$734' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$978' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [1] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$309_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$767' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [2] = \cnt [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$994' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [3] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$357_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$769' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [4] = \cnt [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1002' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [7] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$381_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$773' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [8] = \cnt [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1006' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [15] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$393_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$781' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [16] = \cnt [16]'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1009' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [23] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$402_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$789' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [24] = \cnt [24]'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1012' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [27] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$411_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$793' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [28] = \cnt [28]'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1019' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [29] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$432_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$510' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [30] = \cnt [30]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$891' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [30] = \cnt [30]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$795' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [30] = \cnt [30]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$859' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$827' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [30] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$763' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [30] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1034' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [30] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$477_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1033' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [28] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$474_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1018' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [25] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$429_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1032' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [26] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$471_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1031' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [24] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$468_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1011' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [19] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$408_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1017' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [21] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$426_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1030' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [22] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$465_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1029' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [20] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$462_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1016' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [17] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$423_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1028' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [18] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$459_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1027' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [16] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$456_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1010' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [11] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$405_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1015' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [13] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$420_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1026' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [14] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$453_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1025' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [12] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$450_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1014' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [9] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$417_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1024' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [10] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$447_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1023' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [8] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$444_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1013' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [5] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$414_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1022' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [6] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$441_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1021' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [4] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$438_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1020' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [2] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$435_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:298:simplemap_mux$511' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y [31] = \cnt [31]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$892' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y [31] = \cnt [31]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$796' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y [31] = \cnt [31]'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$909' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$354_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$860' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$828' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$764' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$993' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$355_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$917' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$378_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1001' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$379_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$921' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$390_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1005' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$391_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:106:simplemap_bitop$923' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$396_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1007' (00) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$397_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:106:simplemap_bitop$1008' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:529:replace_alu$41 [31] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$399_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$567' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$xor$/usr/local/bin/../share/yosys/techmap.v:296$188_Y [23] = $auto$alumacc.cc:529:replace_alu$28 [31]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$544' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$26.$xor$/usr/local/bin/../share/yosys/techmap.v:296$188_Y [0] = $auto$rtlil.cc:3559:NotGate$1274'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$300' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$xor$/usr/local/bin/../share/yosys/techmap.v:296$146_Y [32] = $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$399_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:106:simplemap_bitop$268' (xor_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:512:replace_alu$39.$xor$/usr/local/bin/../share/yosys/techmap.v:296$146_Y [0] = $auto$rtlil.cc:3559:NotGate$1272'.

8.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$opt_expr.cc:609:replace_const_cells$1267' is identical to cell `$auto$simplemap.cc:46:simplemap_not$522'.
    Redirecting output \Y: $auto$rtlil.cc:3559:NotGate$1268 = $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [10]
    Removing $_NOT_ cell `$auto$opt_expr.cc:609:replace_const_cells$1267' from module `\top'.
  Cell `$auto$opt_expr.cc:609:replace_const_cells$1273' is identical to cell `$auto$simplemap.cc:46:simplemap_not$521'.
    Redirecting output \Y: $auto$rtlil.cc:3559:NotGate$1274 = $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [9]
    Removing $_NOT_ cell `$auto$opt_expr.cc:609:replace_const_cells$1273' from module `\top'.
  Cell `$auto$simplemap.cc:46:simplemap_not$531' is identical to cell `$auto$opt_expr.cc:609:replace_const_cells$1257'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [19] = $auto$rtlil.cc:3559:NotGate$1258
    Removing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$531' from module `\top'.
  Cell `$auto$opt_expr.cc:609:replace_const_cells$1241' is identical to cell `$auto$simplemap.cc:46:simplemap_not$542'.
    Redirecting output \Y: $auto$rtlil.cc:3559:NotGate$1242 = $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [30]
    Removing $_NOT_ cell `$auto$opt_expr.cc:609:replace_const_cells$1241' from module `\top'.
  Cell `$auto$opt_expr.cc:609:replace_const_cells$1243' is identical to cell `$auto$simplemap.cc:46:simplemap_not$541'.
    Redirecting output \Y: $auto$rtlil.cc:3559:NotGate$1244 = $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [29]
    Removing $_NOT_ cell `$auto$opt_expr.cc:609:replace_const_cells$1243' from module `\top'.
  Cell `$auto$opt_expr.cc:609:replace_const_cells$1271' is identical to cell `$auto$simplemap.cc:46:simplemap_not$512'.
    Redirecting output \Y: $auto$rtlil.cc:3559:NotGate$1272 = $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [0]
    Removing $_NOT_ cell `$auto$opt_expr.cc:609:replace_const_cells$1271' from module `\top'.
  Cell `$auto$opt_expr.cc:609:replace_const_cells$1263' is identical to cell `$auto$simplemap.cc:46:simplemap_not$527'.
    Redirecting output \Y: $auto$rtlil.cc:3559:NotGate$1264 = $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [15]
    Removing $_NOT_ cell `$auto$opt_expr.cc:609:replace_const_cells$1263' from module `\top'.
  Cell `$auto$simplemap.cc:46:simplemap_not$528' is identical to cell `$auto$opt_expr.cc:609:replace_const_cells$1261'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [16] = $auto$rtlil.cc:3559:NotGate$1262
    Removing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$528' from module `\top'.
  Cell `$auto$simplemap.cc:46:simplemap_not$532' is identical to cell `$auto$opt_expr.cc:609:replace_const_cells$1255'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [20] = $auto$rtlil.cc:3559:NotGate$1256
    Removing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$532' from module `\top'.
  Cell `$auto$opt_expr.cc:609:replace_const_cells$1259' is identical to cell `$auto$simplemap.cc:46:simplemap_not$530'.
    Redirecting output \Y: $auto$rtlil.cc:3559:NotGate$1260 = $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [18]
    Removing $_NOT_ cell `$auto$opt_expr.cc:609:replace_const_cells$1259' from module `\top'.
  Cell `$auto$simplemap.cc:46:simplemap_not$535' is identical to cell `$auto$opt_expr.cc:609:replace_const_cells$1253'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [23] = $auto$rtlil.cc:3559:NotGate$1254
    Removing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$535' from module `\top'.
  Cell `$auto$simplemap.cc:46:simplemap_not$538' is identical to cell `$auto$opt_expr.cc:609:replace_const_cells$1249'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [26] = $auto$rtlil.cc:3559:NotGate$1250
    Removing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$538' from module `\top'.
  Cell `$auto$simplemap.cc:46:simplemap_not$525' is identical to cell `$auto$opt_expr.cc:609:replace_const_cells$1265'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [13] = $auto$rtlil.cc:3559:NotGate$1266
    Removing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$525' from module `\top'.
  Cell `$auto$simplemap.cc:46:simplemap_not$540' is identical to cell `$auto$opt_expr.cc:609:replace_const_cells$1245'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [28] = $auto$rtlil.cc:3559:NotGate$1246
    Removing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$540' from module `\top'.
  Cell `$auto$simplemap.cc:46:simplemap_not$539' is identical to cell `$auto$opt_expr.cc:609:replace_const_cells$1247'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [27] = $auto$rtlil.cc:3559:NotGate$1248
    Removing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$539' from module `\top'.
  Cell `$auto$opt_expr.cc:609:replace_const_cells$1251' is identical to cell `$auto$simplemap.cc:46:simplemap_not$536'.
    Redirecting output \Y: $auto$rtlil.cc:3559:NotGate$1252 = $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [24]
    Removing $_NOT_ cell `$auto$opt_expr.cc:609:replace_const_cells$1251' from module `\top'.
  Cell `$auto$simplemap.cc:46:simplemap_not$543' is identical to cell `$auto$opt_expr.cc:609:replace_const_cells$1269'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [31] = $auto$rtlil.cc:3559:NotGate$1270
    Removing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$543' from module `\top'.
  Cell `$auto$simplemap.cc:46:simplemap_not$143' is identical to cell `$auto$simplemap.cc:46:simplemap_not$512'.
    Redirecting output \Y: $auto$alumacc.cc:528:replace_alu$27 [0] = $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$143' from module `\top'.
  Cell `$auto$simplemap.cc:46:simplemap_not$142' is identical to cell `$auto$simplemap.cc:46:simplemap_not$513'.
    Redirecting output \Y: $auto$alumacc.cc:528:replace_alu$27 [1] = $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$142' from module `\top'.
  Cell `$auto$simplemap.cc:46:simplemap_not$141' is identical to cell `$auto$simplemap.cc:46:simplemap_not$514'.
    Redirecting output \Y: $auto$alumacc.cc:528:replace_alu$27 [2] = $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$141' from module `\top'.
  Cell `$auto$simplemap.cc:46:simplemap_not$140' is identical to cell `$auto$simplemap.cc:46:simplemap_not$515'.
    Redirecting output \Y: $auto$alumacc.cc:528:replace_alu$27 [3] = $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$140' from module `\top'.
  Cell `$auto$simplemap.cc:46:simplemap_not$139' is identical to cell `$auto$simplemap.cc:46:simplemap_not$516'.
    Redirecting output \Y: $auto$alumacc.cc:528:replace_alu$27 [4] = $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$139' from module `\top'.
  Cell `$auto$simplemap.cc:46:simplemap_not$138' is identical to cell `$auto$simplemap.cc:46:simplemap_not$517'.
    Redirecting output \Y: $auto$alumacc.cc:528:replace_alu$27 [5] = $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$138' from module `\top'.
  Cell `$auto$simplemap.cc:46:simplemap_not$137' is identical to cell `$auto$simplemap.cc:46:simplemap_not$518'.
    Redirecting output \Y: $auto$alumacc.cc:528:replace_alu$27 [6] = $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$137' from module `\top'.
  Cell `$auto$simplemap.cc:46:simplemap_not$136' is identical to cell `$auto$simplemap.cc:46:simplemap_not$519'.
    Redirecting output \Y: $auto$alumacc.cc:528:replace_alu$27 [7] = $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$136' from module `\top'.
  Cell `$auto$simplemap.cc:46:simplemap_not$135' is identical to cell `$auto$simplemap.cc:46:simplemap_not$520'.
    Redirecting output \Y: $auto$alumacc.cc:528:replace_alu$27 [8] = $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:46:simplemap_not$135' from module `\top'.
Removed a total of 26 cells.

8.5.3. Executing OPT_DFF pass (perform DFF optimizations).

8.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$_OR_' cell `$auto$simplemap.cc:106:simplemap_bitop$1239'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:106:simplemap_bitop$1238'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:106:simplemap_bitop$1236'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:106:simplemap_bitop$1234'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:106:simplemap_bitop$1232'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:106:simplemap_bitop$1231'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:106:simplemap_bitop$1228'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:106:simplemap_bitop$1226'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:106:simplemap_bitop$1225'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:106:simplemap_bitop$1223'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:106:simplemap_bitop$1201'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:106:simplemap_bitop$1200'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:106:simplemap_bitop$1199'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:106:simplemap_bitop$1198'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:106:simplemap_bitop$1197'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:106:simplemap_bitop$1196'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:106:simplemap_bitop$1195'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:106:simplemap_bitop$1194'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:106:simplemap_bitop$1193'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:106:simplemap_bitop$1192'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:106:simplemap_bitop$1190'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:106:simplemap_bitop$1189'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:106:simplemap_bitop$1188'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:106:simplemap_bitop$1187'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:106:simplemap_bitop$1185'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:106:simplemap_bitop$950'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:106:simplemap_bitop$949'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:106:simplemap_bitop$946'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:106:simplemap_bitop$939'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:106:simplemap_bitop$924'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$566'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$565'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$564'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$563'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$562'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$561'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$560'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$559'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$558'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$557'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$556'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$555'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$554'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$553'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$552'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$551'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$550'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$549'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$548'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$547'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$546'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:106:simplemap_bitop$545'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:46:simplemap_not$537'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:46:simplemap_not$534'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:46:simplemap_not$533'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:46:simplemap_not$529'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:46:simplemap_not$526'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:46:simplemap_not$524'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:46:simplemap_not$523'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:46:simplemap_not$521'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:227:simplemap_lognot$267'.
  removing unused non-port wire $eq$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:20$3_Y.
  removing unused non-port wire $auto$alumacc.cc:529:replace_alu$41.
  removing unused non-port wire $auto$alumacc.cc:529:replace_alu$28.
  removing unused non-port wire $auto$alumacc.cc:528:replace_alu$40.
  removing unused non-port wire $auto$alumacc.cc:448:extract_cmp_alu$25.
  removing unused non-port wire $add$/home/wang/E5/ysyx-workbench/nvboard/runlight/vsrc/runlight.v:26$6_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.$xor$/usr/local/bin/../share/yosys/techmap.v:296$146_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$145_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.$not$/usr/local/bin/../share/yosys/techmap.v:279$144_Y.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Cnull.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.G.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.B_buf.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.A_buf.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.BB.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.AA.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.BI.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.CI.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.X.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.B.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.A.
  removing unused non-port wire $auto$simplemap.cc:148:simplemap_reduce$183.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.$xor$/usr/local/bin/../share/yosys/techmap.v:296$188_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.$ternary$/usr/local/bin/../share/yosys/techmap.v:279$187_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.$not$/usr/local/bin/../share/yosys/techmap.v:279$186_Y.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.Cnull.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.G.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.B_buf.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.A_buf.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.BB.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.AA.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.BI.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.CI.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.Y.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.X.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.B.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.A.
  removing unused non-port wire $auto$simplemap.cc:148:simplemap_reduce$196.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$305_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$304_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$303_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$302_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$301_Y.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.fa.t3.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.fa.t2.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.fa.t1.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.fa.Y.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.fa.X.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.fa.C.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.fa.B.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.fa.A.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.lcu._TECHMAP_DONE_.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$309_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$312_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$315_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$318_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$321_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$324_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$327_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$330_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$333_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$336_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$339_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$342_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$345_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$348_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$351_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$354_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$357_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$360_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$363_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$366_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$369_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$372_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$375_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$378_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$381_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$384_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$387_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$390_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$393_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$396_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$399_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$356_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$380_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$392_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$398_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$402_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$405_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$408_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$411_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$414_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$417_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$420_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$423_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$426_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$429_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$432_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$435_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$438_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$441_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$444_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$447_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$450_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$453_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$456_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$459_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$462_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$465_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$468_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$471_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$474_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$477_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$313_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$316_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$319_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$322_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$325_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$328_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$331_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$334_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$337_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$340_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$343_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$346_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$349_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$352_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$355_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$361_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$364_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$367_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$370_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$373_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$376_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$379_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$385_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$388_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$391_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$397_Y.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.lcu.CI.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.lcu.CO.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.lcu.G.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.lcu.P.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:231$307_Y.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.lcu.g.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.lcu.i.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.lcu.j.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.lcu.p.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.fa.$or$/usr/local/bin/../share/yosys/techmap.v:206$572_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:206$571_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$570_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.fa.$and$/usr/local/bin/../share/yosys/techmap.v:205$569_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.fa.$xor$/usr/local/bin/../share/yosys/techmap.v:205$568_Y.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.fa.t3.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.fa.t2.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.fa.t1.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.fa.Y.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.fa.X.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.fa.C.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.fa.B.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.fa.A.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.lcu._TECHMAP_DONE_.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$579_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$588_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$594_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$600_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$609_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$618_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$633_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$639_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$642_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$645_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$648_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$654_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$657_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$660_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$663_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$666_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$669_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$672_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$675_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$678_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$681_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$580_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$583_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$589_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$595_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$601_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$619_Y.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.lcu.CI.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.lcu.CO.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.lcu.G.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.lcu.P.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:231$574_Y.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.lcu.g.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.lcu.i.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.lcu.j.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.lcu.p.
  removing unused non-port wire $auto$rtlil.cc:3559:NotGate$1242.
  removing unused non-port wire $auto$rtlil.cc:3559:NotGate$1244.
  removing unused non-port wire $auto$rtlil.cc:3559:NotGate$1246.
  removing unused non-port wire $auto$rtlil.cc:3559:NotGate$1248.
  removing unused non-port wire $auto$rtlil.cc:3559:NotGate$1250.
  removing unused non-port wire $auto$rtlil.cc:3559:NotGate$1252.
  removing unused non-port wire $auto$rtlil.cc:3559:NotGate$1254.
  removing unused non-port wire $auto$rtlil.cc:3559:NotGate$1256.
  removing unused non-port wire $auto$rtlil.cc:3559:NotGate$1258.
  removing unused non-port wire $auto$rtlil.cc:3559:NotGate$1260.
  removing unused non-port wire $auto$rtlil.cc:3559:NotGate$1262.
  removing unused non-port wire $auto$rtlil.cc:3559:NotGate$1264.
  removing unused non-port wire $auto$rtlil.cc:3559:NotGate$1266.
  removing unused non-port wire $auto$rtlil.cc:3559:NotGate$1268.
  removing unused non-port wire $auto$rtlil.cc:3559:NotGate$1270.
  removing unused non-port wire $auto$rtlil.cc:3559:NotGate$1272.
  removing unused non-port wire $auto$rtlil.cc:3559:NotGate$1274.
Removed 61 unused cells and 214 unused wires.

8.5.5. Finished fast OPT passes.

8.6. Executing ABC pass (technology mapping using ABC).

8.6.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..

8.6.1.1. Executed ABC.
Extracted 222 gates and 255 wires to a netlist network with 33 inputs and 34 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Dec 14 2025 20:36:39)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /tmp/yosys-abc-ygYztP/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 
ABC: 

8.6.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        9
ABC RESULTS:            ANDNOT cells:       31
ABC RESULTS:              NAND cells:       20
ABC RESULTS:               NOR cells:       18
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:       55
ABC RESULTS:             ORNOT cells:       11
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:               XOR cells:       24
ABC RESULTS:        internal signals:      188
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       34
Removing temp directory.
Removing global temp directory.

8.7. Executing OPT pass (performing simple optimizations).

8.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$abc$1275$auto$blifparse.cc:397:parse_blif$1394' is identical to cell `$abc$1275$auto$blifparse.cc:397:parse_blif$1393'.
    Redirecting output \Y: $abc$1275$new_n186 = $abc$1275$new_n185
    Removing $_NOR_ cell `$abc$1275$auto$blifparse.cc:397:parse_blif$1394' from module `\top'.
  Cell `$abc$1275$auto$blifparse.cc:397:parse_blif$1400' is identical to cell `$abc$1275$auto$blifparse.cc:397:parse_blif$1399'.
    Redirecting output \Y: $abc$1275$new_n192 = $abc$1275$new_n191
    Removing $_NOR_ cell `$abc$1275$auto$blifparse.cc:397:parse_blif$1400' from module `\top'.
  Cell `$abc$1275$auto$blifparse.cc:397:parse_blif$1413' is identical to cell `$abc$1275$auto$blifparse.cc:397:parse_blif$1412'.
    Redirecting output \Y: $abc$1275$new_n205 = $abc$1275$new_n204
    Removing $_NOR_ cell `$abc$1275$auto$blifparse.cc:397:parse_blif$1413' from module `\top'.
Removed a total of 3 cells.

8.7.3. Executing OPT_DFF pass (perform DFF optimizations).

8.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$389_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$386_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$377_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$374_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$371_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$368_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$365_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$362_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$353_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$350_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$347_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$344_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$341_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$338_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$335_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$332_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$329_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$326_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$323_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$320_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$317_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$39.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$314_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$628_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$622_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$616_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$613_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$607_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$604_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$598_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$592_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$586_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$684_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$651_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$636_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$629_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$623_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$620_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$617_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$614_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$608_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$605_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$602_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$599_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$596_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$593_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$590_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$587_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$584_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$581_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$630_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$627_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$624_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$621_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$615_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$612_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$606_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$603_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$597_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$591_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$585_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$582_Y.
  removing unused non-port wire $techmap$auto$alumacc.cc:512:replace_alu$26.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$576_Y.
  removing unused non-port wire $auto$simplemap.cc:189:logic_reduce$265.
  removing unused non-port wire $auto$simplemap.cc:189:logic_reduce$262.
  removing unused non-port wire $auto$simplemap.cc:189:logic_reduce$257.
  removing unused non-port wire $auto$simplemap.cc:189:logic_reduce$248.
  removing unused non-port wire $auto$simplemap.cc:189:logic_reduce$231.
  removing unused non-port wire $auto$simplemap.cc:148:simplemap_reduce$194.
  removing unused non-port wire $auto$simplemap.cc:148:simplemap_reduce$180.
  removing unused non-port wire $auto$simplemap.cc:148:simplemap_reduce$175.
  removing unused non-port wire $auto$simplemap.cc:148:simplemap_reduce$166.
  removing unused non-port wire $auto$simplemap.cc:148:simplemap_reduce$149.
  removing unused non-port wire $auto$rtlil.cc:3370:Or$34.
  removing unused non-port wire $auto$rtlil.cc:3325:ReduceAnd$32.
  removing unused non-port wire $auto$rtlil.cc:3322:Not$36.
  removing unused non-port wire $auto$rtlil.cc:3322:Not$30.
  removing unused non-port wire $auto$rtlil.cc:3322:Not$20.
  removing unused non-port wire $auto$opt_dff.cc:306:combine_resets$21.
  removing unused non-port wire $auto$alumacc.cc:528:replace_alu$27.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.CO.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.P.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$26.CO.
  removing unused non-port wire $abc$1275$new_n205.
  removing unused non-port wire $abc$1275$new_n192.
  removing unused non-port wire $abc$1275$new_n186.
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.P[0].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[31].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[30].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[29].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[28].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[27].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[26].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[25].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[24].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[23].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[22].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[21].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[20].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[19].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[18].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[17].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[16].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[15].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[14].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[13].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[12].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[11].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[10].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[9].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[8].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[7].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[6].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[5].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[4].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[3].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[2].
  removing unused non-port wire $abc$1275$auto$alumacc.cc:512:replace_alu$39.Y[1].
  removing unused non-port wire $abc$1275$rst.
  removing unused non-port wire $abc$1275$cnt[8].
  removing unused non-port wire $abc$1275$cnt[7].
  removing unused non-port wire $abc$1275$cnt[6].
  removing unused non-port wire $abc$1275$cnt[5].
  removing unused non-port wire $abc$1275$cnt[4].
  removing unused non-port wire $abc$1275$cnt[3].
  removing unused non-port wire $abc$1275$cnt[2].
  removing unused non-port wire $abc$1275$cnt[0].
  removing unused non-port wire $abc$1275$cnt[1].
  removing unused non-port wire $abc$1275$cnt[30].
  removing unused non-port wire $abc$1275$cnt[24].
  removing unused non-port wire $abc$1275$cnt[10].
  removing unused non-port wire $abc$1275$cnt[25].
  removing unused non-port wire $abc$1275$cnt[21].
  removing unused non-port wire $abc$1275$cnt[22].
  removing unused non-port wire $abc$1275$cnt[17].
  removing unused non-port wire $abc$1275$cnt[11].
  removing unused non-port wire $abc$1275$cnt[12].
  removing unused non-port wire $abc$1275$cnt[18].
  removing unused non-port wire $abc$1275$cnt[29].
  removing unused non-port wire $abc$1275$cnt[15].
  removing unused non-port wire $abc$1275$cnt[14].
  removing unused non-port wire $abc$1275$cnt[9].
  removing unused non-port wire $abc$1275$cnt[31].
  removing unused non-port wire $abc$1275$cnt[13].
  removing unused non-port wire $abc$1275$cnt[16].
  removing unused non-port wire $abc$1275$cnt[19].
  removing unused non-port wire $abc$1275$cnt[20].
  removing unused non-port wire $abc$1275$cnt[23].
  removing unused non-port wire $abc$1275$cnt[26].
  removing unused non-port wire $abc$1275$cnt[27].
  removing unused non-port wire $abc$1275$cnt[28].
Removed 0 unused cells and 150 unused wires.

8.7.5. Finished fast OPT passes.

8.8. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `top'. Setting top module to top.

8.8.1. Analyzing design hierarchy..
Top module:  \top

8.8.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

8.9. Printing statistics.

=== top ===

        +----------Local Count, excluding submodules.
        | 
      147 wires
      244 wire bits
        4 public wires
       39 public wire bits
        3 ports
        7 port bits
      210 cells
       31   $_ANDNOT_
        9   $_AND_
       20   $_NAND_
       15   $_NOR_
        1   $_NOT_
       11   $_ORNOT_
       55   $_OR_
        4   $_SDFFE_PN0N_
        1   $_SDFFE_PN1N_
       32   $_SDFF_PP0_
        7   $_XNOR_
       24   $_XOR_

8.10. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

10. Executing SPLITNETS pass (splitting up multi-bit signals).

11. Executing AUTONAME pass.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1432 in top to rst_$_NAND__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1276 in top to cnt_1__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1447 in top to cnt_25__$_OR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1444 in top to cnt_23__$_OR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1443 in top to cnt_21__$_OR__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1441 in top to cnt_17__$_OR__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1437 in top to cnt_15__$_OR__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1434 in top to cnt_11__$_OR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1433 in top to cnt_8__$_OR__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1430 in top to cnt_31__$_OR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1420 in top to cnt_9__$_NOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1419 in top to cnt_11__$_NAND__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1412 in top to cnt_15__$_NOR__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1409 in top to cnt_17__$_ORNOT__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1404 in top to cnt_19__$_OR__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1403 in top to cnt_19__$_NOR__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1401 in top to cnt_21__$_NAND__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1399 in top to cnt_23__$_NOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1397 in top to cnt_25__$_ORNOT__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1393 in top to cnt_27__$_NOR__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1392 in top to cnt_30__$_NOR__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1391 in top to cnt_30__$_OR__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1386 in top to cnt_31__$_OR__B_1.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1385 in top to cnt_29__$_OR__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1383 in top to cnt_27__$_OR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1382 in top to cnt_25__$_ORNOT__B_1.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1379 in top to cnt_23__$_ORNOT__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1378 in top to cnt_21__$_ORNOT__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1376 in top to cnt_19__$_OR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1375 in top to cnt_17__$_ORNOT__B_1.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1371 in top to cnt_15__$_ORNOT__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1368 in top to cnt_11__$_ORNOT__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1367 in top to cnt_8__$_ORNOT__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1364 in top to cnt_7__$_OR__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1363 in top to cnt_5__$_OR__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1361 in top to cnt_3__$_OR__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1360 in top to cnt_1__$_NOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1359 in top to cnt_0__$_NOT__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1358 in top to cnt_31__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1357 in top to cnt_30__$_ANDNOT__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1356 in top to cnt_30__$_XNOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1354 in top to cnt_29__$_NAND__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1353 in top to cnt_29__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1352 in top to cnt_28__$_ANDNOT__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1351 in top to cnt_28__$_XNOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1348 in top to cnt_27__$_NAND__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1347 in top to cnt_27__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1343 in top to cnt_25__$_NAND__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1342 in top to cnt_25__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1336 in top to cnt_23__$_NAND__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1335 in top to cnt_23__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1331 in top to cnt_21__$_NAND__A_1.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1330 in top to cnt_21__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1325 in top to cnt_19__$_NAND__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1324 in top to cnt_19__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1320 in top to cnt_17__$_NAND__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1319 in top to cnt_17__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1313 in top to cnt_15__$_NAND__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1312 in top to cnt_15__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1302 in top to cnt_11__$_NAND__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1301 in top to cnt_11__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1297 in top to cnt_8__$_NAND__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1296 in top to cnt_9__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1295 in top to cnt_8__$_ANDNOT__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1294 in top to cnt_8__$_XNOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1291 in top to cnt_7__$_NAND__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1290 in top to cnt_7__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1289 in top to cnt_6__$_AND__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1288 in top to cnt_6__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1286 in top to cnt_5__$_NAND__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1285 in top to cnt_5__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1284 in top to cnt_4__$_ANDNOT__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1283 in top to cnt_4__$_XNOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1281 in top to cnt_3__$_NAND__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1280 in top to cnt_3__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1279 in top to cnt_2__$_ANDNOT__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1278 in top to cnt_2__$_XNOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1277 in top to cnt_1__$_NAND__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1436 in top to cnt_12__$_OR__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1417 in top to cnt_13__$_ORNOT__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1414 in top to cnt_13__$_NAND__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1405 in top to cnt_18__$_ANDNOT__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1395 in top to cnt_26__$_AND__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1370 in top to cnt_13__$_ORNOT__A_1.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1346 in top to cnt_26__$_AND__B_1.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1345 in top to cnt_26__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1341 in top to cnt_24__$_ANDNOT__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1340 in top to cnt_24__$_XNOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1334 in top to cnt_22__$_AND__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1333 in top to cnt_22__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1329 in top to cnt_20__$_AND__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1328 in top to cnt_20__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1323 in top to cnt_18__$_AND__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1322 in top to cnt_18__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1318 in top to cnt_16__$_ANDNOT__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1317 in top to cnt_16__$_XNOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1311 in top to cnt_14__$_AND__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1310 in top to cnt_14__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1308 in top to cnt_12__$_NAND__A.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1307 in top to cnt_13__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1306 in top to cnt_12__$_AND__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1305 in top to cnt_12__$_XOR__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1300 in top to cnt_10__$_AND__B.
Rename cell $abc$1275$auto$blifparse.cc:397:parse_blif$1299 in top to cnt_10__$_XOR__B.
Renamed 104 objects in module top (4 iterations).

12. Executing CLOCK_GATE pass (extract clock gating out of flip flops).
maybe valid icg: ICGNX0P5H7L
\ICGNX0P5H7L is the first of its polarity
maybe valid icg: ICGNX1H7L
ties: 0 ? 0
area: 5.600000 ? 5.600000
maybe valid icg: ICGNX2H7L
ties: 0 ? 0
area: 5.600000 ? 5.880000
maybe valid icg: ICGNX3H7L
ties: 0 ? 0
area: 5.600000 ? 5.880000
maybe valid icg: ICGNX4H7L
ties: 0 ? 0
area: 5.600000 ? 6.160000
maybe valid icg: ICGX0P5H7L
\ICGX0P5H7L is the first of its polarity
maybe valid icg: ICGX1H7L
ties: 0 ? 0
area: 6.160000 ? 6.160000
maybe valid icg: ICGX2H7L
ties: 0 ? 0
area: 6.160000 ? 6.440000
maybe valid icg: ICGX3H7L
ties: 0 ? 0
area: 6.160000 ? 6.720000
maybe valid icg: ICGX4H7L
ties: 0 ? 0
area: 6.160000 ? 6.720000
Selected rising edge ICG \ICGX0P5H7L from Liberty file
Selected falling edge ICG \ICGNX0P5H7L from Liberty file
Fix up FF \led[4]_reg_p
Fix up FF \led[3]_reg_p
Fix up FF \led[2]_reg_p
Fix up FF \led[1]_reg_p
Fix up FF \led[0]_reg_p
Converted 5 FFs.

13. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFNRX0P5H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFNRX1H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFNRX2H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFNRX3H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFNSX0P5H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFNSX1H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFNSX2H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFNX0P5H7L' because it does not contain ff output 'IQ' - skipping.
  cell DFFNQX2H7L (noninv, pins=3, area=6.44) is a direct match for cell type $_DFF_N_.
Inference failed on expression '(D * RN)' in next_state attribute of cell 'DFFTRQX0P5H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * RN)' in next_state attribute of cell 'DFFTRQX1H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * RN)' in next_state attribute of cell 'DFFTRQX2H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * E * !SE) + (D * E * SI) + (SE * SI) + ((!E * !SE)) * IQ' in next_state attribute of cell 'ESDFFQX0P5H7L' because it does not evaluate to an enable flop - skipping.
Inference failed on expression '(D * E * !SE) + (D * E * SI) + (SE * SI) + ((!E * !SE)) * IQ' in next_state attribute of cell 'ESDFFQX1H7L' because it does not evaluate to an enable flop - skipping.
Inference failed on expression '(D * E * !SE) + (D * E * SI) + (SE * SI) + ((!E * !SE)) * IQ' in next_state attribute of cell 'ESDFFQX2H7L' because it does not evaluate to an enable flop - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFQX0P5H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFQX1H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFQX2H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFQX3H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFRQX0P5H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFRQX1H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFRQX2H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFSRQX1H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFSRQX2H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFSRX0P5H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFSRX1H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFSRX2H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFSX0P5H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFSX1H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFSX2H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * RN * !SE) + (D * RN * SI) + (SE * SI)' in next_state attribute of cell 'SDFFTRQX0P5H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * RN * !SE) + (D * RN * SI) + (SE * SI)' in next_state attribute of cell 'SDFFTRQX1H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * RN * !SE) + (D * RN * SI) + (SE * SI)' in next_state attribute of cell 'SDFFTRQX2H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * RN * !SE) + (D * RN * SI) + (SE * SI)' in next_state attribute of cell 'SDFFTRQX3H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFX0P5H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFX1H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFX2H7L' because it does not contain ff output 'IQ' - skipping.
Inference failed on expression '(D * !SE) + (D * SI) + (SE * SI)' in next_state attribute of cell 'SDFFX3H7L' because it does not contain ff output 'IQ' - skipping.
  cell DFFQX1H7L (noninv, pins=3, area=6.16) is a direct match for cell type $_DFF_P_.
  cell DFFNRX0P5H7L (noninv, pins=5, area=8.40) is a direct match for cell type $_DFF_NN0_.
  cell DFFNSX2H7L (noninv, pins=5, area=9.24) is a direct match for cell type $_DFF_NN1_.
  cell DFFRQX2H7L (noninv, pins=4, area=7.84) is a direct match for cell type $_DFF_PN0_.
  cell DFFSQX2H7L (noninv, pins=4, area=8.12) is a direct match for cell type $_DFF_PN1_.
  cell DFFNSRX2H7L (noninv, pins=6, area=10.08) is a direct match for cell type $_DFFSR_NNN_.
  cell DFFSRQX1H7L (noninv, pins=5, area=9.24) is a direct match for cell type $_DFFSR_PNN_.
  final dff cell mappings:
    \DFFNQX2H7L _DFF_N_ (.CKN( C), .D( D), .Q( Q));
    \DFFQX1H7L _DFF_P_ (.CK( C), .D( D), .Q( Q));
    \DFFNRX0P5H7L _DFF_NN0_ (.CKN( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    \DFFNSX2H7L _DFF_NN1_ (.CKN( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \DFFRQX2H7L _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .RN( R));
    \DFFSQX2H7L _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .SN( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    unmapped dff cell: $_DFFE_PP_
    \DFFNSRX2H7L _DFFSR_NNN_ (.CKN( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \DFFSRQX1H7L _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .RN( R), .SN( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

13.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\top':
  mapped 37 $_DFF_P_ cells to \DFFQX1H7L cells.

14. Executing OPT pass (performing simple optimizations).

14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.6. Executing OPT_DFF pass (perform DFF optimizations).

14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_29_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_30_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_31_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_0_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_1_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_2_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_3_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_4_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_5_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_6_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_7_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_8_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_9_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_10_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_11_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_12_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_13_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_14_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_15_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_16_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_17_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_18_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_19_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_20_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_21_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_22_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_23_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_24_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_25_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_26_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_27_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_28_.
Removed 0 unused cells and 32 unused wires.

14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.9. Rerunning OPT passes. (Maybe there is more to do..)

14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

14.13. Executing OPT_DFF pass (perform DFF optimizations).

14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

14.16. Finished fast OPT passes. (There is nothing left to do.)
[INFO]: USING STRATEGY DELAY-4

15. Executing ABC pass (technology mapping using ABC).

15.1. Extracting gate netlist of module `\top' to `/tmp/yosys-abc-h51XUJ/input.blif'..

15.1.1. Executed ABC.
Extracted 211 gates and 251 wires to a netlist network with 38 inputs and 38 outputs.
Running ABC script: /tmp/yosys-abc-h51XUJ/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Dec 14 2025 20:36:39)
ABC: abc 01> empty
ABC: abc 01> source /tmp/yosys-abc-h51XUJ/abc.script
ABC: + read_blif /tmp/yosys-abc-h51XUJ/input.blif 
ABC: + read_lib -X LAT* -w /home/wang/yosys_build/yosys-sta/scripts/../pdk/icsprout55/IP/STD_cell/ics55_LLSC_H7C_V1p10C100/ics55_LLSC_H7CL/liberty/ics55_LLSC_H7CL_typ_tt_1p2_25_nldm.lib 
ABC: Parsing finished successfully.  Parsing time =     0.57 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNQX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNQX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNQX3H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNRX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNRX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNRX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNRX4H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNSRX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNSRX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNSRX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNSX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNSX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNSX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNX3H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFQX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFQX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFQX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFQX3H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRQNX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRQNX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRQX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRQX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRQX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRX3H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSQNX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSQNX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSQX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSQX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSRQX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSRQX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSRX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSRX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSRX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFTRQX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFTRQX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFTRQX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFX3H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "ESDFFQX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "ESDFFQX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "ESDFFQX2H7L".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCAP16H7L" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCAP32H7L" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCAP4H7L" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCAP8H7L" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ICGNX0P5H7L" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ICGNX1H7L" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ICGNX2H7L" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ICGNX3H7L" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ICGNX4H7L" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ICGX0P5H7L" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ICGX1H7L" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ICGX2H7L" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ICGX3H7L" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ICGX4H7L" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATHRX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATHRX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATHRX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATHSRX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATHSRX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATHSRX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATHSX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATHSX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATHSX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATHX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATHX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATHX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATHX3H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATHX4H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATLRX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATLRX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATLRX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATLSRX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATLSRX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATLSRX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATLSX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATLSX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATLSX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATLX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATLX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATLX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATLX3H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATLX4H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFNRX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFNRX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFNRX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFNRX3H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFNSX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFNSX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFNSX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFNX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFQX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFQX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFQX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFQX3H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRQX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRQX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRQX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFSRQX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFSRQX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFSRX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFSRX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFSRX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFSX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFSX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFSX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFTRQX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFTRQX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFTRQX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFTRQX3H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFX1H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFX2H7L".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFX3H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX0P7H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX12H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX16H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1P4H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX3H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX4H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX6H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX8H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINVX0P5H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINVX0P7H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINVX12H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINVX16H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINVX1H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINVX1P4H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINVX2H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINVX3H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINVX4H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINVX6H7L".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINVX8H7L".
ABC: Library "ics55_LLSC_H7CL_typ_tt_1p2_25" from "/home/wang/yosys_build/yosys-sta/scripts/../pdk/icsprout55/IP/STD_cell/ics55_LLSC_H7C_V1p10C100/ics55_LLSC_H7CL/liberty/ics55_LLSC_H7CL_typ_tt_1p2_25_nldm.lib" has 600 cells (147 skipped: 111 seq; 22 tri-state; 14 no func; 0 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.74 sec
ABC: Memory =  135.92 MB. Time =     0.74 sec
ABC: Warning: Detected 6 multi-output cells (for example, "ADDFX1H7L").
ABC: + read_constr -v /home/wang/yosys_build/yosys-sta/result/top-500MHz/abc.sdc 
ABC: Setting driving cell to be "BUFX0P5H7L".
ABC: Setting output load to be 1.600000.
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -c -N 24 
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "none"  Gates =    138 (  4.3 %)   Cap =  2.1 ff (  1.8 %)   Area =      234.64 ( 92.8 %)   Delay =   507.12 ps  ( 11.6 %)               
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    138 (  4.3 %)   Cap =  2.3 ff (  9.4 %)   Area =      239.12 ( 71.7 %)   Delay =   388.61 ps  ( 38.4 %)               
ABC: Path  0 --       7 : 0    7 pi           A =   0.00  Df =  62.8  -22.9 ps  S = 124.5 ps  Cin =  0.0 ff  Cout =   7.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     176 : 4    2 NAND4X2H7L   A =   2.24  Df = 113.6  -31.3 ps  S =  58.8 ps  Cin =  1.1 ff  Cout =   1.6 ff  Cmax =  41.4 ff  G =  145  
ABC: Path  2 --     179 : 4    4 OR4X1P4H7L   A =   2.24  Df = 241.6  -97.3 ps  S =  52.5 ps  Cin =  0.8 ff  Cout =   3.3 ff  Cmax =  69.3 ff  G =  421  
ABC: Path  3 --     184 : 4    1 OA31X1H7L    A =   2.24  Df = 329.2  -97.0 ps  S =  30.5 ps  Cin =  0.8 ff  Cout =   0.8 ff  Cmax =  60.7 ff  G =   97  
ABC: Path  4 --     186 : 3    1 AOI2BB1X2H7L A =   2.24  Df = 388.6   -9.5 ps  S =  40.3 ps  Cin =  0.9 ff  Cout =   1.6 ff  Cmax =  41.0 ff  G =  170  
ABC: Start-point = pi6 (\cnt_0_).  End-point = po23 ($auto$rtlil.cc:3568:MuxGate$1511).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   38/   38  lat =    0  nd =   138  edge =    382  area =239.12  delay = 5.00  lev = 5
ABC: + write_blif /tmp/yosys-abc-h51XUJ/output.blif 
ABC: 

15.1.2. Re-integrating ABC results.
ABC RESULTS:         AND2X1H7L cells:        6
ABC RESULTS:       AND2X1P4H7L cells:        1
ABC RESULTS:       AND3X1P4H7L cells:        1
ABC RESULTS:       AND4X0P5H7L cells:        1
ABC RESULTS:       AND4X1P4H7L cells:        1
ABC RESULTS:         AND4X6H7L cells:        1
ABC RESULTS:      AOAI211X2H7L cells:        1
ABC RESULTS:      AOI21X0P5H7L cells:        3
ABC RESULTS:      AOI21X1P4H7L cells:        9
ABC RESULTS:        AOI21X2H7L cells:        1
ABC RESULTS:      AOI2BB1X2H7L cells:        1
ABC RESULTS:    AOI2XB1X0P5H7L cells:        1
ABC RESULTS:      AOI2XB1X1H7L cells:        1
ABC RESULTS:         BUFX10H7L cells:        1
ABC RESULTS:          BUFX7H7L cells:        1
ABC RESULTS:        INVX0P5H7L cells:        4
ABC RESULTS:     NAND2BX0P5H7L cells:        1
ABC RESULTS:      NAND2X0P5H7L cells:       10
ABC RESULTS:        NAND2X2H7L cells:        1
ABC RESULTS:      NAND3X0P5H7L cells:        6
ABC RESULTS:        NAND3X8H7L cells:        1
ABC RESULTS:      NAND4X0P5H7L cells:        6
ABC RESULTS:        NAND4X2H7L cells:        2
ABC RESULTS:        NOR2BX1H7L cells:        1
ABC RESULTS:       NOR2X0P5H7L cells:       12
ABC RESULTS:      NOR3BX0P5H7L cells:        1
ABC RESULTS:       NOR3X0P5H7L cells:        4
ABC RESULTS:      NOR4BX0P5H7L cells:        1
ABC RESULTS:       NOR4X0P5H7L cells:        6
ABC RESULTS:        OA211X1H7L cells:        1
ABC RESULTS:       OA21X0P7H7L cells:        1
ABC RESULTS:         OA31X1H7L cells:        1
ABC RESULTS:      OAI21X0P5H7L cells:        8
ABC RESULTS:      OAI22X0P5H7L cells:        1
ABC RESULTS:      OAI31X0P5H7L cells:        8
ABC RESULTS:        OR2X0P5H7L cells:        1
ABC RESULTS:        OR2X1P4H7L cells:        1
ABC RESULTS:          OR3X1H7L cells:        4
ABC RESULTS:        OR4X1P4H7L cells:       11
ABC RESULTS:      XNOR2X0P5H7L cells:        2
ABC RESULTS:       XOR2X0P5H7L cells:        7
ABC RESULTS:          _const0_ cells:        6
ABC RESULTS:        internal signals:      175
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       38
Removing temp directory.
Removing global temp directory.

16. Executing HILOMAP pass (mapping to constant drivers).

17. Executing SETUNDEF pass (replace undef values with defined constants).

18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1529.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1527.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1525.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1523.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1521.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1519.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1517.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1515.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1513.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1511.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1509.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1507.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1505.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1503.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1501.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1499.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1497.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1495.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1493.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1491.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1489.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1487.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1485.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1483.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1481.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1479.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1477.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1475.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1473.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1471.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1469.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1467.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1465.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1463.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1461.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1459.
  removing unused non-port wire $auto$rtlil.cc:3568:MuxGate$1457.
  removing unused non-port wire $auto$rtlil.cc:3559:NotGate$1455.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_9_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_8_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_7_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_6_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_5_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_4_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_3_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_31_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_30_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_2_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_29_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_28_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_27_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_26_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_25_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_24_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_23_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_22_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_21_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_20_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_1_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_19_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_18_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_17_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_16_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_15_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_14_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_13_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_12_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_11_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.Y_10_.
  removing unused non-port wire $auto$alumacc.cc:512:replace_alu$39.P_0_.
  removing unused non-port wire $abc$1275$new_n98.
  removing unused non-port wire $abc$1275$new_n96.
  removing unused non-port wire $abc$1275$new_n95.
  removing unused non-port wire $abc$1275$new_n94.
  removing unused non-port wire $abc$1275$new_n92.
  removing unused non-port wire $abc$1275$new_n90.
  removing unused non-port wire $abc$1275$new_n89.
  removing unused non-port wire $abc$1275$new_n87.
  removing unused non-port wire $abc$1275$new_n85.
  removing unused non-port wire $abc$1275$new_n84.
  removing unused non-port wire $abc$1275$new_n83.
  removing unused non-port wire $abc$1275$new_n81.
  removing unused non-port wire $abc$1275$new_n79.
  removing unused non-port wire $abc$1275$new_n78.
  removing unused non-port wire $abc$1275$new_n76.
  removing unused non-port wire $abc$1275$new_n74.
  removing unused non-port wire $abc$1275$new_n73.
  removing unused non-port wire $abc$1275$new_n71.
  removing unused non-port wire $abc$1275$new_n69.
  removing unused non-port wire $abc$1275$new_n242.
  removing unused non-port wire $abc$1275$new_n241.
  removing unused non-port wire $abc$1275$new_n240.
  removing unused non-port wire $abc$1275$new_n239.
  removing unused non-port wire $abc$1275$new_n238.
  removing unused non-port wire $abc$1275$new_n237.
  removing unused non-port wire $abc$1275$new_n236.
  removing unused non-port wire $abc$1275$new_n235.
  removing unused non-port wire $abc$1275$new_n234.
  removing unused non-port wire $abc$1275$new_n233.
  removing unused non-port wire $abc$1275$new_n232.
  removing unused non-port wire $abc$1275$new_n231.
  removing unused non-port wire $abc$1275$new_n230.
  removing unused non-port wire $abc$1275$new_n229.
  removing unused non-port wire $abc$1275$new_n228.
  removing unused non-port wire $abc$1275$new_n227.
  removing unused non-port wire $abc$1275$new_n226.
  removing unused non-port wire $abc$1275$new_n225.
  removing unused non-port wire $abc$1275$new_n223.
  removing unused non-port wire $abc$1275$new_n222.
  removing unused non-port wire $abc$1275$new_n221.
  removing unused non-port wire $abc$1275$new_n220.
  removing unused non-port wire $abc$1275$new_n219.
  removing unused non-port wire $abc$1275$new_n218.
  removing unused non-port wire $abc$1275$new_n217.
  removing unused non-port wire $abc$1275$new_n216.
  removing unused non-port wire $abc$1275$new_n215.
  removing unused non-port wire $abc$1275$new_n214.
  removing unused non-port wire $abc$1275$new_n213.
  removing unused non-port wire $abc$1275$new_n212.
  removing unused non-port wire $abc$1275$new_n211.
  removing unused non-port wire $abc$1275$new_n210.
  removing unused non-port wire $abc$1275$new_n209.
  removing unused non-port wire $abc$1275$new_n208.
  removing unused non-port wire $abc$1275$new_n207.
  removing unused non-port wire $abc$1275$new_n206.
  removing unused non-port wire $abc$1275$new_n204.
  removing unused non-port wire $abc$1275$new_n203.
  removing unused non-port wire $abc$1275$new_n202.
  removing unused non-port wire $abc$1275$new_n201.
  removing unused non-port wire $abc$1275$new_n200.
  removing unused non-port wire $abc$1275$new_n199.
  removing unused non-port wire $abc$1275$new_n198.
  removing unused non-port wire $abc$1275$new_n197.
  removing unused non-port wire $abc$1275$new_n196.
  removing unused non-port wire $abc$1275$new_n195.
  removing unused non-port wire $abc$1275$new_n194.
  removing unused non-port wire $abc$1275$new_n193.
  removing unused non-port wire $abc$1275$new_n191.
  removing unused non-port wire $abc$1275$new_n190.
  removing unused non-port wire $abc$1275$new_n189.
  removing unused non-port wire $abc$1275$new_n188.
  removing unused non-port wire $abc$1275$new_n187.
  removing unused non-port wire $abc$1275$new_n185.
  removing unused non-port wire $abc$1275$new_n184.
  removing unused non-port wire $abc$1275$new_n183.
  removing unused non-port wire $abc$1275$new_n182.
  removing unused non-port wire $abc$1275$new_n181.
  removing unused non-port wire $abc$1275$new_n180.
  removing unused non-port wire $abc$1275$new_n179.
  removing unused non-port wire $abc$1275$new_n178.
  removing unused non-port wire $abc$1275$new_n177.
  removing unused non-port wire $abc$1275$new_n176.
  removing unused non-port wire $abc$1275$new_n175.
  removing unused non-port wire $abc$1275$new_n174.
  removing unused non-port wire $abc$1275$new_n173.
  removing unused non-port wire $abc$1275$new_n172.
  removing unused non-port wire $abc$1275$new_n171.
  removing unused non-port wire $abc$1275$new_n170.
  removing unused non-port wire $abc$1275$new_n169.
  removing unused non-port wire $abc$1275$new_n168.
  removing unused non-port wire $abc$1275$new_n167.
  removing unused non-port wire $abc$1275$new_n166.
  removing unused non-port wire $abc$1275$new_n165.
  removing unused non-port wire $abc$1275$new_n164.
  removing unused non-port wire $abc$1275$new_n163.
  removing unused non-port wire $abc$1275$new_n162.
  removing unused non-port wire $abc$1275$new_n161.
  removing unused non-port wire $abc$1275$new_n160.
  removing unused non-port wire $abc$1275$new_n159.
  removing unused non-port wire $abc$1275$new_n158.
  removing unused non-port wire $abc$1275$new_n157.
  removing unused non-port wire $abc$1275$new_n156.
  removing unused non-port wire $abc$1275$new_n155.
  removing unused non-port wire $abc$1275$new_n154.
  removing unused non-port wire $abc$1275$new_n153.
  removing unused non-port wire $abc$1275$new_n152.
  removing unused non-port wire $abc$1275$new_n149.
  removing unused non-port wire $abc$1275$new_n147.
  removing unused non-port wire $abc$1275$new_n146.
  removing unused non-port wire $abc$1275$new_n144.
  removing unused non-port wire $abc$1275$new_n142.
  removing unused non-port wire $abc$1275$new_n141.
  removing unused non-port wire $abc$1275$new_n140.
  removing unused non-port wire $abc$1275$new_n138.
  removing unused non-port wire $abc$1275$new_n136.
  removing unused non-port wire $abc$1275$new_n135.
  removing unused non-port wire $abc$1275$new_n133.
  removing unused non-port wire $abc$1275$new_n131.
  removing unused non-port wire $abc$1275$new_n130.
  removing unused non-port wire $abc$1275$new_n129.
  removing unused non-port wire $abc$1275$new_n128.
  removing unused non-port wire $abc$1275$new_n126.
  removing unused non-port wire $abc$1275$new_n124.
  removing unused non-port wire $abc$1275$new_n123.
  removing unused non-port wire $abc$1275$new_n121.
  removing unused non-port wire $abc$1275$new_n119.
  removing unused non-port wire $abc$1275$new_n118.
  removing unused non-port wire $abc$1275$new_n117.
  removing unused non-port wire $abc$1275$new_n115.
  removing unused non-port wire $abc$1275$new_n113.
  removing unused non-port wire $abc$1275$new_n112.
  removing unused non-port wire $abc$1275$new_n110.
  removing unused non-port wire $abc$1275$new_n108.
  removing unused non-port wire $abc$1275$new_n107.
  removing unused non-port wire $abc$1275$new_n106.
  removing unused non-port wire $abc$1275$new_n105.
  removing unused non-port wire $abc$1275$new_n103.
  removing unused non-port wire $abc$1275$new_n101.
  removing unused non-port wire $abc$1275$new_n100.
  removing unused non-port wire $abc$1275$auto$simplemap.cc:189:logic_reduce$265.
  removing unused non-port wire $abc$1275$auto$opt_dff.cc:306:combine_resets$21.
  removing unused non-port wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1529.
  removing unused non-port wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1527.
  removing unused non-port wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1525.
  removing unused non-port wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1523.
  removing unused non-port wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1521.
  removing unused non-port wire $abc$1530$cnt_9_.
  removing unused non-port wire $abc$1530$cnt_8_.
  removing unused non-port wire $abc$1530$cnt_7_.
  removing unused non-port wire $abc$1530$cnt_6_.
  removing unused non-port wire $abc$1530$cnt_5_.
  removing unused non-port wire $abc$1530$cnt_4_.
  removing unused non-port wire $abc$1530$cnt_3_.
  removing unused non-port wire $abc$1530$cnt_31_.
  removing unused non-port wire $abc$1530$cnt_30_.
  removing unused non-port wire $abc$1530$cnt_2_.
  removing unused non-port wire $abc$1530$cnt_29_.
  removing unused non-port wire $abc$1530$cnt_28_.
  removing unused non-port wire $abc$1530$cnt_27_.
  removing unused non-port wire $abc$1530$cnt_26_.
  removing unused non-port wire $abc$1530$cnt_25_.
  removing unused non-port wire $abc$1530$cnt_24_.
  removing unused non-port wire $abc$1530$cnt_23_.
  removing unused non-port wire $abc$1530$cnt_22_.
  removing unused non-port wire $abc$1530$cnt_21_.
  removing unused non-port wire $abc$1530$cnt_1_.
  removing unused non-port wire $abc$1530$cnt_20_.
  removing unused non-port wire $abc$1530$cnt_19_.
  removing unused non-port wire $abc$1530$cnt_18_.
  removing unused non-port wire $abc$1530$cnt_17_.
  removing unused non-port wire $abc$1530$cnt_16_.
  removing unused non-port wire $abc$1530$cnt_15_.
  removing unused non-port wire $abc$1530$cnt_14_.
  removing unused non-port wire $abc$1530$cnt_13_.
  removing unused non-port wire $abc$1530$cnt_12_.
  removing unused non-port wire $abc$1530$cnt_11_.
  removing unused non-port wire $abc$1530$cnt_10_.
  removing unused non-port wire $abc$1530$cnt_0_.
  removing unused non-port wire $abc$1530$led[3].
  removing unused non-port wire $abc$1530$led[2].
  removing unused non-port wire $abc$1530$led[1].
  removing unused non-port wire $abc$1530$led[0].
  removing unused non-port wire $abc$1530$rst.
  removing unused non-port wire $abc$1530$led[4].
  removing unused non-port wire $auto$hilomap.cc:47:hilomap_worker$1669.
Removed 0 unused cells and 255 unused wires.

19. Executing AUTONAME pass.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1532 in top to cnt_28__OR4X1P4H7L_A.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1531 in top to cnt_26__OR2X1P4H7L_A.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1465 in top to led[4]_reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1463 in top to led[3]_reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1461 in top to led[2]_reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1459 in top to led[1]_reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1457 in top to led[0]_reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1485 in top to cnt_9__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1483 in top to cnt_8__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1481 in top to cnt_7__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1479 in top to cnt_6__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1477 in top to cnt_5__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1475 in top to cnt_4__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1473 in top to cnt_3__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1471 in top to cnt_2__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1517 in top to cnt_25__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1515 in top to cnt_24__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1513 in top to cnt_23__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1511 in top to cnt_22__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1509 in top to cnt_21__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1507 in top to cnt_20__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1469 in top to cnt_1__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1505 in top to cnt_19__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1503 in top to cnt_18__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1501 in top to cnt_17__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1499 in top to cnt_16__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1497 in top to cnt_15__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1495 in top to cnt_14__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1493 in top to cnt_13__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1491 in top to cnt_12__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1489 in top to cnt_11__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1487 in top to cnt_10__reg_p_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1467 in top to cnt_0__reg_p_D.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1668 in top to led[4]_reg_p_D_AND2X1H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1667 in top to led[3]_reg_p_D_AND2X1H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1666 in top to led[2]_reg_p_D_AND2X1H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1665 in top to led[1]_reg_p_D_AND2X1H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1664 in top to led[0]_reg_p_D_NAND2BX0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1657 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1649 in top to cnt_24__reg_p_D_AOI21X2H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1645 in top to cnt_23__reg_p_D_AOI2XB1X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1640 in top to cnt_22__reg_p_D_AOI2BB1X2H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1636 in top to cnt_21__reg_p_D_AOI21X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1629 in top to cnt_20__reg_p_D_AOI21X1P4H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1625 in top to cnt_19__reg_p_D_AOI21X1P4H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1621 in top to cnt_18__reg_p_D_AOI21X1P4H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1616 in top to cnt_17__reg_p_D_AOI21X1P4H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1611 in top to cnt_16__reg_p_D_AOI21X1P4H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1607 in top to cnt_15__reg_p_D_AOI21X1P4H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1603 in top to cnt_14__reg_p_D_AOI21X1P4H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1599 in top to cnt_13__reg_p_D_AOI21X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1595 in top to cnt_12__reg_p_D_AOI21X1P4H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1591 in top to cnt_11__reg_p_D_AOI21X1P4H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1586 in top to cnt_10__reg_p_D_AOI2XB1X1H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1582 in top to cnt_9__reg_p_D_NOR2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1579 in top to cnt_8__reg_p_D_NOR2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1575 in top to cnt_7__reg_p_D_NOR2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1572 in top to cnt_6__reg_p_D_NOR2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1568 in top to cnt_5__reg_p_D_NOR2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1565 in top to cnt_4__reg_p_D_NOR2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1562 in top to cnt_3__reg_p_D_NOR2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1559 in top to cnt_2__reg_p_D_NOR2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1556 in top to cnt_1__reg_p_D_NOR2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1554 in top to cnt_0__reg_p_D_NOR2X0P5H7L_Y.
Rename wire $abc$1530$new_n78 in top to cnt_28__OR4X1P4H7L_A_Y.
Rename wire $abc$1530$new_n77 in top to cnt_26__OR2X1P4H7L_A_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1551 in top to cnt_26__OR2X1P4H7L_A_Y_NOR4BX0P5H7L_B.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1533 in top to cnt_26__OR2X1P4H7L_A_Y_NOR2X0P5H7L_A.
Rename wire $abc$1530$new_n202 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_B1.
Rename wire $abc$1530$new_n200 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_B0.
Rename wire $abc$1530$new_n198 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_A1.
Rename wire $abc$1530$new_n196 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_A0.
Rename wire $abc$1530$new_n194 in top to cnt_24__reg_p_D_AOI21X2H7L_Y_A1.
Rename wire $abc$1530$new_n193 in top to cnt_24__reg_p_D_AOI21X2H7L_Y_A0.
Rename wire $abc$1530$new_n98 in top to cnt_23__reg_p_D_AOI2XB1X0P5H7L_Y_B0.
Rename wire $abc$1530$new_n190 in top to cnt_23__reg_p_D_AOI2XB1X0P5H7L_Y_A1N.
Rename wire $abc$1530$new_n189 in top to cnt_23__reg_p_D_AOI2XB1X0P5H7L_Y_A0.
Rename wire $abc$1530$new_n185 in top to cnt_22__reg_p_D_AOI2BB1X2H7L_Y_A1N.
Rename wire $abc$1530$new_n184 in top to cnt_22__reg_p_D_AOI2BB1X2H7L_Y_A0N.
Rename wire $abc$1530$new_n181 in top to cnt_21__reg_p_D_AOI21X0P5H7L_Y_A1.
Rename wire $abc$1530$new_n180 in top to cnt_21__reg_p_D_AOI21X0P5H7L_Y_A0.
Rename wire $abc$1530$new_n174 in top to cnt_20__reg_p_D_AOI21X1P4H7L_Y_A1.
Rename wire $abc$1530$new_n173 in top to cnt_20__reg_p_D_AOI21X1P4H7L_Y_A0.
Rename wire $abc$1530$new_n170 in top to cnt_19__reg_p_D_AOI21X1P4H7L_Y_A1.
Rename wire $abc$1530$new_n169 in top to cnt_19__reg_p_D_AOI21X1P4H7L_Y_A0.
Rename wire $abc$1530$new_n166 in top to cnt_18__reg_p_D_AOI21X1P4H7L_Y_A1.
Rename wire $abc$1530$new_n165 in top to cnt_18__reg_p_D_AOI21X1P4H7L_Y_A0.
Rename wire $abc$1530$new_n161 in top to cnt_17__reg_p_D_AOI21X1P4H7L_Y_A1.
Rename wire $abc$1530$new_n160 in top to cnt_17__reg_p_D_AOI21X1P4H7L_Y_A0.
Rename wire $abc$1530$new_n156 in top to cnt_16__reg_p_D_AOI21X1P4H7L_Y_A1.
Rename wire $abc$1530$new_n155 in top to cnt_16__reg_p_D_AOI21X1P4H7L_Y_A0.
Rename wire $abc$1530$new_n152 in top to cnt_15__reg_p_D_AOI21X1P4H7L_Y_A1.
Rename wire $abc$1530$new_n151 in top to cnt_15__reg_p_D_AOI21X1P4H7L_Y_A0.
Rename wire $abc$1530$new_n148 in top to cnt_14__reg_p_D_AOI21X1P4H7L_Y_A1.
Rename wire $abc$1530$new_n147 in top to cnt_14__reg_p_D_AOI21X1P4H7L_Y_A0.
Rename wire $abc$1530$new_n144 in top to cnt_13__reg_p_D_AOI21X0P5H7L_Y_A1.
Rename wire $abc$1530$new_n143 in top to cnt_13__reg_p_D_AOI21X0P5H7L_Y_A0.
Rename wire $abc$1530$new_n140 in top to cnt_12__reg_p_D_AOI21X1P4H7L_Y_A1.
Rename wire $abc$1530$new_n139 in top to cnt_12__reg_p_D_AOI21X1P4H7L_Y_A0.
Rename wire $abc$1530$new_n136 in top to cnt_11__reg_p_D_AOI21X1P4H7L_Y_A1.
Rename wire $abc$1530$new_n135 in top to cnt_11__reg_p_D_AOI21X1P4H7L_Y_A0.
Rename wire $abc$1530$new_n131 in top to cnt_10__reg_p_D_AOI2XB1X1H7L_Y_A1N.
Rename wire $abc$1530$new_n130 in top to cnt_10__reg_p_D_AOI2XB1X1H7L_Y_A0.
Rename wire $abc$1530$new_n127 in top to cnt_9__reg_p_D_NOR2X0P5H7L_Y_B.
Rename wire $abc$1530$new_n124 in top to cnt_8__reg_p_D_NOR2X0P5H7L_Y_B.
Rename wire $abc$1530$new_n120 in top to cnt_7__reg_p_D_NOR2X0P5H7L_Y_B.
Rename wire $abc$1530$new_n117 in top to cnt_6__reg_p_D_NOR2X0P5H7L_Y_B.
Rename wire $abc$1530$new_n113 in top to cnt_5__reg_p_D_NOR2X0P5H7L_Y_B.
Rename wire $abc$1530$new_n110 in top to cnt_4__reg_p_D_NOR2X0P5H7L_Y_B.
Rename wire $abc$1530$new_n107 in top to cnt_3__reg_p_D_NOR2X0P5H7L_Y_B.
Rename wire $abc$1530$new_n104 in top to cnt_2__reg_p_D_NOR2X0P5H7L_Y_B.
Rename wire $abc$1530$new_n101 in top to cnt_1__reg_p_D_NOR2X0P5H7L_Y_B.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1656 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_B1_AOI21X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1654 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_B0_NAND4X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1652 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_A1_NAND4X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1650 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_A0_OR2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1648 in top to cnt_24__reg_p_D_AOI21X2H7L_Y_A1_OR4X1P4H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1647 in top to cnt_24__reg_p_D_AOI21X2H7L_Y_A0_OAI31X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1644 in top to cnt_23__reg_p_D_AOI2XB1X0P5H7L_Y_A1N_NOR3X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1643 in top to cnt_23__reg_p_D_AOI2XB1X0P5H7L_Y_A0_OAI21X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1639 in top to cnt_22__reg_p_D_AOI2BB1X2H7L_Y_A1N_NOR4X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1638 in top to cnt_22__reg_p_D_AOI2BB1X2H7L_Y_A0N_OA31X1H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1635 in top to cnt_21__reg_p_D_AOI21X0P5H7L_Y_A1_OR3X1H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1634 in top to cnt_21__reg_p_D_AOI21X0P5H7L_Y_A0_OAI21X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1628 in top to cnt_20__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1627 in top to cnt_20__reg_p_D_AOI21X1P4H7L_Y_A0_OAI31X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1624 in top to cnt_19__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1623 in top to cnt_19__reg_p_D_AOI21X1P4H7L_Y_A0_OAI31X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1620 in top to cnt_18__reg_p_D_AOI21X1P4H7L_Y_A1_OR3X1H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1619 in top to cnt_18__reg_p_D_AOI21X1P4H7L_Y_A0_OAI21X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1615 in top to cnt_17__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1614 in top to cnt_17__reg_p_D_AOI21X1P4H7L_Y_A0_OAI31X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1610 in top to cnt_16__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1609 in top to cnt_16__reg_p_D_AOI21X1P4H7L_Y_A0_OAI31X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1606 in top to cnt_15__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1605 in top to cnt_15__reg_p_D_AOI21X1P4H7L_Y_A0_OAI31X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1602 in top to cnt_14__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1601 in top to cnt_14__reg_p_D_AOI21X1P4H7L_Y_A0_OAI31X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1598 in top to cnt_13__reg_p_D_AOI21X0P5H7L_Y_A1_OR4X1P4H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1597 in top to cnt_13__reg_p_D_AOI21X0P5H7L_Y_A0_OAI31X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1594 in top to cnt_12__reg_p_D_AOI21X1P4H7L_Y_A1_OR3X1H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1593 in top to cnt_12__reg_p_D_AOI21X1P4H7L_Y_A0_OAI21X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1590 in top to cnt_11__reg_p_D_AOI21X1P4H7L_Y_A1_OR3X1H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1589 in top to cnt_11__reg_p_D_AOI21X1P4H7L_Y_A0_OAI21X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1585 in top to cnt_10__reg_p_D_AOI2XB1X1H7L_Y_A1N_NOR3X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1584 in top to cnt_10__reg_p_D_AOI2XB1X1H7L_Y_A0_OAI21X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1581 in top to cnt_9__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1578 in top to cnt_8__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1574 in top to cnt_7__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1571 in top to cnt_6__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1567 in top to cnt_5__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1564 in top to cnt_4__reg_p_D_NOR2X0P5H7L_Y_B_XNOR2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1561 in top to cnt_3__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1558 in top to cnt_2__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1555 in top to cnt_1__reg_p_D_NOR2X0P5H7L_Y_B_XNOR2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1553 in top to cnt_23__reg_p_D_AOI2XB1X0P5H7L_Y_B0_BUFX10H7L_A.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1552 in top to cnt_23__reg_p_D_AOI2XB1X0P5H7L_Y_B0_AOAI211X2H7L_Y.
Rename wire $abc$1530$new_n97 in top to cnt_26__OR2X1P4H7L_A_Y_NOR4BX0P5H7L_B_Y.
Rename wire $abc$1530$new_n96 in top to cnt_26__OR2X1P4H7L_A_Y_NOR4BX0P5H7L_B_D.
Rename wire $abc$1530$new_n79 in top to cnt_26__OR2X1P4H7L_A_Y_NOR2X0P5H7L_A_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1550 in top to cnt_26__OR2X1P4H7L_A_Y_NOR4BX0P5H7L_B_D_OA21X0P7H7L_Y.
Rename wire $abc$1530$new_n201 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_B1_AOI21X0P5H7L_Y_B0.
Rename wire $abc$1530$new_n199 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_B0_NAND4X0P5H7L_Y_D.
Rename wire $abc$1530$new_n197 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_A1_NAND4X0P5H7L_Y_D.
Rename wire $abc$1530$new_n192 in top to cnt_24__reg_p_D_AOI21X2H7L_Y_A1_OR4X1P4H7L_Y_A.
Rename wire $abc$1530$new_n183 in top to cnt_22__reg_p_D_AOI2BB1X2H7L_Y_A0N_OA31X1H7L_Y_A0.
Rename wire $abc$1530$new_n168 in top to cnt_19__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_A.
Rename wire $abc$1530$new_n159 in top to cnt_17__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D.
Rename wire $abc$1530$new_n154 in top to cnt_16__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D.
Rename wire $abc$1530$new_n150 in top to cnt_15__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D.
Rename wire $abc$1530$new_n146 in top to cnt_14__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D.
Rename wire $abc$1530$new_n142 in top to cnt_13__reg_p_D_AOI21X0P5H7L_Y_A1_OR4X1P4H7L_Y_A.
Rename wire $abc$1530$new_n129 in top to cnt_10__reg_p_D_AOI2XB1X1H7L_Y_A1N_NOR3X0P5H7L_Y_C.
Rename wire $abc$1530$new_n126 in top to cnt_9__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y_B.
Rename wire $abc$1530$new_n123 in top to cnt_8__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y_B.
Rename wire $abc$1530$new_n119 in top to cnt_7__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y_B.
Rename wire $abc$1530$new_n116 in top to cnt_6__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y_B.
Rename wire $abc$1530$new_n112 in top to cnt_5__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y_B.
Rename wire $abc$1530$new_n106 in top to cnt_3__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y_B.
Rename wire $abc$1530$new_n103 in top to cnt_2__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y_B.
Rename wire $abc$1530$new_n95 in top to cnt_23__reg_p_D_AOI2XB1X0P5H7L_Y_B0_AOAI211X2H7L_Y_B0.
Rename wire $abc$1530$new_n94 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_B1_AOI21X0P5H7L_Y_A1.
Rename wire $abc$1530$new_n92 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_B1_AOI21X0P5H7L_Y_A0.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1655 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_B1_AOI21X0P5H7L_Y_B0_NAND2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1653 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_B0_NAND4X0P5H7L_Y_D_NOR2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1651 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_A1_NAND4X0P5H7L_Y_D_NOR2BX1H7L_Z.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1646 in top to cnt_24__reg_p_D_AOI21X2H7L_Y_A1_OR4X1P4H7L_Y_A_INVX0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1637 in top to cnt_22__reg_p_D_AOI2BB1X2H7L_Y_A0N_OA31X1H7L_Y_A0_INVX0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1622 in top to cnt_19__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_A_INVX0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1613 in top to cnt_17__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_NAND2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1608 in top to cnt_16__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_NAND4X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1604 in top to cnt_15__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_NAND3X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1600 in top to cnt_14__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_NAND2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1596 in top to cnt_13__reg_p_D_AOI21X0P5H7L_Y_A1_OR4X1P4H7L_Y_A_INVX0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1583 in top to cnt_10__reg_p_D_AOI2XB1X1H7L_Y_A1N_NOR3X0P5H7L_Y_C_NAND2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1580 in top to cnt_9__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y_B_NAND4X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1577 in top to cnt_8__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y_B_NAND3X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1573 in top to cnt_7__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y_B_NAND3X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1570 in top to cnt_6__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y_B_NAND2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1566 in top to cnt_5__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y_B_NAND2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1560 in top to cnt_3__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y_B_NAND3X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1557 in top to cnt_2__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y_B_NAND2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1549 in top to cnt_23__reg_p_D_AOI2XB1X0P5H7L_Y_B0_AOAI211X2H7L_Y_B0_NAND3X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1548 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_B1_AOI21X0P5H7L_Y_A1_AND2X1H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1546 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_B1_AOI21X0P5H7L_Y_A0_OAI21X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1543 in top to cnt_26__OR2X1P4H7L_A_Y_NOR2X0P5H7L_A_Y_NOR3BX0P5H7L_AN.
Rename wire $abc$1530$new_n172 in top to cnt_20__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D.
Rename wire $abc$1530$new_n158 in top to cnt_17__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_NAND2X0P5H7L_Y_B.
Rename wire $abc$1530$new_n122 in top to cnt_8__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y_B_NAND3X0P5H7L_Y_C.
Rename wire $abc$1530$new_n93 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_B1_AOI21X0P5H7L_Y_A1_AND2X1H7L_Y_B.
Rename wire $abc$1530$new_n81 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_B1_AOI21X0P5H7L_Y_A1_AND2X1H7L_Y_A.
Rename wire $abc$1530$new_n91 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_B1_AOI21X0P5H7L_Y_A0_OAI21X0P5H7L_Y_B0.
Rename wire $abc$1530$new_n90 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_B1_AOI21X0P5H7L_Y_A0_OAI21X0P5H7L_Y_A1.
Rename wire $abc$1530$auto$rtlil.cc:3559:NotGate$1455 in top to cnt_26__OR2X1P4H7L_A_Y_NOR2X0P5H7L_A_Y_NOR3BX0P5H7L_AN_Y.
Rename wire $abc$1530$new_n88 in top to cnt_26__OR2X1P4H7L_A_Y_NOR2X0P5H7L_A_Y_NOR3BX0P5H7L_AN_C.
Rename wire $abc$1530$new_n83 in top to cnt_26__OR2X1P4H7L_A_Y_NOR2X0P5H7L_A_Y_NOR3BX0P5H7L_AN_B.
Rename cell $auto$clockgate.cc:372:execute$1452 in top to cnt_26__OR2X1P4H7L_A_Y_NOR2X0P5H7L_A_Y_NOR3BX0P5H7L_AN_Y_ICGX0P5H7L_E.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1633 in top to cnt_20__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_OR4X1P4H7L_C.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1626 in top to cnt_20__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_NAND2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1617 in top to cnt_17__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_NAND2X0P5H7L_Y_B_NAND4X2H7L_D.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1612 in top to cnt_17__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_NAND2X0P5H7L_Y_B_AND4X1P4H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1576 in top to cnt_8__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y_B_NAND3X0P5H7L_Y_C_AND3X1P4H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1547 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_B1_AOI21X0P5H7L_Y_A1_AND2X1H7L_Y_B_OAI21X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1545 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_B1_AOI21X0P5H7L_Y_A0_OAI21X0P5H7L_Y_B0_AND2X1H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1544 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_B1_AOI21X0P5H7L_Y_A0_OAI21X0P5H7L_Y_A1_OA211X1H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1542 in top to cnt_26__OR2X1P4H7L_A_Y_NOR2X0P5H7L_A_Y_NOR3BX0P5H7L_AN_C_NAND4X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1537 in top to cnt_26__OR2X1P4H7L_A_Y_NOR2X0P5H7L_A_Y_NOR3BX0P5H7L_AN_B_NAND3X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1535 in top to cnt_25__reg_p_D_OAI22X0P5H7L_Y_B1_AOI21X0P5H7L_Y_A1_AND2X1H7L_Y_A_NOR3X0P5H7L_Y.
Rename wire $abc$1530$new_n115 in top to cnt_6__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y_B_NAND2X0P5H7L_Y_B.
Rename wire $abc$1530$new_n178 in top to cnt_20__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_OR4X1P4H7L_C_D.
Rename wire $abc$1530$new_n177 in top to cnt_20__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_OR4X1P4H7L_C_B.
Rename wire $abc$1530$new_n176 in top to cnt_20__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_OR4X1P4H7L_C_A.
Rename wire $abc$1530$new_n163 in top to cnt_17__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_NAND2X0P5H7L_Y_B_NAND4X2H7L_D_Y.
Rename wire $abc$1530$new_n133 in top to cnt_17__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_NAND2X0P5H7L_Y_B_NAND4X2H7L_D_C.
Rename wire $abc$1530$new_n87 in top to cnt_26__OR2X1P4H7L_A_Y_NOR2X0P5H7L_A_Y_NOR3BX0P5H7L_AN_C_NAND4X0P5H7L_Y_D.
Rename wire $abc$1530$new_n86 in top to cnt_26__OR2X1P4H7L_A_Y_NOR2X0P5H7L_A_Y_NOR3BX0P5H7L_AN_C_NAND4X0P5H7L_Y_C.
Rename wire $abc$1530$new_n85 in top to cnt_26__OR2X1P4H7L_A_Y_NOR2X0P5H7L_A_Y_NOR3BX0P5H7L_AN_C_NAND4X0P5H7L_Y_B.
Rename wire $abc$1530$new_n84 in top to cnt_26__OR2X1P4H7L_A_Y_NOR2X0P5H7L_A_Y_NOR3BX0P5H7L_AN_C_NAND4X0P5H7L_Y_A.
Rename wire $abc$1530$new_n82 in top to cnt_26__OR2X1P4H7L_A_Y_NOR2X0P5H7L_A_Y_NOR3BX0P5H7L_AN_B_NAND3X0P5H7L_Y_C.
Rename wire $abc$1530$new_n80 in top to cnt_26__OR2X1P4H7L_A_Y_NOR2X0P5H7L_A_Y_NOR3BX0P5H7L_AN_B_NAND3X0P5H7L_Y_A.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1642 in top to cnt_20__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_OR4X1P4H7L_C_A_OR4X1P4H7L_A.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1632 in top to cnt_20__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_OR4X1P4H7L_C_D_NAND2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1631 in top to cnt_20__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_OR4X1P4H7L_C_B_NAND2X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1630 in top to cnt_20__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_OR4X1P4H7L_C_A_NAND4X2H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1618 in top to cnt_17__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_NAND2X0P5H7L_Y_B_NAND4X2H7L_D_Y_BUFX7H7L_A.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1592 in top to cnt_6__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y_B_NAND2X0P5H7L_Y_B_NAND3X8H7L_C.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1588 in top to cnt_17__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_NAND2X0P5H7L_Y_B_NAND4X2H7L_D_C_NAND2X2H7L_B.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1587 in top to cnt_17__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_NAND2X0P5H7L_Y_B_NAND4X2H7L_D_C_AND4X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1569 in top to cnt_6__reg_p_D_NOR2X0P5H7L_Y_B_XOR2X0P5H7L_Y_B_NAND2X0P5H7L_Y_B_AND2X1P4H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1541 in top to cnt_26__OR2X1P4H7L_A_Y_NOR2X0P5H7L_A_Y_NOR3BX0P5H7L_AN_C_NAND4X0P5H7L_Y_D_NOR4X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1540 in top to cnt_26__OR2X1P4H7L_A_Y_NOR2X0P5H7L_A_Y_NOR3BX0P5H7L_AN_C_NAND4X0P5H7L_Y_C_NOR4X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1539 in top to cnt_26__OR2X1P4H7L_A_Y_NOR2X0P5H7L_A_Y_NOR3BX0P5H7L_AN_C_NAND4X0P5H7L_Y_B_NOR4X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1538 in top to cnt_26__OR2X1P4H7L_A_Y_NOR2X0P5H7L_A_Y_NOR3BX0P5H7L_AN_C_NAND4X0P5H7L_Y_A_NOR4X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1536 in top to cnt_26__OR2X1P4H7L_A_Y_NOR2X0P5H7L_A_Y_NOR3BX0P5H7L_AN_B_NAND3X0P5H7L_Y_C_NOR4X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1534 in top to cnt_26__OR2X1P4H7L_A_Y_NOR2X0P5H7L_A_Y_NOR3BX0P5H7L_AN_B_NAND3X0P5H7L_Y_A_NOR3X0P5H7L_Y.
Rename wire $abc$1530$new_n187 in top to cnt_20__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_OR4X1P4H7L_C_A_OR4X1P4H7L_A_D.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1641 in top to cnt_20__reg_p_D_AOI21X1P4H7L_Y_A1_OR4X1P4H7L_Y_D_OR4X1P4H7L_C_A_OR4X1P4H7L_A_D_NAND4X0P5H7L_Y.
Rename cell $abc$1530$auto$blifparse.cc:397:parse_blif$1563 in top to cnt_3__AND4X6H7L_D.
Rename wire $abc$1530$auto$rtlil.cc:3568:MuxGate$1519 in top to cnt_26__reg_p_D.
Rename wire $auto$clockgate.cc:375:execute$1453 in top to led[0]_reg_p_CK.
Rename wire $abc$1530$new_n188 in top to cnt_24__reg_p_D_AOI21X2H7L_Y_A1_OR4X1P4H7L_Y_D.
Rename wire $abc$1530$new_n179 in top to cnt_21__reg_p_D_AOI21X0P5H7L_Y_A1_OR3X1H7L_Y_C.
Rename wire $abc$1530$new_n109 in top to cnt_4__reg_p_D_NOR2X0P5H7L_Y_B_XNOR2X0P5H7L_Y_B.
Rename cell $auto$hilomap.cc:48:hilomap_worker$1670 in top to cnt_26__reg_p_D_TIELOH7L_Z.
Rename wire $abc$1530$new_n164 in top to cnt_18__reg_p_D_AOI21X1P4H7L_Y_A1_OR3X1H7L_Y_C.
Rename wire $abc$1530$new_n138 in top to cnt_12__reg_p_D_AOI21X1P4H7L_Y_A1_OR3X1H7L_Y_C.
Rename wire $abc$1530$new_n134 in top to cnt_11__reg_p_D_AOI21X1P4H7L_Y_A1_OR3X1H7L_Y_C.
Rename wire $abc$1530$new_n99 in top to cnt_0__reg_p_D_NOR2X0P5H7L_Y_B.
Renamed 268 objects in module top (16 iterations).

20. Executing Verilog backend.
Dumping module `\top'.

21. Executing SPLITNETS pass (splitting up multi-bit signals).

22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

23. Executing Liberty frontend: /home/wang/yosys_build/yosys-sta/scripts/../pdk/icsprout55/IP/STD_cell/ics55_LLSC_H7C_V1p10C100/ics55_LLSC_H7CL/liberty/ics55_LLSC_H7CL_typ_tt_1p2_25_nldm.lib
Imported 747 cell types from liberty file.

24. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

25. Printing statistics.

=== top ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      173        - wires
      173        - wire bits
      173        - public wires
      173        - public wire bits
        7        - ports
        7        - port bits
      171   474.32 cells
        6    10.08   AND2X1H7L
        1     1.68   AND2X1P4H7L
        1     1.96   AND3X1P4H7L
        1     2.24   AND4X0P5H7L
        1     2.24   AND4X1P4H7L
        1     5.88   AND4X6H7L
        1     2.52   AOAI211X2H7L
        3      4.2   AOI21X0P5H7L
        9     12.6   AOI21X1P4H7L
        1     1.96   AOI21X2H7L
        1     2.24   AOI2BB1X2H7L
        1     2.24   AOI2XB1X0P5H7L
        1     2.24   AOI2XB1X1H7L
        1     3.64   BUFX10H7L
        1     2.52   BUFX7H7L
       37   227.92   DFFQX1H7L
        1     6.16   ICGX0P5H7L
        4     3.36   INVX0P5H7L
        1      1.4   NAND2BX0P5H7L
       10     11.2   NAND2X0P5H7L
        1     1.96   NAND2X2H7L
        6      8.4   NAND3X0P5H7L
        1      5.6   NAND3X8H7L
        6    11.76   NAND4X0P5H7L
        2     4.48   NAND4X2H7L
        1      1.4   NOR2BX1H7L
       12    13.44   NOR2X0P5H7L
        1     1.96   NOR3BX0P5H7L
        4      5.6   NOR3X0P5H7L
        1     2.24   NOR4BX0P5H7L
        6    11.76   NOR4X0P5H7L
        1     2.52   OA211X1H7L
        1     2.24   OA21X0P7H7L
        1     2.24   OA31X1H7L
        8     11.2   OAI21X0P5H7L
        1     1.96   OAI22X0P5H7L
        8    15.68   OAI31X0P5H7L
        1      1.4   OR2X0P5H7L
        1      1.4   OR2X1P4H7L
        4     7.84   OR3X1H7L
       11    24.64   OR4X1P4H7L
        1     1.12   TIELOH7L
        2      5.6   XNOR2X0P5H7L
        7     19.6   XOR2X0P5H7L

   Chip area for module '\top': 474.320000
     of which used for sequential elements: 227.920000 (48.05%)

26. Executing Verilog backend.
Dumping module `\top'.

End of script. Logfile hash: d49be084a1, CPU: user 2.39s system 0.35s, MEM: 213.95 MB peak
Yosys 0.60+36 (git sha1 2833a4450, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Time spent: 31% 2x abc (1 sec), 18% 1x clockgate (0 sec), ...
