Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep 10 15:34:50 2024
| Host         : Laptop-Chanatpakorn running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  60          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (68)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: fdivTarget/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv/tclkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv/tclkDiv_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (68)
-------------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 genblk1[0].fdiv/tclkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fdiv/tclkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.580ns (36.502%)  route 1.009ns (63.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.566     5.087    genblk1[0].fdiv/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  genblk1[0].fdiv/tclkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  genblk1[0].fdiv/tclkDiv_reg/Q
                         net (fo=2, routed)           1.009     6.552    genblk1[0].fdiv/tclk
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.676 r  genblk1[0].fdiv/tclkDiv_i_1/O
                         net (fo=1, routed)           0.000     6.676    genblk1[0].fdiv/tclkDiv_i_1_n_0
    SLICE_X39Y47         FDRE                                         r  genblk1[0].fdiv/tclkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.446    14.787    genblk1[0].fdiv/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  genblk1[0].fdiv/tclkDiv_reg/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.029    15.081    genblk1[0].fdiv/tclkDiv_reg
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  8.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 genblk1[0].fdiv/tclkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fdiv/tclkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.320%)  route 0.356ns (65.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.447    genblk1[0].fdiv/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  genblk1[0].fdiv/tclkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  genblk1[0].fdiv/tclkDiv_reg/Q
                         net (fo=2, routed)           0.356     1.944    genblk1[0].fdiv/tclk
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.989 r  genblk1[0].fdiv/tclkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.989    genblk1[0].fdiv/tclkDiv_i_1_n_0
    SLICE_X39Y47         FDRE                                         r  genblk1[0].fdiv/tclkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.833     1.960    genblk1[0].fdiv/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  genblk1[0].fdiv/tclkDiv_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.091     1.538    genblk1[0].fdiv/tclkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.451    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   genblk1[0].fdiv/tclkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   genblk1[0].fdiv/tclkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   genblk1[0].fdiv/tclkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   genblk1[0].fdiv/tclkDiv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   genblk1[0].fdiv/tclkDiv_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q7Seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.329ns  (logic 4.470ns (47.911%)  route 4.859ns (52.089%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE                         0.000     0.000 r  q7Seg/ps_reg[0]/C
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7Seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.303     1.759    q7Seg/ps[0]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.883 r  q7Seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.836     2.719    q7Seg/sel0[3]
    SLICE_X41Y18         LUT4 (Prop_lut4_I0_O)        0.152     2.871 r  q7Seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.720     5.591    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738     9.329 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.329    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7Seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.176ns  (logic 4.448ns (48.469%)  route 4.729ns (51.531%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE                         0.000     0.000 r  q7Seg/ps_reg[0]/C
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7Seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.288     1.744    q7Seg/ps[0]
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.868 r  q7Seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.836     2.704    q7Seg/sel0[1]
    SLICE_X41Y18         LUT4 (Prop_lut4_I3_O)        0.154     2.858 r  q7Seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.605     5.463    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714     9.176 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.176    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7Seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.086ns  (logic 4.239ns (46.658%)  route 4.846ns (53.342%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE                         0.000     0.000 r  q7Seg/ps_reg[0]/C
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7Seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.303     1.759    q7Seg/ps[0]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.883 r  q7Seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.838     2.721    q7Seg/sel0[3]
    SLICE_X41Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.845 r  q7Seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.705     5.550    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.086 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.086    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7Seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.081ns  (logic 4.233ns (46.614%)  route 4.848ns (53.386%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE                         0.000     0.000 r  q7Seg/ps_reg[0]/C
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7Seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.303     1.759    q7Seg/ps[0]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.883 r  q7Seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.836     2.719    q7Seg/sel0[3]
    SLICE_X41Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.843 r  q7Seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.709     5.552    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.081 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.081    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7Seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.006ns  (logic 4.471ns (49.649%)  route 4.535ns (50.351%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE                         0.000     0.000 r  q7Seg/ps_reg[0]/C
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7Seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.303     1.759    q7Seg/ps[0]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.883 r  q7Seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.838     2.721    q7Seg/sel0[3]
    SLICE_X41Y18         LUT4 (Prop_lut4_I0_O)        0.152     2.873 r  q7Seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.394     5.267    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739     9.006 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.006    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7Seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.878ns  (logic 4.208ns (47.402%)  route 4.670ns (52.598%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE                         0.000     0.000 r  q7Seg/ps_reg[0]/C
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7Seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.288     1.744    q7Seg/ps[0]
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.868 r  q7Seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.836     2.704    q7Seg/sel0[1]
    SLICE_X41Y18         LUT4 (Prop_lut4_I3_O)        0.124     2.828 r  q7Seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.546     5.374    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.878 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.878    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7Seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.780ns  (logic 4.224ns (48.106%)  route 4.556ns (51.894%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE                         0.000     0.000 r  q7Seg/ps_reg[0]/C
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7Seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.303     1.759    q7Seg/ps[0]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.883 f  q7Seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.604     2.487    q7Seg/sel0[3]
    SLICE_X41Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.611 r  q7Seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.649     5.260    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.780 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.780    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7Seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.733ns  (logic 4.319ns (55.851%)  route 3.414ns (44.149%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE                         0.000     0.000 r  q7Seg/ps_reg[1]/C
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7Seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.695     1.151    q7Seg/ps[1]
    SLICE_X40Y21         LUT2 (Prop_lut2_I0_O)        0.152     1.303 r  q7Seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.719     4.022    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     7.733 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.733    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7Seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.613ns  (logic 4.320ns (56.748%)  route 3.293ns (43.252%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE                         0.000     0.000 r  q7Seg/ps_reg[1]/C
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7Seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.692     1.148    q7Seg/ps[1]
    SLICE_X40Y21         LUT2 (Prop_lut2_I0_O)        0.152     1.300 r  q7Seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.601     3.901    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     7.613 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.613    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7Seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.426ns  (logic 4.331ns (58.323%)  route 3.095ns (41.677%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE                         0.000     0.000 r  q7Seg/ps_reg[1]/C
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7Seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.469     0.925    q7Seg/ps[1]
    SLICE_X41Y21         LUT2 (Prop_lut2_I1_O)        0.150     1.075 r  q7Seg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.626     3.701    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     7.426 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.426    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sd0/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd0/outbtn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE                         0.000     0.000 r  sd0/state_reg/C
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sd0/state_reg/Q
                         net (fo=2, routed)           0.097     0.238    sd0/p_0_in[0]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  sd0/outbtn_i_1__6/O
                         net (fo=1, routed)           0.000     0.283    sd0/outbtn_i_1__6_n_0
    SLICE_X37Y17         FDRE                                         r  sd0/outbtn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd2/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd2/outbtn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE                         0.000     0.000 r  sd2/state_reg/C
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sd2/state_reg/Q
                         net (fo=2, routed)           0.099     0.240    sd2/p_0_in[0]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.285 r  sd2/outbtn_i_1__3/O
                         net (fo=1, routed)           0.000     0.285    sd2/outbtn_i_1__3_n_0
    SLICE_X38Y15         FDRE                                         r  sd2/outbtn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 su1/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            su1/outbtn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.600%)  route 0.168ns (47.400%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE                         0.000     0.000 r  su1/state_reg/C
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  su1/state_reg/Q
                         net (fo=2, routed)           0.168     0.309    su1/p_0_in[0]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.354 r  su1/outbtn_i_1/O
                         net (fo=1, routed)           0.000     0.354    su1/outbtn_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  su1/outbtn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fdivTarget/tclkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fdivTarget/tclkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE                         0.000     0.000 r  fdivTarget/tclkDiv_reg/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  fdivTarget/tclkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    fdivTarget/tclkDiv_reg_0
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  fdivTarget/tclkDiv_i_1__17/O
                         net (fo=1, routed)           0.000     0.354    fdivTarget/tclkDiv_i_1__17_n_0
    SLICE_X35Y46         FDRE                                         r  fdivTarget/tclkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[11].fdiv/tclkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[11].fdiv/tclkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE                         0.000     0.000 r  genblk1[11].fdiv/tclkDiv_reg/C
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[11].fdiv/tclkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[11].fdiv/tclkDiv_reg_0
    SLICE_X35Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[11].fdiv/tclkDiv_i_1__10/O
                         net (fo=1, routed)           0.000     0.354    genblk1[11].fdiv/tclkDiv_i_1__10_n_0
    SLICE_X35Y49         FDRE                                         r  genblk1[11].fdiv/tclkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[12].fdiv/tclkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[12].fdiv/tclkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE                         0.000     0.000 r  genblk1[12].fdiv/tclkDiv_reg/C
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[12].fdiv/tclkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[12].fdiv/tclkDiv_reg_0
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[12].fdiv/tclkDiv_i_1__11/O
                         net (fo=1, routed)           0.000     0.354    genblk1[12].fdiv/tclkDiv_i_1__11_n_0
    SLICE_X35Y48         FDRE                                         r  genblk1[12].fdiv/tclkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[13].fdiv/tclkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[13].fdiv/tclkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE                         0.000     0.000 r  genblk1[13].fdiv/tclkDiv_reg/C
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[13].fdiv/tclkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[13].fdiv/tclkDiv_reg_0
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[13].fdiv/tclkDiv_i_1__12/O
                         net (fo=1, routed)           0.000     0.354    genblk1[13].fdiv/tclkDiv_i_1__12_n_0
    SLICE_X35Y47         FDRE                                         r  genblk1[13].fdiv/tclkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[17].fdiv/tclkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[17].fdiv/tclkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE                         0.000     0.000 r  genblk1[17].fdiv/tclkDiv_reg/C
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[17].fdiv/tclkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[17].fdiv/tclkDiv_reg_0
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[17].fdiv/tclkDiv_i_1__16/O
                         net (fo=1, routed)           0.000     0.354    genblk1[17].fdiv/tclkDiv_i_1__16_n_0
    SLICE_X33Y46         FDRE                                         r  genblk1[17].fdiv/tclkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].fdiv/tclkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[2].fdiv/tclkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE                         0.000     0.000 r  genblk1[2].fdiv/tclkDiv_reg/C
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[2].fdiv/tclkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[2].fdiv/tclkDiv_reg_0
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[2].fdiv/tclkDiv_i_1__1/O
                         net (fo=1, routed)           0.000     0.354    genblk1[2].fdiv/tclkDiv_i_1__1_n_0
    SLICE_X37Y46         FDRE                                         r  genblk1[2].fdiv/tclkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[8].fdiv/tclkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[8].fdiv/tclkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE                         0.000     0.000 r  genblk1[8].fdiv/tclkDiv_reg/C
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[8].fdiv/tclkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[8].fdiv/tclkDiv_reg_0
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[8].fdiv/tclkDiv_i_1__7/O
                         net (fo=1, routed)           0.000     0.354    genblk1[8].fdiv/tclkDiv_i_1__7_n_0
    SLICE_X33Y47         FDRE                                         r  genblk1[8].fdiv/tclkDiv_reg/D
  -------------------------------------------------------------------    -------------------





