INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/reports/kernel
	Log files: /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/logs/kernel
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/kernel.xo.compile_summary, at Thu Oct 17 03:36:06 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Oct 17 03:36:06 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/reports/kernel/v++_compile_kernel_guidance.html', at Thu Oct 17 03:36:07 2024
INFO: [v++ 60-895]   Target platform: /mnt/seas/home1/e/ese5320/u96v2_sbc_base/u96v2_sbc_base.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/mnt/seas/home1/e/ese5320/u96v2_sbc_base/hw/u96v2_sbc_base.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: u96v2_sbc_base
INFO: [v++ 60-242] Creating kernel: 'mmult_fpga'

===>The following messages were generated while  performing high-level synthesis for kernel: mmult_fpga Log file: /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/kernel/mmult_fpga/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_65_2_VITIS_LOOP_66_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_65_2_VITIS_LOOP_66_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_86_4_VITIS_LOOP_88_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 263, loop 'VITIS_LOOP_86_4_VITIS_LOOP_88_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_103_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_103_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/reports/kernel/system_estimate_kernel.xtxt
INFO: [v++ 60-586] Created kernel.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/kernel.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 58s
