<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="0" build_time="0">
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVHD" build_result="0" update_result="3" update_time="0"/>
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1496057103"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1496057091">
            <Task name="Map" build_result="2" update_result="0" update_time="1496057091"/>
            <Task name="MapTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVHDLSimFile" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1496057099">
            <Task name="PAR" build_result="2" update_result="0" update_time="1496057099"/>
            <Task name="PARTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1496055334">
            <Task name="Synplify_Synthesis" build_result="2" update_result="0" update_time="1496055334"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="0" update_result="2" update_time="1496055322"/>
            <Task name="SSO" build_result="0" update_result="2" update_time="0"/>
            <Task name="PIODRC" build_result="0" update_result="2" update_time="0"/>
            <Task name="BKM" build_result="0" update_result="2" update_time="0"/>
            <Task name="DEC" build_result="0" update_result="2" update_time="0"/>
        </Milestone>
        <Milestone name="Translate" build_result="2" build_time="1496055334">
            <Task name="Translate" build_result="2" update_result="0" update_time="1496055334"/>
        </Milestone>
        <Report name="Laboratorinis4VHDL_impl1.bgn" last_build_time="1496057103" last_build_size="3519"/>
        <Report name="Laboratorinis4VHDL_impl1.edi" last_build_time="1496055332" last_build_size="20868"/>
        <Report name="Laboratorinis4VHDL_impl1.jed" last_build_time="1496057103" last_build_size="1268460"/>
        <Report name="Laboratorinis4VHDL_impl1.ncd" last_build_time="1496057099" last_build_size="24927"/>
        <Report name="Laboratorinis4VHDL_impl1.ngd" last_build_time="1496055334" last_build_size="22885"/>
        <Report name="Laboratorinis4VHDL_impl1_map.ncd" last_build_time="1496057091" last_build_size="17760"/>
    </Strategy>
</BuildStatus>
