PPA Report for counter_reset_gen.v (Module: counter_reset_gen)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 6
FF Count: 5
IO Count: 3
Cell Count: 24

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1013.17 MHz
Reg-to-Reg Critical Path Delay: 0.850 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
