
ubuntu-preinstalled/colrm:     file format elf32-littlearm


Disassembly of section .init:

000005ec <.init>:
 5ec:	push	{r3, lr}
 5f0:	bl	890 <abort@plt+0x1d0>
 5f4:	pop	{r3, pc}

Disassembly of section .plt:

000005f8 <__cxa_finalize@plt-0x14>:
 5f8:	push	{lr}		; (str lr, [sp, #-4]!)
 5fc:	ldr	lr, [pc, #4]	; 608 <__cxa_finalize@plt-0x4>
 600:	add	lr, pc, lr
 604:	ldr	pc, [lr, #8]!
 608:	andeq	r0, r1, ip, ror r9

0000060c <__cxa_finalize@plt>:
 60c:	add	ip, pc, #0, 12
 610:	add	ip, ip, #16, 20	; 0x10000
 614:	ldr	pc, [ip, #2428]!	; 0x97c

00000618 <strtol@plt>:
 618:	add	ip, pc, #0, 12
 61c:	add	ip, ip, #16, 20	; 0x10000
 620:	ldr	pc, [ip, #2420]!	; 0x974

00000624 <wcwidth@plt>:
 624:	add	ip, pc, #0, 12
 628:	add	ip, ip, #16, 20	; 0x10000
 62c:	ldr	pc, [ip, #2412]!	; 0x96c

00000630 <ferror@plt>:
 630:	add	ip, pc, #0, 12
 634:	add	ip, ip, #16, 20	; 0x10000
 638:	ldr	pc, [ip, #2404]!	; 0x964

0000063c <err@plt>:
 63c:	add	ip, pc, #0, 12
 640:	add	ip, ip, #16, 20	; 0x10000
 644:	ldr	pc, [ip, #2396]!	; 0x95c

00000648 <putwchar@plt>:
 648:	add	ip, pc, #0, 12
 64c:	add	ip, ip, #16, 20	; 0x10000
 650:	ldr	pc, [ip, #2388]!	; 0x954

00000654 <fwrite@plt>:
 654:	add	ip, pc, #0, 12
 658:	add	ip, ip, #16, 20	; 0x10000
 65c:	ldr	pc, [ip, #2380]!	; 0x94c

00000660 <__libc_start_main@plt>:
 660:	add	ip, pc, #0, 12
 664:	add	ip, ip, #16, 20	; 0x10000
 668:	ldr	pc, [ip, #2372]!	; 0x944

0000066c <__gmon_start__@plt>:
 66c:	add	ip, pc, #0, 12
 670:	add	ip, ip, #16, 20	; 0x10000
 674:	ldr	pc, [ip, #2364]!	; 0x93c

00000678 <exit@plt>:
 678:	add	ip, pc, #0, 12
 67c:	add	ip, ip, #16, 20	; 0x10000
 680:	ldr	pc, [ip, #2356]!	; 0x934

00000684 <feof@plt>:
 684:	add	ip, pc, #0, 12
 688:	add	ip, ip, #16, 20	; 0x10000
 68c:	ldr	pc, [ip, #2348]!	; 0x92c

00000690 <getopt@plt>:
 690:	add	ip, pc, #0, 12
 694:	add	ip, ip, #16, 20	; 0x10000
 698:	ldr	pc, [ip, #2340]!	; 0x924

0000069c <getwchar@plt>:
 69c:	add	ip, pc, #0, 12
 6a0:	add	ip, ip, #16, 20	; 0x10000
 6a4:	ldr	pc, [ip, #2332]!	; 0x91c

000006a8 <setlocale@plt>:
 6a8:	add	ip, pc, #0, 12
 6ac:	add	ip, ip, #16, 20	; 0x10000
 6b0:	ldr	pc, [ip, #2324]!	; 0x914

000006b4 <errx@plt>:
 6b4:	add	ip, pc, #0, 12
 6b8:	add	ip, ip, #16, 20	; 0x10000
 6bc:	ldr	pc, [ip, #2316]!	; 0x90c

000006c0 <abort@plt>:
 6c0:	add	ip, pc, #0, 12
 6c4:	add	ip, ip, #16, 20	; 0x10000
 6c8:	ldr	pc, [ip, #2308]!	; 0x904

Disassembly of section .text:

000006cc <.text>:
 6cc:	push	{r2, r4, r6, r9, fp, lr}
 6d0:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
 6d4:	strmi	fp, [sp], -r5, lsl #1
 6d8:	blmi	1491f24 <abort@plt+0x1491864>
 6dc:	strmi	r9, [r0], r1, lsl #4
 6e0:	andcs	r4, r6, r1, asr sl
 6e4:	ldrbtmi	r4, [sl], #-3153	; 0xfffff3af
 6e8:	ldmpl	r3, {r2, r3, r4, r5, r6, sl, lr}^
 6ec:	movwls	r6, #14363	; 0x381b
 6f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
 6f4:	svc	0x00d8f7ff
 6f8:	strtmi	r9, [r9], -r1, lsl #20
 6fc:			; <UNDEFINED> instruction: 0xf7ff4640
 700:	andcc	lr, r1, r8, asr #31
 704:	blmi	12b4b48 <abort@plt+0x12b4488>
 708:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
 70c:	stmdaeq	r6, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
 710:	svceq	0x0001f1b8
 714:	streq	lr, [r6, r5, lsl #22]
 718:			; <UNDEFINED> instruction: 0xf1b8d04c
 71c:	rsble	r0, r5, r2, lsl #30
 720:	svceq	0x0000f1b8
 724:			; <UNDEFINED> instruction: 0xf000d001
 728:			; <UNDEFINED> instruction: 0x4647f917
 72c:	bmi	1052238 <abort@plt+0x1051b78>
 730:			; <UNDEFINED> instruction: 0xf687fab7
 734:	strcs	r4, [r0, #-2880]	; 0xfffff4c0
 738:			; <UNDEFINED> instruction: 0xf8540976
 73c:			; <UNDEFINED> instruction: 0xf854a002
 740:			; <UNDEFINED> instruction: 0xf7ffb003
 744:	mcrrne	15, 10, lr, r3, cr12
 748:	blcs	2d1f60 <abort@plt+0x2d18a0>
 74c:	ldm	pc, {r0, r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
 750:	strteq	pc, [sl], -r3
 754:	streq	r0, [r6], -r6, lsl #12
 758:	strcs	r0, [r6], -r6, lsl #12
 75c:			; <UNDEFINED> instruction: 0xf7ff2f22
 760:	stmdacs	r0, {r1, r5, r6, r8, r9, sl, fp, sp, lr, pc}
 764:	stmdane	sp!, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}
 768:	svclt	0x002c42bd
 76c:			; <UNDEFINED> instruction: 0xf0464633
 770:	ldmdblt	r3!, {r0, r8, r9}
 774:	svclt	0x00944545
 778:			; <UNDEFINED> instruction: 0xf0092300
 77c:	blcs	1388 <abort@plt+0xcc8>
 780:			; <UNDEFINED> instruction: 0x4620d0df
 784:	svc	0x0060f7ff
 788:	bicsle	r3, sl, r1
 78c:	ldrdeq	pc, [r0], -fp
 790:			; <UNDEFINED> instruction: 0xf8f8f000
 794:	strcc	lr, [r8, #-2005]	; 0xfffff82b
 798:	streq	pc, [r7, #-37]	; 0xffffffdb
 79c:	stccs	7, cr14, [r0, #-912]	; 0xfffffc70
 7a0:	stccc	0, cr13, [r1, #-956]	; 0xfffffc44
 7a4:			; <UNDEFINED> instruction: 0xf8dae7e0
 7a8:			; <UNDEFINED> instruction: 0xf0000000
 7ac:	ldrb	pc, [fp, fp, ror #17]	; <UNPREDICTABLE>
 7b0:	ldrb	r2, [r9, r0, lsl #10]
 7b4:			; <UNDEFINED> instruction: 0xf04fa902
 7b8:			; <UNDEFINED> instruction: 0xf8550800
 7bc:	andcs	r0, sl, #38	; 0x26
 7c0:	svc	0x002af7ff
 7c4:			; <UNDEFINED> instruction: 0xb3204607
 7c8:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}
 7cc:			; <UNDEFINED> instruction: 0xf1b8bb0b
 7d0:	svclt	0x00180900
 7d4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
 7d8:	adcle	r4, r8, #128, 10	; 0x20000000
 7dc:	svceq	0x0000f1b9
 7e0:	ldmdbmi	r6, {r0, r2, r5, r7, ip, lr, pc}
 7e4:	ldrbtmi	r2, [r9], #-1
 7e8:	svc	0x0064f7ff
 7ec:	ldmdavs	r8!, {r1, r8, fp, sp, pc}^
 7f0:	tstls	r1, sl, lsl #4
 7f4:	svc	0x0010f7ff
 7f8:	smlawblt	r0, r0, r6, r4
 7fc:	stmdbls	r1, {r1, r8, r9, fp, ip, pc}
 800:	blcs	1e874 <abort@plt+0x1e1b4>
 804:	stmdbmi	lr, {r0, r3, r4, r6, r7, ip, lr, pc}
 808:	ldmdavs	sl!, {r0, sp}^
 80c:			; <UNDEFINED> instruction: 0xf7ff4479
 810:	stmdbmi	ip, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
 814:			; <UNDEFINED> instruction: 0xf8552001
 818:	ldrbtmi	r2, [r9], #-38	; 0xffffffda
 81c:	svc	0x004af7ff
 820:	andeq	r0, r0, sl, ror #6
 824:	andeq	r0, r0, r8, asr r0
 828:	muleq	r1, sl, r8
 82c:	muleq	r1, r8, r8
 830:	andeq	r0, r0, ip, asr r0
 834:	andeq	r0, r0, r8, rrx
 838:	andeq	r0, r0, r0, ror r0
 83c:	andeq	r0, r0, r6, lsl #5
 840:	andeq	r0, r0, r8, asr #4
 844:	andeq	r0, r0, sl, lsr r2
 848:	bleq	3c98c <abort@plt+0x3c2cc>
 84c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 850:	strbtmi	fp, [sl], -r2, lsl #24
 854:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 858:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 85c:	ldrmi	sl, [sl], #776	; 0x308
 860:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 864:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 868:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 86c:			; <UNDEFINED> instruction: 0xf85a4b06
 870:	stmdami	r6, {r0, r1, ip, sp}
 874:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 878:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
 87c:	svc	0x0020f7ff
 880:	andeq	r0, r1, r4, lsl #14
 884:	andeq	r0, r0, ip, asr #32
 888:	andeq	r0, r0, ip, rrx
 88c:	andeq	r0, r0, r4, ror r0
 890:	ldr	r3, [pc, #20]	; 8ac <abort@plt+0x1ec>
 894:	ldr	r2, [pc, #20]	; 8b0 <abort@plt+0x1f0>
 898:	add	r3, pc, r3
 89c:	ldr	r2, [r3, r2]
 8a0:	cmp	r2, #0
 8a4:	bxeq	lr
 8a8:	b	66c <__gmon_start__@plt>
 8ac:	andeq	r0, r1, r4, ror #13
 8b0:	andeq	r0, r0, r4, rrx
 8b4:	blmi	1d28d4 <abort@plt+0x1d2214>
 8b8:	bmi	1d1aa0 <abort@plt+0x1d13e0>
 8bc:	addmi	r4, r3, #2063597568	; 0x7b000000
 8c0:	andle	r4, r3, sl, ror r4
 8c4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 8c8:	ldrmi	fp, [r8, -r3, lsl #2]
 8cc:	svclt	0x00004770
 8d0:	andeq	r0, r1, ip, asr #14
 8d4:	andeq	r0, r1, r8, asr #14
 8d8:	andeq	r0, r1, r0, asr #13
 8dc:	andeq	r0, r0, r4, asr r0
 8e0:	stmdbmi	r9, {r3, fp, lr}
 8e4:	bmi	251acc <abort@plt+0x25140c>
 8e8:	bne	251ad4 <abort@plt+0x251414>
 8ec:	svceq	0x00cb447a
 8f0:			; <UNDEFINED> instruction: 0x01a1eb03
 8f4:	andle	r1, r3, r9, asr #32
 8f8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 8fc:	ldrmi	fp, [r8, -r3, lsl #2]
 900:	svclt	0x00004770
 904:	andeq	r0, r1, r0, lsr #14
 908:	andeq	r0, r1, ip, lsl r7
 90c:	muleq	r1, r4, r6
 910:	andeq	r0, r0, r8, ror r0
 914:	blmi	2add3c <abort@plt+0x2ad67c>
 918:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 91c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 920:	blmi	26eed4 <abort@plt+0x26e814>
 924:	ldrdlt	r5, [r3, -r3]!
 928:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 92c:			; <UNDEFINED> instruction: 0xf7ff6818
 930:			; <UNDEFINED> instruction: 0xf7ffee6e
 934:	blmi	1c0838 <abort@plt+0x1c0178>
 938:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 93c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 940:	andeq	r0, r1, sl, ror #13
 944:	andeq	r0, r1, r4, ror #12
 948:	andeq	r0, r0, r0, asr r0
 94c:	ldrdeq	r0, [r1], -r6
 950:	andeq	r0, r1, sl, asr #13
 954:	svclt	0x0000e7c4
 958:	andscs	fp, ip, #8, 10	; 0x2000000
 95c:	tstcs	r1, r6, lsl #22
 960:	ldrbtmi	r4, [fp], #-3078	; 0xfffff3fa
 964:	ldmdbpl	fp, {r1, r2, fp, lr}
 968:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
 96c:	mrc	7, 3, APSR_nzcv, cr2, cr15, {7}
 970:			; <UNDEFINED> instruction: 0xf7ff2001
 974:	svclt	0x0000ee82
 978:	andeq	r0, r1, lr, lsl r6
 97c:	andeq	r0, r0, r0, rrx
 980:	strheq	r0, [r0], -r8
 984:			; <UNDEFINED> instruction: 0x4604b538
 988:	ldrbtmi	r4, [sp], #-3341	; 0xfffff2f3
 98c:	mrc	7, 3, APSR_nzcv, cr10, cr15, {7}
 990:	andcs	fp, r0, r0, lsl r1
 994:	mrc	7, 3, APSR_nzcv, cr0, cr15, {7}
 998:			; <UNDEFINED> instruction: 0xf7ff4620
 99c:	stmdblt	r0, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
 9a0:	blmi	22fe88 <abort@plt+0x22f7c8>
 9a4:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
 9a8:	mulle	r6, ip, r2
 9ac:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
 9b0:	andcs	r4, r1, r6, lsl #18
 9b4:			; <UNDEFINED> instruction: 0xf7ff4479
 9b8:	bmi	17c2c8 <abort@plt+0x17bc08>
 9bc:			; <UNDEFINED> instruction: 0xe7f7447a
 9c0:	strdeq	r0, [r1], -r6
 9c4:	andeq	r0, r0, r8, rrx
 9c8:	muleq	r0, sl, r0
 9cc:	muleq	r0, ip, r0
 9d0:	andeq	r0, r0, r4, lsl #1
 9d4:	mvnsmi	lr, #737280	; 0xb4000
 9d8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 9dc:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 9e0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 9e4:	mcr	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
 9e8:	blne	1d91be4 <abort@plt+0x1d91524>
 9ec:	strhle	r1, [sl], -r6
 9f0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 9f4:	svccc	0x0004f855
 9f8:	strbmi	r3, [sl], -r1, lsl #8
 9fc:	ldrtmi	r4, [r8], -r1, asr #12
 a00:	adcmi	r4, r6, #152, 14	; 0x2600000
 a04:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 a08:	svclt	0x000083f8
 a0c:	muleq	r1, sl, r4
 a10:	muleq	r1, r0, r4
 a14:	svclt	0x00004770

Disassembly of section .fini:

00000a18 <.fini>:
 a18:	push	{r3, lr}
 a1c:	pop	{r3, pc}
