rom_atk_image.v,verilog,xil_defaultlib,../../../../test090_plane_war.srcs/sources_1/ip/rom_atk_image/sim/rom_atk_image.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
