
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,42}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,42}                          Premise(F3)
	S4= GPR[rS]=a                                               Premise(F4)
	S5= GPR[rT]=b                                               Premise(F5)

IF	S6= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S7= PC.Out=addr                                             PC-Out(S1)
	S8= CP0.ASID=>IMMU.PID                                      Premise(F6)
	S9= IMMU.PID=pid                                            Path(S6,S8)
	S10= PC.Out=>IMMU.IEA                                       Premise(F7)
	S11= IMMU.IEA=addr                                          Path(S7,S10)
	S12= IMMU.Addr={pid,addr}                                   IMMU-Search(S9,S11)
	S13= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S9,S11)
	S14= IMMU.Addr=>IAddrReg.In                                 Premise(F8)
	S15= IAddrReg.In={pid,addr}                                 Path(S12,S14)
	S16= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F9)
	S17= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S13,S16)
	S18= PC.Out=>ICache.IEA                                     Premise(F10)
	S19= ICache.IEA=addr                                        Path(S7,S18)
	S20= ICache.Hit=ICacheHit(addr)                             ICache-Search(S19)
	S21= ICache.Out={0,rS,rT,rD,0,42}                           ICache-Search(S19,S3)
	S22= ICache.Out=>IR_IMMU.In                                 Premise(F11)
	S23= IR_IMMU.In={0,rS,rT,rD,0,42}                           Path(S21,S22)
	S24= ICache.Out=>ICacheReg.In                               Premise(F12)
	S25= ICacheReg.In={0,rS,rT,rD,0,42}                         Path(S21,S24)
	S26= ICache.Hit=>CU_IF.ICacheHit                            Premise(F13)
	S27= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S20,S26)
	S28= ICache.Out=>IR_ID.In                                   Premise(F14)
	S29= IR_ID.In={0,rS,rT,rD,0,42}                             Path(S21,S28)
	S30= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F15)
	S31= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F16)
	S32= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F17)
	S33= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F18)
	S34= ICache.Hit=>FU.ICacheHit                               Premise(F19)
	S35= FU.ICacheHit=ICacheHit(addr)                           Path(S20,S34)
	S36= FU.Halt_IF=>CU_IF.Halt                                 Premise(F20)
	S37= FU.Bub_IF=>CU_IF.Bub                                   Premise(F21)
	S38= CtrlASIDIn=0                                           Premise(F22)
	S39= CtrlCP0=0                                              Premise(F23)
	S40= CP0[ASID]=pid                                          CP0-Hold(S0,S39)
	S41= CtrlEPCIn=0                                            Premise(F24)
	S42= CtrlExCodeIn=0                                         Premise(F25)
	S43= CtrlIMMU=0                                             Premise(F26)
	S44= CtrlPC=0                                               Premise(F27)
	S45= CtrlPCInc=1                                            Premise(F28)
	S46= PC[Out]=addr+4                                         PC-Inc(S1,S44,S45)
	S47= PC[CIA]=addr                                           PC-Inc(S1,S44,S45)
	S48= CtrlIAddrReg=0                                         Premise(F29)
	S49= CtrlICache=0                                           Premise(F30)
	S50= ICache[addr]={0,rS,rT,rD,0,42}                         ICache-Hold(S3,S49)
	S51= CtrlIR_IMMU=0                                          Premise(F31)
	S52= CtrlICacheReg=0                                        Premise(F32)
	S53= CtrlIR_ID=1                                            Premise(F33)
	S54= [IR_ID]={0,rS,rT,rD,0,42}                              IR_ID-Write(S29,S53)
	S55= CtrlIMem=0                                             Premise(F34)
	S56= IMem[{pid,addr}]={0,rS,rT,rD,0,42}                     IMem-Hold(S2,S55)
	S57= CtrlIRMux=0                                            Premise(F35)
	S58= CtrlGPR=0                                              Premise(F36)
	S59= GPR[rS]=a                                              GPR-Hold(S4,S58)
	S60= GPR[rT]=b                                              GPR-Hold(S5,S58)
	S61= CtrlA_EX=0                                             Premise(F37)
	S62= CtrlB_EX=0                                             Premise(F38)
	S63= CtrlIR_EX=0                                            Premise(F39)
	S64= CtrlALUOut_MEM=0                                       Premise(F40)
	S65= CtrlIR_MEM=0                                           Premise(F41)
	S66= CtrlIR_DMMU1=0                                         Premise(F42)
	S67= CtrlIR_WB=0                                            Premise(F43)
	S68= CtrlA_MEM=0                                            Premise(F44)
	S69= CtrlA_WB=0                                             Premise(F45)
	S70= CtrlB_MEM=0                                            Premise(F46)
	S71= CtrlB_WB=0                                             Premise(F47)
	S72= CtrlALUOut_DMMU1=0                                     Premise(F48)
	S73= CtrlALUOut_WB=0                                        Premise(F49)
	S74= CtrlIR_DMMU2=0                                         Premise(F50)
	S75= CtrlALUOut_DMMU2=0                                     Premise(F51)

ID	S76= CP0.ASID=pid                                           CP0-Read-ASID(S40)
	S77= PC.Out=addr+4                                          PC-Out(S46)
	S78= PC.CIA=addr                                            PC-Out(S47)
	S79= PC.CIA31_28=addr[31:28]                                PC-Out(S47)
	S80= IR_ID.Out={0,rS,rT,rD,0,42}                            IR-Out(S54)
	S81= IR_ID.Out31_26=0                                       IR-Out(S54)
	S82= IR_ID.Out25_21=rS                                      IR-Out(S54)
	S83= IR_ID.Out20_16=rT                                      IR-Out(S54)
	S84= IR_ID.Out15_11=rD                                      IR-Out(S54)
	S85= IR_ID.Out10_6=0                                        IR-Out(S54)
	S86= IR_ID.Out5_0=42                                        IR-Out(S54)
	S87= IR_ID.Out=>FU.IR_ID                                    Premise(F82)
	S88= FU.IR_ID={0,rS,rT,rD,0,42}                             Path(S80,S87)
	S89= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F83)
	S90= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F84)
	S91= IR_ID.Out31_26=>CU_ID.Op                               Premise(F85)
	S92= CU_ID.Op=0                                             Path(S81,S91)
	S93= IR_ID.Out25_21=>GPR.RReg1                              Premise(F86)
	S94= GPR.RReg1=rS                                           Path(S82,S93)
	S95= GPR.Rdata1=a                                           GPR-Read(S94,S59)
	S96= IR_ID.Out20_16=>GPR.RReg2                              Premise(F87)
	S97= GPR.RReg2=rT                                           Path(S83,S96)
	S98= GPR.Rdata2=b                                           GPR-Read(S97,S60)
	S99= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F88)
	S100= CU_ID.IRFunc=42                                       Path(S86,S99)
	S101= GPR.Rdata1=>FU.InID1                                  Premise(F89)
	S102= FU.InID1=a                                            Path(S95,S101)
	S103= FU.OutID1=FU(a)                                       FU-Forward(S102)
	S104= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F90)
	S105= FU.InID1_RReg=rS                                      Path(S82,S104)
	S106= FU.OutID1=>A_EX.In                                    Premise(F91)
	S107= A_EX.In=FU(a)                                         Path(S103,S106)
	S108= GPR.Rdata2=>FU.InID2                                  Premise(F92)
	S109= FU.InID2=b                                            Path(S98,S108)
	S110= FU.OutID2=FU(b)                                       FU-Forward(S109)
	S111= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F93)
	S112= FU.InID2_RReg=rT                                      Path(S83,S111)
	S113= FU.OutID2=>B_EX.In                                    Premise(F94)
	S114= B_EX.In=FU(b)                                         Path(S110,S113)
	S115= IR_ID.Out=>IR_EX.In                                   Premise(F95)
	S116= IR_EX.In={0,rS,rT,rD,0,42}                            Path(S80,S115)
	S117= FU.Halt_ID=>CU_ID.Halt                                Premise(F96)
	S118= FU.Bub_ID=>CU_ID.Bub                                  Premise(F97)
	S119= CtrlASIDIn=0                                          Premise(F98)
	S120= CtrlCP0=0                                             Premise(F99)
	S121= CP0[ASID]=pid                                         CP0-Hold(S40,S120)
	S122= CtrlEPCIn=0                                           Premise(F100)
	S123= CtrlExCodeIn=0                                        Premise(F101)
	S124= CtrlIMMU=0                                            Premise(F102)
	S125= CtrlPC=0                                              Premise(F103)
	S126= CtrlPCInc=0                                           Premise(F104)
	S127= PC[CIA]=addr                                          PC-Hold(S47,S126)
	S128= PC[Out]=addr+4                                        PC-Hold(S46,S125,S126)
	S129= CtrlIAddrReg=0                                        Premise(F105)
	S130= CtrlICache=0                                          Premise(F106)
	S131= ICache[addr]={0,rS,rT,rD,0,42}                        ICache-Hold(S50,S130)
	S132= CtrlIR_IMMU=0                                         Premise(F107)
	S133= CtrlICacheReg=0                                       Premise(F108)
	S134= CtrlIR_ID=0                                           Premise(F109)
	S135= [IR_ID]={0,rS,rT,rD,0,42}                             IR_ID-Hold(S54,S134)
	S136= CtrlIMem=0                                            Premise(F110)
	S137= IMem[{pid,addr}]={0,rS,rT,rD,0,42}                    IMem-Hold(S56,S136)
	S138= CtrlIRMux=0                                           Premise(F111)
	S139= CtrlGPR=0                                             Premise(F112)
	S140= GPR[rS]=a                                             GPR-Hold(S59,S139)
	S141= GPR[rT]=b                                             GPR-Hold(S60,S139)
	S142= CtrlA_EX=1                                            Premise(F113)
	S143= [A_EX]=FU(a)                                          A_EX-Write(S107,S142)
	S144= CtrlB_EX=1                                            Premise(F114)
	S145= [B_EX]=FU(b)                                          B_EX-Write(S114,S144)
	S146= CtrlIR_EX=1                                           Premise(F115)
	S147= [IR_EX]={0,rS,rT,rD,0,42}                             IR_EX-Write(S116,S146)
	S148= CtrlALUOut_MEM=0                                      Premise(F116)
	S149= CtrlIR_MEM=0                                          Premise(F117)
	S150= CtrlIR_DMMU1=0                                        Premise(F118)
	S151= CtrlIR_WB=0                                           Premise(F119)
	S152= CtrlA_MEM=0                                           Premise(F120)
	S153= CtrlA_WB=0                                            Premise(F121)
	S154= CtrlB_MEM=0                                           Premise(F122)
	S155= CtrlB_WB=0                                            Premise(F123)
	S156= CtrlALUOut_DMMU1=0                                    Premise(F124)
	S157= CtrlALUOut_WB=0                                       Premise(F125)
	S158= CtrlIR_DMMU2=0                                        Premise(F126)
	S159= CtrlALUOut_DMMU2=0                                    Premise(F127)

EX	S160= CP0.ASID=pid                                          CP0-Read-ASID(S121)
	S161= PC.CIA=addr                                           PC-Out(S127)
	S162= PC.CIA31_28=addr[31:28]                               PC-Out(S127)
	S163= PC.Out=addr+4                                         PC-Out(S128)
	S164= IR_ID.Out={0,rS,rT,rD,0,42}                           IR-Out(S135)
	S165= IR_ID.Out31_26=0                                      IR-Out(S135)
	S166= IR_ID.Out25_21=rS                                     IR-Out(S135)
	S167= IR_ID.Out20_16=rT                                     IR-Out(S135)
	S168= IR_ID.Out15_11=rD                                     IR-Out(S135)
	S169= IR_ID.Out10_6=0                                       IR-Out(S135)
	S170= IR_ID.Out5_0=42                                       IR-Out(S135)
	S171= A_EX.Out=FU(a)                                        A_EX-Out(S143)
	S172= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S143)
	S173= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S143)
	S174= B_EX.Out=FU(b)                                        B_EX-Out(S145)
	S175= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S145)
	S176= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S145)
	S177= IR_EX.Out={0,rS,rT,rD,0,42}                           IR_EX-Out(S147)
	S178= IR_EX.Out31_26=0                                      IR_EX-Out(S147)
	S179= IR_EX.Out25_21=rS                                     IR_EX-Out(S147)
	S180= IR_EX.Out20_16=rT                                     IR_EX-Out(S147)
	S181= IR_EX.Out15_11=rD                                     IR_EX-Out(S147)
	S182= IR_EX.Out10_6=0                                       IR_EX-Out(S147)
	S183= IR_EX.Out5_0=42                                       IR_EX-Out(S147)
	S184= IR_EX.Out=>FU.IR_EX                                   Premise(F128)
	S185= FU.IR_EX={0,rS,rT,rD,0,42}                            Path(S177,S184)
	S186= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F129)
	S187= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F130)
	S188= IR_EX.Out31_26=>CU_EX.Op                              Premise(F131)
	S189= CU_EX.Op=0                                            Path(S178,S188)
	S190= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F132)
	S191= CU_EX.IRFunc=42                                       Path(S183,S190)
	S192= A_EX.Out=>ALU.A                                       Premise(F133)
	S193= ALU.A=FU(a)                                           Path(S171,S192)
	S194= B_EX.Out=>ALU.B                                       Premise(F134)
	S195= ALU.B=FU(b)                                           Path(S174,S194)
	S196= ALU.Func=6'b010111                                    Premise(F135)
	S197= ALU.Out={31{0},(FU(a)<FU(b))}                         ALU(S193,S195)
	S198= ALU.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]               ALU(S193,S195)
	S199= ALU.CMP=Compare0({31{0},(FU(a)<FU(b))})               ALU(S193,S195)
	S200= ALU.OV=OverFlow({31{0},(FU(a)<FU(b))})                ALU(S193,S195)
	S201= ALU.CA=Carry({31{0},(FU(a)<FU(b))})                   ALU(S193,S195)
	S202= ALU.Out=>ALUOut_MEM.In                                Premise(F136)
	S203= ALUOut_MEM.In={31{0},(FU(a)<FU(b))}                   Path(S197,S202)
	S204= ALU.Out=>FU.InEX                                      Premise(F137)
	S205= FU.InEX={31{0},(FU(a)<FU(b))}                         Path(S197,S204)
	S206= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F138)
	S207= FU.InEX_WReg=rD                                       Path(S181,S206)
	S208= IR_EX.Out=>IR_MEM.In                                  Premise(F139)
	S209= IR_MEM.In={0,rS,rT,rD,0,42}                           Path(S177,S208)
	S210= CtrlASIDIn=0                                          Premise(F140)
	S211= CtrlCP0=0                                             Premise(F141)
	S212= CP0[ASID]=pid                                         CP0-Hold(S121,S211)
	S213= CtrlEPCIn=0                                           Premise(F142)
	S214= CtrlExCodeIn=0                                        Premise(F143)
	S215= CtrlIMMU=0                                            Premise(F144)
	S216= CtrlPC=0                                              Premise(F145)
	S217= CtrlPCInc=0                                           Premise(F146)
	S218= PC[CIA]=addr                                          PC-Hold(S127,S217)
	S219= PC[Out]=addr+4                                        PC-Hold(S128,S216,S217)
	S220= CtrlIAddrReg=0                                        Premise(F147)
	S221= CtrlICache=0                                          Premise(F148)
	S222= ICache[addr]={0,rS,rT,rD,0,42}                        ICache-Hold(S131,S221)
	S223= CtrlIR_IMMU=0                                         Premise(F149)
	S224= CtrlICacheReg=0                                       Premise(F150)
	S225= CtrlIR_ID=0                                           Premise(F151)
	S226= [IR_ID]={0,rS,rT,rD,0,42}                             IR_ID-Hold(S135,S225)
	S227= CtrlIMem=0                                            Premise(F152)
	S228= IMem[{pid,addr}]={0,rS,rT,rD,0,42}                    IMem-Hold(S137,S227)
	S229= CtrlIRMux=0                                           Premise(F153)
	S230= CtrlGPR=0                                             Premise(F154)
	S231= GPR[rS]=a                                             GPR-Hold(S140,S230)
	S232= GPR[rT]=b                                             GPR-Hold(S141,S230)
	S233= CtrlA_EX=0                                            Premise(F155)
	S234= [A_EX]=FU(a)                                          A_EX-Hold(S143,S233)
	S235= CtrlB_EX=0                                            Premise(F156)
	S236= [B_EX]=FU(b)                                          B_EX-Hold(S145,S235)
	S237= CtrlIR_EX=0                                           Premise(F157)
	S238= [IR_EX]={0,rS,rT,rD,0,42}                             IR_EX-Hold(S147,S237)
	S239= CtrlALUOut_MEM=1                                      Premise(F158)
	S240= [ALUOut_MEM]={31{0},(FU(a)<FU(b))}                    ALUOut_MEM-Write(S203,S239)
	S241= CtrlIR_MEM=1                                          Premise(F159)
	S242= [IR_MEM]={0,rS,rT,rD,0,42}                            IR_MEM-Write(S209,S241)
	S243= CtrlIR_DMMU1=0                                        Premise(F160)
	S244= CtrlIR_WB=0                                           Premise(F161)
	S245= CtrlA_MEM=0                                           Premise(F162)
	S246= CtrlA_WB=0                                            Premise(F163)
	S247= CtrlB_MEM=0                                           Premise(F164)
	S248= CtrlB_WB=0                                            Premise(F165)
	S249= CtrlALUOut_DMMU1=0                                    Premise(F166)
	S250= CtrlALUOut_WB=0                                       Premise(F167)
	S251= CtrlIR_DMMU2=0                                        Premise(F168)
	S252= CtrlALUOut_DMMU2=0                                    Premise(F169)

MEM	S253= CP0.ASID=pid                                          CP0-Read-ASID(S212)
	S254= PC.CIA=addr                                           PC-Out(S218)
	S255= PC.CIA31_28=addr[31:28]                               PC-Out(S218)
	S256= PC.Out=addr+4                                         PC-Out(S219)
	S257= IR_ID.Out={0,rS,rT,rD,0,42}                           IR-Out(S226)
	S258= IR_ID.Out31_26=0                                      IR-Out(S226)
	S259= IR_ID.Out25_21=rS                                     IR-Out(S226)
	S260= IR_ID.Out20_16=rT                                     IR-Out(S226)
	S261= IR_ID.Out15_11=rD                                     IR-Out(S226)
	S262= IR_ID.Out10_6=0                                       IR-Out(S226)
	S263= IR_ID.Out5_0=42                                       IR-Out(S226)
	S264= A_EX.Out=FU(a)                                        A_EX-Out(S234)
	S265= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S234)
	S266= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S234)
	S267= B_EX.Out=FU(b)                                        B_EX-Out(S236)
	S268= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S236)
	S269= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S236)
	S270= IR_EX.Out={0,rS,rT,rD,0,42}                           IR_EX-Out(S238)
	S271= IR_EX.Out31_26=0                                      IR_EX-Out(S238)
	S272= IR_EX.Out25_21=rS                                     IR_EX-Out(S238)
	S273= IR_EX.Out20_16=rT                                     IR_EX-Out(S238)
	S274= IR_EX.Out15_11=rD                                     IR_EX-Out(S238)
	S275= IR_EX.Out10_6=0                                       IR_EX-Out(S238)
	S276= IR_EX.Out5_0=42                                       IR_EX-Out(S238)
	S277= ALUOut_MEM.Out={31{0},(FU(a)<FU(b))}                  ALUOut_MEM-Out(S240)
	S278= ALUOut_MEM.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]        ALUOut_MEM-Out(S240)
	S279= ALUOut_MEM.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]        ALUOut_MEM-Out(S240)
	S280= IR_MEM.Out={0,rS,rT,rD,0,42}                          IR_MEM-Out(S242)
	S281= IR_MEM.Out31_26=0                                     IR_MEM-Out(S242)
	S282= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S242)
	S283= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S242)
	S284= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S242)
	S285= IR_MEM.Out10_6=0                                      IR_MEM-Out(S242)
	S286= IR_MEM.Out5_0=42                                      IR_MEM-Out(S242)
	S287= IR_MEM.Out=>FU.IR_MEM                                 Premise(F170)
	S288= FU.IR_MEM={0,rS,rT,rD,0,42}                           Path(S280,S287)
	S289= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F171)
	S290= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F172)
	S291= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F173)
	S292= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F174)
	S293= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F175)
	S294= CU_MEM.Op=0                                           Path(S281,S293)
	S295= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F176)
	S296= CU_MEM.IRFunc=42                                      Path(S286,S295)
	S297= IR_MEM.Out=>IR_DMMU1.In                               Premise(F177)
	S298= IR_DMMU1.In={0,rS,rT,rD,0,42}                         Path(S280,S297)
	S299= IR_MEM.Out=>IR_WB.In                                  Premise(F178)
	S300= IR_WB.In={0,rS,rT,rD,0,42}                            Path(S280,S299)
	S301= A_MEM.Out=>A_WB.In                                    Premise(F179)
	S302= B_MEM.Out=>B_WB.In                                    Premise(F180)
	S303= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F181)
	S304= ALUOut_DMMU1.In={31{0},(FU(a)<FU(b))}                 Path(S277,S303)
	S305= ALUOut_MEM.Out=>FU.InMEM                              Premise(F182)
	S306= FU.InMEM={31{0},(FU(a)<FU(b))}                        Path(S277,S305)
	S307= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F183)
	S308= FU.InMEM_WReg=rD                                      Path(S284,S307)
	S309= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F184)
	S310= ALUOut_WB.In={31{0},(FU(a)<FU(b))}                    Path(S277,S309)
	S311= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F185)
	S312= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F186)
	S313= CtrlASIDIn=0                                          Premise(F187)
	S314= CtrlCP0=0                                             Premise(F188)
	S315= CP0[ASID]=pid                                         CP0-Hold(S212,S314)
	S316= CtrlEPCIn=0                                           Premise(F189)
	S317= CtrlExCodeIn=0                                        Premise(F190)
	S318= CtrlIMMU=0                                            Premise(F191)
	S319= CtrlPC=0                                              Premise(F192)
	S320= CtrlPCInc=0                                           Premise(F193)
	S321= PC[CIA]=addr                                          PC-Hold(S218,S320)
	S322= PC[Out]=addr+4                                        PC-Hold(S219,S319,S320)
	S323= CtrlIAddrReg=0                                        Premise(F194)
	S324= CtrlICache=0                                          Premise(F195)
	S325= ICache[addr]={0,rS,rT,rD,0,42}                        ICache-Hold(S222,S324)
	S326= CtrlIR_IMMU=0                                         Premise(F196)
	S327= CtrlICacheReg=0                                       Premise(F197)
	S328= CtrlIR_ID=0                                           Premise(F198)
	S329= [IR_ID]={0,rS,rT,rD,0,42}                             IR_ID-Hold(S226,S328)
	S330= CtrlIMem=0                                            Premise(F199)
	S331= IMem[{pid,addr}]={0,rS,rT,rD,0,42}                    IMem-Hold(S228,S330)
	S332= CtrlIRMux=0                                           Premise(F200)
	S333= CtrlGPR=0                                             Premise(F201)
	S334= GPR[rS]=a                                             GPR-Hold(S231,S333)
	S335= GPR[rT]=b                                             GPR-Hold(S232,S333)
	S336= CtrlA_EX=0                                            Premise(F202)
	S337= [A_EX]=FU(a)                                          A_EX-Hold(S234,S336)
	S338= CtrlB_EX=0                                            Premise(F203)
	S339= [B_EX]=FU(b)                                          B_EX-Hold(S236,S338)
	S340= CtrlIR_EX=0                                           Premise(F204)
	S341= [IR_EX]={0,rS,rT,rD,0,42}                             IR_EX-Hold(S238,S340)
	S342= CtrlALUOut_MEM=0                                      Premise(F205)
	S343= [ALUOut_MEM]={31{0},(FU(a)<FU(b))}                    ALUOut_MEM-Hold(S240,S342)
	S344= CtrlIR_MEM=0                                          Premise(F206)
	S345= [IR_MEM]={0,rS,rT,rD,0,42}                            IR_MEM-Hold(S242,S344)
	S346= CtrlIR_DMMU1=1                                        Premise(F207)
	S347= [IR_DMMU1]={0,rS,rT,rD,0,42}                          IR_DMMU1-Write(S298,S346)
	S348= CtrlIR_WB=1                                           Premise(F208)
	S349= [IR_WB]={0,rS,rT,rD,0,42}                             IR_WB-Write(S300,S348)
	S350= CtrlA_MEM=0                                           Premise(F209)
	S351= CtrlA_WB=1                                            Premise(F210)
	S352= CtrlB_MEM=0                                           Premise(F211)
	S353= CtrlB_WB=1                                            Premise(F212)
	S354= CtrlALUOut_DMMU1=1                                    Premise(F213)
	S355= [ALUOut_DMMU1]={31{0},(FU(a)<FU(b))}                  ALUOut_DMMU1-Write(S304,S354)
	S356= CtrlALUOut_WB=1                                       Premise(F214)
	S357= [ALUOut_WB]={31{0},(FU(a)<FU(b))}                     ALUOut_WB-Write(S310,S356)
	S358= CtrlIR_DMMU2=0                                        Premise(F215)
	S359= CtrlALUOut_DMMU2=0                                    Premise(F216)

MEM(DMMU1)	S360= CP0.ASID=pid                                          CP0-Read-ASID(S315)
	S361= PC.CIA=addr                                           PC-Out(S321)
	S362= PC.CIA31_28=addr[31:28]                               PC-Out(S321)
	S363= PC.Out=addr+4                                         PC-Out(S322)
	S364= IR_ID.Out={0,rS,rT,rD,0,42}                           IR-Out(S329)
	S365= IR_ID.Out31_26=0                                      IR-Out(S329)
	S366= IR_ID.Out25_21=rS                                     IR-Out(S329)
	S367= IR_ID.Out20_16=rT                                     IR-Out(S329)
	S368= IR_ID.Out15_11=rD                                     IR-Out(S329)
	S369= IR_ID.Out10_6=0                                       IR-Out(S329)
	S370= IR_ID.Out5_0=42                                       IR-Out(S329)
	S371= A_EX.Out=FU(a)                                        A_EX-Out(S337)
	S372= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S337)
	S373= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S337)
	S374= B_EX.Out=FU(b)                                        B_EX-Out(S339)
	S375= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S339)
	S376= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S339)
	S377= IR_EX.Out={0,rS,rT,rD,0,42}                           IR_EX-Out(S341)
	S378= IR_EX.Out31_26=0                                      IR_EX-Out(S341)
	S379= IR_EX.Out25_21=rS                                     IR_EX-Out(S341)
	S380= IR_EX.Out20_16=rT                                     IR_EX-Out(S341)
	S381= IR_EX.Out15_11=rD                                     IR_EX-Out(S341)
	S382= IR_EX.Out10_6=0                                       IR_EX-Out(S341)
	S383= IR_EX.Out5_0=42                                       IR_EX-Out(S341)
	S384= ALUOut_MEM.Out={31{0},(FU(a)<FU(b))}                  ALUOut_MEM-Out(S343)
	S385= ALUOut_MEM.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]        ALUOut_MEM-Out(S343)
	S386= ALUOut_MEM.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]        ALUOut_MEM-Out(S343)
	S387= IR_MEM.Out={0,rS,rT,rD,0,42}                          IR_MEM-Out(S345)
	S388= IR_MEM.Out31_26=0                                     IR_MEM-Out(S345)
	S389= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S345)
	S390= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S345)
	S391= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S345)
	S392= IR_MEM.Out10_6=0                                      IR_MEM-Out(S345)
	S393= IR_MEM.Out5_0=42                                      IR_MEM-Out(S345)
	S394= IR_DMMU1.Out={0,rS,rT,rD,0,42}                        IR_DMMU1-Out(S347)
	S395= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S347)
	S396= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S347)
	S397= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S347)
	S398= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S347)
	S399= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S347)
	S400= IR_DMMU1.Out5_0=42                                    IR_DMMU1-Out(S347)
	S401= IR_WB.Out={0,rS,rT,rD,0,42}                           IR-Out(S349)
	S402= IR_WB.Out31_26=0                                      IR-Out(S349)
	S403= IR_WB.Out25_21=rS                                     IR-Out(S349)
	S404= IR_WB.Out20_16=rT                                     IR-Out(S349)
	S405= IR_WB.Out15_11=rD                                     IR-Out(S349)
	S406= IR_WB.Out10_6=0                                       IR-Out(S349)
	S407= IR_WB.Out5_0=42                                       IR-Out(S349)
	S408= ALUOut_DMMU1.Out={31{0},(FU(a)<FU(b))}                ALUOut_DMMU1-Out(S355)
	S409= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]      ALUOut_DMMU1-Out(S355)
	S410= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]      ALUOut_DMMU1-Out(S355)
	S411= ALUOut_WB.Out={31{0},(FU(a)<FU(b))}                   ALUOut_WB-Out(S357)
	S412= ALUOut_WB.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]         ALUOut_WB-Out(S357)
	S413= ALUOut_WB.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]         ALUOut_WB-Out(S357)
	S414= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F217)
	S415= FU.IR_DMMU1={0,rS,rT,rD,0,42}                         Path(S394,S414)
	S416= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F218)
	S417= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F219)
	S418= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F220)
	S419= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F221)
	S420= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F222)
	S421= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F223)
	S422= CU_DMMU1.Op=0                                         Path(S395,S421)
	S423= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F224)
	S424= CU_DMMU1.IRFunc=42                                    Path(S400,S423)
	S425= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F225)
	S426= IR_DMMU2.In={0,rS,rT,rD,0,42}                         Path(S394,S425)
	S427= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F226)
	S428= ALUOut_DMMU2.In={31{0},(FU(a)<FU(b))}                 Path(S408,S427)
	S429= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F227)
	S430= FU.InDMMU1={31{0},(FU(a)<FU(b))}                      Path(S408,S429)
	S431= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F228)
	S432= FU.InDMMU1_WReg=rD                                    Path(S398,S431)
	S433= CtrlASIDIn=0                                          Premise(F229)
	S434= CtrlCP0=0                                             Premise(F230)
	S435= CP0[ASID]=pid                                         CP0-Hold(S315,S434)
	S436= CtrlEPCIn=0                                           Premise(F231)
	S437= CtrlExCodeIn=0                                        Premise(F232)
	S438= CtrlIMMU=0                                            Premise(F233)
	S439= CtrlPC=0                                              Premise(F234)
	S440= CtrlPCInc=0                                           Premise(F235)
	S441= PC[CIA]=addr                                          PC-Hold(S321,S440)
	S442= PC[Out]=addr+4                                        PC-Hold(S322,S439,S440)
	S443= CtrlIAddrReg=0                                        Premise(F236)
	S444= CtrlICache=0                                          Premise(F237)
	S445= ICache[addr]={0,rS,rT,rD,0,42}                        ICache-Hold(S325,S444)
	S446= CtrlIR_IMMU=0                                         Premise(F238)
	S447= CtrlICacheReg=0                                       Premise(F239)
	S448= CtrlIR_ID=0                                           Premise(F240)
	S449= [IR_ID]={0,rS,rT,rD,0,42}                             IR_ID-Hold(S329,S448)
	S450= CtrlIMem=0                                            Premise(F241)
	S451= IMem[{pid,addr}]={0,rS,rT,rD,0,42}                    IMem-Hold(S331,S450)
	S452= CtrlIRMux=0                                           Premise(F242)
	S453= CtrlGPR=0                                             Premise(F243)
	S454= GPR[rS]=a                                             GPR-Hold(S334,S453)
	S455= GPR[rT]=b                                             GPR-Hold(S335,S453)
	S456= CtrlA_EX=0                                            Premise(F244)
	S457= [A_EX]=FU(a)                                          A_EX-Hold(S337,S456)
	S458= CtrlB_EX=0                                            Premise(F245)
	S459= [B_EX]=FU(b)                                          B_EX-Hold(S339,S458)
	S460= CtrlIR_EX=0                                           Premise(F246)
	S461= [IR_EX]={0,rS,rT,rD,0,42}                             IR_EX-Hold(S341,S460)
	S462= CtrlALUOut_MEM=0                                      Premise(F247)
	S463= [ALUOut_MEM]={31{0},(FU(a)<FU(b))}                    ALUOut_MEM-Hold(S343,S462)
	S464= CtrlIR_MEM=0                                          Premise(F248)
	S465= [IR_MEM]={0,rS,rT,rD,0,42}                            IR_MEM-Hold(S345,S464)
	S466= CtrlIR_DMMU1=0                                        Premise(F249)
	S467= [IR_DMMU1]={0,rS,rT,rD,0,42}                          IR_DMMU1-Hold(S347,S466)
	S468= CtrlIR_WB=0                                           Premise(F250)
	S469= [IR_WB]={0,rS,rT,rD,0,42}                             IR_WB-Hold(S349,S468)
	S470= CtrlA_MEM=0                                           Premise(F251)
	S471= CtrlA_WB=0                                            Premise(F252)
	S472= CtrlB_MEM=0                                           Premise(F253)
	S473= CtrlB_WB=0                                            Premise(F254)
	S474= CtrlALUOut_DMMU1=0                                    Premise(F255)
	S475= [ALUOut_DMMU1]={31{0},(FU(a)<FU(b))}                  ALUOut_DMMU1-Hold(S355,S474)
	S476= CtrlALUOut_WB=0                                       Premise(F256)
	S477= [ALUOut_WB]={31{0},(FU(a)<FU(b))}                     ALUOut_WB-Hold(S357,S476)
	S478= CtrlIR_DMMU2=1                                        Premise(F257)
	S479= [IR_DMMU2]={0,rS,rT,rD,0,42}                          IR_DMMU2-Write(S426,S478)
	S480= CtrlALUOut_DMMU2=1                                    Premise(F258)
	S481= [ALUOut_DMMU2]={31{0},(FU(a)<FU(b))}                  ALUOut_DMMU2-Write(S428,S480)

MEM(DMMU2)	S482= CP0.ASID=pid                                          CP0-Read-ASID(S435)
	S483= PC.CIA=addr                                           PC-Out(S441)
	S484= PC.CIA31_28=addr[31:28]                               PC-Out(S441)
	S485= PC.Out=addr+4                                         PC-Out(S442)
	S486= IR_ID.Out={0,rS,rT,rD,0,42}                           IR-Out(S449)
	S487= IR_ID.Out31_26=0                                      IR-Out(S449)
	S488= IR_ID.Out25_21=rS                                     IR-Out(S449)
	S489= IR_ID.Out20_16=rT                                     IR-Out(S449)
	S490= IR_ID.Out15_11=rD                                     IR-Out(S449)
	S491= IR_ID.Out10_6=0                                       IR-Out(S449)
	S492= IR_ID.Out5_0=42                                       IR-Out(S449)
	S493= A_EX.Out=FU(a)                                        A_EX-Out(S457)
	S494= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S457)
	S495= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S457)
	S496= B_EX.Out=FU(b)                                        B_EX-Out(S459)
	S497= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S459)
	S498= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S459)
	S499= IR_EX.Out={0,rS,rT,rD,0,42}                           IR_EX-Out(S461)
	S500= IR_EX.Out31_26=0                                      IR_EX-Out(S461)
	S501= IR_EX.Out25_21=rS                                     IR_EX-Out(S461)
	S502= IR_EX.Out20_16=rT                                     IR_EX-Out(S461)
	S503= IR_EX.Out15_11=rD                                     IR_EX-Out(S461)
	S504= IR_EX.Out10_6=0                                       IR_EX-Out(S461)
	S505= IR_EX.Out5_0=42                                       IR_EX-Out(S461)
	S506= ALUOut_MEM.Out={31{0},(FU(a)<FU(b))}                  ALUOut_MEM-Out(S463)
	S507= ALUOut_MEM.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]        ALUOut_MEM-Out(S463)
	S508= ALUOut_MEM.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]        ALUOut_MEM-Out(S463)
	S509= IR_MEM.Out={0,rS,rT,rD,0,42}                          IR_MEM-Out(S465)
	S510= IR_MEM.Out31_26=0                                     IR_MEM-Out(S465)
	S511= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S465)
	S512= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S465)
	S513= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S465)
	S514= IR_MEM.Out10_6=0                                      IR_MEM-Out(S465)
	S515= IR_MEM.Out5_0=42                                      IR_MEM-Out(S465)
	S516= IR_DMMU1.Out={0,rS,rT,rD,0,42}                        IR_DMMU1-Out(S467)
	S517= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S467)
	S518= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S467)
	S519= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S467)
	S520= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S467)
	S521= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S467)
	S522= IR_DMMU1.Out5_0=42                                    IR_DMMU1-Out(S467)
	S523= IR_WB.Out={0,rS,rT,rD,0,42}                           IR-Out(S469)
	S524= IR_WB.Out31_26=0                                      IR-Out(S469)
	S525= IR_WB.Out25_21=rS                                     IR-Out(S469)
	S526= IR_WB.Out20_16=rT                                     IR-Out(S469)
	S527= IR_WB.Out15_11=rD                                     IR-Out(S469)
	S528= IR_WB.Out10_6=0                                       IR-Out(S469)
	S529= IR_WB.Out5_0=42                                       IR-Out(S469)
	S530= ALUOut_DMMU1.Out={31{0},(FU(a)<FU(b))}                ALUOut_DMMU1-Out(S475)
	S531= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]      ALUOut_DMMU1-Out(S475)
	S532= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]      ALUOut_DMMU1-Out(S475)
	S533= ALUOut_WB.Out={31{0},(FU(a)<FU(b))}                   ALUOut_WB-Out(S477)
	S534= ALUOut_WB.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]         ALUOut_WB-Out(S477)
	S535= ALUOut_WB.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]         ALUOut_WB-Out(S477)
	S536= IR_DMMU2.Out={0,rS,rT,rD,0,42}                        IR_DMMU2-Out(S479)
	S537= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S479)
	S538= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S479)
	S539= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S479)
	S540= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S479)
	S541= IR_DMMU2.Out10_6=0                                    IR_DMMU2-Out(S479)
	S542= IR_DMMU2.Out5_0=42                                    IR_DMMU2-Out(S479)
	S543= ALUOut_DMMU2.Out={31{0},(FU(a)<FU(b))}                ALUOut_DMMU2-Out(S481)
	S544= ALUOut_DMMU2.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]      ALUOut_DMMU2-Out(S481)
	S545= ALUOut_DMMU2.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]      ALUOut_DMMU2-Out(S481)
	S546= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F259)
	S547= FU.IR_DMMU2={0,rS,rT,rD,0,42}                         Path(S536,S546)
	S548= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F260)
	S549= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F261)
	S550= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F262)
	S551= CU_DMMU2.Op=0                                         Path(S537,S550)
	S552= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F263)
	S553= CU_DMMU2.IRFunc=42                                    Path(S542,S552)
	S554= IR_DMMU2.Out=>IR_WB.In                                Premise(F264)
	S555= IR_WB.In={0,rS,rT,rD,0,42}                            Path(S536,S554)
	S556= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F265)
	S557= ALUOut_WB.In={31{0},(FU(a)<FU(b))}                    Path(S543,S556)
	S558= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F266)
	S559= FU.InDMMU2={31{0},(FU(a)<FU(b))}                      Path(S543,S558)
	S560= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F267)
	S561= FU.InDMMU2_WReg=rD                                    Path(S540,S560)
	S562= CtrlASIDIn=0                                          Premise(F268)
	S563= CtrlCP0=0                                             Premise(F269)
	S564= CP0[ASID]=pid                                         CP0-Hold(S435,S563)
	S565= CtrlEPCIn=0                                           Premise(F270)
	S566= CtrlExCodeIn=0                                        Premise(F271)
	S567= CtrlIMMU=0                                            Premise(F272)
	S568= CtrlPC=0                                              Premise(F273)
	S569= CtrlPCInc=0                                           Premise(F274)
	S570= PC[CIA]=addr                                          PC-Hold(S441,S569)
	S571= PC[Out]=addr+4                                        PC-Hold(S442,S568,S569)
	S572= CtrlIAddrReg=0                                        Premise(F275)
	S573= CtrlICache=0                                          Premise(F276)
	S574= ICache[addr]={0,rS,rT,rD,0,42}                        ICache-Hold(S445,S573)
	S575= CtrlIR_IMMU=0                                         Premise(F277)
	S576= CtrlICacheReg=0                                       Premise(F278)
	S577= CtrlIR_ID=0                                           Premise(F279)
	S578= [IR_ID]={0,rS,rT,rD,0,42}                             IR_ID-Hold(S449,S577)
	S579= CtrlIMem=0                                            Premise(F280)
	S580= IMem[{pid,addr}]={0,rS,rT,rD,0,42}                    IMem-Hold(S451,S579)
	S581= CtrlIRMux=0                                           Premise(F281)
	S582= CtrlGPR=0                                             Premise(F282)
	S583= GPR[rS]=a                                             GPR-Hold(S454,S582)
	S584= GPR[rT]=b                                             GPR-Hold(S455,S582)
	S585= CtrlA_EX=0                                            Premise(F283)
	S586= [A_EX]=FU(a)                                          A_EX-Hold(S457,S585)
	S587= CtrlB_EX=0                                            Premise(F284)
	S588= [B_EX]=FU(b)                                          B_EX-Hold(S459,S587)
	S589= CtrlIR_EX=0                                           Premise(F285)
	S590= [IR_EX]={0,rS,rT,rD,0,42}                             IR_EX-Hold(S461,S589)
	S591= CtrlALUOut_MEM=0                                      Premise(F286)
	S592= [ALUOut_MEM]={31{0},(FU(a)<FU(b))}                    ALUOut_MEM-Hold(S463,S591)
	S593= CtrlIR_MEM=0                                          Premise(F287)
	S594= [IR_MEM]={0,rS,rT,rD,0,42}                            IR_MEM-Hold(S465,S593)
	S595= CtrlIR_DMMU1=0                                        Premise(F288)
	S596= [IR_DMMU1]={0,rS,rT,rD,0,42}                          IR_DMMU1-Hold(S467,S595)
	S597= CtrlIR_WB=1                                           Premise(F289)
	S598= [IR_WB]={0,rS,rT,rD,0,42}                             IR_WB-Write(S555,S597)
	S599= CtrlA_MEM=0                                           Premise(F290)
	S600= CtrlA_WB=0                                            Premise(F291)
	S601= CtrlB_MEM=0                                           Premise(F292)
	S602= CtrlB_WB=0                                            Premise(F293)
	S603= CtrlALUOut_DMMU1=0                                    Premise(F294)
	S604= [ALUOut_DMMU1]={31{0},(FU(a)<FU(b))}                  ALUOut_DMMU1-Hold(S475,S603)
	S605= CtrlALUOut_WB=1                                       Premise(F295)
	S606= [ALUOut_WB]={31{0},(FU(a)<FU(b))}                     ALUOut_WB-Write(S557,S605)
	S607= CtrlIR_DMMU2=0                                        Premise(F296)
	S608= [IR_DMMU2]={0,rS,rT,rD,0,42}                          IR_DMMU2-Hold(S479,S607)
	S609= CtrlALUOut_DMMU2=0                                    Premise(F297)
	S610= [ALUOut_DMMU2]={31{0},(FU(a)<FU(b))}                  ALUOut_DMMU2-Hold(S481,S609)

WB	S611= CP0.ASID=pid                                          CP0-Read-ASID(S564)
	S612= PC.CIA=addr                                           PC-Out(S570)
	S613= PC.CIA31_28=addr[31:28]                               PC-Out(S570)
	S614= PC.Out=addr+4                                         PC-Out(S571)
	S615= IR_ID.Out={0,rS,rT,rD,0,42}                           IR-Out(S578)
	S616= IR_ID.Out31_26=0                                      IR-Out(S578)
	S617= IR_ID.Out25_21=rS                                     IR-Out(S578)
	S618= IR_ID.Out20_16=rT                                     IR-Out(S578)
	S619= IR_ID.Out15_11=rD                                     IR-Out(S578)
	S620= IR_ID.Out10_6=0                                       IR-Out(S578)
	S621= IR_ID.Out5_0=42                                       IR-Out(S578)
	S622= A_EX.Out=FU(a)                                        A_EX-Out(S586)
	S623= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S586)
	S624= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S586)
	S625= B_EX.Out=FU(b)                                        B_EX-Out(S588)
	S626= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S588)
	S627= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S588)
	S628= IR_EX.Out={0,rS,rT,rD,0,42}                           IR_EX-Out(S590)
	S629= IR_EX.Out31_26=0                                      IR_EX-Out(S590)
	S630= IR_EX.Out25_21=rS                                     IR_EX-Out(S590)
	S631= IR_EX.Out20_16=rT                                     IR_EX-Out(S590)
	S632= IR_EX.Out15_11=rD                                     IR_EX-Out(S590)
	S633= IR_EX.Out10_6=0                                       IR_EX-Out(S590)
	S634= IR_EX.Out5_0=42                                       IR_EX-Out(S590)
	S635= ALUOut_MEM.Out={31{0},(FU(a)<FU(b))}                  ALUOut_MEM-Out(S592)
	S636= ALUOut_MEM.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]        ALUOut_MEM-Out(S592)
	S637= ALUOut_MEM.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]        ALUOut_MEM-Out(S592)
	S638= IR_MEM.Out={0,rS,rT,rD,0,42}                          IR_MEM-Out(S594)
	S639= IR_MEM.Out31_26=0                                     IR_MEM-Out(S594)
	S640= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S594)
	S641= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S594)
	S642= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S594)
	S643= IR_MEM.Out10_6=0                                      IR_MEM-Out(S594)
	S644= IR_MEM.Out5_0=42                                      IR_MEM-Out(S594)
	S645= IR_DMMU1.Out={0,rS,rT,rD,0,42}                        IR_DMMU1-Out(S596)
	S646= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S596)
	S647= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S596)
	S648= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S596)
	S649= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S596)
	S650= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S596)
	S651= IR_DMMU1.Out5_0=42                                    IR_DMMU1-Out(S596)
	S652= IR_WB.Out={0,rS,rT,rD,0,42}                           IR-Out(S598)
	S653= IR_WB.Out31_26=0                                      IR-Out(S598)
	S654= IR_WB.Out25_21=rS                                     IR-Out(S598)
	S655= IR_WB.Out20_16=rT                                     IR-Out(S598)
	S656= IR_WB.Out15_11=rD                                     IR-Out(S598)
	S657= IR_WB.Out10_6=0                                       IR-Out(S598)
	S658= IR_WB.Out5_0=42                                       IR-Out(S598)
	S659= ALUOut_DMMU1.Out={31{0},(FU(a)<FU(b))}                ALUOut_DMMU1-Out(S604)
	S660= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]      ALUOut_DMMU1-Out(S604)
	S661= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]      ALUOut_DMMU1-Out(S604)
	S662= ALUOut_WB.Out={31{0},(FU(a)<FU(b))}                   ALUOut_WB-Out(S606)
	S663= ALUOut_WB.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]         ALUOut_WB-Out(S606)
	S664= ALUOut_WB.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]         ALUOut_WB-Out(S606)
	S665= IR_DMMU2.Out={0,rS,rT,rD,0,42}                        IR_DMMU2-Out(S608)
	S666= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S608)
	S667= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S608)
	S668= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S608)
	S669= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S608)
	S670= IR_DMMU2.Out10_6=0                                    IR_DMMU2-Out(S608)
	S671= IR_DMMU2.Out5_0=42                                    IR_DMMU2-Out(S608)
	S672= ALUOut_DMMU2.Out={31{0},(FU(a)<FU(b))}                ALUOut_DMMU2-Out(S610)
	S673= ALUOut_DMMU2.Out1_0={{31{0},(FU(a)<FU(b))}}[1:0]      ALUOut_DMMU2-Out(S610)
	S674= ALUOut_DMMU2.Out4_0={{31{0},(FU(a)<FU(b))}}[4:0]      ALUOut_DMMU2-Out(S610)
	S675= IR_WB.Out=>FU.IR_WB                                   Premise(F298)
	S676= FU.IR_WB={0,rS,rT,rD,0,42}                            Path(S652,S675)
	S677= IR_WB.Out31_26=>CU_WB.Op                              Premise(F299)
	S678= CU_WB.Op=0                                            Path(S653,S677)
	S679= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F300)
	S680= CU_WB.IRFunc=42                                       Path(S658,S679)
	S681= IR_WB.Out15_11=>GPR.WReg                              Premise(F301)
	S682= GPR.WReg=rD                                           Path(S656,S681)
	S683= ALUOut_WB.Out=>GPR.WData                              Premise(F302)
	S684= GPR.WData={31{0},(FU(a)<FU(b))}                       Path(S662,S683)
	S685= ALUOut_WB.Out=>FU.InWB                                Premise(F303)
	S686= FU.InWB={31{0},(FU(a)<FU(b))}                         Path(S662,S685)
	S687= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F304)
	S688= FU.InWB_WReg=rD                                       Path(S656,S687)
	S689= CtrlASIDIn=0                                          Premise(F305)
	S690= CtrlCP0=0                                             Premise(F306)
	S691= CP0[ASID]=pid                                         CP0-Hold(S564,S690)
	S692= CtrlEPCIn=0                                           Premise(F307)
	S693= CtrlExCodeIn=0                                        Premise(F308)
	S694= CtrlIMMU=0                                            Premise(F309)
	S695= CtrlPC=0                                              Premise(F310)
	S696= CtrlPCInc=0                                           Premise(F311)
	S697= PC[CIA]=addr                                          PC-Hold(S570,S696)
	S698= PC[Out]=addr+4                                        PC-Hold(S571,S695,S696)
	S699= CtrlIAddrReg=0                                        Premise(F312)
	S700= CtrlICache=0                                          Premise(F313)
	S701= ICache[addr]={0,rS,rT,rD,0,42}                        ICache-Hold(S574,S700)
	S702= CtrlIR_IMMU=0                                         Premise(F314)
	S703= CtrlICacheReg=0                                       Premise(F315)
	S704= CtrlIR_ID=0                                           Premise(F316)
	S705= [IR_ID]={0,rS,rT,rD,0,42}                             IR_ID-Hold(S578,S704)
	S706= CtrlIMem=0                                            Premise(F317)
	S707= IMem[{pid,addr}]={0,rS,rT,rD,0,42}                    IMem-Hold(S580,S706)
	S708= CtrlIRMux=0                                           Premise(F318)
	S709= CtrlGPR=1                                             Premise(F319)
	S710= GPR[rD]={31{0},(FU(a)<FU(b))}                         GPR-Write(S682,S684,S709)
	S711= CtrlA_EX=0                                            Premise(F320)
	S712= [A_EX]=FU(a)                                          A_EX-Hold(S586,S711)
	S713= CtrlB_EX=0                                            Premise(F321)
	S714= [B_EX]=FU(b)                                          B_EX-Hold(S588,S713)
	S715= CtrlIR_EX=0                                           Premise(F322)
	S716= [IR_EX]={0,rS,rT,rD,0,42}                             IR_EX-Hold(S590,S715)
	S717= CtrlALUOut_MEM=0                                      Premise(F323)
	S718= [ALUOut_MEM]={31{0},(FU(a)<FU(b))}                    ALUOut_MEM-Hold(S592,S717)
	S719= CtrlIR_MEM=0                                          Premise(F324)
	S720= [IR_MEM]={0,rS,rT,rD,0,42}                            IR_MEM-Hold(S594,S719)
	S721= CtrlIR_DMMU1=0                                        Premise(F325)
	S722= [IR_DMMU1]={0,rS,rT,rD,0,42}                          IR_DMMU1-Hold(S596,S721)
	S723= CtrlIR_WB=0                                           Premise(F326)
	S724= [IR_WB]={0,rS,rT,rD,0,42}                             IR_WB-Hold(S598,S723)
	S725= CtrlA_MEM=0                                           Premise(F327)
	S726= CtrlA_WB=0                                            Premise(F328)
	S727= CtrlB_MEM=0                                           Premise(F329)
	S728= CtrlB_WB=0                                            Premise(F330)
	S729= CtrlALUOut_DMMU1=0                                    Premise(F331)
	S730= [ALUOut_DMMU1]={31{0},(FU(a)<FU(b))}                  ALUOut_DMMU1-Hold(S604,S729)
	S731= CtrlALUOut_WB=0                                       Premise(F332)
	S732= [ALUOut_WB]={31{0},(FU(a)<FU(b))}                     ALUOut_WB-Hold(S606,S731)
	S733= CtrlIR_DMMU2=0                                        Premise(F333)
	S734= [IR_DMMU2]={0,rS,rT,rD,0,42}                          IR_DMMU2-Hold(S608,S733)
	S735= CtrlALUOut_DMMU2=0                                    Premise(F334)
	S736= [ALUOut_DMMU2]={31{0},(FU(a)<FU(b))}                  ALUOut_DMMU2-Hold(S610,S735)

POST	S691= CP0[ASID]=pid                                         CP0-Hold(S564,S690)
	S697= PC[CIA]=addr                                          PC-Hold(S570,S696)
	S698= PC[Out]=addr+4                                        PC-Hold(S571,S695,S696)
	S701= ICache[addr]={0,rS,rT,rD,0,42}                        ICache-Hold(S574,S700)
	S705= [IR_ID]={0,rS,rT,rD,0,42}                             IR_ID-Hold(S578,S704)
	S707= IMem[{pid,addr}]={0,rS,rT,rD,0,42}                    IMem-Hold(S580,S706)
	S710= GPR[rD]={31{0},(FU(a)<FU(b))}                         GPR-Write(S682,S684,S709)
	S712= [A_EX]=FU(a)                                          A_EX-Hold(S586,S711)
	S714= [B_EX]=FU(b)                                          B_EX-Hold(S588,S713)
	S716= [IR_EX]={0,rS,rT,rD,0,42}                             IR_EX-Hold(S590,S715)
	S718= [ALUOut_MEM]={31{0},(FU(a)<FU(b))}                    ALUOut_MEM-Hold(S592,S717)
	S720= [IR_MEM]={0,rS,rT,rD,0,42}                            IR_MEM-Hold(S594,S719)
	S722= [IR_DMMU1]={0,rS,rT,rD,0,42}                          IR_DMMU1-Hold(S596,S721)
	S724= [IR_WB]={0,rS,rT,rD,0,42}                             IR_WB-Hold(S598,S723)
	S730= [ALUOut_DMMU1]={31{0},(FU(a)<FU(b))}                  ALUOut_DMMU1-Hold(S604,S729)
	S732= [ALUOut_WB]={31{0},(FU(a)<FU(b))}                     ALUOut_WB-Hold(S606,S731)
	S734= [IR_DMMU2]={0,rS,rT,rD,0,42}                          IR_DMMU2-Hold(S608,S733)
	S736= [ALUOut_DMMU2]={31{0},(FU(a)<FU(b))}                  ALUOut_DMMU2-Hold(S610,S735)

