module TopModule (
    input p1a,
    input p1b,
    input p1c,
    input p1d,
    input p1e,
    input p1f,
    output p1y,
    input p2a,
    input p2b,
    input p2c,
    input p2d,
    output p2y
);

    // Intermediate wires for AND gate outputs
    wire and_p1abc;
    wire and_p1def;
    wire and_p2ab;
    wire and_p2cd;

    // Implementing the 3-input AND gates for p1y
    assign and_p1abc = p1a & p1b & p1c;   // AND gate for inputs p1a, p1b, p1c
    assign and_p1def = p1d & p1e & p1f;   // AND gate for inputs p1d, p1e, p1f

    // Implementing the 2-input AND gates for p2y
    assign and_p2ab = p2a & p2b;          // AND gate for inputs p2a, p2b
    assign and_p2cd = p2c & p2d;          // AND gate for inputs p2c, p2d

    // Implementing the OR gates for outputs p1y and p2y
    assign p1y = and_p1abc | and_p1def;   // OR gate combining results of two 3-input AND gates
    assign p2y = and_p2ab | and_p2cd;     // OR gate combining results of two 2-input AND gates

endmodule