

================================================================
== Vitis HLS Report for 'decode'
================================================================
* Date:           Sat May 27 19:24:36 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        fetching_decoding_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.250 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     79|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|     79|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_d_i_imm_V_write_assign_phi_fu_139_p12  |  37|          7|   20|        140|
    |ap_phi_mux_d_i_type_V_write_assign_phi_fu_95_p26  |  42|          8|    3|         24|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             |  79|         15|   23|        164|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|        decode|  return value|
|ap_return_0  |  out|    3|  ap_ctrl_hs|        decode|  return value|
|ap_return_1  |  out|   20|  ap_ctrl_hs|        decode|  return value|
|instruction  |   in|   32|     ap_none|   instruction|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.24>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%instruction_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %instruction" [fetching_decoding_ip/src/decode.cpp:50]   --->   Operation 2 'read' 'instruction_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%d_imm_inst_7_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction_read, i32 7" [fetching_decoding_ip/src/decode.cpp:17]   --->   Operation 3 'bitselect' 'd_imm_inst_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%d_imm_inst_20_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction_read, i32 20" [fetching_decoding_ip/src/decode.cpp:20]   --->   Operation 4 'bitselect' 'd_imm_inst_20_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%opch_V = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction_read, i32 5, i32 6"   --->   Operation 5 'partselect' 'opch_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%opcl_V = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction_read, i32 2, i32 4"   --->   Operation 6 'partselect' 'opcl_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.18ns)   --->   "%switch_ln72 = switch i2 %opch_V, void %sw.bb7.i.i, i2 0, void %sw.bb.i.i, i2 1, void %sw.bb3.i.i, i2 2, void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:72]   --->   Operation 7 'switch' 'switch_ln72' <Predicate = true> <Delay = 2.18>
ST_1 : Operation 8 [1/1] (2.18ns)   --->   "%switch_ln21 = switch i3 %opcl_V, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 0, void %sw.bb.i40.i.i, i3 5, void %sw.bb5.i55.i.i, i3 4, void %sw.bb4.i52.i.i" [fetching_decoding_ip/src/type.cpp:21]   --->   Operation 8 'switch' 'switch_ln21' <Predicate = (opch_V == 1)> <Delay = 2.18>
ST_1 : Operation 9 [1/1] (2.18ns)   --->   "%br_ln26 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:26]   --->   Operation 9 'br' 'br_ln26' <Predicate = (opch_V == 1 & opcl_V == 4)> <Delay = 2.18>
ST_1 : Operation 10 [1/1] (2.18ns)   --->   "%br_ln27 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:27]   --->   Operation 10 'br' 'br_ln27' <Predicate = (opch_V == 1 & opcl_V == 5)> <Delay = 2.18>
ST_1 : Operation 11 [1/1] (2.18ns)   --->   "%br_ln22 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:22]   --->   Operation 11 'br' 'br_ln22' <Predicate = (opch_V == 1 & opcl_V == 0)> <Delay = 2.18>
ST_1 : Operation 12 [1/1] (2.18ns)   --->   "%switch_ln6 = switch i3 %opcl_V, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 0, void %sw.bb.i71.i.i, i3 5, void %sw.bb5.i86.i.i, i3 4, void %sw.bb4.i83.i.i" [fetching_decoding_ip/src/type.cpp:6]   --->   Operation 12 'switch' 'switch_ln6' <Predicate = (opch_V == 0)> <Delay = 2.18>
ST_1 : Operation 13 [1/1] (2.18ns)   --->   "%br_ln11 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:11]   --->   Operation 13 'br' 'br_ln11' <Predicate = (opch_V == 0 & opcl_V == 4)> <Delay = 2.18>
ST_1 : Operation 14 [1/1] (2.18ns)   --->   "%br_ln12 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:12]   --->   Operation 14 'br' 'br_ln12' <Predicate = (opch_V == 0 & opcl_V == 5)> <Delay = 2.18>
ST_1 : Operation 15 [1/1] (2.18ns)   --->   "%br_ln7 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:7]   --->   Operation 15 'br' 'br_ln7' <Predicate = (opch_V == 0 & opcl_V == 0)> <Delay = 2.18>
ST_1 : Operation 16 [1/1] (2.18ns)   --->   "%switch_ln51 = switch i3 %opcl_V, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 0, void %sw.bb.i.i.i, i3 1, void %sw.bb1.i.i.i, i3 3, void %sw.bb3.i.i.i" [fetching_decoding_ip/src/type.cpp:51]   --->   Operation 16 'switch' 'switch_ln51' <Predicate = (opch_V == 3)> <Delay = 2.18>
ST_1 : Operation 17 [1/1] (2.18ns)   --->   "%br_ln55 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:55]   --->   Operation 17 'br' 'br_ln55' <Predicate = (opch_V == 3 & opcl_V == 3)> <Delay = 2.18>
ST_1 : Operation 18 [1/1] (2.18ns)   --->   "%br_ln53 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:53]   --->   Operation 18 'br' 'br_ln53' <Predicate = (opch_V == 3 & opcl_V == 1)> <Delay = 2.18>
ST_1 : Operation 19 [1/1] (2.18ns)   --->   "%br_ln52 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:52]   --->   Operation 19 'br' 'br_ln52' <Predicate = (opch_V == 3 & opcl_V == 0)> <Delay = 2.18>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%d_i_type_V_write_assign = phi i3 6, void %sw.bb3.i.i.i, i3 2, void %sw.bb1.i.i.i, i3 4, void %sw.bb.i.i.i, i3 5, void %sw.bb5.i55.i.i, i3 1, void %sw.bb4.i52.i.i, i3 3, void %sw.bb.i40.i.i, i3 5, void %sw.bb5.i86.i.i, i3 2, void %sw.bb4.i83.i.i, i3 2, void %sw.bb.i71.i.i, i3 7, void %entry, i3 7, void %sw.bb.i.i, i3 7, void %sw.bb3.i.i, i3 7, void %sw.bb7.i.i"   --->   Operation 20 'phi' 'd_i_type_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%d_imm_inst_31_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction_read, i32 31"   --->   Operation 21 'bitselect' 'd_imm_inst_31_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%d_imm_inst_11_8_V = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %instruction_read, i32 8, i32 11"   --->   Operation 22 'partselect' 'd_imm_inst_11_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.06ns)   --->   "%switch_ln37 = switch i3 %d_i_type_V_write_assign, void %_ZL16decode_immediatejP21decoded_instruction_s.exit, i3 6, void %sw.bb35.i, i3 5, void %sw.bb31.i, i3 2, void %sw.bb17.i, i3 3, void %sw.bb21.i, i3 4, void %sw.bb26.i" [fetching_decoding_ip/src/decode.cpp:37]   --->   Operation 23 'switch' 'switch_ln37' <Predicate = true> <Delay = 2.06>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %instruction_read, i32 25, i32 30"   --->   Operation 24 'partselect' 'tmp_4' <Predicate = (d_i_type_V_write_assign == 4)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_V_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i6.i4, i1 %d_imm_inst_31_V, i1 %d_imm_inst_7_V, i6 %tmp_4, i4 %d_imm_inst_11_8_V"   --->   Operation 25 'bitconcatenate' 'ret_V_4' <Predicate = (d_i_type_V_write_assign == 4)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i12 %ret_V_4" [fetching_decoding_ip/src/decode.cpp:42]   --->   Operation 26 'sext' 'sext_ln42' <Predicate = (d_i_type_V_write_assign == 4)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.06ns)   --->   "%br_ln42 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [fetching_decoding_ip/src/decode.cpp:42]   --->   Operation 27 'br' 'br_ln42' <Predicate = (d_i_type_V_write_assign == 4)> <Delay = 2.06>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %instruction_read, i32 25, i32 31"   --->   Operation 28 'partselect' 'tmp_2' <Predicate = (d_i_type_V_write_assign == 3)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction_read, i32 7, i32 11"   --->   Operation 29 'partselect' 'tmp_3' <Predicate = (d_i_type_V_write_assign == 3)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ret_V_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_2, i5 %tmp_3"   --->   Operation 30 'bitconcatenate' 'ret_V_3' <Predicate = (d_i_type_V_write_assign == 3)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i12 %ret_V_3" [fetching_decoding_ip/src/decode.cpp:41]   --->   Operation 31 'sext' 'sext_ln41' <Predicate = (d_i_type_V_write_assign == 3)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.06ns)   --->   "%br_ln41 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [fetching_decoding_ip/src/decode.cpp:41]   --->   Operation 32 'br' 'br_ln41' <Predicate = (d_i_type_V_write_assign == 3)> <Delay = 2.06>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ret_V = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %instruction_read, i32 20, i32 31"   --->   Operation 33 'partselect' 'ret_V' <Predicate = (d_i_type_V_write_assign == 2)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i12 %ret_V" [fetching_decoding_ip/src/decode.cpp:40]   --->   Operation 34 'sext' 'sext_ln40' <Predicate = (d_i_type_V_write_assign == 2)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.06ns)   --->   "%br_ln40 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [fetching_decoding_ip/src/decode.cpp:40]   --->   Operation 35 'br' 'br_ln40' <Predicate = (d_i_type_V_write_assign == 2)> <Delay = 2.06>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ret_V_2 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %instruction_read, i32 12, i32 31"   --->   Operation 36 'partselect' 'ret_V_2' <Predicate = (d_i_type_V_write_assign == 5)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.06ns)   --->   "%br_ln43 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [fetching_decoding_ip/src/decode.cpp:43]   --->   Operation 37 'br' 'br_ln43' <Predicate = (d_i_type_V_write_assign == 5)> <Delay = 2.06>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %instruction_read, i32 12, i32 19"   --->   Operation 38 'partselect' 'tmp' <Predicate = (d_i_type_V_write_assign == 6)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %instruction_read, i32 21, i32 30"   --->   Operation 39 'partselect' 'tmp_1' <Predicate = (d_i_type_V_write_assign == 6)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%ret_V_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i8.i1.i10, i1 %d_imm_inst_31_V, i8 %tmp, i1 %d_imm_inst_20_V, i10 %tmp_1"   --->   Operation 40 'bitconcatenate' 'ret_V_1' <Predicate = (d_i_type_V_write_assign == 6)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.06ns)   --->   "%br_ln44 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [fetching_decoding_ip/src/decode.cpp:44]   --->   Operation 41 'br' 'br_ln44' <Predicate = (d_i_type_V_write_assign == 6)> <Delay = 2.06>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%d_i_imm_V_write_assign = phi i20 %ret_V_1, void %sw.bb35.i, i20 %ret_V_2, void %sw.bb31.i, i20 %sext_ln42, void %sw.bb26.i, i20 %sext_ln41, void %sw.bb21.i, i20 %sext_ln40, void %sw.bb17.i, i20 0, void %_ZL18decode_instructionjP21decoded_instruction_s.exit"   --->   Operation 42 'phi' 'd_i_imm_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%newret = insertvalue i23 <undef>, i3 %d_i_type_V_write_assign"   --->   Operation 43 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i23 %newret, i20 %d_i_imm_V_write_assign"   --->   Operation 44 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln1498 = ret i23 %newret2"   --->   Operation 45 'ret' 'ret_ln1498' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ instruction]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
instruction_read        (read          ) [ 00]
d_imm_inst_7_V          (bitselect     ) [ 00]
d_imm_inst_20_V         (bitselect     ) [ 00]
opch_V                  (partselect    ) [ 01]
opcl_V                  (partselect    ) [ 01]
switch_ln72             (switch        ) [ 00]
switch_ln21             (switch        ) [ 00]
br_ln26                 (br            ) [ 00]
br_ln27                 (br            ) [ 00]
br_ln22                 (br            ) [ 00]
switch_ln6              (switch        ) [ 00]
br_ln11                 (br            ) [ 00]
br_ln12                 (br            ) [ 00]
br_ln7                  (br            ) [ 00]
switch_ln51             (switch        ) [ 00]
br_ln55                 (br            ) [ 00]
br_ln53                 (br            ) [ 00]
br_ln52                 (br            ) [ 00]
d_i_type_V_write_assign (phi           ) [ 01]
d_imm_inst_31_V         (bitselect     ) [ 00]
d_imm_inst_11_8_V       (partselect    ) [ 00]
switch_ln37             (switch        ) [ 00]
tmp_4                   (partselect    ) [ 00]
ret_V_4                 (bitconcatenate) [ 00]
sext_ln42               (sext          ) [ 00]
br_ln42                 (br            ) [ 00]
tmp_2                   (partselect    ) [ 00]
tmp_3                   (partselect    ) [ 00]
ret_V_3                 (bitconcatenate) [ 00]
sext_ln41               (sext          ) [ 00]
br_ln41                 (br            ) [ 00]
ret_V                   (partselect    ) [ 00]
sext_ln40               (sext          ) [ 00]
br_ln40                 (br            ) [ 00]
ret_V_2                 (partselect    ) [ 00]
br_ln43                 (br            ) [ 00]
tmp                     (partselect    ) [ 00]
tmp_1                   (partselect    ) [ 00]
ret_V_1                 (bitconcatenate) [ 00]
br_ln44                 (br            ) [ 00]
d_i_imm_V_write_assign  (phi           ) [ 00]
newret                  (insertvalue   ) [ 00]
newret2                 (insertvalue   ) [ 00]
ret_ln1498              (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="instruction">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instruction"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i1.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i1.i8.i1.i10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="instruction_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="instruction_read/1 "/>
</bind>
</comp>

<comp id="92" class="1005" name="d_i_type_V_write_assign_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="94" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_i_type_V_write_assign (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="d_i_type_V_write_assign_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="2" slack="0"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="3" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="4" bw="3" slack="0"/>
<pin id="101" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="6" bw="3" slack="0"/>
<pin id="103" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="8" bw="1" slack="0"/>
<pin id="105" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="10" bw="3" slack="0"/>
<pin id="107" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="12" bw="3" slack="0"/>
<pin id="109" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="14" bw="3" slack="0"/>
<pin id="111" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="16" bw="3" slack="0"/>
<pin id="113" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="18" bw="1" slack="0"/>
<pin id="115" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="20" bw="1" slack="0"/>
<pin id="117" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="22" bw="1" slack="0"/>
<pin id="119" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="24" bw="1" slack="0"/>
<pin id="121" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="26" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_i_type_V_write_assign/1 "/>
</bind>
</comp>

<comp id="136" class="1005" name="d_i_imm_V_write_assign_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="20" slack="2147483647"/>
<pin id="138" dir="1" index="1" bw="20" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_i_imm_V_write_assign (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="d_i_imm_V_write_assign_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="20" slack="0"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="20" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="4" bw="12" slack="0"/>
<pin id="145" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="12" slack="0"/>
<pin id="147" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="8" bw="12" slack="0"/>
<pin id="149" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="10" bw="1" slack="0"/>
<pin id="151" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="12" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_i_imm_V_write_assign/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="d_imm_inst_7_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="d_imm_inst_7_V/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="d_imm_inst_20_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="d_imm_inst_20_V/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="opch_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="0" index="3" bw="4" slack="0"/>
<pin id="175" dir="1" index="4" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="opch_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="opcl_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="3" slack="0"/>
<pin id="184" dir="0" index="3" bw="4" slack="0"/>
<pin id="185" dir="1" index="4" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="opcl_V/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="d_imm_inst_31_V_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="d_imm_inst_31_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="d_imm_inst_11_8_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="0" index="3" bw="5" slack="0"/>
<pin id="203" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_imm_inst_11_8_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="212" dir="0" index="3" bw="6" slack="0"/>
<pin id="213" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="ret_V_4_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="0" index="3" bw="6" slack="0"/>
<pin id="223" dir="0" index="4" bw="4" slack="0"/>
<pin id="224" dir="1" index="5" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_4/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sext_ln42_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="0" index="2" bw="6" slack="0"/>
<pin id="239" dir="0" index="3" bw="6" slack="0"/>
<pin id="240" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_3_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="0" index="3" bw="5" slack="0"/>
<pin id="250" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="ret_V_3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="0" index="1" bw="7" slack="0"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_3/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sext_ln41_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="12" slack="0"/>
<pin id="265" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="ret_V_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="12" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="6" slack="0"/>
<pin id="272" dir="0" index="3" bw="6" slack="0"/>
<pin id="273" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sext_ln40_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="0"/>
<pin id="280" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="ret_V_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="20" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="5" slack="0"/>
<pin id="287" dir="0" index="3" bw="6" slack="0"/>
<pin id="288" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="5" slack="0"/>
<pin id="298" dir="0" index="3" bw="6" slack="0"/>
<pin id="299" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="0" index="3" bw="6" slack="0"/>
<pin id="309" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="ret_V_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="20" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="8" slack="0"/>
<pin id="318" dir="0" index="3" bw="1" slack="0"/>
<pin id="319" dir="0" index="4" bw="10" slack="0"/>
<pin id="320" dir="1" index="5" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="newret_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="23" slack="0"/>
<pin id="329" dir="0" index="1" bw="3" slack="0"/>
<pin id="330" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="newret2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="23" slack="0"/>
<pin id="335" dir="0" index="1" bw="20" slack="0"/>
<pin id="336" dir="1" index="2" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="123"><net_src comp="38" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="95" pin=4"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="95" pin=6"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="95" pin=8"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="95" pin=10"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="95" pin=12"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="95" pin=14"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="95" pin=16"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="95" pin=18"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="95" pin=20"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="95" pin=22"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="95" pin=24"/></net>

<net id="153"><net_src comp="82" pin="0"/><net_sink comp="139" pin=10"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="86" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="86" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="86" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="86" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="86" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="44" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="204"><net_src comp="46" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="86" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="48" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="50" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="214"><net_src comp="52" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="86" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="54" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="56" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="225"><net_src comp="58" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="190" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="154" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="228"><net_src comp="208" pin="4"/><net_sink comp="218" pin=3"/></net>

<net id="229"><net_src comp="198" pin="4"/><net_sink comp="218" pin=4"/></net>

<net id="233"><net_src comp="218" pin="5"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="139" pin=4"/></net>

<net id="241"><net_src comp="60" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="86" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="44" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="251"><net_src comp="62" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="86" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="6" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="50" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="260"><net_src comp="64" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="235" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="245" pin="4"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="139" pin=6"/></net>

<net id="274"><net_src comp="66" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="86" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="8" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="44" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="281"><net_src comp="268" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="139" pin=8"/></net>

<net id="289"><net_src comp="68" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="86" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="70" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="292"><net_src comp="44" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="293"><net_src comp="283" pin="4"/><net_sink comp="139" pin=2"/></net>

<net id="300"><net_src comp="72" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="86" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="70" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="74" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="310"><net_src comp="76" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="86" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="78" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="56" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="321"><net_src comp="80" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="190" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="294" pin="4"/><net_sink comp="314" pin=2"/></net>

<net id="324"><net_src comp="162" pin="3"/><net_sink comp="314" pin=3"/></net>

<net id="325"><net_src comp="304" pin="4"/><net_sink comp="314" pin=4"/></net>

<net id="326"><net_src comp="314" pin="5"/><net_sink comp="139" pin=0"/></net>

<net id="331"><net_src comp="84" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="95" pin="26"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="139" pin="12"/><net_sink comp="333" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: decode : instruction | {1 }
  - Chain level:
	State 1
		switch_ln72 : 1
		switch_ln21 : 1
		switch_ln6 : 1
		switch_ln51 : 1
		d_i_type_V_write_assign : 2
		switch_ln37 : 3
		ret_V_4 : 1
		sext_ln42 : 2
		ret_V_3 : 1
		sext_ln41 : 2
		sext_ln40 : 1
		ret_V_1 : 1
		d_i_imm_V_write_assign : 4
		newret : 3
		newret2 : 5
		ret_ln1498 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|
| Operation|       Functional Unit       |
|----------|-----------------------------|
|   read   | instruction_read_read_fu_86 |
|----------|-----------------------------|
|          |    d_imm_inst_7_V_fu_154    |
| bitselect|    d_imm_inst_20_V_fu_162   |
|          |    d_imm_inst_31_V_fu_190   |
|----------|-----------------------------|
|          |        opch_V_fu_170        |
|          |        opcl_V_fu_180        |
|          |   d_imm_inst_11_8_V_fu_198  |
|          |         tmp_4_fu_208        |
|partselect|         tmp_2_fu_235        |
|          |         tmp_3_fu_245        |
|          |         ret_V_fu_268        |
|          |        ret_V_2_fu_283       |
|          |          tmp_fu_294         |
|          |         tmp_1_fu_304        |
|----------|-----------------------------|
|          |        ret_V_4_fu_218       |
|bitconcatenate|        ret_V_3_fu_255       |
|          |        ret_V_1_fu_314       |
|----------|-----------------------------|
|          |       sext_ln42_fu_230      |
|   sext   |       sext_ln41_fu_263      |
|          |       sext_ln40_fu_278      |
|----------|-----------------------------|
|insertvalue|        newret_fu_327        |
|          |        newret2_fu_333       |
|----------|-----------------------------|
|   Total  |                             |
|----------|-----------------------------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|d_i_imm_V_write_assign_reg_136|   20   |
|d_i_type_V_write_assign_reg_92|    3   |
+------------------------------+--------+
|             Total            |   23   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |   23   |
+-----------+--------+
|   Total   |   23   |
+-----------+--------+
