15:01:13 INFO  : Registering command handlers for SDK TCF services
15:01:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\VLSILAB\Documents\FPGA_Design\Lab06\vivado_prj\vivado_prj.sdk\temp_xsdb_launch_script.tcl
15:01:15 INFO  : XSCT server has started successfully.
15:01:16 INFO  : Successfully done setting XSCT server connection channel  
15:01:16 INFO  : Processing command line option -hwspec C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf.
15:01:16 INFO  : Successfully done setting SDK workspace  
15:08:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:08:29 INFO  : 'fpga -state' command is executed.
15:08:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:08:29 INFO  : 'jtag frequency' command is executed.
15:08:29 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:08:29 INFO  : Context for 'APU' is selected.
15:08:30 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:08:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:30 INFO  : Context for 'APU' is selected.
15:08:30 INFO  : 'stop' command is executed.
15:08:30 INFO  : 'ps7_init' command is executed.
15:08:30 INFO  : 'ps7_post_config' command is executed.
15:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:30 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:30 INFO  : 'con' command is executed.
15:08:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:08:30 INFO  : Disconnected from the channel tcfchan#1.
15:11:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:11:11 INFO  : 'fpga -state' command is executed.
15:11:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:11:12 INFO  : 'jtag frequency' command is executed.
15:11:12 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:12 INFO  : Context for 'APU' is selected.
15:11:13 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:11:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:13 INFO  : Context for 'APU' is selected.
15:11:13 INFO  : 'stop' command is executed.
15:11:14 INFO  : 'ps7_init' command is executed.
15:11:14 INFO  : 'ps7_post_config' command is executed.
15:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:14 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:14 INFO  : 'con' command is executed.
15:11:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:11:14 INFO  : Disconnected from the channel tcfchan#2.
15:18:54 INFO  : Registering command handlers for SDK TCF services
15:18:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\VLSILAB\Documents\FPGA_Design\Lab06\vivado_prj\vivado_prj.sdk\temp_xsdb_launch_script.tcl
15:18:57 INFO  : XSCT server has started successfully.
15:18:57 INFO  : Processing command line option -hwspec C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf.
15:18:57 INFO  : Successfully done setting XSCT server connection channel  
15:18:57 INFO  : Successfully done setting SDK workspace  
15:18:57 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
15:19:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:19:26 INFO  : 'fpga -state' command is executed.
15:19:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:19:26 INFO  : 'jtag frequency' command is executed.
15:19:26 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:26 INFO  : Context for 'APU' is selected.
15:19:26 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:19:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:27 INFO  : Context for 'APU' is selected.
15:19:27 INFO  : 'stop' command is executed.
15:19:27 INFO  : 'ps7_init' command is executed.
15:19:27 INFO  : 'ps7_post_config' command is executed.
15:19:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:19:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:27 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:58 INFO  : Disconnected from the channel tcfchan#1.
15:22:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:22:59 INFO  : 'fpga -state' command is executed.
15:22:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:22:59 INFO  : 'jtag frequency' command is executed.
15:22:59 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:00 INFO  : Context for 'APU' is selected.
15:23:01 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:23:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:01 INFO  : Context for 'APU' is selected.
15:23:01 INFO  : 'stop' command is executed.
15:23:01 INFO  : 'ps7_init' command is executed.
15:23:01 INFO  : 'ps7_post_config' command is executed.
15:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:02 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:02 INFO  : 'con' command is executed.
15:23:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:23:02 INFO  : Disconnected from the channel tcfchan#2.
15:23:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:23:32 INFO  : 'fpga -state' command is executed.
15:23:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:23:32 INFO  : 'jtag frequency' command is executed.
15:23:32 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:32 INFO  : Context for 'APU' is selected.
15:23:34 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:23:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:34 INFO  : Context for 'APU' is selected.
15:23:34 INFO  : 'stop' command is executed.
15:23:35 INFO  : 'ps7_init' command is executed.
15:23:35 INFO  : 'ps7_post_config' command is executed.
15:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:35 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:06 INFO  : Disconnected from the channel tcfchan#3.
15:24:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:07 INFO  : 'fpga -state' command is executed.
15:24:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:07 INFO  : 'jtag frequency' command is executed.
15:24:07 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:07 INFO  : Context for 'APU' is selected.
15:24:09 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:24:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:09 INFO  : Context for 'APU' is selected.
15:24:09 INFO  : 'stop' command is executed.
15:24:09 INFO  : 'ps7_init' command is executed.
15:24:09 INFO  : 'ps7_post_config' command is executed.
15:24:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:10 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:45 INFO  : Registering command handlers for SDK TCF services
15:24:45 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\VLSILAB\Documents\FPGA_Design\Lab06\vivado_prj\vivado_prj.sdk\temp_xsdb_launch_script.tcl
15:24:47 INFO  : XSCT server has started successfully.
15:24:47 INFO  : Successfully done setting XSCT server connection channel  
15:24:48 INFO  : Successfully done setting SDK workspace  
15:24:48 INFO  : Processing command line option -hwspec C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf.
15:24:48 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
15:25:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:25:51 INFO  : 'fpga -state' command is executed.
15:25:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:25:52 INFO  : 'jtag frequency' command is executed.
15:25:52 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:25:52 INFO  : Context for 'APU' is selected.
15:25:52 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:25:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:52 INFO  : Context for 'APU' is selected.
15:25:52 INFO  : 'stop' command is executed.
15:25:52 INFO  : 'ps7_init' command is executed.
15:25:52 INFO  : 'ps7_post_config' command is executed.
15:25:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:25:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:53 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:34 INFO  : Disconnected from the channel tcfchan#1.
15:26:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:26:35 INFO  : 'fpga -state' command is executed.
15:26:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:26:36 INFO  : 'jtag frequency' command is executed.
15:26:36 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:36 INFO  : Context for 'APU' is selected.
15:26:37 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:26:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:37 INFO  : Context for 'APU' is selected.
15:26:37 INFO  : 'stop' command is executed.
15:26:38 INFO  : 'ps7_init' command is executed.
15:26:38 INFO  : 'ps7_post_config' command is executed.
15:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:38 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:04 INFO  : Disconnected from the channel tcfchan#2.
15:27:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:27:05 INFO  : 'fpga -state' command is executed.
15:27:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:27:05 INFO  : 'jtag frequency' command is executed.
15:27:05 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:27:05 INFO  : Context for 'APU' is selected.
15:27:07 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:27:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:07 INFO  : Context for 'APU' is selected.
15:27:07 INFO  : 'stop' command is executed.
15:27:07 INFO  : 'ps7_init' command is executed.
15:27:07 INFO  : 'ps7_post_config' command is executed.
15:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:08 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:50 INFO  : Disconnected from the channel tcfchan#3.
15:28:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:28:59 INFO  : 'fpga -state' command is executed.
15:28:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:28:59 INFO  : 'jtag frequency' command is executed.
15:28:59 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:59 INFO  : Context for 'APU' is selected.
15:29:01 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:29:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:01 INFO  : Context for 'APU' is selected.
15:29:01 INFO  : 'stop' command is executed.
15:29:01 INFO  : 'ps7_init' command is executed.
15:29:01 INFO  : 'ps7_post_config' command is executed.
15:29:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:29:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:02 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

