$date
	Mon Jun 17 02:20:52 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test_half_add $end
$var wire 1 ! co $end
$var wire 1 " s $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module a0 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ! co $end
$var wire 1 " s $end
$var wire 1 ' w0 $end
$var wire 1 ( w1 $end
$var wire 1 ) w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1)
1$
1&
#20
0$
0&
1#
1%
#30
0"
0(
1!
1'
1$
1&
#40
x"
x(
x!
x'
x)
x$
x&
x#
x%
#50
