# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab1.srcs/sources_1/imports/fichiers_vhdl/add3bits.vhd" \
"../../../../Lab1.srcs/sources_1/imports/fichiers_vhdl/add3bits_tb.vhd" \

# Do not sort compile order
nosort
