<!doctype html>
<html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"><meta><title>VHDL 简介 - Atlanswer&#039;s blog</title><link rel="manifest" href="/manifest.json"><meta name="application-name" content="Atlanswer&#039;s blog"><meta name="msapplication-TileImage" content="/img/favicon.ico"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-title" content="Atlanswer&#039;s blog"><meta name="apple-mobile-web-app-status-bar-style" content="default"><meta name="description" content="背景 VHDL (VHSIC Hardware Description Language, VHSIC (Very High Speed Integrated Circuits)) 是一种硬件描述语言，它可以描述硬件电路的行为，并由综合工具生成相应的网表。主流的 EDA (Electronic Design Automation) 工具都支持 VHDL，其主要的竞争对象是 Verilog HDL，"><meta property="og:type" content="blog"><meta property="og:title" content="VHDL 简介"><meta property="og:url" content="https://waferlab.tk/2019/note/Digital-Integrated-Circuit/VHDL-%E7%AE%80%E4%BB%8B/"><meta property="og:site_name" content="Atlanswer&#039;s blog"><meta property="og:description" content="背景 VHDL (VHSIC Hardware Description Language, VHSIC (Very High Speed Integrated Circuits)) 是一种硬件描述语言，它可以描述硬件电路的行为，并由综合工具生成相应的网表。主流的 EDA (Electronic Design Automation) 工具都支持 VHDL，其主要的竞争对象是 Verilog HDL，"><meta property="og:locale" content="en_US"><meta property="og:image" content="https://waferlab.tk/img/og_image.png"><meta property="article:published_time" content="2019-10-28T08:58:22.000Z"><meta property="article:modified_time" content="2019-10-28T08:58:22.000Z"><meta property="article:author" content="Atlanswer"><meta property="article:tag" content="VHDL"><meta property="twitter:card" content="summary"><meta property="twitter:image" content="/img/og_image.png"><script type="application/ld+json">{"@context":"https://schema.org","@type":"BlogPosting","mainEntityOfPage":{"@type":"WebPage","@id":"https://waferlab.tk/2019/note/Digital-Integrated-Circuit/VHDL-%E7%AE%80%E4%BB%8B/"},"headline":"VHDL 简介","image":["https://waferlab.tk/img/og_image.png"],"datePublished":"2019-10-28T08:58:22.000Z","dateModified":"2019-10-28T08:58:22.000Z","author":{"@type":"Person","name":"Atlanswer"},"publisher":{"@type":"Organization","name":"Atlanswer's blog","logo":{"@type":"ImageObject","url":"https://waferlab.tk/img/favicon.ico"}},"description":"背景 VHDL (VHSIC Hardware Description Language, VHSIC (Very High Speed Integrated Circuits)) 是一种硬件描述语言，它可以描述硬件电路的行为，并由综合工具生成相应的网表。主流的 EDA (Electronic Design Automation) 工具都支持 VHDL，其主要的竞争对象是 Verilog HDL，"}</script><link rel="canonical" href="https://waferlab.tk/2019/note/Digital-Integrated-Circuit/VHDL-%E7%AE%80%E4%BB%8B/"><link rel="icon" href="/img/favicon.ico"><link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.15.2/css/all.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/highlight.js@9.12.0/styles/solarized-light.css"><link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Noto+Sans+SC:wght@400;700&amp;family=Roboto+Mono&amp;family=Roboto:wght@400;700"><link rel="stylesheet" href="/css/default.css"><!--!--><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/lightgallery@1.10.0/dist/css/lightgallery.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/justifiedGallery@3.8.1/dist/css/justifiedGallery.min.css"><!--!--><style>.pace{-webkit-pointer-events:none;pointer-events:none;-webkit-user-select:none;-moz-user-select:none;user-select:none}.pace-inactive{display:none}.pace .pace-progress{background:#3273dc;position:fixed;z-index:2000;top:0;right:100%;width:100%;height:2px}</style><script src="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/pace.min.js"></script><meta name="generator" content="Hexo 5.4.0"></head><body class="is-3-column"><nav class="navbar navbar-main"><div class="container"><div class="navbar-brand justify-content-center"><a class="navbar-item navbar-logo" href="/"><img src="/img/favicon.ico" alt="Atlanswer&#039;s blog" height="28"></a></div><div class="navbar-menu"><div class="navbar-start"><a class="navbar-item" href="/">Home</a><a class="navbar-item" href="/categories">Categories</a><a class="navbar-item" href="/tags">Tags</a><a class="navbar-item" href="/archives">Archives</a><a class="navbar-item" href="/about">About</a><a class="navbar-item" target="_blank" rel="noopener" href="https://git.waferlab.tk">GitLab</a></div><div class="navbar-end"><a class="navbar-item is-hidden-tablet catalogue" title="Catalogue" href="javascript:;"><i class="fas fa-list-ul"></i></a><a class="navbar-item search" title="Search" href="javascript:;"><i class="fas fa-search"></i></a></div></div></div></nav><section class="section"><div class="container"><div class="columns"><div class="column order-2 column-main is-8-tablet is-8-desktop is-6-widescreen"><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2019-10-28T08:58:22.000Z" title="10/28/2019, 8:58:22 AM">2019-10-28</time></span><span class="level-item">Updated&nbsp;<time dateTime="2019-10-28T08:58:22.000Z" title="10/28/2019, 8:58:22 AM">2019-10-28</time></span><span class="level-item"> Atlanswer </span><span class="level-item"><i class="fas fa-folder-open" style="margin-right:0.25rem"></i><a class="link-muted" href="/categories/Note/">Note</a><span> / </span><a class="link-muted" href="/categories/Note/Digital-Integrated-Circuit/">Digital Integrated Circuit</a></span></div></div><h1 class="title is-3 is-size-4-mobile">VHDL 简介</h1><div class="content"><h3 id="背景">背景</h3>
<p>VHDL (VHSIC Hardware Description Language, VHSIC (Very High Speed Integrated Circuits)) 是一种硬件描述语言，它可以描述硬件电路的行为，并由综合工具生成相应的网表。主流的 EDA (Electronic Design Automation) 工具都支持 VHDL，其主要的竞争对象是 Verilog HDL，VHDL 可以用于所有数字硬件设计，包括系统级设计、板级设计、ASIC、CPLD 和 FPGA 设计。</p>
<span id="more"></span>
<h3 id="vhdl-方法论">VHDL 方法论</h3>
<p>硬件描述语言为硬件设计提供了仿真功能，无需真实硬件电路即可观察逻辑行为，错误可以在流片之前修正；同时它也具有模块化设计，能构建可重用的代码。</p>
<p>与一般软件编程语言不同，VHDL 代码有顺序执行和并发执行两种行为。</p>
<ul>
<li>顺序执行
<ul>
<li>语句一个接一个被执行，与软件编程语言相同</li>
<li>可以覆盖先前表达式的效果</li>
</ul>
</li>
<li>并发执行
<ul>
<li>语句同时执行</li>
<li>表达式出现的顺序无关紧要</li>
<li>适合硬件的并发性的建模</li>
</ul>
</li>
</ul>
<p>VHDL 的方法论包括</p>
<ul>
<li>抽象
<ul>
<li>描述系统的不同部分</li>
<li>在抽象层，只关注必要的信息，忽略其他不重要的内容。</li>
</ul>
</li>
<li>模块化
<ul>
<li>拆分大的组件，使用模块构建每个部分。</li>
</ul>
</li>
<li>层级结构
<ul>
<li>用子模块构建设计，每个层级可能包含来自不同抽象层的模块。</li>
</ul>
</li>
</ul>
<h3 id="vhdl-组件">VHDL 组件</h3>
<h4 id="实体和结构">实体和结构</h4>
<p>实体 (Entity) 和结构 (Architecture) 是 VHDL 不可或缺的两大组件。</p>
<ul>
<li>实体
<ul>
<li>黑盒子</li>
<li>描述输入输出接口和它们的类型</li>
</ul>
</li>
<li>结构
<ul>
<li>描述电路的功能和/或结构</li>
<li>一个实体可以用多个结构来实现</li>
</ul>
</li>
</ul>
<h4 id="vhdl-保留字">VHDL 保留字</h4>
<p>参考 <a target="_blank" rel="noopener" href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx11/ite_r_vhdl_reserved_words.htm">Xilinx 文档</a></p>
<h4 id="vhdl-标识符、空格和注释">VHDL 标识符、空格和注释</h4>
<ul>
<li>VHDL 对大小写<strong>不敏感</strong>。</li>
<li>语句用分号结束。</li>
<li>不要覆盖预定义标识符，例如 <code>std_logic</code>、<code>TIME</code>。</li>
<li>可以使用任意数量的空格、回车来分隔元素。当然建议使用统一的缩进排版增强可读性。</li>
<li>行注释以 <code>--</code> 开头，正如其他编程语言，鼓励书写规范的注释。</li>
</ul>
<h4 id="vhdl-常量和开路接口">VHDL 常量和开路接口</h4>
<ul>
<li>未使用的组件输入和输出应指定为 <code>open</code></li>
<li>连接到电源或地：<code>'1'</code> 或 <code>'0'</code></li>
</ul>
<p>例</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">U1: universal <span class="keyword">port</span> <span class="keyword">map</span>(X, Y, <span class="keyword">open</span>, A, <span class="string">&#x27;1&#x27;</span>);</span><br></pre></td></tr></table></figure>
<h4 id="vhdl-testbench">VHDL Testbench</h4>
<p>Testbench 用来验证设计的正确性，位于设计层级的最顶层。它有自己的 VHDL 风格，只可用于仿真而不能被综合。</p>
<h4 id="vhdl-标准库">VHDL 标准库</h4>
<ol>
<li>
<p>标准逻辑包 IEEE standard logic 1164</p>
<p>九值逻辑枚举类型</p>
<ul>
<li>'U' - Uninitialized</li>
<li>'X' - Forcing unknown</li>
<li>'0' - Forcing 0</li>
<li>'1' - Forcing 1</li>
<li>'Z' - High impedance</li>
<li>'W' - Weak unknown</li>
<li>'L' - Weak 0</li>
<li>'H' - Weak 1</li>
<li>'-' - Don't care</li>
</ul>
<p>标准逻辑类型的定义为</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">type</span> <span class="built_in">std_ulogic</span> <span class="keyword">is</span></span><br><span class="line">(<span class="string">&#x27;U&#x27;</span>, <span class="string">&#x27;X&#x27;</span>, <span class="string">&#x27;0&#x27;</span>, <span class="string">&#x27;1&#x27;</span>, <span class="string">&#x27;Z&#x27;</span>, <span class="string">&#x27;W&#x27;</span>, <span class="string">&#x27;L&#x27;</span>, <span class="string">&#x27;H&#x27;</span>, <span class="string">&#x27;-&#x27;</span>);</span><br></pre></td></tr></table></figure>
<p>IEEE 1164 标准类型 <code>std_logic</code> 是 <code>std_ulogic</code> 解析后的信号类型</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">subtype</span> <span class="built_in">std_logic</span> <span class="keyword">is</span> resolved <span class="built_in">std_ulogic</span>;</span><br></pre></td></tr></table></figure>
<p>这个包位于 <code>IEEE</code> 库内，与工作库相分隔</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">library</span> IEEE;</span><br><span class="line"><span class="keyword">use</span> IEEE.std_logic_1164.<span class="keyword">all</span>;</span><br></pre></td></tr></table></figure>
<p>逻辑向量类型</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">type</span> <span class="built_in">std_logic_vector</span> <span class="keyword">is</span> <span class="keyword">array</span>(<span class="built_in">natural</span> <span class="keyword">range</span>&lt;&gt;) <span class="keyword">of</span> <span class="built_in">std_logic</span>;</span><br></pre></td></tr></table></figure>
<ul>
<li><code>natural</code>: 预定义子类型，表示从 0 到最大的整数</li>
<li><code>range&lt;&gt;</code>: 指未定义的范围</li>
</ul>
<p>例</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="built_in">std_logic_vector</span>(<span class="number">3</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line"><span class="built_in">std_logic_vector</span>(<span class="number">0</span> <span class="keyword">to</span> <span class="number">7</span>);</span><br></pre></td></tr></table></figure>
</li>
<li>
<p>数值计算</p>
<p>进行标准逻辑向量的运算</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">use</span> IEEE.std_logic_arith.<span class="keyword">all</span>;</span><br><span class="line"><span class="keyword">use</span> IEEE.std_logic_unsigned.<span class="keyword">all</span>;</span><br></pre></td></tr></table></figure>
</li>
</ol>
<h3 id="vhdl-描述方式">VHDL 描述方式</h3>
<ul>
<li>数据流描述<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">library</span> IEEE;</span><br><span class="line"><span class="keyword">use</span> IEEE.std_logic_1164.<span class="keyword">all</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">entity</span> comb_function <span class="keyword">is</span></span><br><span class="line">  <span class="keyword">port</span> (A, B, C : <span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">              Z : <span class="keyword">out</span> <span class="built_in">std_logic</span>);</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">entity</span> comb_function;</span><br><span class="line"></span><br><span class="line"><span class="keyword">architecture</span> expression <span class="keyword">of</span> comb_function <span class="keyword">is</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">  Z &lt;= (<span class="keyword">not</span> A <span class="keyword">and</span> B) <span class="keyword">or</span> (A <span class="keyword">and</span> C);</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">architecture</span> expression;</span><br></pre></td></tr></table></figure>
</li>
<li>结构化描述<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">library</span> IEEE;</span><br><span class="line"><span class="keyword">use</span> IEEE.std_logic_1164.<span class="keyword">all</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">entity</span> or2 <span class="keyword">is</span></span><br><span class="line">  <span class="keyword">port</span> (X, Y : <span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">           Z : <span class="keyword">out</span> <span class="built_in">std_logic</span>);</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">entity</span> or2;</span><br><span class="line"></span><br><span class="line"><span class="keyword">architecture</span> ex1 <span class="keyword">of</span> or2 <span class="keyword">is</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">  Z &lt;= X <span class="keyword">or</span> Y;</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">architecture</span> ex1;</span><br><span class="line"></span><br><span class="line"><span class="keyword">library</span> IEEE;</span><br><span class="line"><span class="keyword">use</span> IEEE.std_logic_1164.<span class="keyword">all</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">entity</span> not1 <span class="keyword">is</span></span><br><span class="line">  <span class="keyword">port</span> (X : <span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">        Z : <span class="keyword">out</span> <span class="built_in">std_logic</span>);</span><br><span class="line"><span class="keyword">end</span> not1;</span><br><span class="line"></span><br><span class="line"><span class="keyword">architecture</span> ex1 <span class="keyword">of</span> not1 <span class="keyword">is</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">  Z &lt;= <span class="keyword">not</span> X;</span><br><span class="line"><span class="keyword">end</span> ex1;</span><br><span class="line"></span><br><span class="line"><span class="keyword">library</span> IEEE;</span><br><span class="line"><span class="keyword">use</span> IEEE.std_logic_1164.<span class="keyword">all</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">entity</span> and2 <span class="keyword">is</span></span><br><span class="line">  <span class="keyword">port</span> (X, Y : <span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">           Z : <span class="keyword">out</span> <span class="built_in">std_logic</span>);</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">entity</span> and2;</span><br><span class="line"></span><br><span class="line"><span class="keyword">architecture</span> ex1 <span class="keyword">of</span> and2 <span class="keyword">is</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">  Z &lt;= X <span class="keyword">and</span> Y;</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">architecture</span> ex1;</span><br><span class="line"></span><br><span class="line"><span class="keyword">library</span> IEEE;</span><br><span class="line"><span class="keyword">use</span> IEEE.std_logic_1164.<span class="keyword">all</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">Entity</span> comb_function <span class="keyword">is</span></span><br><span class="line">  <span class="keyword">port</span> (A, B, C : <span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">              Z : <span class="keyword">out</span> <span class="built_in">std_logic</span>);</span><br><span class="line"><span class="keyword">End</span> <span class="keyword">entity</span> comb_function;</span><br><span class="line"></span><br><span class="line"><span class="keyword">architecture</span> netlist <span class="keyword">of</span> comb_function <span class="keyword">is</span></span><br><span class="line">  <span class="keyword">component</span> and2 <span class="keyword">is</span></span><br><span class="line">    <span class="keyword">port</span> (X, Y : <span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">             Z : <span class="keyword">out</span> <span class="built_in">std_logic</span>);</span><br><span class="line">  <span class="keyword">end</span> <span class="keyword">component</span> and2;</span><br><span class="line"></span><br><span class="line">  <span class="keyword">component</span> or2 <span class="keyword">is</span></span><br><span class="line">    <span class="keyword">port</span> (X, Y : <span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">             Z : <span class="keyword">out</span> <span class="built_in">std_logic</span>);</span><br><span class="line">  <span class="keyword">end</span> <span class="keyword">component</span> or2;</span><br><span class="line"></span><br><span class="line">  <span class="keyword">component</span> not1 <span class="keyword">is</span></span><br><span class="line">    <span class="keyword">port</span> (X : <span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">          Z : <span class="keyword">out</span> <span class="built_in">std_logic</span>);</span><br><span class="line">  <span class="keyword">end</span> <span class="keyword">component</span> not1;</span><br><span class="line"></span><br><span class="line">  <span class="keyword">signal</span> P, Q, R : <span class="built_in">std_logic</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">  G1: not1 <span class="keyword">port</span> <span class="keyword">map</span> (A, P);</span><br><span class="line">  G2: and2 <span class="keyword">port</span> <span class="keyword">map</span> (P, B, Q);</span><br><span class="line">  G3: and2 <span class="keyword">port</span> <span class="keyword">map</span> (A, C, R);</span><br><span class="line">  G4: or2 <span class="keyword">port</span> <span class="keyword">map</span> (Q, R, Z);</span><br><span class="line"></span><br><span class="line"><span class="keyword">end</span> <span class="keyword">architecture</span> netlist;</span><br></pre></td></tr></table></figure>
</li>
</ul>
</div><div class="article-licensing box"><div class="licensing-title"><p>VHDL 简介</p><p><a href="https://waferlab.tk/2019/note/Digital-Integrated-Circuit/VHDL-简介/">https://waferlab.tk/2019/note/Digital-Integrated-Circuit/VHDL-简介/</a></p></div><div class="licensing-meta level is-mobile"><div class="level-left"><div class="level-item is-narrow"><div><h6>Author</h6><p>Atlanswer</p></div></div><div class="level-item is-narrow"><div><h6>Posted on</h6><p>2019-10-28</p></div></div><div class="level-item is-narrow"><div><h6>Updated on</h6><p>2019-10-28</p></div></div><div class="level-item is-narrow"><div><h6>Licensed under</h6><p><a class="icons" rel="noopener" target="_blank" title="Creative Commons" href="https://creativecommons.org/"><i class="icon fab fa-creative-commons"></i></a><a class="" rel="noopener" target="_blank" title="CC BY-NC-SA 4.0" href="https://creativecommons.org/licenses/by-nc-sa/4.0/">CC BY-NC-SA 4.0</a></p></div></div></div></div></div><div class="article-tags is-size-7 mb-4"><span class="mr-2">#</span><a class="link-muted mr-2" rel="tag" href="/tags/VHDL/">VHDL</a></div><!--!--></article></div><!--!--><nav class="post-navigation mt-4 level is-mobile"><div class="level-start"><a class="article-nav-prev level level-item link-muted" href="/2019/note/Digital-Integrated-Circuit/VHDL-%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95/"><i class="level-item fas fa-chevron-left"></i><span class="level-item">VHDL 基本语法</span></a></div><div class="level-end"><a class="article-nav-next level level-item link-muted" href="/2019/note/Digital-Integrated-Circuit/%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E4%B8%8E%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91/"><span class="level-item">组合逻辑与时序逻辑</span><i class="level-item fas fa-chevron-right"></i></a></div></nav><!--!--></div><div class="column column-left is-4-tablet is-4-desktop is-3-widescreen  order-1"><div class="card widget" data-type="profile"><div class="card-content"><nav class="level"><div class="level-item has-text-centered flex-shrink-1"><div><figure class="image is-128x128 mx-auto mb-2"><img class="avatar is-rounded" src="/img/avatar.jpg" alt="Atlanswer"></figure><p class="title is-size-4 is-block" style="line-height:inherit;">Atlanswer</p><p class="is-size-6 is-block">SEIT</p><p class="is-size-6 is-flex justify-content-center"><i class="fas fa-map-marker-alt mr-1"></i><span>SYSU</span></p></div></div></nav><nav class="level is-mobile"><div class="level-item has-text-centered is-marginless"><div><p class="heading">Posts</p><a href="/archives"><p class="title">65</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">Categories</p><a href="/categories"><p class="title">19</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">Tags</p><a href="/tags"><p class="title">39</p></a></div></div></nav><div class="level is-mobile is-multiline"><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Github" href="https://github.com/atlanswer"><i class="fab fa-github"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Twitter" href="https://twitter.com/atlanswer"><i class="fab fa-twitter"></i></a></div></div></div><div class="card widget" data-type="categories"><div class="card-content"><div class="menu"><h3 class="menu-label">Categories</h3><ul class="menu-list"><li><a class="level is-mobile" href="/categories/Diary/"><span class="level-start"><span class="level-item">Diary</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/categories/Log/"><span class="level-start"><span class="level-item">Log</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/categories/Note/"><span class="level-start"><span class="level-item">Note</span></span><span class="level-end"><span class="level-item tag">47</span></span></a><ul><li><a class="level is-mobile" href="/categories/Note/Advanced-Mathematics/"><span class="level-start"><span class="level-item">Advanced Mathematics</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/categories/Note/Bioelectronics/"><span class="level-start"><span class="level-item">Bioelectronics</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/categories/Note/Design-of-Analog-Integrated-Circuit/"><span class="level-start"><span class="level-item">Design of Analog Integrated Circuit</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/categories/Note/Digital-Integrated-Circuit/"><span class="level-start"><span class="level-item">Digital Integrated Circuit</span></span><span class="level-end"><span class="level-item tag">5</span></span></a></li><li><a class="level is-mobile" href="/categories/Note/Image-Processing/"><span class="level-start"><span class="level-item">Image Processing</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li><li><a class="level is-mobile" href="/categories/Note/Language-Reference/"><span class="level-start"><span class="level-item">Language Reference</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/categories/Note/Methodology-of-Integrated-Circuit-Design/"><span class="level-start"><span class="level-item">Methodology of Integrated Circuit Design</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/categories/Note/Video-Scripting/"><span class="level-start"><span class="level-item">Video Scripting</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/categories/Note/Wireless-Communication/"><span class="level-start"><span class="level-item">Wireless Communication</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/categories/Note/%E6%96%B0%E6%97%B6%E4%BB%A3%E4%B8%AD%E5%9B%BD%E7%89%B9%E8%89%B2%E7%A4%BE%E4%BC%9A%E4%B8%BB%E4%B9%89%E7%90%86%E8%AE%BA%E4%B8%8E%E5%AE%9E%E8%B7%B5/"><span class="level-start"><span class="level-item">新时代中国特色社会主义理论与实践</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/categories/Note/%E9%80%9A%E4%BF%A1%E5%8E%9F%E7%90%86/"><span class="level-start"><span class="level-item">通信原理</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/categories/Note/%E9%AB%98%E9%80%9F%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%E4%B8%8E%E4%BF%A1%E5%8F%B7%E5%AE%8C%E6%95%B4%E6%80%A7%E5%88%86%E6%9E%90/"><span class="level-start"><span class="level-item">高速电路设计与信号完整性分析</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li></ul></li><li><a class="level is-mobile" href="/categories/Tip/"><span class="level-start"><span class="level-item">Tip</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/categories/Tutorial/"><span class="level-start"><span class="level-item">Tutorial</span></span><span class="level-end"><span class="level-item tag">11</span></span></a><ul><li><a class="level is-mobile" href="/categories/Tutorial/Bioinformatics/"><span class="level-start"><span class="level-item">Bioinformatics</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li></ul></li><li><a class="level is-mobile" href="/categories/Walk-through/"><span class="level-start"><span class="level-item">Walk-through</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li></ul></div></div></div><div class="card widget" data-type="tags"><div class="card-content"><div class="menu"><h3 class="menu-label">Tags</h3><div class="field is-grouped is-grouped-multiline"><div class="control"><a class="tags has-addons" href="/tags/Aegisub/"><span class="tag">Aegisub</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Analog/"><span class="tag">Analog</span><span class="tag">3</span></a></div><div class="control"><a class="tags has-addons" href="/tags/C/"><span class="tag">C#</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/C-C/"><span class="tag">C/C++</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/CMOS/"><span class="tag">CMOS</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Digital-logic/"><span class="tag">Digital logic</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/HFSS/"><span class="tag">HFSS</span><span class="tag">6</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Hyper-V/"><span class="tag">Hyper-V</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Info/"><span class="tag">Info</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Linux/"><span class="tag">Linux</span><span class="tag">2</span></a></div><div class="control"><a class="tags has-addons" href="/tags/OpenCV/"><span class="tag">OpenCV</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Python/"><span class="tag">Python</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/QR-Code/"><span class="tag">QR Code</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/ROS/"><span class="tag">ROS</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/SDR/"><span class="tag">SDR</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/VHDL/"><span class="tag">VHDL</span><span class="tag">3</span></a></div><div class="control"><a class="tags has-addons" href="/tags/YouTube/"><span class="tag">YouTube</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/antenna/"><span class="tag">antenna</span><span class="tag">3</span></a></div><div class="control"><a class="tags has-addons" href="/tags/bandwidth/"><span class="tag">bandwidth</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/changelog/"><span class="tag">changelog</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/cmake/"><span class="tag">cmake</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/config/"><span class="tag">config</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/electronic/"><span class="tag">electronic</span><span class="tag">4</span></a></div><div class="control"><a class="tags has-addons" href="/tags/fading/"><span class="tag">fading</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/impedance/"><span class="tag">impedance</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/info/"><span class="tag">info</span><span class="tag">7</span></a></div><div class="control"><a class="tags has-addons" href="/tags/limit/"><span class="tag">limit</span><span class="tag">2</span></a></div><div class="control"><a class="tags has-addons" href="/tags/model/"><span class="tag">model</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/normal-distribution/"><span class="tag">normal distribution</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/robot/"><span class="tag">robot</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/sensor/"><span class="tag">sensor</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/sequence/"><span class="tag">sequence</span><span class="tag">2</span></a></div><div class="control"><a class="tags has-addons" href="/tags/subtitle/"><span class="tag">subtitle</span><span class="tag">2</span></a></div><div class="control"><a class="tags has-addons" href="/tags/syllabus/"><span class="tag">syllabus</span><span class="tag">3</span></a></div><div class="control"><a class="tags has-addons" href="/tags/transcript/"><span class="tag">transcript</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/wave-guide/"><span class="tag">wave guide</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/x264/"><span class="tag">x264</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/x265/"><span class="tag">x265</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E8%AF%BE%E7%A8%8B%E7%9B%AE%E5%BD%95/"><span class="tag">课程目录</span><span class="tag">5</span></a></div></div></div></div></div><div class="card widget" data-type="links"><div class="card-content"><div class="menu"><h3 class="menu-label">Links</h3><ul class="menu-list"><li><a class="level is-mobile" href="https://tohrux.github.io" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">Tohru</span></span><span class="level-right"><span class="level-item tag">tohrux.github.io</span></span></a></li><li><a class="level is-mobile" href="https://genening.github.io/" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">Genening</span></span><span class="level-right"><span class="level-item tag">genening.github.io</span></span></a></li><li><a class="level is-mobile" href="https://hexo.io" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">Hexo</span></span><span class="level-right"><span class="level-item tag">hexo.io</span></span></a></li><li><a class="level is-mobile" href="https://bulma.io" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">Bulma</span></span><span class="level-right"><span class="level-item tag">bulma.io</span></span></a></li></ul></div></div></div><div class="column-right-shadow is-hidden-widescreen is-sticky"></div></div><div class="column column-right is-4-tablet is-4-desktop is-3-widescreen is-hidden-touch is-hidden-desktop-only order-3 is-sticky"><div class="card widget" id="toc" data-type="toc"><div class="card-content"><div class="menu"><h3 class="menu-label">Catalogue</h3><ul class="menu-list"><li><a class="level is-mobile" href="#背景"><span class="level-left"><span class="level-item">1</span><span class="level-item">背景</span></span></a></li><li><a class="level is-mobile" href="#vhdl-方法论"><span class="level-left"><span class="level-item">2</span><span class="level-item">VHDL 方法论</span></span></a></li><li><a class="level is-mobile" href="#vhdl-组件"><span class="level-left"><span class="level-item">3</span><span class="level-item">VHDL 组件</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#实体和结构"><span class="level-left"><span class="level-item">3.1</span><span class="level-item">实体和结构</span></span></a></li><li><a class="level is-mobile" href="#vhdl-保留字"><span class="level-left"><span class="level-item">3.2</span><span class="level-item">VHDL 保留字</span></span></a></li><li><a class="level is-mobile" href="#vhdl-标识符、空格和注释"><span class="level-left"><span class="level-item">3.3</span><span class="level-item">VHDL 标识符、空格和注释</span></span></a></li><li><a class="level is-mobile" href="#vhdl-常量和开路接口"><span class="level-left"><span class="level-item">3.4</span><span class="level-item">VHDL 常量和开路接口</span></span></a></li><li><a class="level is-mobile" href="#vhdl-testbench"><span class="level-left"><span class="level-item">3.5</span><span class="level-item">VHDL Testbench</span></span></a></li><li><a class="level is-mobile" href="#vhdl-标准库"><span class="level-left"><span class="level-item">3.6</span><span class="level-item">VHDL 标准库</span></span></a></li></ul></li><li><a class="level is-mobile" href="#vhdl-描述方式"><span class="level-left"><span class="level-item">4</span><span class="level-item">VHDL 描述方式</span></span></a></li></ul></div></div><style>#toc .menu-list > li > a.is-active + .menu-list { display: block; }#toc .menu-list > li > a + .menu-list { display: none; }</style><script src="/js/toc.js" defer></script></div><div class="card widget" data-type="recent-posts"><div class="card-content"><h3 class="menu-label">Recents</h3><article class="media"><div class="media-content"><p class="date"><time dateTime="2021-12-21T16:00:00.000Z">2021-12-22</time></p><p class="title"><a href="/2021/note/Video-Scripting/x265-%E5%91%BD%E4%BB%A4%E8%A1%8C%E9%80%89%E9%A1%B9/">x265 命令行选项</a></p><p class="categories"><a href="/categories/Note/">Note</a> / <a href="/categories/Note/Video-Scripting/">Video Scripting</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2021-12-14T16:00:00.000Z">2021-12-15</time></p><p class="title"><a href="/2021/note/Video-Scripting/x264-%E5%91%BD%E4%BB%A4%E8%A1%8C%E9%80%89%E9%A1%B9/">x264 命令行选项</a></p><p class="categories"><a href="/categories/Note/">Note</a> / <a href="/categories/Note/Video-Scripting/">Video Scripting</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2021-12-14T06:52:53.000Z">2021-12-14</time></p><p class="title"><a href="/2021/note/Antenna/Designing-Filtering-Antenna/">Designing Filtering Antenna</a></p><p class="categories"><a href="/categories/Note/">Note</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2021-12-11T16:00:00.000Z">2021-12-12</time></p><p class="title"><a href="/2021/note/HFSS/HFSS-Cheat-Sheet/">HFSS Cheat Sheet</a></p><p class="categories"><a href="/categories/Note/">Note</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2021-11-29T13:44:57.000Z">2021-11-29</time></p><p class="title"><a href="/2021/note/ArchLinux-on-Windows-Subsystem-for-Linux/">ArchLinux on Windows Subsystem for Linux</a></p><p class="categories"><a href="/categories/Note/">Note</a></p></div></article></div></div></div></div></div></section><footer class="footer"><div class="container"><div class="level"><div class="level-start"><a class="footer-logo is-block mb-2" href="/"><img src="/img/favicon.ico" alt="Atlanswer&#039;s blog" height="28"></a><p class="is-size-7"><span>&copy; 2021 Atlanswer</span>  Powered by <a href="https://hexo.io/" target="_blank" rel="noopener">Hexo</a> &amp; <a href="https://github.com/ppoffice/hexo-theme-icarus" target="_blank" rel="noopener">Icarus</a></p></div><div class="level-end"><div class="field has-addons"><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Creative Commons" href="https://creativecommons.org/"><i class="fab fa-creative-commons"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Attribution 4.0 International" href="https://creativecommons.org/licenses/by/4.0/"><i class="fab fa-creative-commons-by"></i></a></p></div></div></div></div></footer><script src="https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js"></script><script src="https://cdn.jsdelivr.net/npm/moment@2.22.2/min/moment-with-locales.min.js"></script><script>moment.locale("en");</script><script>var IcarusThemeSettings = {
            article: {
                highlight: {
                    clipboard: false,
                    fold: ''
                }
            }
        };</script><script src="/js/column.js"></script><a id="back-to-top" title="Back to top" href="javascript:;"><i class="fas fa-chevron-up"></i></a><script src="/js/back_to_top.js" defer></script><script src="https://cdn.jsdelivr.net/npm/lightgallery@1.10.0/dist/js/lightgallery.min.js" defer></script><script src="https://cdn.jsdelivr.net/npm/justifiedGallery@3.8.1/dist/js/jquery.justifiedGallery.min.js" defer></script><script>window.addEventListener("load", () => {
            if (typeof $.fn.lightGallery === 'function') {
                $('.article').lightGallery({ selector: '.gallery-item' });
            }
            if (typeof $.fn.justifiedGallery === 'function') {
                if ($('.justified-gallery > p > .gallery-item').length) {
                    $('.justified-gallery > p > .gallery-item').unwrap();
                }
                $('.justified-gallery').justifiedGallery();
            }
        });</script><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/katex.min.css"><script src="https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/katex.min.js" defer></script><script src="https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/contrib/auto-render.min.js" defer></script><script src="https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/contrib/mhchem.min.js" defer></script><script>window.addEventListener("load", function() {
            document.querySelectorAll('[role="article"] > .content').forEach(function(element) {
                renderMathInElement(element);
            });
        });</script><!--!--><script src="/js/main.js" defer></script><div class="searchbox"><div class="searchbox-container"><div class="searchbox-header"><div class="searchbox-input-container"><input class="searchbox-input" type="text" placeholder="Type something..."></div><a class="searchbox-close" href="javascript:;">×</a></div><div class="searchbox-body"></div></div></div><script src="/js/insight.js" defer></script><script>document.addEventListener('DOMContentLoaded', function () {
            loadInsight({"contentUrl":"/content.json"}, {"hint":"Type something...","untitled":"(Untitled)","posts":"Posts","pages":"Pages","categories":"Categories","tags":"Tags"});
        });</script></body></html>