
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.162175                       # Number of seconds simulated
sim_ticks                                162175430000                       # Number of ticks simulated
final_tick                               8997289490500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  90160                       # Simulator instruction rate (inst/s)
host_op_rate                                   119795                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              146217271                       # Simulator tick rate (ticks/s)
host_mem_usage                                2222316                       # Number of bytes of host memory used
host_seconds                                  1109.14                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     132869130                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              8320                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            775552                       # Number of bytes read from this memory
system.physmem.bytes_read::total               783872                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         8320                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8320                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        11008                       # Number of bytes written to this memory
system.physmem.bytes_written::total             11008                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                130                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              12118                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12248                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             172                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  172                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                51302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              4782179                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 4833482                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           51302                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              51302                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks             67877                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                  67877                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks             67877                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               51302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             4782179                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                4901359                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                            313                       # number of replacements
system.l2.tagsinuse                       8627.473501                       # Cycle average of tags in use
system.l2.total_refs                           828876                       # Total number of references to valid blocks.
system.l2.sampled_refs                          12234                       # Sample count of references to valid blocks.
system.l2.avg_refs                          67.751839                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           327.584913                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             118.082972                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            8181.805616                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.019994                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.007207                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.499378                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.526579                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    2                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               687194                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  687196                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           160838                       # number of Writeback hits
system.l2.Writeback_hits::total                160838                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              25296                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25296                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                712490                       # number of demand (read+write) hits
system.l2.demand_hits::total                   712492                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::cpu.data               712490                       # number of overall hits
system.l2.overall_hits::total                  712492                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                130                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              11719                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11849                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              399                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 399                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 130                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               12118                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12248                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                130                       # number of overall misses
system.l2.overall_misses::cpu.data              12118                       # number of overall misses
system.l2.overall_misses::total                 12248                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      6872000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    612763000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       619635000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     20775500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      20775500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       6872000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     633538500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        640410500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      6872000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    633538500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       640410500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              132                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           698913                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              699045                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       160838                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            160838                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          25695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             25695                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               132                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            724608                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               724740                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              132                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           724608                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              724740                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.984848                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.016767                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.016950                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.015528                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.015528                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.984848                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.016724                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.016900                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.984848                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.016724                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.016900                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52861.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52287.993856                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52294.286438                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52068.922306                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52068.922306                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52861.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52280.780657                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52286.944807                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52861.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52280.780657                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52286.944807                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  172                       # number of writebacks
system.l2.writebacks::total                       172                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           130                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         11719                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11849                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          399                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            399                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          12118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12248                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         12118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12248                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      5277000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    469409500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    474686500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     15973000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     15973000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      5277000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    485382500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    490659500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      5277000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    485382500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    490659500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.984848                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.016767                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.016950                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.015528                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.015528                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.984848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.016724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.016900                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.984848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.016724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.016900                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40592.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40055.422818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40061.313191                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40032.581454                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40032.581454                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40592.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40054.670738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40060.377204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40592.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40054.670738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40060.377204                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 5674364                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5674364                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            189503                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4350140                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4337468                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.708699                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        324350860                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            8917112                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100538789                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     5674364                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4337468                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      71631400                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  379006                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              236769331                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                   8781586                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  6178                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          317507346                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.420879                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.803475                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                247667495     78.00%     78.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  6047571      1.90%     79.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 63792280     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            317507346                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.017495                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.309969                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 55659419                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             191905488                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  49729076                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              20023857                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 189503                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              133459735                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 189503                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 72625212                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               149671257                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  30895136                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              64126237                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              133219472                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               39683355                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           154118672                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             349955822                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        122005520                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         227950302                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             153629900                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   488769                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  86383078                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             22196160                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4622749                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  132985343                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                   1                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 132984653                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               414                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            6776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        18022                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     317507346                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.418840                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.585721                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           200343432     63.10%     63.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           101343175     31.92%     95.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            15820739      4.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       317507346                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               9040405    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             14887      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              44285198     33.30%     33.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     33.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     33.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            61865659     46.52%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22196160     16.69%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4622749      3.48%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              132984653                       # Type of FU issued
system.cpu.iq.rate                           0.410002                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     9040405                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.067981                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          419067098                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          50786101                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     50773059                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           173450373                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           82206019                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     82149725                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               50764989                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                91245182                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           591782                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         5109                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        17477                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 189503                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                27482558                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               7562825                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           132985344                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            145003                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              22196160                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4622749                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                4570266                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         106153                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        83350                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               189503                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             132924405                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22192672                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             60248                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     26815097                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  5672435                       # Number of branches executed
system.cpu.iew.exec_stores                    4622425                       # Number of stores executed
system.cpu.iew.exec_rate                     0.409817                       # Inst execution rate
system.cpu.iew.wb_sent                      132922784                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     132922784                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  20738429                       # num instructions producing a value
system.cpu.iew.wb_consumers                  28374425                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.409812                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.730885                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          116214                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            189503                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    317317843                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.418726                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.581858                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    199547362     62.89%     62.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    102671832     32.36%     95.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     15098649      4.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    317317843                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              132869130                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       26796323                       # Number of memory references committed
system.cpu.commit.loads                      22191051                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    5672435                       # Number of branches committed
system.cpu.commit.fp_insts                   82142745                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  73405045                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              15098649                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    435204538                       # The number of ROB reads
system.cpu.rob.rob_writes                   266160193                       # The number of ROB writes
system.cpu.timesIdled                          619560                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         6843514                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     132869130                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               3.243509                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.243509                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.308308                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.308308                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                148595723                       # number of integer regfile reads
system.cpu.int_regfile_writes                77401750                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 161955753                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 76265435                       # number of floating regfile writes
system.cpu.misc_regfile_reads                38762881                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      3                       # number of replacements
system.cpu.icache.tagsinuse                117.585275                       # Cycle average of tags in use
system.cpu.icache.total_refs                  8781453                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    132                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               66526.159091                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     117.585275                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.229659                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.229659                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      8781453                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8781453                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8781453                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8781453                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8781453                       # number of overall hits
system.cpu.icache.overall_hits::total         8781453                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          133                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           133                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          133                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            133                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          133                       # number of overall misses
system.cpu.icache.overall_misses::total           133                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      7338000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7338000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      7338000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7338000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      7338000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7338000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      8781586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8781586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      8781586                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8781586                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      8781586                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8781586                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55172.932331                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55172.932331                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55172.932331                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55172.932331                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55172.932331                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55172.932331                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          132                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          132                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          132                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          132                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          132                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          132                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      7025500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7025500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      7025500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7025500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      7025500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7025500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53223.484848                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53223.484848                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53223.484848                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53223.484848                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53223.484848                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53223.484848                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 724096                       # number of replacements
system.cpu.dcache.tagsinuse                511.868684                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 25166988                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 724608                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  34.731866                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           8835645716000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.868684                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999744                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999744                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     20587411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20587411                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4579577                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4579577                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      25166988                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         25166988                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     25166988                       # number of overall hits
system.cpu.dcache.overall_hits::total        25166988                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1013479                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1013479                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        25695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25695                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1039174                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1039174                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1039174                       # number of overall misses
system.cpu.dcache.overall_misses::total       1039174                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  13470351000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13470351000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    350821500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    350821500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  13821172500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13821172500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  13821172500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13821172500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21600890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21600890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26206162                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26206162                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26206162                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26206162                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.046918                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046918                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005579                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005579                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.039654                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039654                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.039654                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039654                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13291.198930                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13291.198930                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13653.298307                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13653.298307                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13300.152333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13300.152333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13300.152333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13300.152333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       160838                       # number of writebacks
system.cpu.dcache.writebacks::total            160838                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       314566                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       314566                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       314566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       314566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       314566                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       314566                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       698913                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       698913                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        25695                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25695                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       724608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       724608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       724608                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       724608                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   8185277000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8185277000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    299431500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    299431500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   8484708500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8484708500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   8484708500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8484708500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032356                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032356                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005579                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005579                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.027650                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027650                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.027650                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027650                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11711.439049                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11711.439049                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11653.298307                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11653.298307                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11709.377346                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11709.377346                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11709.377346                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11709.377346                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
