set_max_delay 30 -rise -rise_from and1 -fall_through net2 -to clk* -ignore_clock_latency -probe -reset_path
