/*
 *       __  ___   ________  _______  ______
 *      / / / / | / /  _/  |/  / __ \/ ____/
 *     / / / /  |/ // // /|_/ / / / / /
 *    / /_/ / /|  // // /  / / / /___
 *    \____/_/ |_/___/_/  /_/\____/\____/
 *
 *    @file current_control_isr.hpp
 *    @brief Current-control ISR interface and state.
 *
 *    This file is part of UNIMOC and is licensed under GPL-3.0-or-later.
 *    See the repository LICENSE file for details.
 */
#pragma once

#include <atomic>
#include <cstdint>
#include "dead_time_compensation.hpp"
#include "hfi.hpp"
#include "mechanical_observer.hpp"
#include "SubStepBuffer.hpp"
#include "svm.hpp"
#include "current_controller.hpp"
#include "nvm_settings.hpp"
#include "rotor_system.hpp"
#include "stator_system.hpp"

namespace unimoc::hardware {
class HardwareInterface;
}

/**
 * @namespace unimoc global namespace
 */
namespace unimoc {
/**
 * @namespace current_control current-control subsystem namespace
 */
namespace current_control {

/**
 * @brief Timer period in seconds derived from a PWM frequency.
 *
 * Returns the period of one PWM half-period (i.e. the ISR interval), which
 * is 1 / (2 × f_pwm).
 *
 * @param freq  PWM frequency selection.
 * @return      dt_fast [s].
 */
[[nodiscard]] constexpr float dt_fast_from_pwm_frequency(unit::Frequency freq) noexcept { return 1.0f / (2.0f * freq.Value()); }

/**
 * @brief Slow-update period [s] = NUM_SUB_STEPS × dt_fast.
 */
[[nodiscard]] constexpr float dt_slow_from_pwm_frequency(unit::Frequency freq) noexcept {
  return static_cast<float>(NUM_SUB_STEPS) * dt_fast_from_pwm_frequency(freq);
}

/**
 * @brief Shared state block for the current-control ISR and the slow-update task.
 *
 * A single instance of this struct is owned by `CurrentControlIsr`.  Both the
 * ISR (on_jeoc) and the SlowUpdate task access it; the access discipline is
 * documented per member.
 *
 * Thread-safety model
 * -------------------
 *  - The ISR runs at the highest IRQ priority and is never preempted by the
 *    slow-update task.
 *  - `double_buf`  : atomic active index; SubStepBuffer access follows the
 *                    ownership protocol described in SubStepBuffer.hpp.
 *  - `i_ref`       : written by the outer control loop (lower priority);
 *                    read by the ISR.  A two-word Rotor<float> on
 *                    Cortex-M is not atomically accessible; the outer loop
 *                    should use a critical section or double-buffered update.
 *  - `u_dq_last`   : written by the ISR; read by the slow-update task.
 *                    Protected by `samples_ready`: the slow-update task reads
 *                    it only after `samples_ready` is set, which happens at
 *                    sub-step 3 — after the last write.
 *  - `samples_ready`: set by the ISR at sub-step 3; cleared by SlowUpdate
 *                    at the start of its cycle.  Declared volatile so the
 *                    compiler does not optimise away the polling loop.
 */
struct CurrentControlState {
  /// Double-buffered sin/cos precomputation + current sample storage.
  DoubleBuffer double_buf{};

  /// Current setpoint in the rotor frame [A].  Written by the outer loop.
  system::Rotor<unit::Current> i_ref{0.0f, 0.0f};

  /// Last voltage demand computed by the ISR, rotor frame [V].
  /// Read by SlowUpdate for the PMSM flux observer.
  system::Rotor<unit::Voltage> u_dq_last{0.0f, 0.0f};

  /// Set to true by the ISR at sub-step 3; cleared by SlowUpdate.
  volatile bool samples_ready{false};

  /// dt for one ISR call [s] — set by init().
  float dt_fast{1.0f / (2.0f * 20000.0f)};

  /// dt for one slow-update cycle [s] — set by init().
  float dt_slow{static_cast<float>(NUM_SUB_STEPS) / (2.0f * 20000.0f)};

  /// Timer auto-reload value used for timing calculations — set by init().
  uint32_t arr{4199u};

  /// ADC trigger compare offset in timer ticks — set by init().
  uint32_t adc_trigger_offset{168u};

  /// Most recently requested normalized phase duties.
  system::ThreePhase<unit::DimensionlessRatio> phase_duties{unit::DimensionlessRatio{0.5f},
                                                            unit::DimensionlessRatio{0.5f},
                                                            unit::DimensionlessRatio{0.5f}};

  /// Most-recent raw ADC samples; updated by every on_jeoc() call regardless
  /// of control mode. Safe to read from lower-priority contexts (e.g. the
  /// startup FSM). The phase-current vector preserves ia + ib + ic = 0.
  system::ThreePhase<unit::Current> raw_phase_currents{};
  unit::Voltage raw_vdc{};
};

/**
 * @brief Current-control ISR driver.
 *
 * Overview
 * --------
 * `CurrentControlIsr` wraps the hardware-facing current-control loop.  It
 * owns the algorithm instances (current controller, SVM, dead-time
 * compensation, HFI) and the shared state that `SlowUpdate` uses to run the
 * flux observer and pre-compute the next set of Park transforms.
 *
 * Execution model
 * ---------------
 * The PWM timer runs in centre-aligned mode.  One CC event is configured
 * 1 µs before the counter peak, another 1 µs before the counter trough.
 * Each CC event triggers an ADC injected sequence (I_a, I_b, V_dc).  The ADC
 * fires a JEOC interrupt upon completion, which calls `on_jeoc()`.
 *
 * Thus `on_jeoc()` fires at 2 × f_pwm, advancing through sub-steps 0–3.
 * At the end of sub-step 3 the `samples_ready` flag is set to wake the
 * `SlowUpdate` task, which runs the observers in the background.
 *
 * Boundary guard
 * --------------
 * When any PWM duty cycle is below 5 % or above 95 % of the timer period the
 * ADC injected sample may be corrupted (switching noise or insufficient
 * settling time).  `on_jeoc()` detects this condition and writes safe neutral
 * duties without running the PI controller or updating the integrators.
 *
 * CCR preload
 * -----------
 * The timer CCR preload registers are disabled (`OCxPE = 0`) so that each
 * write to CCR1/2/3 takes effect within the same half-period.  This is
 * essential for the 4-step HFI injection to work correctly.
 *
 * Usage
 * -----
 * @code
 *   // One-time setup (before enabling the timer/ADC):
 *   auto& isr = unimoc::current_control::CurrentControlIsr::instance();
 *   isr.init(settings, hardware, hardware.GetTimerClockFrequency());
 *
 *   // From ADC JEOC IRQ handler (highest priority):
 *   isr.on_jeoc();
 *
 *   // From outer control loop to update the setpoint:
 *   isr.set_current_ref({i_d_ref, i_q_ref});
 * @endcode
 */
class CurrentControlIsr {
 public:
  // =========================================================================
  // Singleton access
  // =========================================================================

  /// Return the single global instance.
  static CurrentControlIsr& instance() noexcept {
    static CurrentControlIsr obj;
    return obj;
  }

  // =========================================================================
  // Initialisation
  // =========================================================================

  /**
   * @brief Configure the current-control ISR from NVM settings.
   *
   * Computes timing parameters (ARR, ADC trigger offset, dt_fast, dt_slow)
   * from `settings.pwm_frequency` and loads all algorithm parameters.
   *
   * The hardware interface owns timer and ADC configuration. The calculated
   * values remain in `state` for diagnostics and runtime timing.
   *
   * @note Pre-fills both double-buffer sin/cos entries with zero-angle
   *       (identity) so the ISR can run immediately even before SlowUpdate
   *       has had a chance to compute proper values.
   *
   * @param settings  NVM settings loaded and validated by the boot sequence.
   * @param hardware  Hardware callbacks for ADC samples and PWM output.
   * @param timer_clock_hz  Timer peripheral clock frequency in Hz
   *                        (e.g. 168 000 000 for a 168 MHz APB2 timer).
   */
  void init(const settings::NvmSettings& settings, hardware::HardwareInterface& hardware, uint32_t timer_clock_hz) noexcept;

  // =========================================================================
  // ISR entry point
  // =========================================================================

  /**
   * @brief ADC JEOC (end-of-injected-conversion) interrupt handler body.
   *
   * Must be called from the ADC JEOC ISR at the highest configured IRQ
   * priority level.  The function reads the three injected ADC results
   * (I_a, I_b, V_dc), runs one sub-step of the current control loop, and
   * writes the new duty cycles through the hardware interface.
   *
   * ADC and PWM access is provided by the bound hardware interface.
   */
  void on_jeoc() noexcept;

  // =========================================================================
  // Setpoint interface (called from lower-priority context)
  // =========================================================================

  /**
   * @brief Update the rotor-frame current reference.
   *
   * @note The caller must ensure mutual exclusion (e.g. disable the ADC JEOC
   *       IRQ while writing, or use a double-buffered update) because
   *       Rotor<float> is not atomically writable on Cortex-M.
   *
   * @param ref  New d/q current reference [A].
   */
  void set_current_ref(const system::Rotor<unit::Current>& ref) noexcept { state.i_ref = ref; }

  // =========================================================================
  // Startup / bring-up interface
  // =========================================================================

  /**
   * @brief Override PWM output with fixed duty cycles, bypassing the PI loop.
   *
   * When active, on_jeoc() still reads and stores the raw ADC samples in
   * state.raw_phase_currents / raw_vdc, but skips Clarke / Park / PI / SVM and
   * writes the requested duties through the hardware interface.
   *
   * Duties are clamped to [svm.duty_min, svm.duty_max].  To ensure the ADC
   * sampling window is never corrupted, consider keeping duties well within
   * this range during calibration steps.
   *
   * @param da  Phase-A duty cycle [0, 1].
   * @param db  Phase-B duty cycle [0, 1].
   * @param dc  Phase-C duty cycle [0, 1].
   */
  void force_duty(float da, float db, float dc) noexcept;

  /**
   * @brief Release force-duty mode and return to normal closed-loop PI control.
   *
   * Resets the current-controller integrators so the PI loop resumes from a
   * clean state rather than inheriting stale winding-up values accumulated
   * while force-duty was active.
   */
  void release_force_duty() noexcept;

  /**
   * @brief Update the ADC injection trigger offset in timer ticks.
   *
   * Used by the startup alignment sweep to find the optimal ADC sampling
   * point within the PWM half-period.  Updates state.adc_trigger_offset;
   * on real hardware the caller must also write the new value to the timer
   * hardware compare register that triggers the ADC injected sequence.
   *
   * @param offset  New trigger offset [timer ticks from PWM peak/trough].
   */
  void set_adc_trigger_offset(uint32_t offset) noexcept;

  // =========================================================================
  // Shared state (accessed by SlowUpdate)
  // =========================================================================

  /// Shared state between the ISR and the slow-update task.
  CurrentControlState state{};

  // =========================================================================
  // Algorithm instances (owned here; parameters loaded by init())
  // =========================================================================

  /// Kalman mechanical observer — state updated by SlowUpdate; omega/sin/cos
  /// read by the ISR for Park transforms and feedforward.
  observer::MechanicalObserver<float> mech_obs{};

  /// d/q-axis PI current controller.
  control::CurrentController<float> cc{};

  /// HFI (high-frequency injection) observer.
  observer::Hfi<float> hfi{};

  /// Dead-time compensation (α/β frame, added to modulator input).
  control::DeadTimeCompensation<float> dtc{};

  /// Space-vector modulator.
  control::Svm svm{};

  /// True when HFI injection is active.
  bool hfi_active{false};

  /// When true, on_jeoc() writes forced_duties to the CCR registers and
  /// bypasses the PI control loop.  Set by force_duty(); cleared by
  /// release_force_duty().
  bool force_duty_active{false};

  /// Fixed duty cycles applied to CCR1/2/3 while force_duty_active is true.
  /// Clamped to [svm.duty_min, svm.duty_max] by force_duty().
  system::ThreePhase<unit::DimensionlessRatio> forced_duties{unit::DimensionlessRatio{0.5f},
                                                             unit::DimensionlessRatio{0.5f},
                                                             unit::DimensionlessRatio{0.5f}};

 private:
  CurrentControlIsr() = default;

  void set_phase_duties(const system::ThreePhase<unit::DimensionlessRatio>& duties) noexcept;

  hardware::HardwareInterface* hardware_{nullptr};

  /// Current sub-step index (0–3), ISR-private.
  uint8_t sub_step_{0u};

  /// Active-buffer index snapshot taken at sub-step 0 and used for the
  /// whole 4-step cycle so that a buffer flip mid-cycle is handled
  /// gracefully (the ISR finishes with the old buffer; SlowUpdate writes
  /// new sc into the other one).
  uint8_t active_buf_snapshot_{0u};
};

}  // namespace current_control
}  // namespace unimoc
