# RISC-V Single Cycle Processor

This project implements a simple **RISC-V single-cycle processor** using Verilog.

## ğŸ§  Features
- Implements basic RISC-V instructions (add, sub, lw, sw, beq, etc.)
- Follows the classical 5-stage pipeline logic:
  1. Instruction Fetch
  2. Instruction Decode
  3. Execute
  4. Memory Access
  5. Writeback
- Uses separate Instruction and Data memory
- Includes testbench with waveform monitoring

## ğŸ“‚ Files
- `*.v` â€” Verilog modules
- `program.hex` â€” Sample program in machine code
- `tb_riscv_processor.v` â€” Testbench

## â–¶ï¸ How to Simulate
Use any Verilog simulator (ModelSim)

## ğŸ§ª Test
â€¢	Trong Transcript, cd D:/Test
â€¢	BiÃªn dá»‹ch láº¡i: vlog *.v (Hoáº·c liá»‡t kÃª tÃªn file, Ä‘áº£m báº£o testbench cuá»‘i cÃ¹ng)
â€¢	Cháº¡y mÃ´ phá»ng: vsim work.tb_riscv_processor
â€¢	ThÃªm (má»™t vÃ i) tÃ­n hiá»‡u vÃ o Wave (vÃ­ dá»¥ chá»‰ clk, rst, pc_current, instruction).
â€¢	run 500 ns
