Warning (10268): Verilog HDL information at FSM.sv(8): always construct contains both blocking and non-blocking assignments File: C:/Users/pipev/Downloads/tarea/FSM_Tarea/FSM.sv Line: 8
Warning (10268): Verilog HDL information at FSM.sv(32): always construct contains both blocking and non-blocking assignments File: C:/Users/pipev/Downloads/tarea/FSM_Tarea/FSM.sv Line: 32
