INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhis/general_clk_div_by_odd/general_clk_div_by_odd.srcs/sources_1/new/general_clk_div_by_odd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module general_clk_div_by_odd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhis/general_clk_div_by_odd/general_clk_div_by_odd.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
