{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718544620530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718544620531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 15:30:20 2024 " "Processing started: Sun Jun 16 15:30:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718544620531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544620531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TD5_ELEN4_ex1 -c TD5_ELEN4_ex1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TD5_ELEN4_ex1 -c TD5_ELEN4_ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544620531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718544620743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718544620743 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "CAN_1_sae_son.qsys " "Elaborating Platform Designer system entity \"CAN_1_sae_son.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544626163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.16.15:30:28 Progress: Loading Quartus_TD5_ELEN4_ex1/CAN_1_sae_son.qsys " "2024.06.16.15:30:28 Progress: Loading Quartus_TD5_ELEN4_ex1/CAN_1_sae_son.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544628300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.16.15:30:28 Progress: Reading input file " "2024.06.16.15:30:28 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544628692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.16.15:30:28 Progress: Adding adc_mega_0 \[altera_up_avalon_adc_mega 17.1\] " "2024.06.16.15:30:28 Progress: Adding adc_mega_0 \[altera_up_avalon_adc_mega 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544628736 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: Used altera_up_avalon_adc_mega 18.0 (instead of 17.1) " "Adc_mega_0: Used altera_up_avalon_adc_mega 18.0 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544629136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.16.15:30:29 Progress: Parameterizing module adc_mega_0 " "2024.06.16.15:30:29 Progress: Parameterizing module adc_mega_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544629136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.16.15:30:29 Progress: Building connections " "2024.06.16.15:30:29 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544629138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.16.15:30:29 Progress: Parameterizing connections " "2024.06.16.15:30:29 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544629138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.16.15:30:29 Progress: Validating " "2024.06.16.15:30:29 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544629147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.16.15:30:29 Progress: Done reading input file " "2024.06.16.15:30:29 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544629193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CAN_1_sae_son: Generating CAN_1_sae_son \"CAN_1_sae_son\" for QUARTUS_SYNTH " "CAN_1_sae_son: Generating CAN_1_sae_son \"CAN_1_sae_son\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544629866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: Starting Generation of ADC Controller for DE-series Board " "Adc_mega_0: Starting Generation of ADC Controller for DE-series Board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630413 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_control.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_control.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630413 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630414 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_control_avrg_fifo.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_control_avrg_fifo.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630414 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630414 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_control_fsm.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_control_fsm.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630414 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630415 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sample_store.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sample_store.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630415 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630415 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sample_store_ram.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sample_store_ram.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630415 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630415 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sequencer.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sequencer.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630416 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630416 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sequencer_csr.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sequencer_csr.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630416 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630416 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sequencer_ctrl.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sequencer_ctrl.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630416 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630416 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file chsel_code_converter_sw_to_hw.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file chsel_code_converter_sw_to_hw.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630417 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630417 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file DE10_Lite_ADC_Core_modular_adc_0.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file DE10_Lite_ADC_Core_modular_adc_0.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630417 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630417 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file fiftyfivenm_adcblock_primitive_wrapper.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file fiftyfivenm_adcblock_primitive_wrapper.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630418 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630418 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file fiftyfivenm_adcblock_top_wrapper.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file fiftyfivenm_adcblock_top_wrapper.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630418 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v C:/Users/tony/AppData/Local/Temp/alt9890_4454837979714734649.dir/0002_sopcgen/CAN_1_sae_son_adc_mega_0.v " "Adc_mega_0: C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v C:/intelfpga_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v C:/Users/tony/AppData/Local/Temp/alt9890_4454837979714734649.dir/0002_sopcgen/CAN_1_sae_son_adc_mega_0.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544630419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: \"CAN_1_sae_son\" instantiated altera_up_avalon_adc_mega \"adc_mega_0\" " "Adc_mega_0: \"CAN_1_sae_son\" instantiated altera_up_avalon_adc_mega \"adc_mega_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544632240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CAN_1_sae_son: Done \"CAN_1_sae_son\" with 2 modules, 15 files " "CAN_1_sae_son: Done \"CAN_1_sae_son\" with 2 modules, 15 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544632247 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "CAN_1_sae_son.qsys " "Finished elaborating Platform Designer system entity \"CAN_1_sae_son.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544632931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544632945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544632945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTU-ARCHI " "Found design unit 1: CTU-ARCHI" {  } { { "CTU.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/CTU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633211 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTU " "Found entity 1: CTU" {  } { { "CTU.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/CTU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparateur8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparateur8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparateur8-archi " "Found design unit 1: Comparateur8-archi" {  } { { "Comparateur8.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Comparateur8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633212 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparateur8 " "Found entity 1: Comparateur8" {  } { { "Comparateur8.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Comparateur8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-SYN " "Found design unit 1: compteur-SYN" {  } { { "Compteur.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Compteur.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633213 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compteur " "Found entity 1: Compteur" {  } { { "Compteur.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Compteur.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vizualizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vizualizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vizualizer-archi " "Found design unit 1: Vizualizer-archi" {  } { { "Vizualizer.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Vizualizer.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633213 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vizualizer " "Found entity 1: Vizualizer" {  } { { "Vizualizer.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Vizualizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "passe_bas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file passe_bas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 passe_bas-ARCHI " "Found design unit 1: passe_bas-ARCHI" {  } { { "passe_bas.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/passe_bas.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633214 ""} { "Info" "ISGN_ENTITY_NAME" "1 passe_bas " "Found entity 1: passe_bas" {  } { { "passe_bas.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/passe_bas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "volume.vhd 2 1 " "Found 2 design units, including 1 entities, in source file volume.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Volume-archi " "Found design unit 1: Volume-archi" {  } { { "Volume.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Volume.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633215 ""} { "Info" "ISGN_ENTITY_NAME" "1 Volume " "Found entity 1: Volume" {  } { { "Volume.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Volume.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/can_1_sae_son/can_1_sae_son.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/can_1_sae_son/can_1_sae_son.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAN_1_sae_son " "Found entity 1: CAN_1_sae_son" {  } { { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAN_1_sae_son_adc_mega_0 " "Found entity 1: CAN_1_sae_son_adc_mega_0" {  } { { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_ADC_Core_modular_adc_0 " "Found entity 1: DE10_Lite_ADC_Core_modular_adc_0" {  } { { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633254 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(718) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using \"x\" or \"z\"" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 718 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1718544633261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/can_1_sae_son/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/can_1_sae_son/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sequencer.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sequencer.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/can_1_sae_son/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/can_1_sae_son/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sequencer_csr.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/can_1_sae_son/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/can_1_sae_son/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sequencer_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/can_1_sae_son/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/can_1_sae_son/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "db/ip/can_1_sae_son/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/chsel_code_converter_sw_to_hw.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/can_1_sae_son/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/can_1_sae_son/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "db/ip/can_1_sae_son/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/can_1_sae_son/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/can_1_sae_son/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "db/ip/can_1_sae_son/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/fiftyfivenm_adcblock_top_wrapper.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718544633391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compteur Compteur:inst3 " "Elaborating entity \"Compteur\" for hierarchy \"Compteur:inst3\"" {  } { { "TOP.bdf" "inst3" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 104 656 784 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Compteur:inst3\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Compteur:inst3\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Compteur.vhd" "LPM_COMPARE_component" { Text "E:/Quartus_TD5_ELEN4_ex1/Compteur.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Compteur:inst3\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Compteur:inst3\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Compteur.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Compteur.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Compteur:inst3\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Compteur:inst3\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633409 ""}  } { { "Compteur.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Compteur.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718544633409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_s0g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_s0g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_s0g " "Found entity 1: cmpr_s0g" {  } { { "db/cmpr_s0g.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/cmpr_s0g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_s0g Compteur:inst3\|lpm_compare:LPM_COMPARE_component\|cmpr_s0g:auto_generated " "Elaborating entity \"cmpr_s0g\" for hierarchy \"Compteur:inst3\|lpm_compare:LPM_COMPARE_component\|cmpr_s0g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTU CTU:inst " "Elaborating entity \"CTU\" for hierarchy \"CTU:inst\"" {  } { { "TOP.bdf" "inst" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 32 344 480 112 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "passe_bas passe_bas:inst5 " "Elaborating entity \"passe_bas\" for hierarchy \"passe_bas:inst5\"" {  } { { "TOP.bdf" "inst5" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 272 344 496 384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAN_1_sae_son CAN_1_sae_son:inst2 " "Elaborating entity \"CAN_1_sae_son\" for hierarchy \"CAN_1_sae_son:inst2\"" {  } { { "TOP.bdf" "inst2" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAN_1_sae_son_adc_mega_0 CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0 " "Elaborating entity \"CAN_1_sae_son_adc_mega_0\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\"" {  } { { "db/ip/can_1_sae_son/can_1_sae_son.v" "adc_mega_0" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "ADC_CTRL" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborating entity \"altpll\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborated megafunction instantiation \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Instantiated megafunction \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MAX10_ADC_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MAX10_ADC_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633458 ""}  } { { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718544633458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/max10_adc_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/max10_adc_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_ADC_PLL_altpll " "Found entity 1: MAX10_ADC_PLL_altpll" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/max10_adc_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX10_ADC_PLL_altpll CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated " "Elaborating entity \"MAX10_ADC_PLL_altpll\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_ADC_Core_modular_adc_0 CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core " "Elaborating entity \"DE10_Lite_ADC_Core_modular_adc_0\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\"" {  } { { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "max10_adc_core" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\"" {  } { { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "control_internal" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633491 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(83) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(83): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718544633492 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633500 ""}  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718544633500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633586 ""}  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718544633586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "adc_inst" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "db/ip/can_1_sae_son/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/fiftyfivenm_adcblock_top_wrapper.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "db/ip/can_1_sae_son/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/fiftyfivenm_adcblock_top_wrapper.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "sequencer_internal" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sequencer.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sequencer.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "sample_store_internal" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544633734 ""}  } { { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718544633734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_v5s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544633761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vizualizer Vizualizer:inst4 " "Elaborating entity \"Vizualizer\" for hierarchy \"Vizualizer:inst4\"" {  } { { "TOP.bdf" "inst4" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 248 736 920 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544633764 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempo Vizualizer.vhd(28) " "VHDL Process Statement warning at Vizualizer.vhd(28): signal \"tempo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vizualizer.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Vizualizer.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718544633765 "|TOP|Vizualizer:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempo Vizualizer.vhd(29) " "VHDL Process Statement warning at Vizualizer.vhd(29): signal \"tempo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vizualizer.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Vizualizer.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718544633765 "|TOP|Vizualizer:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempo Vizualizer.vhd(30) " "VHDL Process Statement warning at Vizualizer.vhd(30): signal \"tempo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vizualizer.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Vizualizer.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718544633765 "|TOP|Vizualizer:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempo Vizualizer.vhd(31) " "VHDL Process Statement warning at Vizualizer.vhd(31): signal \"tempo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vizualizer.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Vizualizer.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718544633765 "|TOP|Vizualizer:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempo Vizualizer.vhd(32) " "VHDL Process Statement warning at Vizualizer.vhd(32): signal \"tempo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vizualizer.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Vizualizer.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718544633765 "|TOP|Vizualizer:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempo Vizualizer.vhd(33) " "VHDL Process Statement warning at Vizualizer.vhd(33): signal \"tempo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vizualizer.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Vizualizer.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718544633765 "|TOP|Vizualizer:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempo Vizualizer.vhd(34) " "VHDL Process Statement warning at Vizualizer.vhd(34): signal \"tempo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vizualizer.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Vizualizer.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718544633765 "|TOP|Vizualizer:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempo Vizualizer.vhd(35) " "VHDL Process Statement warning at Vizualizer.vhd(35): signal \"tempo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vizualizer.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Vizualizer.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718544633765 "|TOP|Vizualizer:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempo Vizualizer.vhd(39) " "VHDL Process Statement warning at Vizualizer.vhd(39): signal \"tempo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vizualizer.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Vizualizer.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718544633765 "|TOP|Vizualizer:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S Vizualizer.vhd(12) " "VHDL Process Statement warning at Vizualizer.vhd(12): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "Vizualizer.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Vizualizer.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1718544633765 "|TOP|Vizualizer:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] Vizualizer.vhd(12) " "Inferred latch for \"S\[0\]\" at Vizualizer.vhd(12)" {  } { { "Vizualizer.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Vizualizer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633765 "|TOP|Vizualizer:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] Vizualizer.vhd(12) " "Inferred latch for \"S\[1\]\" at Vizualizer.vhd(12)" {  } { { "Vizualizer.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Vizualizer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633765 "|TOP|Vizualizer:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] Vizualizer.vhd(12) " "Inferred latch for \"S\[2\]\" at Vizualizer.vhd(12)" {  } { { "Vizualizer.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Vizualizer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633765 "|TOP|Vizualizer:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] Vizualizer.vhd(12) " "Inferred latch for \"S\[3\]\" at Vizualizer.vhd(12)" {  } { { "Vizualizer.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Vizualizer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633765 "|TOP|Vizualizer:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] Vizualizer.vhd(12) " "Inferred latch for \"S\[4\]\" at Vizualizer.vhd(12)" {  } { { "Vizualizer.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Vizualizer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633765 "|TOP|Vizualizer:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] Vizualizer.vhd(12) " "Inferred latch for \"S\[5\]\" at Vizualizer.vhd(12)" {  } { { "Vizualizer.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Vizualizer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633765 "|TOP|Vizualizer:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] Vizualizer.vhd(12) " "Inferred latch for \"S\[6\]\" at Vizualizer.vhd(12)" {  } { { "Vizualizer.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Vizualizer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633765 "|TOP|Vizualizer:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] Vizualizer.vhd(12) " "Inferred latch for \"S\[7\]\" at Vizualizer.vhd(12)" {  } { { "Vizualizer.vhd" "" { Text "E:/Quartus_TD5_ELEN4_ex1/Vizualizer.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544633765 "|TOP|Vizualizer:inst4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk adc_pll 1 5 " "Port \"clk\" on the entity instantiation of \"adc_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1718544633806 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[0\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_v5s1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 288 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633865 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[1\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_v5s1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 288 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633865 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[2\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_v5s1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 288 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633865 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[3\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_v5s1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 288 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633865 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_v5s1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 288 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633865 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_v5s1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 288 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633865 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_v5s1.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 288 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633865 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_v5s1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 288 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633865 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1718544633865 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1718544633865 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633960 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633960 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633960 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633960 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633960 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633960 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633960 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633960 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633960 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633960 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633960 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633960 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1718544633960 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1718544633960 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633975 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633975 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633975 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633975 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633975 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633975 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633975 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633975 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633975 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633975 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633975 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"CAN_1_sae_son:inst2\|CAN_1_sae_son_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/de10_lite_adc_core_modular_adc_0.v" 118 0 0 } } { "db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/submodules/can_1_sae_son_adc_mega_0.v" 58 0 0 } } { "db/ip/can_1_sae_son/can_1_sae_son.v" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/ip/can_1_sae_son/can_1_sae_son.v" 41 0 0 } } { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 408 328 504 704 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544633975 "|TOP|CAN_1_sae_son:inst2|CAN_1_sae_son_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1718544633975 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1718544633975 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "passe_bas:inst5\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"passe_bas:inst5\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544634728 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1718544634728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "passe_bas:inst5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"passe_bas:inst5\|lpm_mult:Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544634753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "passe_bas:inst5\|lpm_mult:Mult1 " "Instantiated megafunction \"passe_bas:inst5\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 28 " "Parameter \"LPM_WIDTHA\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544634753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 36 " "Parameter \"LPM_WIDTHB\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544634753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544634753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544634753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544634753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544634753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544634753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544634753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718544634753 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718544634753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qrs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qrs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qrs " "Found entity 1: mult_qrs" {  } { { "db/mult_qrs.tdf" "" { Text "E:/Quartus_TD5_ELEN4_ex1/db/mult_qrs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718544634782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544634782 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "219 " "Ignored 219 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "219 " "Ignored 219 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1718544634980 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1718544634980 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718544635250 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718544635525 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Quartus_TD5_ELEN4_ex1/output_files/TD5_ELEN4_ex1.map.smsg " "Generated suppressed messages file E:/Quartus_TD5_ELEN4_ex1/output_files/TD5_ELEN4_ex1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544635579 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718544635680 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718544635680 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 192 -40 128 208 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544635742 "|TOP|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 192 -40 128 208 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544635742 "|TOP|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 192 -40 128 208 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544635742 "|TOP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 192 -40 128 208 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544635742 "|TOP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 192 -40 128 208 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544635742 "|TOP|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 192 -40 128 208 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544635742 "|TOP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "TOP.bdf" "" { Schematic "E:/Quartus_TD5_ELEN4_ex1/TOP.bdf" { { 192 -40 128 208 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718544635742 "|TOP|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1718544635742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "397 " "Implemented 397 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718544635742 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718544635742 ""} { "Info" "ICUT_CUT_TM_LCELLS" "353 " "Implemented 353 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718544635742 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1718544635742 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1718544635742 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1718544635742 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718544635742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718544635772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 15:30:35 2024 " "Processing ended: Sun Jun 16 15:30:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718544635772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718544635772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718544635772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718544635772 ""}
