module pipe_IF(
    input  wire        clk,
    input  wire        reset, 

    input  wire        from_allowin,   // IDå‘¨æœŸå…è®¸æ•°æ®è¿›å…¥

    input  wire        br_taken,       // åé¢æœ‰è·³è½¬ï¼Œå½“å‰æŒ‡ä»¤å’ŒPCè¢«å–æ¶?
    input  wire [31:0] br_target,      // è·³è½¬åœ°å€

    input  wire        ex_WB,           // å¼‚å¸¸æŒ‡ä»¤åˆ°è¾¾WBçº§ï¼Œæ¸…ç©ºæµæ°´çº?
    input  wire        flush_WB,        // ertnæŒ‡ä»¤åˆ°è¾¾WBçº§ï¼Œæ¸…ç©ºæµæ°´çº?
    
    output wire        to_valid,       // IFæ•°æ®å¯ä»¥å‘å‡º

    output wire        ex_adef,        // å–æŒ‡åœ°å€é”™ä¾‹å¤–å¯„å­˜å™¨
    output reg  [31:0] PC,

    input  wire [31:0] ex_entry,        // å¼‚å¸¸å¤„ç†å…¥å£åœ°å€ï¼Œæˆ–è€…å¼‚å¸¸è¿”å›åœ°å?

    // from/toæŒ‡ä»¤RAM
    output wire        inst_sram_req,
    output wire        inst_sram_wr,
    output wire [ 1:0] inst_sram_size,
    output wire [ 3:0] inst_sram_wstrb,
    output wire [31:0] inst_sram_addr,
    output wire [31:0] inst_sram_wdata,
    input  wire        inst_sram_addr_ok,
    input  wire        inst_sram_data_ok
); 

localparam WAIT_ADDR_OK = 3'b001;
localparam WAIT_DATA_OK = 3'b010;
localparam WAIT_STUCK_OK = 3'b100;
reg  [2:0] state;  // IFçº§å…±æœ?3ç§çŠ¶æ€ï¼šç­‰å¾…addr_OKæ‹‰é«˜ï¼›ç­‰å¾…data_OKæ‹‰é«˜ï¼›ç­‰å¾…IDçº§é˜»å¡æ¶ˆå¤?

wire        ready_go;
reg         valid;
wire        data_allowin; // æ‹‰æ‰‹æˆåŠŸï¼Œæ•°æ®å¯ä»¥è¿›å…?


wire [31:0] seq_pc;
wire        ex_en;           // å‡ºç°å¼‚å¸¸å¤„ç†ä¿¡å·ï¼Œæˆ–è€…ertnæŒ‡ä»¤

reg         data_ok_cancel;   // ä¸‹ä¸€ä¸ªdata_okä¿¡å·å¿½ç•¥

assign ex_en        = ex_WB || flush_WB;
assign seq_pc       = PC + 32'h4;

// {32{ex_en}} & ex_entry |
// {32{ex_en_hold}} & ex_entry_hold |
// {32{br_taken}} & br_taken |
// {32{br_taken_hold}} & br_target_hold |
// {32{seq_taken}} & seq_pc;


// state
always @(posedge clk) begin
    if(reset) begin
        state <= WAIT_ADDR_OK;
    end
    else if(state == WAIT_ADDR_OK && inst_sram_addr_ok) begin // å½“å‰å–æŒ‡è¯·æ±‚çš„addr_okè¿”å›
        state <= WAIT_DATA_OK;
    end
    else if(state == WAIT_DATA_OK && inst_sram_data_ok) begin // å½“å‰å–æŒ‡è¯·æ±‚çš„data_okè¿”å›
        if(data_ok_cancel || inst_cancel) begin
            state <= WAIT_ADDR_OK;
        end
        else begin
            state <= WAIT_STUCK_OK;
        end
    end
    else if(state == WAIT_STUCK_OK && from_allowin)begin // IDçº§å¯ä»¥è¿›å…?
        state <= WAIT_ADDR_OK;
    end
end

assign ready_go = (state == WAIT_DATA_OK) && (state == WAIT_DATA_OK && inst_sram_data_ok) && !(data_ok_cancel || inst_cancel);
assign data_allowin = ready_go && from_allowin;
assign to_valid = valid && ready_go && ~ex_en;

// valid
always @(posedge clk) begin
    if (reset) begin
        valid <= 1'b1;
    end
    else if(data_allowin) begin // å¦‚æœå½“å‰é˜¶æ®µå…è®¸æ•°æ®è¿›å…¥ï¼Œåˆ™æ•°æ®æ˜¯å¦æœ‰æ•ˆå°±å–å†³äºä¸Šä¸€é˜¶æ®µæ•°æ®æ˜¯å¦å¯ä»¥å‘å‡º
        valid <= 1'b1;
    end
end

// pc
always @(posedge clk) begin
    if (reset) begin
        PC <= 32'h1c000000;
    end
    else if(ex_en) begin
        PC <= ex_entry;
    end
    else if(br_taken) begin
        PC <= br_target;
    end
    else if(data_allowin) begin
        PC <= seq_pc;
    end
end

assign ex_adef = (PC[1:0] != 2'b00);

// data_ok_cancel
always @(posedge clk) begin
    if(reset) begin
        data_ok_cancel <= 1'b0;
    end
    else if((ex_en || br_taken) && ((state == WAIT_ADDR_OK && inst_sram_addr_ok) || (state == WAIT_DATA_OK && ~inst_sram_data_ok))) begin
        data_ok_cancel <= 1'b1;
    end
    else if(inst_sram_data_ok) begin
        data_ok_cancel <= 1'b0;
    end
end

wire inst_cancel;
assign inst_cancel = (ex_en || br_taken) && (state == WAIT_DATA_OK && inst_sram_data_ok);

assign inst_sram_req   = (state == WAIT_ADDR_OK);  // ç­‰å¾…validä¿¡å·æ‹‰é«˜åå†å¼?å§‹å–æŒ?
assign inst_sram_wr    = 1'b0;
assign inst_sram_size  = 2'b10;  // 4bytes
assign inst_sram_wstrb = 4'b0;
assign inst_sram_addr  = (ex_en) ? ex_entry : PC;
assign inst_sram_wdata = 32'b0;


endmodule