<!--
	- I/O mapping
	- Version: 
	- Date: Tue Dec 27 11:51:09 2022
-->

<io_mapping>
	<io name="gfpga_pad_RS_PREIO_A2F[1942:1942]" net="d" dir="input"/>
	<io name="gfpga_pad_RS_PREIO_A2F[1873:1873]" net="rstn" dir="input"/>
	<io name="gfpga_pad_RS_PREIO_A2F[2278:2278]" net="clock0" dir="input"/>
	<io name="gfpga_pad_RS_PREIO_F2A[1733:1733]" net="q" dir="output"/>
</io_mapping>
