{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510332876040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510332876040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 11:54:35 2017 " "Processing started: Fri Nov 10 11:54:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510332876040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510332876040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcesadorMonociclo -c ProcesadorMonociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorMonociclo -c ProcesadorMonociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510332876040 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1510332877643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC " "Found design unit 1: PC-PC" {  } { { "PC.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/PC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880366 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510332880366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-RegisterFile " "Found design unit 1: RegisterFile-RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/RegisterFile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880381 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/RegisterFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510332880381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMemory-InstructionMemory " "Found design unit 1: InstructionMemory-InstructionMemory" {  } { { "InstructionMemory.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/InstructionMemory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880404 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/InstructionMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510332880404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-DataMemory " "Found design unit 1: DataMemory-DataMemory" {  } { { "DataMemory.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/DataMemory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880419 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/DataMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510332880419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-Adder " "Found design unit 1: Adder-Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880435 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510332880435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Jump-Jump " "Found design unit 1: Jump-Jump" {  } { { "Jump.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Jump.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880435 ""} { "Info" "ISGN_ENTITY_NAME" "1 Jump " "Found entity 1: Jump" {  } { { "Jump.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Jump.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510332880435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-SignExtend " "Found design unit 1: SignExtend-SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/SignExtend.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880450 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/SignExtend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510332880450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxrf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxrf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXRF-MUXRF " "Found design unit 1: MUXRF-MUXRF" {  } { { "MUXRF.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/MUXRF.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880466 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXRF " "Found entity 1: MUXRF" {  } { { "MUXRF.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/MUXRF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510332880466 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus II megafunction library" {  } { { "MUX.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/MUX.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1510332880482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-MUX " "Found design unit 1: MUX-MUX" {  } { { "MUX.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/MUX.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880482 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/MUX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510332880482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-Control " "Found design unit 1: Control-Control" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880500 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510332880500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cuatrobits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cuatrobits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CuatroBits-CuatroBits " "Found design unit 1: CuatroBits-CuatroBits" {  } { { "CuatroBits.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/CuatroBits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880504 ""} { "Info" "ISGN_ENTITY_NAME" "1 CuatroBits " "Found entity 1: CuatroBits" {  } { { "CuatroBits.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/CuatroBits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510332880504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Deco7Seg-Deco7Seg " "Found design unit 1: Deco7Seg-Deco7Seg" {  } { { "Deco7Seg.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Deco7Seg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880535 ""} { "Info" "ISGN_ENTITY_NAME" "1 Deco7Seg " "Found entity 1: Deco7Seg" {  } { { "Deco7Seg.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Deco7Seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510332880535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorfrecuencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorfrecuencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivisorFrecuencia-DivisorFrecuencia " "Found design unit 1: DivisorFrecuencia-DivisorFrecuencia" {  } { { "DivisorFrecuencia.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/DivisorFrecuencia.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880551 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivisorFrecuencia " "Found entity 1: DivisorFrecuencia" {  } { { "DivisorFrecuencia.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/DivisorFrecuencia.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510332880551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU " "Found design unit 1: ALU-ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880566 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510332880566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesadormonociclo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file procesadormonociclo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcesadorMonociclo-ProcesadorMonociclo " "Found design unit 1: ProcesadorMonociclo-ProcesadorMonociclo" {  } { { "ProcesadorMonociclo.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880566 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProcesadorMonociclo " "Found entity 1: ProcesadorMonociclo" {  } { { "ProcesadorMonociclo.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510332880566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andbranch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andbranch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANDBranch-ANDBranch " "Found design unit 1: ANDBranch-ANDBranch" {  } { { "ANDBranch.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ANDBranch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880582 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANDBranch " "Found entity 1: ANDBranch" {  } { { "ANDBranch.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ANDBranch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510332880582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXInput-MUXInput " "Found design unit 1: MUXInput-MUXInput" {  } { { "MUXInput.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/MUXInput.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880604 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXInput " "Found entity 1: MUXInput" {  } { { "MUXInput.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/MUXInput.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510332880604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "completebits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file completebits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CompleteBits-CompleteBits " "Found design unit 1: CompleteBits-CompleteBits" {  } { { "CompleteBits.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/CompleteBits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880604 ""} { "Info" "ISGN_ENTITY_NAME" "1 CompleteBits " "Found entity 1: CompleteBits" {  } { { "CompleteBits.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/CompleteBits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510332880604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complete25bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complete25bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complete25Bits-Complete25Bits " "Found design unit 1: Complete25Bits-Complete25Bits" {  } { { "Complete25Bits.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Complete25Bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880620 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complete25Bits " "Found entity 1: Complete25Bits" {  } { { "Complete25Bits.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Complete25Bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510332880620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510332880620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProcesadorMonociclo " "Elaborating entity \"ProcesadorMonociclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510332881036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CompleteBits CompleteBits:CompletaBITS A:completebits " "Elaborating entity \"CompleteBits\" using architecture \"A:completebits\" for hierarchy \"CompleteBits:CompletaBITS\"" {  } { { "ProcesadorMonociclo.vhd" "CompletaBITS" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 92 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510332881205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DivisorFrecuencia DivisorFrecuencia:DivisorFrec A:divisorfrecuencia " "Elaborating entity \"DivisorFrecuencia\" using architecture \"A:divisorfrecuencia\" for hierarchy \"DivisorFrecuencia:DivisorFrec\"" {  } { { "ProcesadorMonociclo.vhd" "DivisorFrec" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510332881268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PC PC:PC A:pc " "Elaborating entity \"PC\" using architecture \"A:pc\" for hierarchy \"PC:PC\"" {  } { { "ProcesadorMonociclo.vhd" "PC" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 107 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510332881305 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Enable PC.vhd(23) " "VHDL Process Statement warning at PC.vhd(23): signal \"Enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/PC.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510332881321 "|ProcesadorMonociclo|PC:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CuatroBits CuatroBits:CuatroBitsAdderPC A:cuatrobits " "Elaborating entity \"CuatroBits\" using architecture \"A:cuatrobits\" for hierarchy \"CuatroBits:CuatroBitsAdderPC\"" {  } { { "ProcesadorMonociclo.vhd" "CuatroBitsAdderPC" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510332881321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Adder Adder:AdderPC A:adder " "Elaborating entity \"Adder\" using architecture \"A:adder\" for hierarchy \"Adder:AdderPC\"" {  } { { "ProcesadorMonociclo.vhd" "AdderPC" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 124 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510332881352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemory InstructionMemory:InstructionMemory A:instructionmemory " "Elaborating entity \"InstructionMemory\" using architecture \"A:instructionmemory\" for hierarchy \"InstructionMemory:InstructionMemory\"" {  } { { "ProcesadorMonociclo.vhd" "InstructionMemory" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 132 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510332881405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ANDBranch ANDBranch:ANDBranch A:andbranch " "Elaborating entity \"ANDBranch\" using architecture \"A:andbranch\" for hierarchy \"ANDBranch:ANDBranch\"" {  } { { "ProcesadorMonociclo.vhd" "ANDBranch" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 139 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510332881437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MUXInput MUXInput:MUXDATARAM A:muxinput " "Elaborating entity \"MUXInput\" using architecture \"A:muxinput\" for hierarchy \"MUXInput:MUXDATARAM\"" {  } { { "ProcesadorMonociclo.vhd" "MUXDATARAM" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 147 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510332881468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complete25Bits Complete25Bits:Completa25BITS A:complete25bits " "Elaborating entity \"Complete25Bits\" using architecture \"A:complete25bits\" for hierarchy \"Complete25Bits:Completa25BITS\"" {  } { { "ProcesadorMonociclo.vhd" "Completa25BITS" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 157 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510332881506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MUX MUX:MUXBranch A:mux " "Elaborating entity \"MUX\" using architecture \"A:mux\" for hierarchy \"MUX:MUXBranch\"" {  } { { "ProcesadorMonociclo.vhd" "MUXBranch" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 164 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510332881537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Jump Jump:ShiftLeft2Jump A:jump " "Elaborating entity \"Jump\" using architecture \"A:jump\" for hierarchy \"Jump:ShiftLeft2Jump\"" {  } { { "ProcesadorMonociclo.vhd" "ShiftLeft2Jump" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510332881603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Control Control:Control A:control " "Elaborating entity \"Control\" using architecture \"A:control\" for hierarchy \"Control:Control\"" {  } { { "ProcesadorMonociclo.vhd" "Control" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 189 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510332881684 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst Control.vhd(29) " "VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Jump Control.vhd(29) " "VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable \"Jump\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Branch Control.vhd(29) " "VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable \"Branch\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemRead Control.vhd(29) " "VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable \"MemRead\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg Control.vhd(29) " "VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUOp Control.vhd(29) " "VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable \"ALUOp\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWrite Control.vhd(29) " "VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable \"MemWrite\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrc Control.vhd(29) " "VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable \"ALUSrc\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWrite Control.vhd(29) " "VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable \"RegWrite\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Enable Control.vhd(29) " "VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable \"Enable\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WriteModo Control.vhd(29) " "VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable \"WriteModo\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteModo\[0\] Control.vhd(29) " "Inferred latch for \"WriteModo\[0\]\" at Control.vhd(29)" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteModo\[1\] Control.vhd(29) " "Inferred latch for \"WriteModo\[1\]\" at Control.vhd(29)" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Enable Control.vhd(29) " "Inferred latch for \"Enable\" at Control.vhd(29)" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite Control.vhd(29) " "Inferred latch for \"RegWrite\" at Control.vhd(29)" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc Control.vhd(29) " "Inferred latch for \"ALUSrc\" at Control.vhd(29)" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite Control.vhd(29) " "Inferred latch for \"MemWrite\" at Control.vhd(29)" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] Control.vhd(29) " "Inferred latch for \"ALUOp\[0\]\" at Control.vhd(29)" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] Control.vhd(29) " "Inferred latch for \"ALUOp\[1\]\" at Control.vhd(29)" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg Control.vhd(29) " "Inferred latch for \"MemtoReg\" at Control.vhd(29)" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead Control.vhd(29) " "Inferred latch for \"MemRead\" at Control.vhd(29)" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch Control.vhd(29) " "Inferred latch for \"Branch\" at Control.vhd(29)" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump Control.vhd(29) " "Inferred latch for \"Jump\" at Control.vhd(29)" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst Control.vhd(29) " "Inferred latch for \"RegDst\" at Control.vhd(29)" {  } { { "Control.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332881784 "|ProcesadorMonociclo|Control:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SignExtend SignExtend:SignExt A:signextend " "Elaborating entity \"SignExtend\" using architecture \"A:signextend\" for hierarchy \"SignExtend:SignExt\"" {  } { { "ProcesadorMonociclo.vhd" "SignExt" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 207 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510332881804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MUXRF MUXRF:MUXRF A:muxrf " "Elaborating entity \"MUXRF\" using architecture \"A:muxrf\" for hierarchy \"MUXRF:MUXRF\"" {  } { { "ProcesadorMonociclo.vhd" "MUXRF" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 214 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510332881869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterFile RegisterFile:RegisterFile A:registerfile " "Elaborating entity \"RegisterFile\" using architecture \"A:registerfile\" for hierarchy \"RegisterFile:RegisterFile\"" {  } { { "ProcesadorMonociclo.vhd" "RegisterFile" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 223 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510332881885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALU ALU:ALU A:alu " "Elaborating entity \"ALU\" using architecture \"A:alu\" for hierarchy \"ALU:ALU\"" {  } { { "ProcesadorMonociclo.vhd" "ALU" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 245 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510332882323 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Resultado ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"Resultado\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zero ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"Zero\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zero ALU.vhd(20) " "Inferred latch for \"Zero\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[0\] ALU.vhd(20) " "Inferred latch for \"Resultado\[0\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[1\] ALU.vhd(20) " "Inferred latch for \"Resultado\[1\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[2\] ALU.vhd(20) " "Inferred latch for \"Resultado\[2\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[3\] ALU.vhd(20) " "Inferred latch for \"Resultado\[3\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[4\] ALU.vhd(20) " "Inferred latch for \"Resultado\[4\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[5\] ALU.vhd(20) " "Inferred latch for \"Resultado\[5\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[6\] ALU.vhd(20) " "Inferred latch for \"Resultado\[6\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[7\] ALU.vhd(20) " "Inferred latch for \"Resultado\[7\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[8\] ALU.vhd(20) " "Inferred latch for \"Resultado\[8\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[9\] ALU.vhd(20) " "Inferred latch for \"Resultado\[9\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[10\] ALU.vhd(20) " "Inferred latch for \"Resultado\[10\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[11\] ALU.vhd(20) " "Inferred latch for \"Resultado\[11\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[12\] ALU.vhd(20) " "Inferred latch for \"Resultado\[12\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[13\] ALU.vhd(20) " "Inferred latch for \"Resultado\[13\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[14\] ALU.vhd(20) " "Inferred latch for \"Resultado\[14\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[15\] ALU.vhd(20) " "Inferred latch for \"Resultado\[15\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[16\] ALU.vhd(20) " "Inferred latch for \"Resultado\[16\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[17\] ALU.vhd(20) " "Inferred latch for \"Resultado\[17\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[18\] ALU.vhd(20) " "Inferred latch for \"Resultado\[18\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[19\] ALU.vhd(20) " "Inferred latch for \"Resultado\[19\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[20\] ALU.vhd(20) " "Inferred latch for \"Resultado\[20\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[21\] ALU.vhd(20) " "Inferred latch for \"Resultado\[21\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[22\] ALU.vhd(20) " "Inferred latch for \"Resultado\[22\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[23\] ALU.vhd(20) " "Inferred latch for \"Resultado\[23\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[24\] ALU.vhd(20) " "Inferred latch for \"Resultado\[24\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510332882354 "|ProcesadorMonociclo|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemory DataMemory:DataMemory A:datamemory " "Elaborating entity \"DataMemory\" using architecture \"A:datamemory\" for hierarchy \"DataMemory:DataMemory\"" {  } { { "ProcesadorMonociclo.vhd" "DataMemory" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 255 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510332882369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MUXRAM " "Elaborating entity \"MUX\" for hierarchy \"MUX:MUXRAM\"" {  } { { "ProcesadorMonociclo.vhd" "MUXRAM" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510332882438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1510332889790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510332889790 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "ProcesadorMonociclo.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510332891659 "|ProcesadorMonociclo|Clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResetClock " "No output dependent on input pin \"ResetClock\"" {  } { { "ProcesadorMonociclo.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510332891659 "|ProcesadorMonociclo|ResetClock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResetPC " "No output dependent on input pin \"ResetPC\"" {  } { { "ProcesadorMonociclo.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510332891659 "|ProcesadorMonociclo|ResetPC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pulsador " "No output dependent on input pin \"Pulsador\"" {  } { { "ProcesadorMonociclo.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510332891659 "|ProcesadorMonociclo|Pulsador"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SwitchesModo\[0\] " "No output dependent on input pin \"SwitchesModo\[0\]\"" {  } { { "ProcesadorMonociclo.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510332891659 "|ProcesadorMonociclo|SwitchesModo[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SwitchesModo\[1\] " "No output dependent on input pin \"SwitchesModo\[1\]\"" {  } { { "ProcesadorMonociclo.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510332891659 "|ProcesadorMonociclo|SwitchesModo[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SwitchesDatos\[0\] " "No output dependent on input pin \"SwitchesDatos\[0\]\"" {  } { { "ProcesadorMonociclo.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510332891659 "|ProcesadorMonociclo|SwitchesDatos[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SwitchesDatos\[1\] " "No output dependent on input pin \"SwitchesDatos\[1\]\"" {  } { { "ProcesadorMonociclo.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510332891659 "|ProcesadorMonociclo|SwitchesDatos[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SwitchesDatos\[2\] " "No output dependent on input pin \"SwitchesDatos\[2\]\"" {  } { { "ProcesadorMonociclo.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510332891659 "|ProcesadorMonociclo|SwitchesDatos[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SwitchesDatos\[3\] " "No output dependent on input pin \"SwitchesDatos\[3\]\"" {  } { { "ProcesadorMonociclo.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510332891659 "|ProcesadorMonociclo|SwitchesDatos[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SwitchesDatos\[4\] " "No output dependent on input pin \"SwitchesDatos\[4\]\"" {  } { { "ProcesadorMonociclo.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510332891659 "|ProcesadorMonociclo|SwitchesDatos[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SwitchesDatos\[5\] " "No output dependent on input pin \"SwitchesDatos\[5\]\"" {  } { { "ProcesadorMonociclo.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510332891659 "|ProcesadorMonociclo|SwitchesDatos[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SwitchesDatos\[6\] " "No output dependent on input pin \"SwitchesDatos\[6\]\"" {  } { { "ProcesadorMonociclo.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510332891659 "|ProcesadorMonociclo|SwitchesDatos[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SwitchesDatos\[7\] " "No output dependent on input pin \"SwitchesDatos\[7\]\"" {  } { { "ProcesadorMonociclo.vhd" "" { Text "C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510332891659 "|ProcesadorMonociclo|SwitchesDatos[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1510332891659 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1510332891675 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1510332891675 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1510332891675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510332891959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 11:54:51 2017 " "Processing ended: Fri Nov 10 11:54:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510332891959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510332891959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510332891959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510332891959 ""}
