Analysis & Synthesis Status : Successful - Fri Dec 25 13:34:04 2020
Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition
Revision Name : RAM_2_PORT
Top-level Entity Name : RAM_2_PORT
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 0
    Dedicated logic registers : 0
Total registers : 0
Total pins : 52
Total virtual pins : 0
Total block memory bits : 8,192
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
