# Clownfish RISC-V Processor

A high-performance, 32-bit RISC-V processor targeting 130nm process technology through the OpenLane flow.

## ğŸ¯ Specifications

### ISA
- **RV32IMAF** - Base Integer + Multiply/Divide + Atomic + Single-Precision Float
- **Privilege Levels**: Machine, Supervisor, User
- **Virtual Memory**: Sv32 MMU with 4KB pages
- **Endianness**: Little-endian

### Microarchitecture
- **Pipeline**: 5-stage in-order (IF â†’ ID â†’ EX â†’ MEM â†’ WB)
- **Issue Width**: Single-issue scalar
- **Target Clock**: 500 MHz on 130nm process
- **Branch Prediction**: 2-bit saturating counter + 512-entry BTB

### Memory Hierarchy
| Component | Size | Associativity | Line Size | Notes |
|-----------|------|---------------|-----------|-------|
| L1 I-Cache | 32 KB | 4-way | 64 B | Virtually indexed, physically tagged |
| L1 D-Cache | 32 KB | 4-way | 64 B | Write-back, write-allocate |
| L2 Cache | 256-512 KB | 8-way | 64 B | Unified, on-die |
| TLB | 64 entries | â€” | â€” | Sv32 page tables |

### Execution Units
- 1Ã— ALU (integer logic, shift, compare)
- 1Ã— Multiplier/Divider (pipelined mul, iterative div)
- 1Ã— FPU (single-precision, IEEE-754)
- 1Ã— Load/Store Unit (with store buffer)

### Peripherals
- UART (console/boot)
- CLINT (Core-Local Interrupt Controller / Timer)
- PLIC (Platform-Level Interrupt Controller)
- GPIO
- JTAG Debug Module (RISC-V Debug Spec 0.13)

## ğŸ“ Project Structure

```
clownfish_microarchitecture/
â”œâ”€â”€ config.tcl                      # OpenLane configuration (ROOT)
â”œâ”€â”€ clownfish_soc.v                 # Top-level SoC module (ROOT)
â”‚
â”œâ”€â”€ rtl/                            # RTL source files
â”‚   â”œâ”€â”€ core/                       # CPU core
â”‚   â”‚   â”œâ”€â”€ clownfish_core.v       # 5-stage pipeline (âœ“ Created)
â”‚   â”‚   â”œâ”€â”€ hazard_unit.v          # Hazard detection & forwarding
â”‚   â”‚   â”œâ”€â”€ alu.v                  # Arithmetic Logic Unit
â”‚   â”‚   â”œâ”€â”€ multiplier.v           # Multiply/Divide unit
â”‚   â”‚   â”œâ”€â”€ fpu.v                  # Floating-Point Unit
â”‚   â”‚   â””â”€â”€ branch_predictor.v     # 2-bit predictor + BTB
â”‚   â”‚
â”‚   â”œâ”€â”€ memory/                    # Memory subsystem
â”‚   â”‚   â”œâ”€â”€ l1_icache.v           # L1 Instruction Cache
â”‚   â”‚   â”œâ”€â”€ l1_dcache_new.v       # L1 Data Cache (OoO)
â”‚   â”‚   â”œâ”€â”€ l2_cache_new.v        # L2 Unified Cache (OoO)
â”‚   â”‚   â”œâ”€â”€ cache_controller.v    # Cache state machine
â”‚   â”‚   â”œâ”€â”€ mmu.v                 # Memory Management Unit
â”‚   â”‚   â”œâ”€â”€ tlb.v                 # Translation Lookaside Buffer
â”‚   â”‚   â””â”€â”€ memory_controller.v   # External memory interface
â”‚   â”‚
â”‚   â””â”€â”€ peripherals/               # Peripherals
â”‚       â”œâ”€â”€ csr_unit.v            # Control/Status Registers
â”‚       â”œâ”€â”€ plic.v                # Platform-Level Interrupt Controller
â”‚       â”œâ”€â”€ clint.v               # Core-Local Interrupt Controller
â”‚       â”œâ”€â”€ uart.v                # UART controller
â”‚       â”œâ”€â”€ gpio.v                # GPIO controller
â”‚       â””â”€â”€ debug_module.v        # RISC-V Debug Module
â”‚
â”œâ”€â”€ include/                       # Header files
â”‚   â”œâ”€â”€ clownfish_config.vh       # Global configuration (âœ“ Created)
â”‚   â””â”€â”€ riscv_opcodes.vh          # RISC-V instruction encoding (âœ“ Created)
â”‚
â”œâ”€â”€ macros/                        # Generated SRAM macros
â”‚   â””â”€â”€ openram_output/           # OpenRAM generated files
â”‚       â”œâ”€â”€ sram_l1_icache_way.*  # L1 I-Cache SRAM (âœ“ Generated)
â”‚       â”œâ”€â”€ sram_l1_dcache_way.*  # L1 D-Cache SRAM (âœ“ Generated)
â”‚       â”œâ”€â”€ sram_l2_cache_way.*   # L2 Cache SRAM (âœ“ Generated)
â”‚       â””â”€â”€ sram_tlb.*            # TLB SRAM (âœ“ Generated)
â”‚
â”œâ”€â”€ openram_configs/               # OpenRAM configurations
â”‚   â”œâ”€â”€ l1_icache_config.py       # L1 I-Cache config (âœ“ Done)
â”‚   â”œâ”€â”€ l1_dcache_config.py       # L1 D-Cache config (âœ“ Done)
â”‚   â”œâ”€â”€ l2_cache_config.py        # L2 Cache config (âœ“ Done)
â”‚   â”œâ”€â”€ tlb_config.py             # TLB config (âœ“ Done)
â”‚   â”œâ”€â”€ generate_all.sh           # Generation script (âœ“ Done)
â”‚   â””â”€â”€ GENERATION_STATUS.md      # Status documentation
â”‚
â”œâ”€â”€ constraints/                   # Timing constraints
â”‚   â””â”€â”€ clownfish.sdc             # Synopsys Design Constraints
â”‚
â”œâ”€â”€ testbench/                     # Verification
â”‚   â”œâ”€â”€ tb_core.v                 # Core testbench
â”‚   â”œâ”€â”€ tb_soc.v                  # SoC testbench
â”‚   â””â”€â”€ test_programs/            # RISC-V test programs
â”‚
â””â”€â”€ docs/                          # Documentation
    â”œâ”€â”€ architecture.md            # Architecture document
    â”œâ”€â”€ memory_map.md              # Memory map
    â””â”€â”€ integration.md             # Integration guide
```

## ğŸš€ Getting Started

### Prerequisites
- OpenLane (for ASIC flow)
- OpenRAM (for SRAM generation) - Already set up at `~/OpenRAM`
- Verilator or Icarus Verilog (for simulation)
- RISC-V GNU Toolchain (for compiling test programs)

### Building with OpenLane

1. **Navigate to project root**:
   ```bash
   cd ~/clownfish_microarchitecture
   ```

2. **Run OpenLane flow**:
   ```bash
   make mount  # Enter OpenLane Docker container
   ./flow.tcl -design . -tag run1
   ```

3. **Check results**:
   ```bash
   cd runs/run1/reports/
   ```

### Memory Macros

The SRAM macros have been generated using OpenRAM:
- **Status**: âœ… All macros generated successfully
- **Location**: `macros/openram_output/`
- **Files per macro**: `.v`, `.lib`, `.lef`, `.gds`, `.html` (datasheet)

**Important**: Each cache uses 64-bit word SRAMs:
- L1 I-Cache: 32 instances (4 ways Ã— 8 slices)
- L1 D-Cache: 32 instances (4 ways Ã— 8 slices)
- L2 Cache: 64 instances (8 ways Ã— 8 slices) for 256KB
- TLB: 1 instance

## ğŸ“Š Design Status

### âœ… Completed
- [x] Project structure and build system
- [x] Configuration headers (ISA, memory map, opcodes)
- [x] Top-level SoC integration
- [x] OpenLane configuration
- [x] OpenRAM SRAM generation (all 4 configs)
- [x] 5-stage pipeline skeleton (basic RV32I)

### ğŸš§ In Progress
- [ ] Complete CPU core implementation
  - [ ] Full RV32IMAF instruction decode
  - [ ] Hazard detection and forwarding unit
  - [ ] Multiplier/Divider unit
  - [ ] Floating-Point Unit
  - [ ] Branch predictor
- [ ] Memory subsystem
  - [ ] L1 I-Cache controller
  - [ ] L1 D-Cache controller
  - [ ] L2 Cache controller
  - [ ] MMU and TLB implementation
- [ ] Peripherals
  - [ ] CSR unit
  - [ ] PLIC
  - [ ] CLINT
  - [ ] UART
  - [ ] GPIO
  - [ ] Debug module

### ğŸ“ To Do
- [ ] Comprehensive testbench
- [ ] RISC-V compliance tests
- [ ] Timing closure iterations
- [ ] Power analysis
- [ ] Documentation

## ğŸ¯ Performance Targets

| Metric | Target | Notes |
|--------|--------|-------|
| Process | 130nm | scn4m_subm or sky130 |
| Clock | 500 MHz | 2.0 ns period |
| IPC | ~0.9 | On integer workloads |
| Area | ~25 mmÂ² | 5mm Ã— 5mm die |
| L1 Latency | 1-2 cycles | Hit latency |
| L2 Latency | 8-12 cycles | Hit latency |

## ğŸ”§ Key Design Decisions

### Cache Organization
- **64-bit SRAM words** instead of 512-bit for OpenRAM compatibility
- **Multiple instances per way** (8 instances = 1 cache line)
- **Separate tag and data arrays** for better area efficiency

### Pipeline
- **In-order execution** for v1 (out-of-order in v2)
- **Simple branch prediction** (2-bit saturating counters)
- **Data forwarding** to reduce stalls

### Memory Interface
- **Write-back caches** for better performance
- **Simple bus protocol** (AMBA-Lite style)
- **Store buffer** to hide write latency

## ğŸ“š References

- [RISC-V ISA Specification](https://riscv.org/technical/specifications/)
- [RISC-V Privileged Spec](https://riscv.org/technical/specifications/)
- [OpenRAM Documentation](https://openram.org/)
- [OpenLane Documentation](https://openlane.readthedocs.io/)

## ğŸ“„ License

[Add your license here]

## ğŸ‘¥ Contributors

[Add contributors]

---

**Note**: This is an active development project. The core has been scaffolded but many modules need implementation. See the Design Status section for current progress.
