Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Jan 31 22:52:59 2021
| Host         : DESKTOP-J766HPL running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/iclarke_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
-----------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------+
|      Characteristics      |             Path #1            |
+---------------------------+--------------------------------+
| Requirement               | 5.000                          |
| Path Delay                | 2.153                          |
| Logic Delay               | 0.813(38%)                     |
| Net Delay                 | 1.340(62%)                     |
| Clock Skew                | -0.049                         |
| Slack                     | 2.594                          |
| Clock Uncertainty         | 0.035                          |
| Clock Relationship        | Safely Timed                   |
| Clock Delay Group         | Same Clock                     |
| Logic Levels              | 1                              |
| Routes                    | NA                             |
| Logical Path              | FDRE/C-(8)-LUT3-(64)-FDRE/CE   |
| Start Point Clock         | ap_clk                         |
| End Point Clock           | ap_clk                         |
| DSP Block                 | None                           |
| BRAM                      | None                           |
| URAM INPUT                | None                           |
| URAM OUTPUT               | None                           |
| IO Crossings              | 0                              |
| Config Crossings          | 0                              |
| SLR Crossings             | 0                              |
| PBlocks                   | 0                              |
| High Fanout               | 64                             |
| Dont Touch                | 0                              |
| Mark Debug                | 0                              |
| Start Point Pin Primitive | FDRE/C                         |
| End Point Pin Primitive   | FDRE/CE                        |
| Start Point Pin           | B_V_data_1_state_reg[0]/C      |
| End Point Pin             | B_V_data_1_payload_A_reg[0]/CE |
+---------------------------+--------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+
| End Point Clock | Requirement |  1  | 2 |
+-----------------+-------------+-----+---+
| ap_clk          | 5.000ns     | 390 | 4 |
+-----------------+-------------+-----+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 394 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


