{
  "Top": "hls_LK",
  "RtlTop": "hls_LK",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0",
      "config_export -version=0.0.1"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "37672",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "hls_LK",
    "Version": "0.0",
    "DisplayName": "Hls_lk",
    "Revision": "1",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/LKof_hls_opt.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fifo_w12_d10_A.vhd",
      "impl\/vhdl\/fifo_w13_d10_A.vhd",
      "impl\/vhdl\/fifo_w16_d2_A.vhd",
      "impl\/vhdl\/fifo_w34_d10_A.vhd",
      "impl\/vhdl\/hls_ComputeIntegrals.vhd",
      "impl\/vhdl\/hls_ComputeIntegrals_csIxix.vhd",
      "impl\/vhdl\/hls_ComputeIntegrals_packed3_lines_buffer_10.vhd",
      "impl\/vhdl\/hls_ComputeVectors.vhd",
      "impl\/vhdl\/hls_isotropic_kernel.vhd",
      "impl\/vhdl\/hls_LK_am_addmul_16ns_3ns_17ns_34_1_1.vhd",
      "impl\/vhdl\/hls_LK_am_addmul_16ns_4ns_17ns_34_1_1.vhd",
      "impl\/vhdl\/hls_LK_CONTROL_BUS_s_axi.vhd",
      "impl\/vhdl\/hls_LK_fdiv_32ns_32ns_32_12_1.vhd",
      "impl\/vhdl\/hls_LK_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/hls_LK_mac_muladd_13s_13s_32s_32_1_1.vhd",
      "impl\/vhdl\/hls_LK_mac_mulsub_13s_13s_26s_26_1_1.vhd",
      "impl\/vhdl\/hls_LK_mac_mulsub_13s_13s_32ns_32_1_1.vhd",
      "impl\/vhdl\/hls_LK_mul_mul_13s_13s_26_1_1.vhd",
      "impl\/vhdl\/hls_LK_mul_mul_16ns_16ns_32_1_1.vhd",
      "impl\/vhdl\/hls_LK_mul_mul_19ns_17s_36_1_1.vhd",
      "impl\/vhdl\/hls_LK_sitofp_64ns_32_6_1.vhd",
      "impl\/vhdl\/hls_SpatialTemporalD.vhd",
      "impl\/vhdl\/hls_SpatialTemporalD_deriv_lines_buffer_V_1.vhd",
      "impl\/vhdl\/hls_twoIsotropicFilt.vhd",
      "impl\/vhdl\/hls_twoIsotropicFilt_lpf_lines_buffer_V_1.vhd",
      "impl\/vhdl\/start_for_hls_ComputeIntegrals_U0.vhd",
      "impl\/vhdl\/start_for_hls_ComputeVectors_U0.vhd",
      "impl\/vhdl\/start_for_hls_SpatialTemporalD_U0.vhd",
      "impl\/vhdl\/hls_LK.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fifo_w12_d10_A.v",
      "impl\/verilog\/fifo_w13_d10_A.v",
      "impl\/verilog\/fifo_w16_d2_A.v",
      "impl\/verilog\/fifo_w34_d10_A.v",
      "impl\/verilog\/hls_ComputeIntegrals.v",
      "impl\/verilog\/hls_ComputeIntegrals_csIxix.v",
      "impl\/verilog\/hls_ComputeIntegrals_csIxix_ram.dat",
      "impl\/verilog\/hls_ComputeIntegrals_packed3_lines_buffer_10.v",
      "impl\/verilog\/hls_ComputeIntegrals_packed3_lines_buffer_10_ram.dat",
      "impl\/verilog\/hls_ComputeVectors.v",
      "impl\/verilog\/hls_isotropic_kernel.v",
      "impl\/verilog\/hls_LK_am_addmul_16ns_3ns_17ns_34_1_1.v",
      "impl\/verilog\/hls_LK_am_addmul_16ns_4ns_17ns_34_1_1.v",
      "impl\/verilog\/hls_LK_CONTROL_BUS_s_axi.v",
      "impl\/verilog\/hls_LK_fdiv_32ns_32ns_32_12_1.v",
      "impl\/verilog\/hls_LK_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/hls_LK_mac_muladd_13s_13s_32s_32_1_1.v",
      "impl\/verilog\/hls_LK_mac_mulsub_13s_13s_26s_26_1_1.v",
      "impl\/verilog\/hls_LK_mac_mulsub_13s_13s_32ns_32_1_1.v",
      "impl\/verilog\/hls_LK_mul_mul_13s_13s_26_1_1.v",
      "impl\/verilog\/hls_LK_mul_mul_16ns_16ns_32_1_1.v",
      "impl\/verilog\/hls_LK_mul_mul_19ns_17s_36_1_1.v",
      "impl\/verilog\/hls_LK_sitofp_64ns_32_6_1.v",
      "impl\/verilog\/hls_SpatialTemporalD.v",
      "impl\/verilog\/hls_SpatialTemporalD_deriv_lines_buffer_V_1.v",
      "impl\/verilog\/hls_SpatialTemporalD_deriv_lines_buffer_V_1_ram.dat",
      "impl\/verilog\/hls_twoIsotropicFilt.v",
      "impl\/verilog\/hls_twoIsotropicFilt_lpf_lines_buffer_V_1.v",
      "impl\/verilog\/hls_twoIsotropicFilt_lpf_lines_buffer_V_1_ram.dat",
      "impl\/verilog\/start_for_hls_ComputeIntegrals_U0.v",
      "impl\/verilog\/start_for_hls_ComputeVectors_U0.v",
      "impl\/verilog\/start_for_hls_SpatialTemporalD_U0.v",
      "impl\/verilog\/hls_LK.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/hls_LK_v0_0\/data\/hls_LK.mdd",
      "impl\/misc\/drivers\/hls_LK_v0_0\/data\/hls_LK.tcl",
      "impl\/misc\/drivers\/hls_LK_v0_0\/src\/Makefile",
      "impl\/misc\/drivers\/hls_LK_v0_0\/src\/xhls_lk.c",
      "impl\/misc\/drivers\/hls_LK_v0_0\/src\/xhls_lk.h",
      "impl\/misc\/drivers\/hls_LK_v0_0\/src\/xhls_lk_hw.h",
      "impl\/misc\/drivers\/hls_LK_v0_0\/src\/xhls_lk_linux.c",
      "impl\/misc\/drivers\/hls_LK_v0_0\/src\/xhls_lk_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/hls_LK_ap_fdiv_10_no_dsp_32_ip.tcl",
      "impl\/misc\/hls_LK_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/hls_LK_ap_sitofp_4_no_dsp_64_ip.tcl"
    ],
    "DesignXml": "\/home\/thanx\/HDL-Workspace\/Xilinx_SDK_Workspace\/MyAcc\/TWO_STREAM_SOC\/two_stream_simpnet_zcu104_hls4\/LK_Optical_Flow_Quantized\/HLS_LK\/solution1\/.autopilot\/db\/hls_LK.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "hls_LK_ap_fdiv_10_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name hls_LK_ap_fdiv_10_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "hls_LK_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name hls_LK_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "hls_LK_ap_sitofp_4_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name hls_LK_ap_sitofp_4_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_CONTROL_BUS inp1_img inp2_img vx_img vy_img",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "inp1_img": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "inp1_img",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "8",
        "TLAST": "1"
      }
    },
    "inp2_img": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "inp2_img",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "8",
        "TLAST": "1"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "s_axi_CONTROL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CONTROL_BUS",
      "param_prefix": "C_S_AXI_CONTROL_BUS",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "ap_return",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of ap_return",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ap_return",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of ap_return"
            }]
        },
        {
          "offset": "0x18",
          "name": "height",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of height",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "height",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of height"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "width",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of width",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "width",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of width"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "vx_img": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "vx_img",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "8",
        "TLAST": "1"
      }
    },
    "vy_img": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "vy_img",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "8",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CONTROL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CONTROL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CONTROL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CONTROL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "inp1_img_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "inp1_img_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inp1_img_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "inp1_img_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "inp2_img_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "inp2_img_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inp2_img_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "inp2_img_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "vx_img_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "vx_img_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "vx_img_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "vx_img_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "vy_img_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "vy_img_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "vy_img_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "vy_img_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "height": {
      "interfaceRef": "s_axi_CONTROL_BUS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CONTROL_BUS"
    },
    "width": {
      "interfaceRef": "s_axi_CONTROL_BUS",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CONTROL_BUS"
    },
    "ap_return": {
      "interfaceRef": "s_axi_CONTROL_BUS",
      "dir": "out",
      "offset": "16",
      "statusOffset": "20",
      "handshakeRef": "ap_none",
      "Object": "CONTROL_BUS"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_CONTROL_BUS",
      "dir": "in",
      "offset": "0"
    },
    "inp1_img_V_data_V": {
      "interfaceRef": "inp1_img",
      "dir": "in"
    },
    "inp1_img_V_last_V": {
      "interfaceRef": "inp1_img",
      "dir": "in"
    },
    "inp2_img_V_data_V": {
      "interfaceRef": "inp2_img",
      "dir": "in"
    },
    "inp2_img_V_last_V": {
      "interfaceRef": "inp2_img",
      "dir": "in"
    },
    "vx_img_V_data_V": {
      "interfaceRef": "vx_img",
      "dir": "out",
      "firstOutLatency": "30"
    },
    "vx_img_V_last_V": {
      "interfaceRef": "vx_img",
      "dir": "out",
      "firstOutLatency": "30"
    },
    "vy_img_V_data_V": {
      "interfaceRef": "vy_img",
      "dir": "out",
      "firstOutLatency": "30"
    },
    "vy_img_V_last_V": {
      "interfaceRef": "vy_img",
      "dir": "out",
      "firstOutLatency": "30"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "hls_LK",
      "Instances": [
        {
          "ModuleName": "hls_ComputeVectors",
          "InstanceName": "hls_ComputeVectors_U0"
        },
        {
          "ModuleName": "hls_twoIsotropicFilt",
          "InstanceName": "hls_twoIsotropicFilt_U0",
          "Instances": [{
              "ModuleName": "hls_isotropic_kernel",
              "InstanceName": "grp_hls_isotropic_kernel_fu_424"
            }]
        },
        {
          "ModuleName": "hls_ComputeIntegrals",
          "InstanceName": "hls_ComputeIntegrals_U0"
        },
        {
          "ModuleName": "hls_SpatialTemporalD",
          "InstanceName": "hls_SpatialTemporalD_U0"
        }
      ]
    },
    "Metrics": {
      "hls_isotropic_kernel": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.964"
        },
        "Area": {
          "FF": "197",
          "LUT": "2545",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "hls_twoIsotropicFilt": {
        "Latency": {
          "LatencyBest": "12548",
          "LatencyAvg": "",
          "LatencyWorst": "230404",
          "PipelineIIMin": "12548",
          "PipelineIIMax": "230404",
          "PipelineII": "12548 ~ 230404",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.034"
        },
        "Loops": [{
            "Name": "L1_L2",
            "TripCount": "",
            "LatencyMin": "12546",
            "LatencyMax": "230402",
            "Latency": "12546 ~ 230402",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "1",
          "FF": "1462",
          "LUT": "3204",
          "URAM": "0"
        }
      },
      "hls_SpatialTemporalD": {
        "Latency": {
          "LatencyBest": "12550",
          "LatencyAvg": "",
          "LatencyWorst": "230406",
          "PipelineIIMin": "12550",
          "PipelineIIMax": "230406",
          "PipelineII": "12550 ~ 230406",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.848"
        },
        "Loops": [{
            "Name": "L1_L2",
            "TripCount": "",
            "LatencyMin": "12547",
            "LatencyMax": "230403",
            "Latency": "12547 ~ 230403",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "3",
          "FF": "1051",
          "LUT": "1024",
          "URAM": "0"
        }
      },
      "hls_ComputeIntegrals": {
        "Latency": {
          "LatencyBest": "37636",
          "LatencyAvg": "",
          "LatencyWorst": "691204",
          "PipelineIIMin": "37636",
          "PipelineIIMax": "691204",
          "PipelineII": "37636 ~ 691204",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.371"
        },
        "Loops": [{
            "Name": "L1_L2",
            "TripCount": "",
            "LatencyMin": "37633",
            "LatencyMax": "691201",
            "Latency": "37633 ~ 691201",
            "PipelineII": "3",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "32",
          "DSP48E": "11",
          "FF": "1638",
          "LUT": "2186",
          "URAM": "0"
        }
      },
      "hls_ComputeVectors": {
        "Latency": {
          "LatencyBest": "12575",
          "LatencyAvg": "",
          "LatencyWorst": "230431",
          "PipelineIIMin": "12575",
          "PipelineIIMax": "230431",
          "PipelineII": "12575 ~ 230431",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.371"
        },
        "Loops": [{
            "Name": "L1_L2",
            "TripCount": "",
            "LatencyMin": "12573",
            "LatencyMax": "230429",
            "Latency": "12573 ~ 230429",
            "PipelineII": "1",
            "PipelineDepth": "31"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "33",
          "FF": "3924",
          "LUT": "4884",
          "URAM": "0"
        }
      },
      "hls_LK": {
        "Latency": {
          "LatencyBest": "37672",
          "LatencyAvg": "",
          "LatencyWorst": "691210",
          "PipelineIIMin": "37637",
          "PipelineIIMax": "691205",
          "PipelineII": "37637 ~ 691205",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.371"
        },
        "Area": {
          "BRAM_18K": "40",
          "DSP48E": "48",
          "FF": "8277",
          "LUT": "12009",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "hls_LK",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2021-03-01 13:01:16 CAT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
