m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/yg585/Desktop/lab3/Multiprocessor-Drum-Synthesis/modelsim
vconv
!s110 1715049871
!i10b 1
!s100 QDob]:9]X@nW7n^>`VDP92
INc?MJN;IVf_XGCPUIl5VV3
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim
w1715026928
8C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Conv.v
FC:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Conv.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1715049871.000000
!s107 C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Conv.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Conv.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
vdemux1to16
Z5 !s110 1715972060
!i10b 1
!s100 7K>6z1Plk;Y??h@gd^Xf]2
I`2TGPWD;5U^g;LB?NbCYM0
R0
Z6 dC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim
Z7 w1715895568
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/demux1to16.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/demux1to16.v
L0 1
R2
r1
!s85 0
31
Z8 !s108 1715972060.000000
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/demux1to16.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/demux1to16.v|
!i113 1
R3
R4
vfloat_compare
R5
!i10b 1
!s100 c_jc4PB2LYe[kbhf03MkQ0
IoA2egR]aAf9CX=_LLE_4S2
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/fp16_compare.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/fp16_compare.v
L0 1
R2
r1
!s85 0
31
R8
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/fp16_compare.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/fp16_compare.v|
!i113 1
R3
R4
vfloat_compare_tb
Z9 !s110 1715972061
!i10b 1
!s100 B0UnBk@McX4fH]o<FgJfo2
IQ<0EQlYlmn5]CgQOX7@1d2
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_fp16compare.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_fp16compare.v
L0 1
R2
r1
!s85 0
31
Z10 !s108 1715972061.000000
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_fp16compare.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_fp16compare.v|
!i113 1
R3
R4
vfloatAdd
R5
!i10b 1
!s100 z=WHPYQbK>MzFWMG5mC6g0
IBVngJJbIg`FcRiGj^Gl8H1
R0
R6
w1715972058
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/FP16_ADD.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/FP16_ADD.v
L0 1
R2
r1
!s85 0
31
R8
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/FP16_ADD.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/FP16_ADD.v|
!i113 1
R3
R4
nfloat@add
vfloatMuilt
!s110 1714939476
!i10b 1
!s100 ZgNUH35Z9PmG[_fQah?d=1
InHGTbgGHll1327EU;S?j50
R0
R1
w1714929437
8C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/FP16_MULT.v
FC:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/FP16_MULT.v
L0 1
R2
r1
!s85 0
31
!s108 1714939476.000000
!s107 C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/FP16_MULT.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/FP16_MULT.v|
!i113 1
R3
R4
nfloat@muilt
vfloatMult
R5
!i10b 1
!s100 Pag@ghgGX?8;e3ACUGP5Z0
I`A1lF1PYEUm]2ScQ0o;KB1
R0
R6
w1715971949
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/FP16_MULT.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/FP16_MULT.v
L0 1
R2
r1
!s85 0
31
R8
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/FP16_MULT.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/FP16_MULT.v|
!i113 1
R3
R4
nfloat@mult
vM10K_inst_done_sram
R5
!i10b 1
!s100 A^z4?lRf2UM04Y@UcfO=P3
I9b]h_aC_EL`bN_S0z<9Ln2
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
L0 1
R2
r1
!s85 0
31
R8
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v|
!i113 1
R3
R4
n@m10@k_inst_done_sram
vM10K_inst_sram
R5
!i10b 1
!s100 UhFhgEKoDQIfLSKiF1W_e3
IBcdR?dz=z4Vi<<bX?Umc?0
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/inst_sram.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/inst_sram.v
L0 3
R2
r1
!s85 0
31
R8
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/inst_sram.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/inst_sram.v|
!i113 1
R3
R4
n@m10@k_inst_sram
vM10K_ROB
R9
!i10b 1
!s100 daN^W4Y24EAPG>RUA<_0E3
I:`@@U`cCQ_P3zU4W8fe9f2
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/ROB.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/ROB.v
L0 1
R2
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/ROB.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/ROB.v|
!i113 1
R3
R4
n@m10@k_@r@o@b
vM10K_source1_sram
!s110 1714261078
!i10b 1
!s100 @VXMzNA@zOTmlJA9cH^]e2
I?lkXa2iiB2KoiP@7[[kU00
R0
dC:/Users/yg585/Desktop/NPU/modelsim
w1714259393
8C:/Users/yg585/Desktop/NPU/modelsim/source1_sram.v
FC:/Users/yg585/Desktop/NPU/modelsim/source1_sram.v
L0 1
R2
r1
!s85 0
31
!s108 1714261078.000000
!s107 C:/Users/yg585/Desktop/NPU/modelsim/source1_sram.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/yg585/Desktop/NPU/modelsim/source1_sram.v|
!i113 1
R3
R4
n@m10@k_source1_sram
vM10K_sram
R9
!i10b 1
!s100 f0k9a5]QB@?YdkB81M]Uz3
I<gGhHYdIJ?NR0O>P9E?1G1
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
L0 1
R2
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/sram.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/sram.v|
!i113 1
R3
R4
n@m10@k_sram
vmatrix_addition
R5
!i10b 1
!s100 hL7AVg;?4>136dbno8QRE0
IYloAJXg?T]Q6PN94iSP6M3
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/ADD.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/ADD.v
L0 1
R2
r1
!s85 0
31
R8
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/ADD.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/ADD.v|
!i113 1
R3
R4
vmatrix_addition_tb
R9
!i10b 1
!s100 9UfR;i2c]6XznQT7SA^o<3
IN<SbgQh7e4ZH`PmXDTGkG3
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_ADD.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_ADD.v
L0 3
R2
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_ADD.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_ADD.v|
!i113 1
R3
R4
vmatrix_conv
R5
!i10b 1
!s100 m;6oXYnhR`S]zJcQn?SQ[1
IS:fVI5[2bKiokJ0P0M;1;2
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/Conv.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/Conv.v
L0 1
R2
r1
!s85 0
31
R8
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/Conv.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/Conv.v|
!i113 1
R3
R4
vmatrix_dot
R5
!i10b 1
!s100 9QNen@z0NX;UbTg``<lGB1
Ib7QIP6?DhH8?;oM<e<I2<3
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/DOT.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/DOT.v
L0 1
R2
r1
!s85 0
31
R8
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/DOT.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/DOT.v|
!i113 1
R3
R4
vmatrix_dot_tb
R9
!i10b 1
!s100 A7BCi:cnFZ[?:AJQXeJa?1
IcjSo2hlNI>?9kA>RCUAa^3
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v
L0 3
R2
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v|
!i113 1
R3
R4
vmatrix_element_mult
R5
!i10b 1
!s100 ZJ354kkLKfYmEjmz?h8Cz3
IcfP@GLR2oBAL:5P6:UR?D1
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/matrix_element_MULT.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/matrix_element_MULT.v
L0 1
R2
r1
!s85 0
31
R8
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/matrix_element_MULT.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/matrix_element_MULT.v|
!i113 1
R3
R4
vmatrix_maxpool
R9
!i10b 1
!s100 g8SHNW[WicDe;0lT^[TLX1
I=g;AHoROROm8229UCVB4U0
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/pooling.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/pooling.v
L0 1
R2
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/pooling.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/pooling.v|
!i113 1
R3
R4
vmatrix_maxpool_tb
R9
!i10b 1
!s100 k>DkYZ<FZBiR>_:KD7cYW3
IR@L28U1ZV__8[eCJ^WMin2
R0
R6
w1715924985
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_pooling.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_pooling.v
L0 3
R2
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_pooling.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_pooling.v|
!i113 1
R3
R4
vmatrix_multiply
!s110 1715128400
!i10b 1
!s100 APG@PdM4lbiVHcX1[gNeV3
IhziV<mWgiQFKHPFB0;9Xm0
R0
R1
w1714870229
8C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/MULT.v
FC:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/MULT.v
L0 1
R2
r1
!s85 0
31
!s108 1715128400.000000
!s107 C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/MULT.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/MULT.v|
!i113 1
R3
R4
vmatrix_multiply_tb
R9
!i10b 1
!s100 1lLAl0`OWWDR<[=LPnQ<V2
Ieb2_[HXVY<bnnGgD1c[Lm1
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_MULT.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_MULT.v
L0 3
R2
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_MULT.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_MULT.v|
!i113 1
R3
R4
vmatrix_relu
R9
!i10b 1
!s100 mgceYl@DPTMS_PNQchPM51
I@]?d?33Q0;]524na0lW][0
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/Relu.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/Relu.v
L0 1
R2
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/Relu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/Relu.v|
!i113 1
R3
R4
vmatrix_relu_tb
Z11 !s110 1715972062
!i10b 1
!s100 kczij^KkFC9nQfWLa?k9D0
IjEn2Kg[<U@VNSSJBezM091
R0
R6
w1715924506
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_relu.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_relu.v
L0 3
R2
r1
!s85 0
31
Z12 !s108 1715972062.000000
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_relu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_relu.v|
!i113 1
R3
R4
vmatrix_subtraction
R9
!i10b 1
!s100 :cHMEm<GbocLBK;A7adPJ2
I>T41QDj:;KDldhL`OZ7<o1
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/SUB.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/SUB.v
L0 1
R2
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/SUB.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/SUB.v|
!i113 1
R3
R4
vmux16to1
R5
!i10b 1
!s100 aCcfNIbaZaE>W6^X1^i2B0
IbO`hOQfhz0Q^b9AOP2U7Q3
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/mux16to1.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/mux16to1.v
L0 1
R2
r1
!s85 0
31
R8
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/mux16to1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/mux16to1.v|
!i113 1
R3
R4
vmux24to1
!s110 1715134686
!i10b 1
!s100 CB:<;aU7mR68<90W[2ES53
IX[46iR7@R0h?c2Jd=eni<1
R0
R1
w1714874618
8C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
FC:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
L0 1
R2
r1
!s85 0
31
!s108 1715134686.000000
!s107 C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v|
!i113 1
R3
R4
vmux25to1
R9
!i10b 1
!s100 n=UEoVCCYColJIUTf>FXB0
I_L`3SoZn=3@J7Ln5U]U@G2
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/mux25to1.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/mux25to1.v
L0 1
R2
r1
!s85 0
31
R8
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/mux25to1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/mux25to1.v|
!i113 1
R3
R4
vmux8to1
!s110 1714870741
!i10b 1
!s100 IWY0=>0l>XklC<D729nN53
IU;Uf55KfQH_a<lQe0Y@NO3
R0
R1
w1714585528
8C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux8to1.v
FC:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux8to1.v
L0 1
R2
r1
!s85 0
31
!s108 1714870741.000000
!s107 C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux8to1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux8to1.v|
!i113 1
R3
R4
vNPU
R9
!i10b 1
!s100 K<o_bn0>DgR]6Pem[c_MB2
IfKMffKzo_Q>AL7nOVAVO80
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v
L0 1
R2
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v|
!i113 1
R3
R4
n@n@p@u
vsigned_mult
R5
!i10b 1
!s100 :V9;MOJf@3Z6GY0CdB^Q>2
I:4Hiome@<LS=OJg`2dEJI2
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/fixed_point_mult.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/fixed_point_mult.v
L0 1
R2
r1
!s85 0
31
R8
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/fixed_point_mult.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/fixed_point_mult.v|
!i113 1
R3
R4
vtb_conv
R9
!i10b 1
!s100 >ECfY0H];G7SAZKE056M:0
I52<J;fnYaZ[XXL>j6`lNT1
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_conv.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_conv.v
L0 3
R2
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_conv.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_conv.v|
!i113 1
R3
R4
vtb_floatAdd
R9
!i10b 1
!s100 ^6:J5<=DAei`hebPAoFlG0
IlOO^O8LbCe]Ml?b[z3nzA3
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_FP16_ADD.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_FP16_ADD.v
L0 3
R2
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_FP16_ADD.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_FP16_ADD.v|
!i113 1
R3
R4
ntb_float@add
vtb_floatMuilt
R9
!i10b 1
!s100 >mlD6JMLVHAJX<e<7O5h90
Io@CA0BL@fzS1<oTjY`2L:0
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_FP16_MULT.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_FP16_MULT.v
L0 3
R2
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_FP16_MULT.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_FP16_MULT.v|
!i113 1
R3
R4
ntb_float@muilt
vtb_proc
R11
!i10b 1
!s100 BaKf`2AH7?kC?FJamUWLK0
Ic[:MLkX`AMfedYTYh?Q=O1
R0
R6
R7
8C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_proc.v
FC:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_proc.v
L0 3
R2
r1
!s85 0
31
R12
!s107 C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_proc.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/Neural-Processing-Unit-on-FPGA/modelsim/tb_proc.v|
!i113 1
R3
R4
