/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* S0 */
.set S0__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set S0__0__MASK, 0x01
.set S0__0__PC, CYREG_PRT0_PC0
.set S0__0__PORT, 0
.set S0__0__SHIFT, 0
.set S0__AG, CYREG_PRT0_AG
.set S0__AMUX, CYREG_PRT0_AMUX
.set S0__BIE, CYREG_PRT0_BIE
.set S0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set S0__BYP, CYREG_PRT0_BYP
.set S0__CTL, CYREG_PRT0_CTL
.set S0__DM0, CYREG_PRT0_DM0
.set S0__DM1, CYREG_PRT0_DM1
.set S0__DM2, CYREG_PRT0_DM2
.set S0__DR, CYREG_PRT0_DR
.set S0__INP_DIS, CYREG_PRT0_INP_DIS
.set S0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set S0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set S0__LCD_EN, CYREG_PRT0_LCD_EN
.set S0__MASK, 0x01
.set S0__PORT, 0
.set S0__PRT, CYREG_PRT0_PRT
.set S0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set S0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set S0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set S0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set S0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set S0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set S0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set S0__PS, CYREG_PRT0_PS
.set S0__SHIFT, 0
.set S0__SLW, CYREG_PRT0_SLW

/* S1 */
.set S1__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set S1__0__MASK, 0x02
.set S1__0__PC, CYREG_PRT0_PC1
.set S1__0__PORT, 0
.set S1__0__SHIFT, 1
.set S1__AG, CYREG_PRT0_AG
.set S1__AMUX, CYREG_PRT0_AMUX
.set S1__BIE, CYREG_PRT0_BIE
.set S1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set S1__BYP, CYREG_PRT0_BYP
.set S1__CTL, CYREG_PRT0_CTL
.set S1__DM0, CYREG_PRT0_DM0
.set S1__DM1, CYREG_PRT0_DM1
.set S1__DM2, CYREG_PRT0_DM2
.set S1__DR, CYREG_PRT0_DR
.set S1__INP_DIS, CYREG_PRT0_INP_DIS
.set S1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set S1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set S1__LCD_EN, CYREG_PRT0_LCD_EN
.set S1__MASK, 0x02
.set S1__PORT, 0
.set S1__PRT, CYREG_PRT0_PRT
.set S1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set S1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set S1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set S1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set S1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set S1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set S1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set S1__PS, CYREG_PRT0_PS
.set S1__SHIFT, 1
.set S1__SLW, CYREG_PRT0_SLW

/* S2 */
.set S2__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set S2__0__MASK, 0x04
.set S2__0__PC, CYREG_PRT0_PC2
.set S2__0__PORT, 0
.set S2__0__SHIFT, 2
.set S2__AG, CYREG_PRT0_AG
.set S2__AMUX, CYREG_PRT0_AMUX
.set S2__BIE, CYREG_PRT0_BIE
.set S2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set S2__BYP, CYREG_PRT0_BYP
.set S2__CTL, CYREG_PRT0_CTL
.set S2__DM0, CYREG_PRT0_DM0
.set S2__DM1, CYREG_PRT0_DM1
.set S2__DM2, CYREG_PRT0_DM2
.set S2__DR, CYREG_PRT0_DR
.set S2__INP_DIS, CYREG_PRT0_INP_DIS
.set S2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set S2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set S2__LCD_EN, CYREG_PRT0_LCD_EN
.set S2__MASK, 0x04
.set S2__PORT, 0
.set S2__PRT, CYREG_PRT0_PRT
.set S2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set S2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set S2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set S2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set S2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set S2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set S2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set S2__PS, CYREG_PRT0_PS
.set S2__SHIFT, 2
.set S2__SLW, CYREG_PRT0_SLW

/* S3 */
.set S3__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set S3__0__MASK, 0x08
.set S3__0__PC, CYREG_PRT0_PC3
.set S3__0__PORT, 0
.set S3__0__SHIFT, 3
.set S3__AG, CYREG_PRT0_AG
.set S3__AMUX, CYREG_PRT0_AMUX
.set S3__BIE, CYREG_PRT0_BIE
.set S3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set S3__BYP, CYREG_PRT0_BYP
.set S3__CTL, CYREG_PRT0_CTL
.set S3__DM0, CYREG_PRT0_DM0
.set S3__DM1, CYREG_PRT0_DM1
.set S3__DM2, CYREG_PRT0_DM2
.set S3__DR, CYREG_PRT0_DR
.set S3__INP_DIS, CYREG_PRT0_INP_DIS
.set S3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set S3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set S3__LCD_EN, CYREG_PRT0_LCD_EN
.set S3__MASK, 0x08
.set S3__PORT, 0
.set S3__PRT, CYREG_PRT0_PRT
.set S3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set S3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set S3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set S3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set S3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set S3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set S3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set S3__PS, CYREG_PRT0_PS
.set S3__SHIFT, 3
.set S3__SLW, CYREG_PRT0_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* PWM_1 */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB10_ST
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB09_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x01
.set isr_1__INTC_NUMBER, 0
.set isr_1__INTC_PRIOR_NUM, 7
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_2 */
.set isr_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_2__INTC_MASK, 0x02
.set isr_2__INTC_NUMBER, 1
.set isr_2__INTC_PRIOR_NUM, 7
.set isr_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_3 */
.set isr_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_3__INTC_MASK, 0x04
.set isr_3__INTC_NUMBER, 2
.set isr_3__INTC_PRIOR_NUM, 7
.set isr_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_4 */
.set isr_4__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_4__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_4__INTC_MASK, 0x08
.set isr_4__INTC_NUMBER, 3
.set isr_4__INTC_PRIOR_NUM, 7
.set isr_4__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_4__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_4__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_5 */
.set isr_5__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_5__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_5__INTC_MASK, 0x10
.set isr_5__INTC_NUMBER, 4
.set isr_5__INTC_PRIOR_NUM, 7
.set isr_5__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_5__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_5__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_6 */
.set isr_6__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_6__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_6__INTC_MASK, 0x20
.set isr_6__INTC_NUMBER, 5
.set isr_6__INTC_PRIOR_NUM, 7
.set isr_6__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_6__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_6__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CS_LED */
.set CS_LED__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set CS_LED__0__MASK, 0x20
.set CS_LED__0__PC, CYREG_PRT0_PC5
.set CS_LED__0__PORT, 0
.set CS_LED__0__SHIFT, 5
.set CS_LED__AG, CYREG_PRT0_AG
.set CS_LED__AMUX, CYREG_PRT0_AMUX
.set CS_LED__BIE, CYREG_PRT0_BIE
.set CS_LED__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CS_LED__BYP, CYREG_PRT0_BYP
.set CS_LED__CTL, CYREG_PRT0_CTL
.set CS_LED__DM0, CYREG_PRT0_DM0
.set CS_LED__DM1, CYREG_PRT0_DM1
.set CS_LED__DM2, CYREG_PRT0_DM2
.set CS_LED__DR, CYREG_PRT0_DR
.set CS_LED__INP_DIS, CYREG_PRT0_INP_DIS
.set CS_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set CS_LED__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CS_LED__LCD_EN, CYREG_PRT0_LCD_EN
.set CS_LED__MASK, 0x20
.set CS_LED__PORT, 0
.set CS_LED__PRT, CYREG_PRT0_PRT
.set CS_LED__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CS_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CS_LED__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CS_LED__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CS_LED__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CS_LED__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CS_LED__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CS_LED__PS, CYREG_PRT0_PS
.set CS_LED__SHIFT, 5
.set CS_LED__SLW, CYREG_PRT0_SLW

/* CS_Out */
.set CS_Out__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set CS_Out__0__MASK, 0x10
.set CS_Out__0__PC, CYREG_PRT0_PC4
.set CS_Out__0__PORT, 0
.set CS_Out__0__SHIFT, 4
.set CS_Out__AG, CYREG_PRT0_AG
.set CS_Out__AMUX, CYREG_PRT0_AMUX
.set CS_Out__BIE, CYREG_PRT0_BIE
.set CS_Out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CS_Out__BYP, CYREG_PRT0_BYP
.set CS_Out__CTL, CYREG_PRT0_CTL
.set CS_Out__DM0, CYREG_PRT0_DM0
.set CS_Out__DM1, CYREG_PRT0_DM1
.set CS_Out__DM2, CYREG_PRT0_DM2
.set CS_Out__DR, CYREG_PRT0_DR
.set CS_Out__INP_DIS, CYREG_PRT0_INP_DIS
.set CS_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set CS_Out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CS_Out__LCD_EN, CYREG_PRT0_LCD_EN
.set CS_Out__MASK, 0x10
.set CS_Out__PORT, 0
.set CS_Out__PRT, CYREG_PRT0_PRT
.set CS_Out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CS_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CS_Out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CS_Out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CS_Out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CS_Out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CS_Out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CS_Out__PS, CYREG_PRT0_PS
.set CS_Out__SHIFT, 4
.set CS_Out__SLW, CYREG_PRT0_SLW

/* UART_1 */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB04_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB04_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB04_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB04_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB01_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB01_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB01_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB01_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB01_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB01_F1
.set UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB06_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB06_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB00_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB00_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB00_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB00_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB00_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB00_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x03
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x08
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x08

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x02
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x04
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x04

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x01

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x01
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x02
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x02

/* Clock_4 */
.set Clock_4__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_4__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_4__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_4__INDEX, 0x04
.set Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_4__PM_ACT_MSK, 0x10
.set Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_4__PM_STBY_MSK, 0x10

/* Clock_5 */
.set Clock_5__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_5__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_5__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_5__CFG2_SRC_SEL_MASK, 0x07
.set Clock_5__INDEX, 0x05
.set Clock_5__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_5__PM_ACT_MSK, 0x20
.set Clock_5__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_5__PM_STBY_MSK, 0x20

/* Timer_1 */
.set Timer_1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_1_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set Timer_1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_1_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_1_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_1_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB14_MSK
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB14_ST
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Timer_1_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Timer_1_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set Timer_1_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set Timer_1_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Timer_1_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set Timer_1_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set Timer_1_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Timer_1_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set Timer_1_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set Timer_1_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Timer_1_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Timer_1_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set Timer_1_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set Timer_1_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Timer_1_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set Timer_1_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set Timer_1_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Timer_1_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set Timer_1_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B1_UDB07_F1
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set Timer_1_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set Timer_1_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B1_UDB08_A0
.set Timer_1_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B1_UDB08_A1
.set Timer_1_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set Timer_1_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B1_UDB08_D0
.set Timer_1_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B1_UDB08_D1
.set Timer_1_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set Timer_1_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B1_UDB08_F0
.set Timer_1_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B1_UDB08_F1

/* Timer_2 */
.set Timer_2_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_2_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_2_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_2_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set Timer_2_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_2_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_2_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_2_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_2_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_2_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB13_MSK
.set Timer_2_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Timer_2_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Timer_2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Timer_2_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set Timer_2_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set Timer_2_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB13_ST
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB13_CTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB13_MSK
.set Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Timer_2_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Timer_2_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set Timer_2_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set Timer_2_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Timer_2_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set Timer_2_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set Timer_2_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Timer_2_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Timer_2_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set Timer_2_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set Timer_2_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set Timer_2_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set Timer_2_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set Timer_2_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set Timer_2_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Timer_2_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set Timer_2_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set Timer_2_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set Timer_2_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set Timer_2_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set Timer_2_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set Timer_2_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set Timer_2_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set Timer_2_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Timer_2_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set Timer_2_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set Timer_2_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB13_F1
.set Timer_2_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Timer_2_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL

/* Timer_3 */
.set Timer_3_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_3_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_3_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_3_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_3_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Timer_3_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set Timer_3_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_3_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_3_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_3_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_3_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_3_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB02_MSK
.set Timer_3_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Timer_3_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB02_ST
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set Timer_3_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set Timer_3_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set Timer_3_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set Timer_3_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set Timer_3_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Timer_3_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set Timer_3_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set Timer_3_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set Timer_3_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set Timer_3_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set Timer_3_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set Timer_3_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set Timer_3_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set Timer_3_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Timer_3_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set Timer_3_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set Timer_3_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set Timer_3_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set Timer_3_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set Timer_3_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set Timer_3_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set Timer_3_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Timer_3_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set Timer_3_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set Timer_3_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set Timer_3_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set Timer_3_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set Timer_3_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set Timer_3_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set Timer_3_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set Timer_3_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Timer_3_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set Timer_3_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set Timer_3_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB03_F1

/* Timer_4 */
.set Timer_4_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_4_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_4_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_4_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_4_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Timer_4_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set Timer_4_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_4_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_4_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_4_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_4_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_4_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB06_MSK
.set Timer_4_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Timer_4_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Timer_4_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Timer_4_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set Timer_4_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set Timer_4_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB06_ST
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Timer_4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set Timer_4_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Timer_4_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Timer_4_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Timer_4_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Timer_4_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Timer_4_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Timer_4_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Timer_4_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Timer_4_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Timer_4_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Timer_4_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Timer_4_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Timer_4_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Timer_4_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Timer_4_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Timer_4_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Timer_4_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Timer_4_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer_4_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer_4_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Timer_4_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Timer_4_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Timer_4_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Timer_4_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Timer_4_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Timer_4_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Timer_4_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Timer_4_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Timer_4_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Timer_4_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Timer_4_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Timer_4_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Timer_4_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Timer_4_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Timer_4_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Timer_4_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1

/* Timer_5 */
.set Timer_5_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_5_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_5_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_5_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_5_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_5_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_5_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_5_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_5_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_5_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set Timer_5_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Timer_5_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Timer_5_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Timer_5_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set Timer_5_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set Timer_5_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB15_ST
.set Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Timer_5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set Timer_5_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set Timer_5_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set Timer_5_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set Timer_5_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set Timer_5_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Timer_5_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set Timer_5_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set Timer_5_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set Timer_5_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set Timer_5_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set Timer_5_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set Timer_5_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set Timer_5_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set Timer_5_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Timer_5_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set Timer_5_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set Timer_5_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set Timer_5_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set Timer_5_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set Timer_5_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set Timer_5_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set Timer_5_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set Timer_5_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set Timer_5_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Timer_5_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set Timer_5_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set Timer_5_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB15_F1
.set Timer_5_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Timer_5_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL

/* Counter_1 */
.set Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Counter_1_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Counter_1_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set Counter_1_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set Counter_1_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Counter_1_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set Counter_1_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set Counter_1_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Counter_1_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set Counter_1_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set Counter_1_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Counter_1_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Counter_1_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set Counter_1_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set Counter_1_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Counter_1_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set Counter_1_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set Counter_1_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Counter_1_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set Counter_1_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set Counter_1_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Counter_1_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Counter_1_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_B0_UDB06_A0
.set Counter_1_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_B0_UDB06_A1
.set Counter_1_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Counter_1_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_B0_UDB06_D0
.set Counter_1_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_B0_UDB06_D1
.set Counter_1_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Counter_1_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_B0_UDB06_F0
.set Counter_1_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_B0_UDB06_F1
.set Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Counter_1_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Counter_1_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_B0_UDB07_A0
.set Counter_1_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_B0_UDB07_A1
.set Counter_1_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Counter_1_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_B0_UDB07_D0
.set Counter_1_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_B0_UDB07_D1
.set Counter_1_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Counter_1_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_B0_UDB07_F0
.set Counter_1_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_B0_UDB07_F1
.set Counter_1_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Counter_1_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB01_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB01_MSK
.set Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Counter_1_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Counter_1_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Counter_1_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Counter_1_CounterUDB_sSTSReg_stsreg__4__MASK, 0x10
.set Counter_1_CounterUDB_sSTSReg_stsreg__4__POS, 4
.set Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Counter_1_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Counter_1_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Counter_1_CounterUDB_sSTSReg_stsreg__MASK, 0x77
.set Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB00_MSK
.set Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB00_ST

/* Left_Echo */
.set Left_Echo__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Left_Echo__0__MASK, 0x20
.set Left_Echo__0__PC, CYREG_PRT3_PC5
.set Left_Echo__0__PORT, 3
.set Left_Echo__0__SHIFT, 5
.set Left_Echo__AG, CYREG_PRT3_AG
.set Left_Echo__AMUX, CYREG_PRT3_AMUX
.set Left_Echo__BIE, CYREG_PRT3_BIE
.set Left_Echo__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Left_Echo__BYP, CYREG_PRT3_BYP
.set Left_Echo__CTL, CYREG_PRT3_CTL
.set Left_Echo__DM0, CYREG_PRT3_DM0
.set Left_Echo__DM1, CYREG_PRT3_DM1
.set Left_Echo__DM2, CYREG_PRT3_DM2
.set Left_Echo__DR, CYREG_PRT3_DR
.set Left_Echo__INP_DIS, CYREG_PRT3_INP_DIS
.set Left_Echo__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Left_Echo__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Left_Echo__LCD_EN, CYREG_PRT3_LCD_EN
.set Left_Echo__MASK, 0x20
.set Left_Echo__PORT, 3
.set Left_Echo__PRT, CYREG_PRT3_PRT
.set Left_Echo__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Left_Echo__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Left_Echo__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Left_Echo__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Left_Echo__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Left_Echo__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Left_Echo__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Left_Echo__PS, CYREG_PRT3_PS
.set Left_Echo__SHIFT, 5
.set Left_Echo__SLW, CYREG_PRT3_SLW

/* PWM_Slave */
.set PWM_Slave_PWMHW__CAP0, CYREG_TMR1_CAP0
.set PWM_Slave_PWMHW__CAP1, CYREG_TMR1_CAP1
.set PWM_Slave_PWMHW__CFG0, CYREG_TMR1_CFG0
.set PWM_Slave_PWMHW__CFG1, CYREG_TMR1_CFG1
.set PWM_Slave_PWMHW__CFG2, CYREG_TMR1_CFG2
.set PWM_Slave_PWMHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set PWM_Slave_PWMHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set PWM_Slave_PWMHW__PER0, CYREG_TMR1_PER0
.set PWM_Slave_PWMHW__PER1, CYREG_TMR1_PER1
.set PWM_Slave_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_Slave_PWMHW__PM_ACT_MSK, 0x02
.set PWM_Slave_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_Slave_PWMHW__PM_STBY_MSK, 0x02
.set PWM_Slave_PWMHW__RT0, CYREG_TMR1_RT0
.set PWM_Slave_PWMHW__RT1, CYREG_TMR1_RT1
.set PWM_Slave_PWMHW__SR0, CYREG_TMR1_SR0

/* QuadDec_1 */
.set QuadDec_1_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_1_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_1_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_1_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set QuadDec_1_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_1_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_1_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_1_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_1_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_1_bQuadDec_Stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set QuadDec_1_bQuadDec_Stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB11_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB11_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB11_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB11_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB11_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB11_F1
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB10_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB10_MSK
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB11_ST

/* QuadDec_2 */
.set QuadDec_2_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_2_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_2_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_2_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_2_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set QuadDec_2_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set QuadDec_2_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_2_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_2_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_2_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_2_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_2_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB08_MSK
.set QuadDec_2_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set QuadDec_2_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set QuadDec_2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set QuadDec_2_bQuadDec_Stsreg__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set QuadDec_2_bQuadDec_Stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set QuadDec_2_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB08_ST
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB08_CTL
.set QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB11_MSK
.set QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB11_ST

/* Front_Echo */
.set Front_Echo__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Front_Echo__0__MASK, 0x10
.set Front_Echo__0__PC, CYREG_PRT2_PC4
.set Front_Echo__0__PORT, 2
.set Front_Echo__0__SHIFT, 4
.set Front_Echo__AG, CYREG_PRT2_AG
.set Front_Echo__AMUX, CYREG_PRT2_AMUX
.set Front_Echo__BIE, CYREG_PRT2_BIE
.set Front_Echo__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Front_Echo__BYP, CYREG_PRT2_BYP
.set Front_Echo__CTL, CYREG_PRT2_CTL
.set Front_Echo__DM0, CYREG_PRT2_DM0
.set Front_Echo__DM1, CYREG_PRT2_DM1
.set Front_Echo__DM2, CYREG_PRT2_DM2
.set Front_Echo__DR, CYREG_PRT2_DR
.set Front_Echo__INP_DIS, CYREG_PRT2_INP_DIS
.set Front_Echo__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Front_Echo__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Front_Echo__LCD_EN, CYREG_PRT2_LCD_EN
.set Front_Echo__MASK, 0x10
.set Front_Echo__PORT, 2
.set Front_Echo__PRT, CYREG_PRT2_PRT
.set Front_Echo__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Front_Echo__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Front_Echo__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Front_Echo__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Front_Echo__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Front_Echo__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Front_Echo__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Front_Echo__PS, CYREG_PRT2_PS
.set Front_Echo__SHIFT, 4
.set Front_Echo__SLW, CYREG_PRT2_SLW
.set Front_Echo_1__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Front_Echo_1__0__MASK, 0x20
.set Front_Echo_1__0__PC, CYREG_PRT2_PC5
.set Front_Echo_1__0__PORT, 2
.set Front_Echo_1__0__SHIFT, 5
.set Front_Echo_1__AG, CYREG_PRT2_AG
.set Front_Echo_1__AMUX, CYREG_PRT2_AMUX
.set Front_Echo_1__BIE, CYREG_PRT2_BIE
.set Front_Echo_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Front_Echo_1__BYP, CYREG_PRT2_BYP
.set Front_Echo_1__CTL, CYREG_PRT2_CTL
.set Front_Echo_1__DM0, CYREG_PRT2_DM0
.set Front_Echo_1__DM1, CYREG_PRT2_DM1
.set Front_Echo_1__DM2, CYREG_PRT2_DM2
.set Front_Echo_1__DR, CYREG_PRT2_DR
.set Front_Echo_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Front_Echo_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Front_Echo_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Front_Echo_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Front_Echo_1__MASK, 0x20
.set Front_Echo_1__PORT, 2
.set Front_Echo_1__PRT, CYREG_PRT2_PRT
.set Front_Echo_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Front_Echo_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Front_Echo_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Front_Echo_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Front_Echo_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Front_Echo_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Front_Echo_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Front_Echo_1__PS, CYREG_PRT2_PS
.set Front_Echo_1__SHIFT, 5
.set Front_Echo_1__SLW, CYREG_PRT2_SLW

/* PWM_Master */
.set PWM_Master_PWMHW__CAP0, CYREG_TMR0_CAP0
.set PWM_Master_PWMHW__CAP1, CYREG_TMR0_CAP1
.set PWM_Master_PWMHW__CFG0, CYREG_TMR0_CFG0
.set PWM_Master_PWMHW__CFG1, CYREG_TMR0_CFG1
.set PWM_Master_PWMHW__CFG2, CYREG_TMR0_CFG2
.set PWM_Master_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set PWM_Master_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set PWM_Master_PWMHW__PER0, CYREG_TMR0_PER0
.set PWM_Master_PWMHW__PER1, CYREG_TMR0_PER1
.set PWM_Master_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_Master_PWMHW__PM_ACT_MSK, 0x01
.set PWM_Master_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_Master_PWMHW__PM_STBY_MSK, 0x01
.set PWM_Master_PWMHW__RT0, CYREG_TMR0_RT0
.set PWM_Master_PWMHW__RT1, CYREG_TMR0_RT1
.set PWM_Master_PWMHW__SR0, CYREG_TMR0_SR0

/* Right_Echo */
.set Right_Echo__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Right_Echo__0__MASK, 0x80
.set Right_Echo__0__PC, CYREG_PRT0_PC7
.set Right_Echo__0__PORT, 0
.set Right_Echo__0__SHIFT, 7
.set Right_Echo__AG, CYREG_PRT0_AG
.set Right_Echo__AMUX, CYREG_PRT0_AMUX
.set Right_Echo__BIE, CYREG_PRT0_BIE
.set Right_Echo__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Right_Echo__BYP, CYREG_PRT0_BYP
.set Right_Echo__CTL, CYREG_PRT0_CTL
.set Right_Echo__DM0, CYREG_PRT0_DM0
.set Right_Echo__DM1, CYREG_PRT0_DM1
.set Right_Echo__DM2, CYREG_PRT0_DM2
.set Right_Echo__DR, CYREG_PRT0_DR
.set Right_Echo__INP_DIS, CYREG_PRT0_INP_DIS
.set Right_Echo__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Right_Echo__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Right_Echo__LCD_EN, CYREG_PRT0_LCD_EN
.set Right_Echo__MASK, 0x80
.set Right_Echo__PORT, 0
.set Right_Echo__PRT, CYREG_PRT0_PRT
.set Right_Echo__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Right_Echo__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Right_Echo__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Right_Echo__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Right_Echo__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Right_Echo__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Right_Echo__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Right_Echo__PS, CYREG_PRT0_PS
.set Right_Echo__SHIFT, 7
.set Right_Echo__SLW, CYREG_PRT0_SLW

/* Motor_1_ENA */
.set Motor_1_ENA__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Motor_1_ENA__0__MASK, 0x04
.set Motor_1_ENA__0__PC, CYREG_PRT1_PC2
.set Motor_1_ENA__0__PORT, 1
.set Motor_1_ENA__0__SHIFT, 2
.set Motor_1_ENA__AG, CYREG_PRT1_AG
.set Motor_1_ENA__AMUX, CYREG_PRT1_AMUX
.set Motor_1_ENA__BIE, CYREG_PRT1_BIE
.set Motor_1_ENA__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Motor_1_ENA__BYP, CYREG_PRT1_BYP
.set Motor_1_ENA__CTL, CYREG_PRT1_CTL
.set Motor_1_ENA__DM0, CYREG_PRT1_DM0
.set Motor_1_ENA__DM1, CYREG_PRT1_DM1
.set Motor_1_ENA__DM2, CYREG_PRT1_DM2
.set Motor_1_ENA__DR, CYREG_PRT1_DR
.set Motor_1_ENA__INP_DIS, CYREG_PRT1_INP_DIS
.set Motor_1_ENA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Motor_1_ENA__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Motor_1_ENA__LCD_EN, CYREG_PRT1_LCD_EN
.set Motor_1_ENA__MASK, 0x04
.set Motor_1_ENA__PORT, 1
.set Motor_1_ENA__PRT, CYREG_PRT1_PRT
.set Motor_1_ENA__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Motor_1_ENA__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Motor_1_ENA__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Motor_1_ENA__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Motor_1_ENA__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Motor_1_ENA__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Motor_1_ENA__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Motor_1_ENA__PS, CYREG_PRT1_PS
.set Motor_1_ENA__SHIFT, 2
.set Motor_1_ENA__SLW, CYREG_PRT1_SLW

/* Motor_2_ENB */
.set Motor_2_ENB__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Motor_2_ENB__0__MASK, 0x01
.set Motor_2_ENB__0__PC, CYREG_PRT3_PC0
.set Motor_2_ENB__0__PORT, 3
.set Motor_2_ENB__0__SHIFT, 0
.set Motor_2_ENB__AG, CYREG_PRT3_AG
.set Motor_2_ENB__AMUX, CYREG_PRT3_AMUX
.set Motor_2_ENB__BIE, CYREG_PRT3_BIE
.set Motor_2_ENB__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Motor_2_ENB__BYP, CYREG_PRT3_BYP
.set Motor_2_ENB__CTL, CYREG_PRT3_CTL
.set Motor_2_ENB__DM0, CYREG_PRT3_DM0
.set Motor_2_ENB__DM1, CYREG_PRT3_DM1
.set Motor_2_ENB__DM2, CYREG_PRT3_DM2
.set Motor_2_ENB__DR, CYREG_PRT3_DR
.set Motor_2_ENB__INP_DIS, CYREG_PRT3_INP_DIS
.set Motor_2_ENB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Motor_2_ENB__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Motor_2_ENB__LCD_EN, CYREG_PRT3_LCD_EN
.set Motor_2_ENB__MASK, 0x01
.set Motor_2_ENB__PORT, 3
.set Motor_2_ENB__PRT, CYREG_PRT3_PRT
.set Motor_2_ENB__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Motor_2_ENB__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Motor_2_ENB__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Motor_2_ENB__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Motor_2_ENB__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Motor_2_ENB__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Motor_2_ENB__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Motor_2_ENB__PS, CYREG_PRT3_PS
.set Motor_2_ENB__SHIFT, 0
.set Motor_2_ENB__SLW, CYREG_PRT3_SLW

/* Left_Trigger */
.set Left_Trigger__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Left_Trigger__0__MASK, 0x40
.set Left_Trigger__0__PC, CYREG_PRT3_PC6
.set Left_Trigger__0__PORT, 3
.set Left_Trigger__0__SHIFT, 6
.set Left_Trigger__AG, CYREG_PRT3_AG
.set Left_Trigger__AMUX, CYREG_PRT3_AMUX
.set Left_Trigger__BIE, CYREG_PRT3_BIE
.set Left_Trigger__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Left_Trigger__BYP, CYREG_PRT3_BYP
.set Left_Trigger__CTL, CYREG_PRT3_CTL
.set Left_Trigger__DM0, CYREG_PRT3_DM0
.set Left_Trigger__DM1, CYREG_PRT3_DM1
.set Left_Trigger__DM2, CYREG_PRT3_DM2
.set Left_Trigger__DR, CYREG_PRT3_DR
.set Left_Trigger__INP_DIS, CYREG_PRT3_INP_DIS
.set Left_Trigger__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Left_Trigger__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Left_Trigger__LCD_EN, CYREG_PRT3_LCD_EN
.set Left_Trigger__MASK, 0x40
.set Left_Trigger__PORT, 3
.set Left_Trigger__PRT, CYREG_PRT3_PRT
.set Left_Trigger__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Left_Trigger__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Left_Trigger__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Left_Trigger__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Left_Trigger__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Left_Trigger__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Left_Trigger__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Left_Trigger__PS, CYREG_PRT3_PS
.set Left_Trigger__SHIFT, 6
.set Left_Trigger__SLW, CYREG_PRT3_SLW

/* Motor_1_IN_1 */
.set Motor_1_IN_1__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Motor_1_IN_1__0__MASK, 0x20
.set Motor_1_IN_1__0__PC, CYREG_PRT1_PC5
.set Motor_1_IN_1__0__PORT, 1
.set Motor_1_IN_1__0__SHIFT, 5
.set Motor_1_IN_1__AG, CYREG_PRT1_AG
.set Motor_1_IN_1__AMUX, CYREG_PRT1_AMUX
.set Motor_1_IN_1__BIE, CYREG_PRT1_BIE
.set Motor_1_IN_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Motor_1_IN_1__BYP, CYREG_PRT1_BYP
.set Motor_1_IN_1__CTL, CYREG_PRT1_CTL
.set Motor_1_IN_1__DM0, CYREG_PRT1_DM0
.set Motor_1_IN_1__DM1, CYREG_PRT1_DM1
.set Motor_1_IN_1__DM2, CYREG_PRT1_DM2
.set Motor_1_IN_1__DR, CYREG_PRT1_DR
.set Motor_1_IN_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Motor_1_IN_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Motor_1_IN_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Motor_1_IN_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Motor_1_IN_1__MASK, 0x20
.set Motor_1_IN_1__PORT, 1
.set Motor_1_IN_1__PRT, CYREG_PRT1_PRT
.set Motor_1_IN_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Motor_1_IN_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Motor_1_IN_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Motor_1_IN_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Motor_1_IN_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Motor_1_IN_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Motor_1_IN_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Motor_1_IN_1__PS, CYREG_PRT1_PS
.set Motor_1_IN_1__SHIFT, 5
.set Motor_1_IN_1__SLW, CYREG_PRT1_SLW

/* Motor_1_IN_2 */
.set Motor_1_IN_2__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Motor_1_IN_2__0__MASK, 0x10
.set Motor_1_IN_2__0__PC, CYREG_PRT1_PC4
.set Motor_1_IN_2__0__PORT, 1
.set Motor_1_IN_2__0__SHIFT, 4
.set Motor_1_IN_2__AG, CYREG_PRT1_AG
.set Motor_1_IN_2__AMUX, CYREG_PRT1_AMUX
.set Motor_1_IN_2__BIE, CYREG_PRT1_BIE
.set Motor_1_IN_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Motor_1_IN_2__BYP, CYREG_PRT1_BYP
.set Motor_1_IN_2__CTL, CYREG_PRT1_CTL
.set Motor_1_IN_2__DM0, CYREG_PRT1_DM0
.set Motor_1_IN_2__DM1, CYREG_PRT1_DM1
.set Motor_1_IN_2__DM2, CYREG_PRT1_DM2
.set Motor_1_IN_2__DR, CYREG_PRT1_DR
.set Motor_1_IN_2__INP_DIS, CYREG_PRT1_INP_DIS
.set Motor_1_IN_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Motor_1_IN_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Motor_1_IN_2__LCD_EN, CYREG_PRT1_LCD_EN
.set Motor_1_IN_2__MASK, 0x10
.set Motor_1_IN_2__PORT, 1
.set Motor_1_IN_2__PRT, CYREG_PRT1_PRT
.set Motor_1_IN_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Motor_1_IN_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Motor_1_IN_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Motor_1_IN_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Motor_1_IN_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Motor_1_IN_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Motor_1_IN_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Motor_1_IN_2__PS, CYREG_PRT1_PS
.set Motor_1_IN_2__SHIFT, 4
.set Motor_1_IN_2__SLW, CYREG_PRT1_SLW

/* Motor_2_IN_3 */
.set Motor_2_IN_3__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Motor_2_IN_3__0__MASK, 0x02
.set Motor_2_IN_3__0__PC, CYREG_PRT3_PC1
.set Motor_2_IN_3__0__PORT, 3
.set Motor_2_IN_3__0__SHIFT, 1
.set Motor_2_IN_3__AG, CYREG_PRT3_AG
.set Motor_2_IN_3__AMUX, CYREG_PRT3_AMUX
.set Motor_2_IN_3__BIE, CYREG_PRT3_BIE
.set Motor_2_IN_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Motor_2_IN_3__BYP, CYREG_PRT3_BYP
.set Motor_2_IN_3__CTL, CYREG_PRT3_CTL
.set Motor_2_IN_3__DM0, CYREG_PRT3_DM0
.set Motor_2_IN_3__DM1, CYREG_PRT3_DM1
.set Motor_2_IN_3__DM2, CYREG_PRT3_DM2
.set Motor_2_IN_3__DR, CYREG_PRT3_DR
.set Motor_2_IN_3__INP_DIS, CYREG_PRT3_INP_DIS
.set Motor_2_IN_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Motor_2_IN_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Motor_2_IN_3__LCD_EN, CYREG_PRT3_LCD_EN
.set Motor_2_IN_3__MASK, 0x02
.set Motor_2_IN_3__PORT, 3
.set Motor_2_IN_3__PRT, CYREG_PRT3_PRT
.set Motor_2_IN_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Motor_2_IN_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Motor_2_IN_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Motor_2_IN_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Motor_2_IN_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Motor_2_IN_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Motor_2_IN_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Motor_2_IN_3__PS, CYREG_PRT3_PS
.set Motor_2_IN_3__SHIFT, 1
.set Motor_2_IN_3__SLW, CYREG_PRT3_SLW

/* Motor_2_IN_4 */
.set Motor_2_IN_4__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Motor_2_IN_4__0__MASK, 0x04
.set Motor_2_IN_4__0__PC, CYREG_PRT3_PC2
.set Motor_2_IN_4__0__PORT, 3
.set Motor_2_IN_4__0__SHIFT, 2
.set Motor_2_IN_4__AG, CYREG_PRT3_AG
.set Motor_2_IN_4__AMUX, CYREG_PRT3_AMUX
.set Motor_2_IN_4__BIE, CYREG_PRT3_BIE
.set Motor_2_IN_4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Motor_2_IN_4__BYP, CYREG_PRT3_BYP
.set Motor_2_IN_4__CTL, CYREG_PRT3_CTL
.set Motor_2_IN_4__DM0, CYREG_PRT3_DM0
.set Motor_2_IN_4__DM1, CYREG_PRT3_DM1
.set Motor_2_IN_4__DM2, CYREG_PRT3_DM2
.set Motor_2_IN_4__DR, CYREG_PRT3_DR
.set Motor_2_IN_4__INP_DIS, CYREG_PRT3_INP_DIS
.set Motor_2_IN_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Motor_2_IN_4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Motor_2_IN_4__LCD_EN, CYREG_PRT3_LCD_EN
.set Motor_2_IN_4__MASK, 0x04
.set Motor_2_IN_4__PORT, 3
.set Motor_2_IN_4__PRT, CYREG_PRT3_PRT
.set Motor_2_IN_4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Motor_2_IN_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Motor_2_IN_4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Motor_2_IN_4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Motor_2_IN_4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Motor_2_IN_4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Motor_2_IN_4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Motor_2_IN_4__PS, CYREG_PRT3_PS
.set Motor_2_IN_4__SHIFT, 2
.set Motor_2_IN_4__SLW, CYREG_PRT3_SLW

/* Control_Reg_1 */
.set Control_Reg_1_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB04_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB04_MSK

/* Front_Trigger */
.set Front_Trigger__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Front_Trigger__0__MASK, 0x08
.set Front_Trigger__0__PC, CYREG_PRT2_PC3
.set Front_Trigger__0__PORT, 2
.set Front_Trigger__0__SHIFT, 3
.set Front_Trigger__AG, CYREG_PRT2_AG
.set Front_Trigger__AMUX, CYREG_PRT2_AMUX
.set Front_Trigger__BIE, CYREG_PRT2_BIE
.set Front_Trigger__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Front_Trigger__BYP, CYREG_PRT2_BYP
.set Front_Trigger__CTL, CYREG_PRT2_CTL
.set Front_Trigger__DM0, CYREG_PRT2_DM0
.set Front_Trigger__DM1, CYREG_PRT2_DM1
.set Front_Trigger__DM2, CYREG_PRT2_DM2
.set Front_Trigger__DR, CYREG_PRT2_DR
.set Front_Trigger__INP_DIS, CYREG_PRT2_INP_DIS
.set Front_Trigger__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Front_Trigger__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Front_Trigger__LCD_EN, CYREG_PRT2_LCD_EN
.set Front_Trigger__MASK, 0x08
.set Front_Trigger__PORT, 2
.set Front_Trigger__PRT, CYREG_PRT2_PRT
.set Front_Trigger__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Front_Trigger__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Front_Trigger__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Front_Trigger__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Front_Trigger__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Front_Trigger__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Front_Trigger__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Front_Trigger__PS, CYREG_PRT2_PS
.set Front_Trigger__SHIFT, 3
.set Front_Trigger__SLW, CYREG_PRT2_SLW
.set Front_Trigger_2__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Front_Trigger_2__0__MASK, 0x40
.set Front_Trigger_2__0__PC, CYREG_PRT2_PC6
.set Front_Trigger_2__0__PORT, 2
.set Front_Trigger_2__0__SHIFT, 6
.set Front_Trigger_2__AG, CYREG_PRT2_AG
.set Front_Trigger_2__AMUX, CYREG_PRT2_AMUX
.set Front_Trigger_2__BIE, CYREG_PRT2_BIE
.set Front_Trigger_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Front_Trigger_2__BYP, CYREG_PRT2_BYP
.set Front_Trigger_2__CTL, CYREG_PRT2_CTL
.set Front_Trigger_2__DM0, CYREG_PRT2_DM0
.set Front_Trigger_2__DM1, CYREG_PRT2_DM1
.set Front_Trigger_2__DM2, CYREG_PRT2_DM2
.set Front_Trigger_2__DR, CYREG_PRT2_DR
.set Front_Trigger_2__INP_DIS, CYREG_PRT2_INP_DIS
.set Front_Trigger_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Front_Trigger_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Front_Trigger_2__LCD_EN, CYREG_PRT2_LCD_EN
.set Front_Trigger_2__MASK, 0x40
.set Front_Trigger_2__PORT, 2
.set Front_Trigger_2__PRT, CYREG_PRT2_PRT
.set Front_Trigger_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Front_Trigger_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Front_Trigger_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Front_Trigger_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Front_Trigger_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Front_Trigger_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Front_Trigger_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Front_Trigger_2__PS, CYREG_PRT2_PS
.set Front_Trigger_2__SHIFT, 6
.set Front_Trigger_2__SLW, CYREG_PRT2_SLW

/* Right_Trigger */
.set Right_Trigger__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Right_Trigger__0__MASK, 0x40
.set Right_Trigger__0__PC, CYREG_PRT0_PC6
.set Right_Trigger__0__PORT, 0
.set Right_Trigger__0__SHIFT, 6
.set Right_Trigger__AG, CYREG_PRT0_AG
.set Right_Trigger__AMUX, CYREG_PRT0_AMUX
.set Right_Trigger__BIE, CYREG_PRT0_BIE
.set Right_Trigger__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Right_Trigger__BYP, CYREG_PRT0_BYP
.set Right_Trigger__CTL, CYREG_PRT0_CTL
.set Right_Trigger__DM0, CYREG_PRT0_DM0
.set Right_Trigger__DM1, CYREG_PRT0_DM1
.set Right_Trigger__DM2, CYREG_PRT0_DM2
.set Right_Trigger__DR, CYREG_PRT0_DR
.set Right_Trigger__INP_DIS, CYREG_PRT0_INP_DIS
.set Right_Trigger__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Right_Trigger__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Right_Trigger__LCD_EN, CYREG_PRT0_LCD_EN
.set Right_Trigger__MASK, 0x40
.set Right_Trigger__PORT, 0
.set Right_Trigger__PRT, CYREG_PRT0_PRT
.set Right_Trigger__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Right_Trigger__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Right_Trigger__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Right_Trigger__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Right_Trigger__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Right_Trigger__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Right_Trigger__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Right_Trigger__PS, CYREG_PRT0_PS
.set Right_Trigger__SHIFT, 6
.set Right_Trigger__SLW, CYREG_PRT0_SLW

/* Motor_1_Phase_A */
.set Motor_1_Phase_A__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Motor_1_Phase_A__0__MASK, 0x40
.set Motor_1_Phase_A__0__PC, CYREG_PRT1_PC6
.set Motor_1_Phase_A__0__PORT, 1
.set Motor_1_Phase_A__0__SHIFT, 6
.set Motor_1_Phase_A__AG, CYREG_PRT1_AG
.set Motor_1_Phase_A__AMUX, CYREG_PRT1_AMUX
.set Motor_1_Phase_A__BIE, CYREG_PRT1_BIE
.set Motor_1_Phase_A__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Motor_1_Phase_A__BYP, CYREG_PRT1_BYP
.set Motor_1_Phase_A__CTL, CYREG_PRT1_CTL
.set Motor_1_Phase_A__DM0, CYREG_PRT1_DM0
.set Motor_1_Phase_A__DM1, CYREG_PRT1_DM1
.set Motor_1_Phase_A__DM2, CYREG_PRT1_DM2
.set Motor_1_Phase_A__DR, CYREG_PRT1_DR
.set Motor_1_Phase_A__INP_DIS, CYREG_PRT1_INP_DIS
.set Motor_1_Phase_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Motor_1_Phase_A__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Motor_1_Phase_A__LCD_EN, CYREG_PRT1_LCD_EN
.set Motor_1_Phase_A__MASK, 0x40
.set Motor_1_Phase_A__PORT, 1
.set Motor_1_Phase_A__PRT, CYREG_PRT1_PRT
.set Motor_1_Phase_A__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Motor_1_Phase_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Motor_1_Phase_A__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Motor_1_Phase_A__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Motor_1_Phase_A__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Motor_1_Phase_A__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Motor_1_Phase_A__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Motor_1_Phase_A__PS, CYREG_PRT1_PS
.set Motor_1_Phase_A__SHIFT, 6
.set Motor_1_Phase_A__SLW, CYREG_PRT1_SLW

/* Motor_1_Phase_B */
.set Motor_1_Phase_B__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Motor_1_Phase_B__0__MASK, 0x80
.set Motor_1_Phase_B__0__PC, CYREG_PRT1_PC7
.set Motor_1_Phase_B__0__PORT, 1
.set Motor_1_Phase_B__0__SHIFT, 7
.set Motor_1_Phase_B__AG, CYREG_PRT1_AG
.set Motor_1_Phase_B__AMUX, CYREG_PRT1_AMUX
.set Motor_1_Phase_B__BIE, CYREG_PRT1_BIE
.set Motor_1_Phase_B__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Motor_1_Phase_B__BYP, CYREG_PRT1_BYP
.set Motor_1_Phase_B__CTL, CYREG_PRT1_CTL
.set Motor_1_Phase_B__DM0, CYREG_PRT1_DM0
.set Motor_1_Phase_B__DM1, CYREG_PRT1_DM1
.set Motor_1_Phase_B__DM2, CYREG_PRT1_DM2
.set Motor_1_Phase_B__DR, CYREG_PRT1_DR
.set Motor_1_Phase_B__INP_DIS, CYREG_PRT1_INP_DIS
.set Motor_1_Phase_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Motor_1_Phase_B__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Motor_1_Phase_B__LCD_EN, CYREG_PRT1_LCD_EN
.set Motor_1_Phase_B__MASK, 0x80
.set Motor_1_Phase_B__PORT, 1
.set Motor_1_Phase_B__PRT, CYREG_PRT1_PRT
.set Motor_1_Phase_B__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Motor_1_Phase_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Motor_1_Phase_B__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Motor_1_Phase_B__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Motor_1_Phase_B__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Motor_1_Phase_B__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Motor_1_Phase_B__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Motor_1_Phase_B__PS, CYREG_PRT1_PS
.set Motor_1_Phase_B__SHIFT, 7
.set Motor_1_Phase_B__SLW, CYREG_PRT1_SLW

/* Motor_2_Phase_A */
.set Motor_2_Phase_A__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Motor_2_Phase_A__0__MASK, 0x08
.set Motor_2_Phase_A__0__PC, CYREG_PRT3_PC3
.set Motor_2_Phase_A__0__PORT, 3
.set Motor_2_Phase_A__0__SHIFT, 3
.set Motor_2_Phase_A__AG, CYREG_PRT3_AG
.set Motor_2_Phase_A__AMUX, CYREG_PRT3_AMUX
.set Motor_2_Phase_A__BIE, CYREG_PRT3_BIE
.set Motor_2_Phase_A__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Motor_2_Phase_A__BYP, CYREG_PRT3_BYP
.set Motor_2_Phase_A__CTL, CYREG_PRT3_CTL
.set Motor_2_Phase_A__DM0, CYREG_PRT3_DM0
.set Motor_2_Phase_A__DM1, CYREG_PRT3_DM1
.set Motor_2_Phase_A__DM2, CYREG_PRT3_DM2
.set Motor_2_Phase_A__DR, CYREG_PRT3_DR
.set Motor_2_Phase_A__INP_DIS, CYREG_PRT3_INP_DIS
.set Motor_2_Phase_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Motor_2_Phase_A__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Motor_2_Phase_A__LCD_EN, CYREG_PRT3_LCD_EN
.set Motor_2_Phase_A__MASK, 0x08
.set Motor_2_Phase_A__PORT, 3
.set Motor_2_Phase_A__PRT, CYREG_PRT3_PRT
.set Motor_2_Phase_A__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Motor_2_Phase_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Motor_2_Phase_A__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Motor_2_Phase_A__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Motor_2_Phase_A__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Motor_2_Phase_A__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Motor_2_Phase_A__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Motor_2_Phase_A__PS, CYREG_PRT3_PS
.set Motor_2_Phase_A__SHIFT, 3
.set Motor_2_Phase_A__SLW, CYREG_PRT3_SLW

/* Motor_2_Phase_B */
.set Motor_2_Phase_B__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Motor_2_Phase_B__0__MASK, 0x10
.set Motor_2_Phase_B__0__PC, CYREG_PRT3_PC4
.set Motor_2_Phase_B__0__PORT, 3
.set Motor_2_Phase_B__0__SHIFT, 4
.set Motor_2_Phase_B__AG, CYREG_PRT3_AG
.set Motor_2_Phase_B__AMUX, CYREG_PRT3_AMUX
.set Motor_2_Phase_B__BIE, CYREG_PRT3_BIE
.set Motor_2_Phase_B__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Motor_2_Phase_B__BYP, CYREG_PRT3_BYP
.set Motor_2_Phase_B__CTL, CYREG_PRT3_CTL
.set Motor_2_Phase_B__DM0, CYREG_PRT3_DM0
.set Motor_2_Phase_B__DM1, CYREG_PRT3_DM1
.set Motor_2_Phase_B__DM2, CYREG_PRT3_DM2
.set Motor_2_Phase_B__DR, CYREG_PRT3_DR
.set Motor_2_Phase_B__INP_DIS, CYREG_PRT3_INP_DIS
.set Motor_2_Phase_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Motor_2_Phase_B__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Motor_2_Phase_B__LCD_EN, CYREG_PRT3_LCD_EN
.set Motor_2_Phase_B__MASK, 0x10
.set Motor_2_Phase_B__PORT, 3
.set Motor_2_Phase_B__PRT, CYREG_PRT3_PRT
.set Motor_2_Phase_B__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Motor_2_Phase_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Motor_2_Phase_B__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Motor_2_Phase_B__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Motor_2_Phase_B__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Motor_2_Phase_B__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Motor_2_Phase_B__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Motor_2_Phase_B__PS, CYREG_PRT3_PS
.set Motor_2_Phase_B__SHIFT, 4
.set Motor_2_Phase_B__SLW, CYREG_PRT3_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x200
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000003F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
