Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jul  9 15:59:00 2023
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OLED_timer_synth_control_sets_placed.rpt
| Design       : OLED_timer_synth
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              61 |           24 |
| No           | No                    | Yes                    |             107 |           37 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |             848 |          168 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |                                              Enable Signal                                             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
| ~JA_OBUF_BUFG[3]     |                                                                                                        |                  |                1 |              1 |         1.00 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/o_RES_i_1_n_1                                                                         | btnC_IBUF        |                1 |              2 |         2.00 |
| ~JA_OBUF_BUFG[3]     |                                                                                                        | btnC_IBUF        |                2 |              2 |         1.00 |
| ~JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_CS_i_1_n_1                          | btnC_IBUF        |                1 |              2 |         2.00 |
| ~JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC0                                 | btnC_IBUF        |                1 |              2 |         2.00 |
| ~JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_MOSI_i_1_n_1                        | btnC_IBUF        |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | react/s_rand_reg[3]_i_1_n_1                                                                            | btnC_IBUF        |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | react/s_seg0_next                                                                                      | btnC_IBUF        |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | react/s_seg3_next                                                                                      | btnC_IBUF        |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | react/s_seg2_next                                                                                      | btnC_IBUF        |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | react/s_seg1_next                                                                                      | btnC_IBUF        |                2 |              4 |         2.00 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_DC_reg_0                     |                  |                2 |              4 |         2.00 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/o_VCCEN_i_1_n_1                                                                       | btnC_IBUF        |                1 |              4 |         4.00 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/p_0_in[31]                                                                            | btnC_IBUF        |                2 |              6 |         3.00 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_state_reg_reg[0]_rep__4[0]   | btnC_IBUF        |                3 |              7 |         2.33 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/p_0_in[15]                                                                            | btnC_IBUF        |                1 |              7 |         7.00 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_state_reg_reg[1][0]                 | btnC_IBUF        |                3 |              8 |         2.67 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_state_reg_reg[0]_rep__4_1[0] | btnC_IBUF        |                2 |              8 |         4.00 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_state_reg_reg[0]_rep__4_0[0] | btnC_IBUF        |                2 |              8 |         4.00 |
| ~JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_bit_reg                             | btnC_IBUF        |                3 |             11 |         3.67 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_byte_reg[4]_i_1_n_1          | btnC_IBUF        |                5 |             14 |         2.80 |
|  JA_OBUF_BUFG[3]     |                                                                                                        | btnC_IBUF        |                8 |             22 |         2.75 |
|  CLK100MHZ_IBUF_BUFG | debounce_btnR/E[0]                                                                                     | btnC_IBUF        |               10 |             32 |         3.20 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/s_count_reg[31]_i_1_n_1                                                               | btnC_IBUF        |               14 |             32 |         2.29 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/E[0]                                  | btnC_IBUF        |                5 |             33 |         6.60 |
|  n_0_201_BUFG        |                                                                                                        |                  |               23 |             60 |         2.61 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                        | btnC_IBUF        |               27 |             83 |         3.07 |
|  JA_OBUF_BUFG[3]     | g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_state_reg_reg[0]_rep__4[0]          | btnC_IBUF        |              104 |            650 |         6.25 |
+----------------------+--------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


