// Seed: 3728818425
`timescale 1ps / 1ps
module module_0 ();
  logic id_0;
  always @(negedge (id_0)) begin
    while (id_0) begin
      id_0 = id_0;
    end
  end
endmodule
