AArch64 SB+dmb.sy+dmb.sytp
"DMB.SYdWR FrePT DMB.SYdWRTP Fre"
Cycle=Fre DMB.SYdWR FrePT DMB.SYdWRTP
Generator=diycross7 (version 7.56+02~dev)
Prefetch=0:x=F,0:y=T,1:y=F,1:x=T
Com=Fr Fr
Orig=DMB.SYdWR FrePT DMB.SYdWRTP Fre
{
0:X1=x:green; 0:X2=y:green;
1:X0=y:red; 1:X1=y:green; 1:X2=x:green;
}
 P0          | P1          ;
 MOV W0,#1   | STG X0,[X1] ;
 STR W0,[X1] | DMB SY      ;
 DMB SY      | LDR W3,[X2] ;
 LDR W3,[X2] |             ;
exists (0:X3=0 /\ 1:X3=0) /\ ~fault (P0,y)
