********************************************
*  SURELOG SystemVerilog  Compiler/Linter  *
********************************************

Copyright (c) 2017-2023 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.84
BUILT  : Apr 25 2025
DATE   : 2025-06-05.23:37:24
COMMAND: ./src/Perceptron.h.sv ./src/PerceptronFull.sv ./src/Predict.sv -DYOSYS=1 -DSYNTHESIS=1

[INF:CM0023] Creating log file "/Users/alexbackues/Documents/RISCV-CPU/Full_MLP/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0301] /Users/alexbackues/Documents/RISCV-CPU/Full_MLP/src/Perceptron.h.sv:1:1: Compile package "FixedPoint".
[INF:CP0301] /Users/alexbackues/Documents/RISCV-CPU/Full_MLP/src/Perceptron.h.sv:31:1: Compile package "Common".
[INF:CP0303] /Users/alexbackues/Documents/RISCV-CPU/Full_MLP/src/PerceptronFull.sv:4:1: Compile module "work@PerceptronFull".
[INF:CP0303] /Users/alexbackues/Documents/RISCV-CPU/Full_MLP/src/Predict.sv:4:1: Compile module "work@Predict".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] /Users/alexbackues/Documents/RISCV-CPU/Full_MLP/src/PerceptronFull.sv:4:1: Top level module "work@PerceptronFull".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 2.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[WRN:UH0720] /Users/alexbackues/Documents/RISCV-CPU/Full_MLP/src/PerceptronFull.sv:81:31: Non-synthesizable construct "$urandom_range".
[WRN:UH0720] /Users/alexbackues/Documents/RISCV-CPU/Full_MLP/src/PerceptronFull.sv:83:21: Non-synthesizable construct "$urandom_range".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
