Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
ERROR:HDLParsers:3011 - "f:/sincos/sincos.vhd" Line 37. End Identifier design does not match declaration, sincos.
ERROR:HDLParsers:164 - "f:/sincos/sincos.vhd" Line 40. parse error, unexpected END
WARNING:HDLParsers:3481 - Library work has no units. Did not save reference file "xst/work/hdllib.ref" for it.
--> 

Total memory usage is 76240 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
ERROR:HDLParsers:164 - "f:/sincos/sincos.vhd" Line 67. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - "f:/sincos/sincos.vhd" Line 87. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - "f:/sincos/sincos.vhd" Line 113. parse error, unexpected IF, expecting PROCESS
--> 

Total memory usage is 76240 kilobytes

Number of errors   :    3 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
ERROR:HDLParsers:164 - "f:/sincos/sincos.vhd" Line 116. parse error, unexpected PROCESS, expecting IF
--> 

Total memory usage is 76240 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <Behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
WARNING:Xst:1306 - Output <io_ud> is never assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 8-bit comparator lessequal for signal <$n0009> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
 7-bit up counter                  : 1
# Registers                        : 5
 1-bit register                    : 1
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Architecture behavioral of Entity sincos is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
WARNING:Xst:1306 - Output <io_ud> is never assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 8-bit comparator lessequal for signal <$n0009> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
 7-bit up counter                  : 1
# Registers                        : 5
 1-bit register                    : 1
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Extracting independent architecture files...
Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl sincos.ngc sincos.ngd 

Reading NGO file 'f:/sincos/sincos.ngc' ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...
ERROR:NgdBuild:755 - Line 21 in 'sincos.ucf': Could not find net(s) 'rst' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Allow Unmatched LOC Constraints' ISE property can also be
   set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "sincos.ucf".

Writing NGDBUILD log file "sincos.bld"...
Error: 
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:936 - The output buffer 'io_ud_OBUF' is missing an input and will
   be deleted.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 37 equations into 8 function blocks.....................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
 7-bit up counter                  : 1
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 38 equations into 8 function blocks....................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------



ERROR: Unable to create temporary directory f:\sincos/__projnav.

       Please make sure you have write access to the project directory "f:\sincos"
Reason: can't create directory "f:/": permission denied







Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
 7-bit up counter                  : 1
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 38 equations into 8 function blocks....................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
 7-bit up counter                  : 1
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 38 equations into 8 function blocks....................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
 7-bit up counter                  : 1
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 38 equations into 8 function blocks....................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
ERROR:HDLParsers:526 - "f:/sincos/sincos.vhd" Line 44. Non array type integer can not have a index constraint.
ERROR:HDLParsers:808 - "f:/sincos/sincos.vhd" Line 62. = can not have such operands in this context.
ERROR:HDLParsers:3313 - "f:/sincos/sincos.vhd" Line 63. Undefined symbol 'count'.  Should it be: dount?
ERROR:HDLParsers:1209 - "f:/sincos/sincos.vhd" Line 65. count: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - "f:/sincos/sincos.vhd" Line 97. Undefined symbol 'count'.  Should it be: dount?
ERROR:HDLParsers:1209 - "f:/sincos/sincos.vhd" Line 97. count: Undefined symbol (last report in this block)
--> 

Total memory usage is 76240 kilobytes

Number of errors   :    6 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Generate Timing".

Release 7.1.04i - Timing Report Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Note: This design contains no timing constraints.
Note: A default set of constraints using a delay of 0.000ns will be used for
analysis.
Path tracing ......
The number of paths traced: 317.

..
The number of paths traced: 635.

Checking for asynchronous logic...
No asynchronous logic found.
Generating TA GUI report ...
Generating detailed paths report ...

f:\sincos/sincos_html/tim/timing_report.htm has been created.




Started process "Generate HTML report".

Release 7.1.04i - CPLD HTML Report Processor H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.






Project Navigator Auto-Make Log File
-------------------------------------





Project Navigator Auto-Make Log File
-------------------------------------




Started process "Create Schematic Symbol".

Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.






Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Instantiation Template".

Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Generate HTML report".

Release 7.1.04i - CPLD HTML Report Processor H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.






Project Navigator Auto-Make Log File
-------------------------------------




Started process "Generate Post-Fit Simulation Model".

Release 7.1.04i - CPLD Timing Simulation Interface H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Creating NGA for simulation.
Speed File: Version 3.0



Release 7.1.04i - netgen H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: netgen -rpw 100 -ar Structure -xon true -w -ofmt vhdl -sim
sincos.nga sincos_timesim.vhd  

Reading design 'sincos.nga' ...
Flattening design ...
Processing design ... 
  Preping design's networks ...
  Preping design's macros ...
Writing VHDL netlist 'sincos_timesim.vhd' ...
Writing VHDL SDF file 'sincos_timesim.sdf' ...
INFO:NetListWriters:635 - The generated VHDL netlist contains Xilinx SIMPRIM
   simulation primitives and has to be used with SIMPRIM library for correct
   compilation and simulation. 
Number of warnings: 0
Number of info messages: 1
Total memory usage is 44316 kilobytes

Created netgen log file 'sincos_timesim.nlf'.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Generate IBIS Model".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Lock Pins".

Release 7.1.04i - pin2ucf H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Pin Locking constraints file generated in : sincos.ucf


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks........................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks........................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
WARNING:Xst:1306 - Output <mst_rst> is never assigned.
WARNING:Xst:1780 - Signal <dount> is never used or assigned.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Summary:
	inferred   2 Counter(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
 7-bit up counter                  : 1
# Registers                        : 5
 1-bit register                    : 1
 6-bit register                    : 2
 8-bit register                    : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:936 - The output buffer 'mst_rst_OBUF' is missing an input and will
   be deleted.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 37 equations into 8 function blocks.....................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks........................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 76.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0009> created at line 72.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
ERROR:HDLParsers:808 - "f:/sincos/sincos.vhd" Line 77. = can not have such operands in this context.
ERROR:HDLParsers:164 - "f:/sincos/sincos.vhd" Line 94. parse error, unexpected PROCESS, expecting IF
--> 

Total memory usage is 76240 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Architecture behavioral of Entity sincos is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.
ERROR:HDLParsers:164 - "f:/sincos/sincos.vhd" Line 101. parse error, unexpected INTEGER_LITERAL
--> 

Total memory usage is 76240 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "f:/sincos/sincos.vhd" is newer than current system time.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------









An error occurred while executing C:/Xilinx/data/projnav/scripts/TclFileWrapper4Halite.tcl

Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Architecture behavioral of Entity sincos is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_7> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_7> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 40 equations into 8 function blocks.......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_7> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_7> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 41 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_7> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_7> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 41 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "f:/sincos/sincos.vhd" is newer than current system time.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Architecture behavioral of Entity sincos is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 42 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 42 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Architecture behavioral of Entity sincos is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 42 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 42 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/SINCOS is now defined in a different file: was f:/sincos/sincos.vhd, now is D:/sincos/sincos.vhd
WARNING:HDLParsers:3215 - Unit work/SINCOS/BEHAVIORAL is now defined in a different file: was f:/sincos/sincos.vhd, now is D:/sincos/sincos.vhd
Compiling vhdl file "D:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "D:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'D:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 42 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/SINCOS is now defined in a different file: was D:/sincos/sincos.vhd, now is E:/sincos/sincos.vhd
WARNING:HDLParsers:3215 - Unit work/SINCOS/BEHAVIORAL is now defined in a different file: was D:/sincos/sincos.vhd, now is E:/sincos/sincos.vhd
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 42 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 42 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
ERROR:HDLParsers:3384 - "E:/sincos/sincos.vhd" Line 55. String literal "0100100" is not of size 6.
--> 

Total memory usage is 76240 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1i - ngdbuild H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1i - CPLD Optimizer/Partitioner H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1i - Programming File Generator H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/SINCOS is now defined in a different file: was E:/sincos/sincos.vhd, now is F:/ceshi/sincos/sincos.vhd
WARNING:HDLParsers:3215 - Unit work/SINCOS/BEHAVIORAL is now defined in a different file: was E:/sincos/sincos.vhd, now is F:/ceshi/sincos/sincos.vhd
Compiling vhdl file "F:/ceshi/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "F:/ceshi/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_1 has been replicated 1 time(s)
FlipFlop count_2 has been replicated 1 time(s)
FlipFlop count_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      45  out of   2352     1%  
 Number of Slice Flip Flops:            45  out of   4704     0%  
 Number of 4 input LUTs:                61  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 45    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.804ns (Maximum Frequency: 101.999MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.642ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\ceshi\sincos/_ngo -nt timestamp -uc
sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'F:/ceshi/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        29 out of  4,704    1%
  Number of 4 input LUTs:            53 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          35 out of  2,352    1%
    Number of Slices containing only related logic:     35 out of     35  100%
    Number of Slices containing unrelated logic:         0 out of     35    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           63 out of  4,704    1%
      Number used as logic:                        53
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              16
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  738
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  97 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   35 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989779) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
..
Phase 6.8 (Checksum:9923d3) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 278 unrouted;       REAL time: 0 secs 

Phase 2: 239 unrouted;       REAL time: 0 secs 

Phase 3: 66 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   40 |  0.202     |  0.786      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  67 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Mon Oct 26 16:41:58 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/ceshi/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "F:/ceshi/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 64.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_0> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_0> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      38  out of   2352     1%  
 Number of Slice Flip Flops:            39  out of   4704     0%  
 Number of 4 input LUTs:                56  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 39    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.771ns (Maximum Frequency: 102.344MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.342ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\ceshi\sincos/_ngo -nt timestamp -uc
sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'F:/ceshi/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        25 out of  4,704    1%
  Number of 4 input LUTs:            48 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          30 out of  2,352    1%
    Number of Slices containing only related logic:     30 out of     30  100%
    Number of Slices containing unrelated logic:         0 out of     30    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           58 out of  4,704    1%
      Number used as logic:                        48
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              14
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  660
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  97 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   30 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989760) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
...
Phase 6.8 (Checksum:98f787) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 249 unrouted;       REAL time: 0 secs 

Phase 2: 216 unrouted;       REAL time: 0 secs 

Phase 3: 50 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   34 |  0.208     |  0.792      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  67 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Mon Oct 26 17:18:38 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/ceshi/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "F:/ceshi/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 64.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_0> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_0> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_1 has been replicated 1 time(s)
FlipFlop count_2 has been replicated 2 time(s)
FlipFlop count_3 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      41  out of   2352     1%  
 Number of Slice Flip Flops:            43  out of   4704     0%  
 Number of 4 input LUTs:                51  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 43    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.291ns (Maximum Frequency: 120.613MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.542ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\ceshi\sincos/_ngo -nt timestamp -uc
sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'F:/ceshi/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        29 out of  4,704    1%
  Number of 4 input LUTs:            43 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          30 out of  2,352    1%
    Number of Slices containing only related logic:     30 out of     30  100%
    Number of Slices containing unrelated logic:         0 out of     30    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           53 out of  4,704    1%
      Number used as logic:                        43
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              14
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  662
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  97 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   30 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989760) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
..
Phase 6.8 (Checksum:98f787) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 240 unrouted;       REAL time: 0 secs 

Phase 2: 205 unrouted;       REAL time: 0 secs 

Phase 3: 56 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   36 |  0.206     |  0.790      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  67 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Mon Oct 26 17:28:24 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/ceshi/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "F:/ceshi/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 64.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_0> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_0> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_1 has been replicated 1 time(s)
FlipFlop count_2 has been replicated 2 time(s)
FlipFlop count_3 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      44  out of   2352     1%  
 Number of Slice Flip Flops:            45  out of   4704     0%  
 Number of 4 input LUTs:                59  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 45    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.378ns (Maximum Frequency: 119.360MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.642ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\ceshi\sincos/_ngo -nt timestamp -uc
sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'F:/ceshi/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        30 out of  4,704    1%
  Number of 4 input LUTs:            51 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          34 out of  2,352    1%
    Number of Slices containing only related logic:     34 out of     34  100%
    Number of Slices containing unrelated logic:         0 out of     34    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           61 out of  4,704    1%
      Number used as logic:                        51
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              15
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  726
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  97 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   34 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989774) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
..
Phase 6.8 (Checksum:9905f1) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 277 unrouted;       REAL time: 0 secs 

Phase 2: 240 unrouted;       REAL time: 0 secs 

Phase 3: 70 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   38 |  0.202     |  0.786      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  67 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Mon Oct 26 17:29:15 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/ceshi/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "F:/ceshi/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 64.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_0> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_0> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_1 has been replicated 1 time(s)
FlipFlop count_2 has been replicated 2 time(s)
FlipFlop count_3 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      42  out of   2352     1%  
 Number of Slice Flip Flops:            45  out of   4704     0%  
 Number of 4 input LUTs:                57  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 45    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.551ns (Maximum Frequency: 116.945MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.642ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\ceshi\sincos/_ngo -nt timestamp -uc
sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'F:/ceshi/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        30 out of  4,704    1%
  Number of 4 input LUTs:            49 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          33 out of  2,352    1%
    Number of Slices containing only related logic:     33 out of     33  100%
    Number of Slices containing unrelated logic:         0 out of     33    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           59 out of  4,704    1%
      Number used as logic:                        49
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              15
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  720
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  97 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   33 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98976f) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
..
Phase 6.8 (Checksum:9919fb) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 266 unrouted;       REAL time: 0 secs 

Phase 2: 229 unrouted;       REAL time: 0 secs 

Phase 3: 60 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   38 |  0.202     |  0.786      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  67 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Mon Oct 26 17:30:20 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/SINCOS is now defined in a different file: was F:/ceshi/sincos/sincos.vhd, now is C:/dds(9854)_test/sincos.vhd
WARNING:HDLParsers:3215 - Unit work/SINCOS/BEHAVIORAL is now defined in a different file: was F:/ceshi/sincos/sincos.vhd, now is C:/dds(9854)_test/sincos.vhd
Compiling vhdl file "C:/dds(9854)_test/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "C:/dds(9854)_test/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 56.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_0> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_0> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_1 has been replicated 1 time(s)
FlipFlop count_2 has been replicated 2 time(s)
FlipFlop count_3 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      42  out of   2352     1%  
 Number of Slice Flip Flops:            45  out of   4704     0%  
 Number of 4 input LUTs:                57  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 45    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.551ns (Maximum Frequency: 116.945MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.642ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd c:\dds(9854)_test/_ngo -nt timestamp
-uc sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'C:/dds(9854)_test/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        30 out of  4,704    1%
  Number of 4 input LUTs:            49 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          33 out of  2,352    1%
    Number of Slices containing only related logic:     33 out of     33  100%
    Number of Slices containing unrelated logic:         0 out of     33    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           59 out of  4,704    1%
      Number used as logic:                        49
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              15
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  720
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  98 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   33 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98976f) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 1 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.8
..
Phase 6.8 (Checksum:9919fb) REAL time: 1 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 1 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 1 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 266 unrouted;       REAL time: 1 secs 

Phase 2: 229 unrouted;       REAL time: 1 secs 

Phase 3: 60 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 

Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   38 |  0.202     |  0.786      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Thu May 27 19:44:44 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/dds(9854)_test/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "C:/dds(9854)_test/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 56.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_0> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_4> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_0> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_4> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_1 has been replicated 1 time(s)
FlipFlop count_2 has been replicated 2 time(s)
FlipFlop count_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      39  out of   2352     1%  
 Number of Slice Flip Flops:            42  out of   4704     0%  
 Number of 4 input LUTs:                54  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 42    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.661ns (Maximum Frequency: 115.460MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.492ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd c:\dds(9854)_test/_ngo -nt timestamp
-uc sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'C:/dds(9854)_test/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        28 out of  4,704    1%
  Number of 4 input LUTs:            46 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          32 out of  2,352    1%
    Number of Slices containing only related logic:     32 out of     32  100%
    Number of Slices containing unrelated logic:         0 out of     32    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           56 out of  4,704    1%
      Number used as logic:                        46
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              14
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  675
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  98 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   32 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98976a) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
...
Phase 6.8 (Checksum:990b91) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 255 unrouted;       REAL time: 1 secs 

Phase 2: 220 unrouted;       REAL time: 1 secs 

Phase 3: 56 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 

Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   36 |  0.210     |  0.794      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Thu May 27 19:52:47 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/dds(9854)_test/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "C:/dds(9854)_test/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 56.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_0> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_4> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_0> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_4> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_1 has been replicated 1 time(s)
FlipFlop count_2 has been replicated 2 time(s)
FlipFlop count_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      40  out of   2352     1%  
 Number of Slice Flip Flops:            42  out of   4704     0%  
 Number of 4 input LUTs:                55  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 42    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.581ns (Maximum Frequency: 116.537MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.492ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd c:\dds(9854)_test/_ngo -nt timestamp
-uc sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'C:/dds(9854)_test/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        28 out of  4,704    1%
  Number of 4 input LUTs:            47 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          32 out of  2,352    1%
    Number of Slices containing only related logic:     32 out of     32  100%
    Number of Slices containing unrelated logic:         0 out of     32    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           57 out of  4,704    1%
      Number used as logic:                        47
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              14
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  684
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  98 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   32 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98976a) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
...
Phase 6.8 (Checksum:99080d) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 259 unrouted;       REAL time: 0 secs 

Phase 2: 224 unrouted;       REAL time: 0 secs 

Phase 3: 75 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   36 |  0.210     |  0.794      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Thu May 27 19:54:12 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/dds(9854)_test/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "C:/dds(9854)_test/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 56.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_4> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_4> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_1 has been replicated 1 time(s)
FlipFlop count_2 has been replicated 2 time(s)
FlipFlop count_3 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      39  out of   2352     1%  
 Number of Slice Flip Flops:            43  out of   4704     0%  
 Number of 4 input LUTs:                52  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 43    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.378ns (Maximum Frequency: 119.360MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.542ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd c:\dds(9854)_test/_ngo -nt timestamp
-uc sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'C:/dds(9854)_test/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        29 out of  4,704    1%
  Number of 4 input LUTs:            44 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          30 out of  2,352    1%
    Number of Slices containing only related logic:     30 out of     30  100%
    Number of Slices containing unrelated logic:         0 out of     30    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           54 out of  4,704    1%
      Number used as logic:                        44
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              14
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  668
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  98 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   30 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989760) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
.
Phase 6.8 (Checksum:98f18d) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 246 unrouted;       REAL time: 0 secs 

Phase 2: 211 unrouted;       REAL time: 0 secs 

Phase 3: 57 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   36 |  0.202     |  0.786      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Thu May 27 20:07:36 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/dds(9854)_test/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "C:/dds(9854)_test/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 56.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_1 has been replicated 1 time(s)
FlipFlop count_2 has been replicated 2 time(s)
FlipFlop count_3 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      43  out of   2352     1%  
 Number of Slice Flip Flops:            45  out of   4704     0%  
 Number of 4 input LUTs:                53  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 45    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.378ns (Maximum Frequency: 119.360MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.642ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd c:\dds(9854)_test/_ngo -nt timestamp
-uc sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'C:/dds(9854)_test/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        30 out of  4,704    1%
  Number of 4 input LUTs:            45 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          31 out of  2,352    1%
    Number of Slices containing only related logic:     31 out of     31  100%
    Number of Slices containing unrelated logic:         0 out of     31    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           55 out of  4,704    1%
      Number used as logic:                        45
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              15
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  690
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  98 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   31 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989765) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
..
Phase 6.8 (Checksum:98ff43) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 253 unrouted;       REAL time: 0 secs 

Phase 2: 216 unrouted;       REAL time: 0 secs 

Phase 3: 66 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   38 |  0.202     |  0.786      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Thu May 27 20:09:08 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/dds(9854)_test/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "C:/dds(9854)_test/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 56.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_1 has been replicated 2 time(s)
FlipFlop count_2 has been replicated 1 time(s)
FlipFlop count_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      44  out of   2352     1%  
 Number of Slice Flip Flops:            44  out of   4704     0%  
 Number of 4 input LUTs:                56  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 44    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.484ns (Maximum Frequency: 117.869MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.592ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd c:\dds(9854)_test/_ngo -nt timestamp
-uc sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'C:/dds(9854)_test/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        29 out of  4,704    1%
  Number of 4 input LUTs:            48 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          33 out of  2,352    1%
    Number of Slices containing only related logic:     33 out of     33  100%
    Number of Slices containing unrelated logic:         0 out of     33    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           58 out of  4,704    1%
      Number used as logic:                        48
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              15
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  703
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  98 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   33 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98976f) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
..
Phase 6.8 (Checksum:99145b) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 265 unrouted;       REAL time: 0 secs 

Phase 2: 228 unrouted;       REAL time: 0 secs 

Phase 3: 71 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   38 |  0.202     |  0.786      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Thu May 27 20:10:09 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/dds(9854)_test/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "C:/dds(9854)_test/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 56.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_2 has been replicated 1 time(s)
FlipFlop count_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      43  out of   2352     1%  
 Number of Slice Flip Flops:            42  out of   4704     0%  
 Number of 4 input LUTs:                55  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 42    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.231ns (Maximum Frequency: 121.492MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.492ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd c:\dds(9854)_test/_ngo -nt timestamp
-uc sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'C:/dds(9854)_test/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        27 out of  4,704    1%
  Number of 4 input LUTs:            47 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          32 out of  2,352    1%
    Number of Slices containing only related logic:     32 out of     32  100%
    Number of Slices containing unrelated logic:         0 out of     32    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           57 out of  4,704    1%
      Number used as logic:                        47
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              15
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  678
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  98 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   32 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98976a) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
...
Phase 6.8 (Checksum:990f15) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 257 unrouted;       REAL time: 0 secs 

Phase 2: 221 unrouted;       REAL time: 0 secs 

Phase 3: 54 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   37 |  0.208     |  0.792      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Thu May 27 20:11:56 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/dds(9854)_test/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "C:/dds(9854)_test/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 56.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_1 has been replicated 1 time(s)
FlipFlop count_2 has been replicated 1 time(s)
FlipFlop count_4 has been replicated 2 time(s)
FlipFlop count_5 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      44  out of   2352     1%  
 Number of Slice Flip Flops:            44  out of   4704     0%  
 Number of 4 input LUTs:                58  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 44    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.774ns (Maximum Frequency: 92.816MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.592ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd c:\dds(9854)_test/_ngo -nt timestamp
-uc sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'C:/dds(9854)_test/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        30 out of  4,704    1%
  Number of 4 input LUTs:            50 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          36 out of  2,352    1%
    Number of Slices containing only related logic:     36 out of     36  100%
    Number of Slices containing unrelated logic:         0 out of     36    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           60 out of  4,704    1%
      Number used as logic:                        50
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              14
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  712
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  98 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   36 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98977e) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
.......
Phase 6.8 (Checksum:992b8f) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 274 unrouted;       REAL time: 0 secs 

Phase 2: 238 unrouted;       REAL time: 0 secs 

Phase 3: 74 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   37 |  0.208     |  0.792      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Thu May 27 20:14:17 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/dds(9854)_test/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "C:/dds(9854)_test/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 56.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_1 has been replicated 1 time(s)
FlipFlop count_2 has been replicated 1 time(s)
FlipFlop count_4 has been replicated 2 time(s)
FlipFlop count_5 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      44  out of   2352     1%  
 Number of Slice Flip Flops:            44  out of   4704     0%  
 Number of 4 input LUTs:                58  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 44    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.774ns (Maximum Frequency: 92.816MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.592ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd c:\dds(9854)_test/_ngo -nt timestamp
-uc sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'C:/dds(9854)_test/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        30 out of  4,704    1%
  Number of 4 input LUTs:            50 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          36 out of  2,352    1%
    Number of Slices containing only related logic:     36 out of     36  100%
    Number of Slices containing unrelated logic:         0 out of     36    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           60 out of  4,704    1%
      Number used as logic:                        50
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              14
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  712
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  98 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   36 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98977e) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
.......
Phase 6.8 (Checksum:992b8f) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 274 unrouted;       REAL time: 0 secs 

Phase 2: 238 unrouted;       REAL time: 0 secs 

Phase 3: 74 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   37 |  0.208     |  0.792      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Thu May 27 20:30:26 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/dds(9854)_test/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "C:/dds(9854)_test/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 56.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_2 has been replicated 1 time(s)
FlipFlop count_3 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      39  out of   2352     1%  
 Number of Slice Flip Flops:            41  out of   4704     0%  
 Number of 4 input LUTs:                49  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 41    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.304ns (Maximum Frequency: 107.481MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.442ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd c:\dds(9854)_test/_ngo -nt timestamp
-uc sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'C:/dds(9854)_test/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        27 out of  4,704    1%
  Number of 4 input LUTs:            41 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          28 out of  2,352    1%
    Number of Slices containing only related logic:     28 out of     28  100%
    Number of Slices containing unrelated logic:         0 out of     28    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           51 out of  4,704    1%
      Number used as logic:                        41
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              14
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  634
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  98 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   28 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989756) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
...
Phase 6.8 (Checksum:98eadf) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 227 unrouted;       REAL time: 0 secs 

Phase 2: 194 unrouted;       REAL time: 0 secs 

Phase 3: 58 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   34 |  0.208     |  0.792      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Thu May 27 20:35:47 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/dds(9854)_test/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "C:/dds(9854)_test/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 56.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_4> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_4> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      36  out of   2352     1%  
 Number of Slice Flip Flops:            37  out of   4704     0%  
 Number of 4 input LUTs:                51  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 37    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.561ns (Maximum Frequency: 104.592MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.242ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd c:\dds(9854)_test/_ngo -nt timestamp
-uc sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'C:/dds(9854)_test/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        24 out of  4,704    1%
  Number of 4 input LUTs:            43 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          28 out of  2,352    1%
    Number of Slices containing only related logic:     28 out of     28  100%
    Number of Slices containing unrelated logic:         0 out of     28    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           53 out of  4,704    1%
      Number used as logic:                        43
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              13
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  620
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  98 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   28 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989756) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
...
Phase 6.8 (Checksum:98e9d1) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 234 unrouted;       REAL time: 0 secs 

Phase 2: 203 unrouted;       REAL time: 0 secs 

Phase 3: 64 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   32 |  0.210     |  0.794      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Thu May 27 21:12:57 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/dds(9854)_test/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "C:/dds(9854)_test/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 56.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      38  out of   2352     1%  
 Number of Slice Flip Flops:            39  out of   4704     0%  
 Number of 4 input LUTs:                55  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 39    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.671ns (Maximum Frequency: 103.402MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.342ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd c:\dds(9854)_test/_ngo -nt timestamp
-uc sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'C:/dds(9854)_test/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        25 out of  4,704    1%
  Number of 4 input LUTs:            47 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          30 out of  2,352    1%
    Number of Slices containing only related logic:     30 out of     30  100%
    Number of Slices containing unrelated logic:         0 out of     30    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           57 out of  4,704    1%
      Number used as logic:                        47
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              14
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  654
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  98 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   30 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989760) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
....
Phase 6.8 (Checksum:98f7e1) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 246 unrouted;       REAL time: 0 secs 

Phase 2: 213 unrouted;       REAL time: 0 secs 

Phase 3: 52 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   34 |  0.208     |  0.792      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Thu May 27 21:14:02 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/dds(9854)_test/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "C:/dds(9854)_test/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 56.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_2 has been replicated 2 time(s)
FlipFlop count_3 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      41  out of   2352     1%  
 Number of Slice Flip Flops:            44  out of   4704     0%  
 Number of 4 input LUTs:                53  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 44    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.328ns (Maximum Frequency: 120.077MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.592ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd c:\dds(9854)_test/_ngo -nt timestamp
-uc sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'C:/dds(9854)_test/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        29 out of  4,704    1%
  Number of 4 input LUTs:            45 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          30 out of  2,352    1%
    Number of Slices containing only related logic:     30 out of     30  100%
    Number of Slices containing unrelated logic:         0 out of     30    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           55 out of  4,704    1%
      Number used as logic:                        45
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              15
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  682
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  98 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   30 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989760) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
..
Phase 6.8 (Checksum:98f949) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 250 unrouted;       REAL time: 0 secs 

Phase 2: 214 unrouted;       REAL time: 0 secs 

Phase 3: 57 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   37 |  0.208     |  0.792      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Thu May 27 21:15:37 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/dds(9854)_test/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "C:/dds(9854)_test/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 56.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      38  out of   2352     1%  
 Number of Slice Flip Flops:            39  out of   4704     0%  
 Number of 4 input LUTs:                55  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 39    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.671ns (Maximum Frequency: 103.402MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.342ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd c:\dds(9854)_test/_ngo -nt timestamp
-uc sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'C:/dds(9854)_test/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        25 out of  4,704    1%
  Number of 4 input LUTs:            47 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          30 out of  2,352    1%
    Number of Slices containing only related logic:     30 out of     30  100%
    Number of Slices containing unrelated logic:         0 out of     30    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           57 out of  4,704    1%
      Number used as logic:                        47
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              14
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  654
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  98 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   30 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989760) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
....
Phase 6.8 (Checksum:98f7e1) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 246 unrouted;       REAL time: 0 secs 

Phase 2: 213 unrouted;       REAL time: 0 secs 

Phase 3: 52 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   34 |  0.208     |  0.792      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Thu May 27 21:25:34 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/dds(9854)_test/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "C:/dds(9854)_test/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 55.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      38  out of   2352     1%  
 Number of Slice Flip Flops:            39  out of   4704     0%  
 Number of 4 input LUTs:                55  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 39    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.671ns (Maximum Frequency: 103.402MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.342ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd c:\dds(9854)_test/_ngo -nt timestamp
-uc sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'C:/dds(9854)_test/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        25 out of  4,704    1%
  Number of 4 input LUTs:            47 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          30 out of  2,352    1%
    Number of Slices containing only related logic:     30 out of     30  100%
    Number of Slices containing unrelated logic:         0 out of     30    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           57 out of  4,704    1%
      Number used as logic:                        47
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              14
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  654
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  98 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   30 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989760) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
....
Phase 6.8 (Checksum:98f7e1) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 246 unrouted;       REAL time: 0 secs 

Phase 2: 213 unrouted;       REAL time: 0 secs 

Phase 3: 52 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   34 |  0.208     |  0.792      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Thu May 27 23:11:38 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/dds(9854)_test/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "C:/dds(9854)_test/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 55.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      38  out of   2352     1%  
 Number of Slice Flip Flops:            39  out of   4704     0%  
 Number of 4 input LUTs:                55  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 39    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.671ns (Maximum Frequency: 103.402MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.342ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd c:\dds(9854)_test/_ngo -nt timestamp
-uc sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'C:/dds(9854)_test/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        25 out of  4,704    1%
  Number of 4 input LUTs:            47 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          30 out of  2,352    1%
    Number of Slices containing only related logic:     30 out of     30  100%
    Number of Slices containing unrelated logic:         0 out of     30    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           57 out of  4,704    1%
      Number used as logic:                        47
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              14
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  654
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  98 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   30 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989760) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
....
Phase 6.8 (Checksum:98f7e1) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 246 unrouted;       REAL time: 0 secs 

Phase 2: 213 unrouted;       REAL time: 0 secs 

Phase 3: 52 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   34 |  0.208     |  0.792      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  68 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Thu May 27 23:17:52 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/SINCOS is now defined in a different file: was C:/dds(9854)_test/sincos.vhd, now is C:/-DDS(AD9854ASQ)//FPGA(Xilinx)/dds(9854)_test(sin_cos)()/sincos.vhd
WARNING:HDLParsers:3215 - Unit work/SINCOS/BEHAVIORAL is now defined in a different file: was C:/dds(9854)_test/sincos.vhd, now is C:/-DDS(AD9854ASQ)//FPGA(Xilinx)/dds(9854)_test(sin_cos)()/sincos.vhd
Compiling vhdl file "C:/-DDS(AD9854ASQ)//FPGA(Xilinx)/dds(9854)_test(sin_cos)()/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "C:/-DDS(AD9854ASQ)//FPGA(Xilinx)/dds(9854)_test(sin_cos)()/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 55.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      38  out of   2352     1%  
 Number of Slice Flip Flops:            39  out of   4704     0%  
 Number of 4 input LUTs:                55  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 39    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.671ns (Maximum Frequency: 103.402MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.342ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\-dds(ad9854asq)\\fpga(xilinx)\d
ds(9854)_test(sin_cos)()/_ngo -nt timestamp -uc sincos.ucf -p
xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file
'C:/-DDS(AD9854ASQ)//FPGA(Xilinx)/
dds(9854)_test(sin_cos)()/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        25 out of  4,704    1%
  Number of 4 input LUTs:            47 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          30 out of  2,352    1%
    Number of Slices containing only related logic:     30 out of     30  100%
    Number of Slices containing unrelated logic:         0 out of     30    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           57 out of  4,704    1%
      Number used as logic:                        47
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              14
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  654
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  89 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   30 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989760) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
..
Phase 6.8 (Checksum:990dad) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 246 unrouted;       REAL time: 0 secs 

Phase 2: 213 unrouted;       REAL time: 0 secs 

Phase 3: 52 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   34 |  0.210     |  0.794      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  64 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Fri Jul 29 14:42:16 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd e:\dds(9854)_test(sin_cos)/_ngo -nt
timestamp -uc sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'E:/dds(9854)_test(sin_cos)/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        25 out of  4,704    1%
  Number of 4 input LUTs:            47 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          30 out of  2,352    1%
    Number of Slices containing only related logic:     30 out of     30  100%
    Number of Slices containing unrelated logic:         0 out of     30    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           57 out of  4,704    1%
      Number used as logic:                        47
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              14
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  654
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  89 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   30 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989760) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
..
Phase 6.8 (Checksum:990dad) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 246 unrouted;       REAL time: 0 secs 

Phase 2: 213 unrouted;       REAL time: 0 secs 

Phase 3: 52 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   34 |  0.210     |  0.794      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  64 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Fri Aug 05 09:12:19 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/SINCOS is now defined in a different file: was C:/-DDS(AD9854ASQ)//FPGA(Xilinx)/dds(9854)_test(sin_cos)()/sincos.vhd, now is E:/dds(9854)_test(sin_cos)/sincos.vhd
WARNING:HDLParsers:3215 - Unit work/SINCOS/BEHAVIORAL is now defined in a different file: was C:/-DDS(AD9854ASQ)//FPGA(Xilinx)/dds(9854)_test(sin_cos)()/sincos.vhd, now is E:/dds(9854)_test(sin_cos)/sincos.vhd
Compiling vhdl file "E:/dds(9854)_test(sin_cos)/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/dds(9854)_test(sin_cos)/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 55.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_1 has been replicated 1 time(s)
FlipFlop count_2 has been replicated 2 time(s)
FlipFlop count_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      38  out of   2352     1%  
 Number of Slice Flip Flops:            42  out of   4704     0%  
 Number of 4 input LUTs:                54  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 42    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.661ns (Maximum Frequency: 115.460MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.492ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd e:\dds(9854)_test(sin_cos)/_ngo -nt
timestamp -uc sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'E:/dds(9854)_test(sin_cos)/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        28 out of  4,704    1%
  Number of 4 input LUTs:            46 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          32 out of  2,352    1%
    Number of Slices containing only related logic:     32 out of     32  100%
    Number of Slices containing unrelated logic:         0 out of     32    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           56 out of  4,704    1%
      Number used as logic:                        46
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              14
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  675
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  89 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   32 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98976a) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
...
Phase 6.8 (Checksum:990fc9) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 255 unrouted;       REAL time: 0 secs 

Phase 2: 220 unrouted;       REAL time: 0 secs 

Phase 3: 63 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   36 |  0.208     |  0.792      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  64 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Fri Aug 05 09:15:58 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/dds(9854)_test(sin_cos)/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/dds(9854)_test(sin_cos)/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 55.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_1 has been replicated 1 time(s)
FlipFlop count_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      41  out of   2352     1%  
 Number of Slice Flip Flops:            40  out of   4704     0%  
 Number of 4 input LUTs:                54  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 40    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.281ns (Maximum Frequency: 107.747MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.392ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd e:\dds(9854)_test(sin_cos)/_ngo -nt
timestamp -uc sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'E:/dds(9854)_test(sin_cos)/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        26 out of  4,704    1%
  Number of 4 input LUTs:            46 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          31 out of  2,352    1%
    Number of Slices containing only related logic:     31 out of     31  100%
    Number of Slices containing unrelated logic:         0 out of     31    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           56 out of  4,704    1%
      Number used as logic:                        46
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              14
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  656
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  89 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   31 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989765) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
....
Phase 6.8 (Checksum:98fe35) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 241 unrouted;       REAL time: 0 secs 

Phase 2: 208 unrouted;       REAL time: 0 secs 

Phase 3: 49 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   34 |  0.206     |  0.790      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Fri Aug 05 09:16:43 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/dds(9854)_test(sin_cos)/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/dds(9854)_test(sin_cos)/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 55.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...
Loading device for application Rf_Device from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sincos, actual ratio is 1.
FlipFlop count_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      38  out of   2352     1%  
 Number of Slice Flip Flops:            39  out of   4704     0%  
 Number of 4 input LUTs:                55  out of   4704     1%  
 Number of bonded IOBs:                 18  out of    144    12%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 39    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.671ns (Maximum Frequency: 103.402MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: 12.342ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd e:\dds(9854)_test(sin_cos)/_ngo -nt
timestamp -uc sincos.ucf -p xc2s200-pq208-5 sincos.ngc sincos.ngd 

Reading NGO file 'E:/dds(9854)_test(sin_cos)/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2s200pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        25 out of  4,704    1%
  Number of 4 input LUTs:            47 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          30 out of  2,352    1%
    Number of Slices containing only related logic:     30 out of     30  100%
    Number of Slices containing unrelated logic:         0 out of     30    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           57 out of  4,704    1%
      Number used as logic:                        47
      Number used as a route-thru:                 10
   Number of bonded IOBs:            17 out of    140   12%
      IOB Flip Flops:                              14
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  654
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  89 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "sincos_map.mrp" for details.




Started process "Place & Route".




Constraints file: sincos.pcf.
Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 2.375 Volts. (default - Range: 2.375 to 2.625 Volts)


Device speed data version:  "PRODUCTION 1.27 2005-01-22".


Device Utilization Summary:

   Number of GCLKs                     1 out of 4      25%
   Number of External GCLKIOBs         1 out of 4      25%
      Number of LOCed GCLKIOBs         1 out of 1     100%

   Number of External IOBs            17 out of 140    12%
      Number of LOCed IOBs            17 out of 17    100%

   Number of SLICEs                   30 out of 2352    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989760) REAL time: 0 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.23
Phase 3.23 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 0 secs 

Phase 6.8
..
Phase 6.8 (Checksum:990dad) REAL time: 0 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 0 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 0 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 0 secs 

Writing design to file sincos.ncd


Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

Starting Router

Phase 1: 246 unrouted;       REAL time: 0 secs 

Phase 2: 213 unrouted;       REAL time: 0 secs 

Phase 3: 52 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      GCLKBUF2| No   |   34 |  0.210     |  0.794      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  64 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file sincos.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file 'v200.nph' in environment
C:/Xilinx.
   "sincos" is an NCD, version 3.1, device xc2s200, package pq208, speed -5

Analysis completed Fri Aug 05 09:18:09 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 0 secs 







Started process "Generate Programming File".


