<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/afs/inf.ed.ac.uk/group/teaching/cd/Xilinx132/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 5 -tsi top.tsi -a -s 4 -u 20 -n 5 -xml top.twx top.ncd -o
top.twr top.pcf -ucf constraints.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="fg320"><twDevName>xc3s500e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2011-06-20</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twAdvRpt="TRUE" dlyHyperLnks="t" ><twItemLimit>5</twItemLimit><twUnconst></twUnconst><twUnconstLimit>20</twUnconstLimit><twEndptLimit>5</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2700 - Timing constraints ignored because advanced analysis with offsets was specified.</twInfo><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PATH2SETUP" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">Default period analysis for net &quot;CLK_50MHz_IBUFG&quot; </twConstName><twItemCnt>8101</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>521</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.722</twMinPer></twConstHead><twPathRptBanner iPaths="278" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/row_7 (SLICE_X16Y45.G3), 278 paths
</twPathRptBanner><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.722</twTotDel><twSrc BELType="FF">columns_1</twSrc><twDest BELType="FF">u_vga/row_7</twDest><twDel>11.425</twDel><twSUTime>1.285</twSUTime><twTotPathDel>12.710</twTotPathDel><twClkSkew dest = "0.068" src = "0.080">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_1</twSrc><twDest BELType='FF'>u_vga/row_7</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>columns&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;7&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y45.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y45.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;7&gt;</twComp><twBEL>u_vga/row_mux0000&lt;0&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;0&gt;</twBEL><twBEL>u_vga/row_7</twBEL></twPathDel><twLogDel>6.364</twLogDel><twRouteDel>6.346</twRouteDel><twTotDel>12.710</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.626</twTotDel><twSrc BELType="FF">columns_0</twSrc><twDest BELType="FF">u_vga/row_7</twDest><twDel>11.329</twDel><twSUTime>1.285</twSUTime><twTotPathDel>12.614</twTotPathDel><twClkSkew dest = "0.068" src = "0.080">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_0</twSrc><twDest BELType='FF'>u_vga/row_7</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>columns&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;7&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y45.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y45.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;7&gt;</twComp><twBEL>u_vga/row_mux0000&lt;0&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;0&gt;</twBEL><twBEL>u_vga/row_7</twBEL></twPathDel><twLogDel>6.360</twLogDel><twRouteDel>6.254</twRouteDel><twTotDel>12.614</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.609</twTotDel><twSrc BELType="FF">columns_1</twSrc><twDest BELType="FF">u_vga/row_7</twDest><twDel>11.312</twDel><twSUTime>1.285</twSUTime><twTotPathDel>12.597</twTotPathDel><twClkSkew dest = "0.068" src = "0.080">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_1</twSrc><twDest BELType='FF'>u_vga/row_7</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>columns&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y45.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y45.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;7&gt;</twComp><twBEL>u_vga/row_mux0000&lt;0&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;0&gt;</twBEL><twBEL>u_vga/row_7</twBEL></twPathDel><twLogDel>6.251</twLogDel><twRouteDel>6.346</twRouteDel><twTotDel>12.597</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.513</twTotDel><twSrc BELType="FF">columns_0</twSrc><twDest BELType="FF">u_vga/row_7</twDest><twDel>11.216</twDel><twSUTime>1.285</twSUTime><twTotPathDel>12.501</twTotPathDel><twClkSkew dest = "0.068" src = "0.080">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_0</twSrc><twDest BELType='FF'>u_vga/row_7</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>columns&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y45.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y45.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;7&gt;</twComp><twBEL>u_vga/row_mux0000&lt;0&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;0&gt;</twBEL><twBEL>u_vga/row_7</twBEL></twPathDel><twLogDel>6.247</twLogDel><twRouteDel>6.254</twRouteDel><twTotDel>12.501</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.232</twTotDel><twSrc BELType="FF">columns_1</twSrc><twDest BELType="FF">u_vga/row_7</twDest><twDel>10.935</twDel><twSUTime>1.285</twSUTime><twTotPathDel>12.220</twTotPathDel><twClkSkew dest = "0.068" src = "0.080">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_1</twSrc><twDest BELType='FF'>u_vga/row_7</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>columns&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;6&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;6&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y45.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y45.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;7&gt;</twComp><twBEL>u_vga/row_mux0000&lt;0&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;0&gt;</twBEL><twBEL>u_vga/row_7</twBEL></twPathDel><twLogDel>6.478</twLogDel><twRouteDel>5.742</twRouteDel><twTotDel>12.220</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="278" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/row_1 (SLICE_X17Y44.G2), 278 paths
</twPathRptBanner><twPathRpt anchorID="18"><twUnconstPath anchorID="19" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.649</twTotDel><twSrc BELType="FF">columns_1</twSrc><twDest BELType="FF">u_vga/row_1</twDest><twDel>11.479</twDel><twSUTime>1.158</twSUTime><twTotPathDel>12.637</twTotPathDel><twClkSkew dest = "0.068" src = "0.080">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_1</twSrc><twDest BELType='FF'>u_vga/row_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>columns&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;7&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y44.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y44.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_vga/row&lt;1&gt;</twComp><twBEL>u_vga/row_mux0000&lt;6&gt;2</twBEL><twBEL>u_vga/row_mux0000&lt;6&gt;_f5</twBEL><twBEL>u_vga/row_1</twBEL></twPathDel><twLogDel>6.237</twLogDel><twRouteDel>6.400</twRouteDel><twTotDel>12.637</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>49.4</twPctLog><twPctRoute>50.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="20"><twUnconstPath anchorID="21" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.553</twTotDel><twSrc BELType="FF">columns_0</twSrc><twDest BELType="FF">u_vga/row_1</twDest><twDel>11.383</twDel><twSUTime>1.158</twSUTime><twTotPathDel>12.541</twTotPathDel><twClkSkew dest = "0.068" src = "0.080">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_0</twSrc><twDest BELType='FF'>u_vga/row_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>columns&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;7&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y44.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y44.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_vga/row&lt;1&gt;</twComp><twBEL>u_vga/row_mux0000&lt;6&gt;2</twBEL><twBEL>u_vga/row_mux0000&lt;6&gt;_f5</twBEL><twBEL>u_vga/row_1</twBEL></twPathDel><twLogDel>6.233</twLogDel><twRouteDel>6.308</twRouteDel><twTotDel>12.541</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.536</twTotDel><twSrc BELType="FF">columns_1</twSrc><twDest BELType="FF">u_vga/row_1</twDest><twDel>11.366</twDel><twSUTime>1.158</twSUTime><twTotPathDel>12.524</twTotPathDel><twClkSkew dest = "0.068" src = "0.080">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_1</twSrc><twDest BELType='FF'>u_vga/row_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>columns&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y44.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y44.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_vga/row&lt;1&gt;</twComp><twBEL>u_vga/row_mux0000&lt;6&gt;2</twBEL><twBEL>u_vga/row_mux0000&lt;6&gt;_f5</twBEL><twBEL>u_vga/row_1</twBEL></twPathDel><twLogDel>6.124</twLogDel><twRouteDel>6.400</twRouteDel><twTotDel>12.524</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.440</twTotDel><twSrc BELType="FF">columns_0</twSrc><twDest BELType="FF">u_vga/row_1</twDest><twDel>11.270</twDel><twSUTime>1.158</twSUTime><twTotPathDel>12.428</twTotPathDel><twClkSkew dest = "0.068" src = "0.080">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_0</twSrc><twDest BELType='FF'>u_vga/row_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>columns&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y44.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y44.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_vga/row&lt;1&gt;</twComp><twBEL>u_vga/row_mux0000&lt;6&gt;2</twBEL><twBEL>u_vga/row_mux0000&lt;6&gt;_f5</twBEL><twBEL>u_vga/row_1</twBEL></twPathDel><twLogDel>6.120</twLogDel><twRouteDel>6.308</twRouteDel><twTotDel>12.428</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.159</twTotDel><twSrc BELType="FF">columns_1</twSrc><twDest BELType="FF">u_vga/row_1</twDest><twDel>10.989</twDel><twSUTime>1.158</twSUTime><twTotPathDel>12.147</twTotPathDel><twClkSkew dest = "0.068" src = "0.080">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_1</twSrc><twDest BELType='FF'>u_vga/row_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>columns&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;6&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;6&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y44.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y44.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_vga/row&lt;1&gt;</twComp><twBEL>u_vga/row_mux0000&lt;6&gt;2</twBEL><twBEL>u_vga/row_mux0000&lt;6&gt;_f5</twBEL><twBEL>u_vga/row_1</twBEL></twPathDel><twLogDel>6.351</twLogDel><twRouteDel>5.796</twRouteDel><twTotDel>12.147</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="278" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/row_4 (SLICE_X18Y45.G3), 278 paths
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.407</twTotDel><twSrc BELType="FF">columns_1</twSrc><twDest BELType="FF">u_vga/row_4</twDest><twDel>11.110</twDel><twSUTime>1.285</twSUTime><twTotPathDel>12.395</twTotPathDel><twClkSkew dest = "0.024" src = "0.036">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_1</twSrc><twDest BELType='FF'>u_vga/row_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>columns&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;7&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y45.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y45.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;4&gt;</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;2</twBEL><twBEL>u_vga/row_mux0000&lt;3&gt;_f5</twBEL><twBEL>u_vga/row_4</twBEL></twPathDel><twLogDel>6.364</twLogDel><twRouteDel>6.031</twRouteDel><twTotDel>12.395</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.311</twTotDel><twSrc BELType="FF">columns_0</twSrc><twDest BELType="FF">u_vga/row_4</twDest><twDel>11.014</twDel><twSUTime>1.285</twSUTime><twTotPathDel>12.299</twTotPathDel><twClkSkew dest = "0.024" src = "0.036">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_0</twSrc><twDest BELType='FF'>u_vga/row_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>columns&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;7&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y45.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y45.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;4&gt;</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;2</twBEL><twBEL>u_vga/row_mux0000&lt;3&gt;_f5</twBEL><twBEL>u_vga/row_4</twBEL></twPathDel><twLogDel>6.360</twLogDel><twRouteDel>5.939</twRouteDel><twTotDel>12.299</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="32"><twUnconstPath anchorID="33" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.294</twTotDel><twSrc BELType="FF">columns_1</twSrc><twDest BELType="FF">u_vga/row_4</twDest><twDel>10.997</twDel><twSUTime>1.285</twSUTime><twTotPathDel>12.282</twTotPathDel><twClkSkew dest = "0.024" src = "0.036">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_1</twSrc><twDest BELType='FF'>u_vga/row_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>columns&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y45.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y45.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;4&gt;</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;2</twBEL><twBEL>u_vga/row_mux0000&lt;3&gt;_f5</twBEL><twBEL>u_vga/row_4</twBEL></twPathDel><twLogDel>6.251</twLogDel><twRouteDel>6.031</twRouteDel><twTotDel>12.282</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="34"><twUnconstPath anchorID="35" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.198</twTotDel><twSrc BELType="FF">columns_0</twSrc><twDest BELType="FF">u_vga/row_4</twDest><twDel>10.901</twDel><twSUTime>1.285</twSUTime><twTotPathDel>12.186</twTotPathDel><twClkSkew dest = "0.024" src = "0.036">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_0</twSrc><twDest BELType='FF'>u_vga/row_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>columns&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y45.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y45.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;4&gt;</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;2</twBEL><twBEL>u_vga/row_mux0000&lt;3&gt;_f5</twBEL><twBEL>u_vga/row_4</twBEL></twPathDel><twLogDel>6.247</twLogDel><twRouteDel>5.939</twRouteDel><twTotDel>12.186</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="36"><twUnconstPath anchorID="37" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.917</twTotDel><twSrc BELType="FF">columns_1</twSrc><twDest BELType="FF">u_vga/row_4</twDest><twDel>10.620</twDel><twSUTime>1.285</twSUTime><twTotPathDel>11.905</twTotPathDel><twClkSkew dest = "0.024" src = "0.036">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_1</twSrc><twDest BELType='FF'>u_vga/row_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>columns&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;6&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;6&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y45.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y45.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;4&gt;</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;2</twBEL><twBEL>u_vga/row_mux0000&lt;3&gt;_f5</twBEL><twBEL>u_vga/row_4</twBEL></twPathDel><twLogDel>6.478</twLogDel><twRouteDel>5.427</twRouteDel><twTotDel>11.905</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="278" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/row_6 (SLICE_X19Y45.G2), 278 paths
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstPath anchorID="39" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.334</twTotDel><twSrc BELType="FF">columns_1</twSrc><twDest BELType="FF">u_vga/row_6</twDest><twDel>11.164</twDel><twSUTime>1.158</twSUTime><twTotPathDel>12.322</twTotPathDel><twClkSkew dest = "0.024" src = "0.036">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_1</twSrc><twDest BELType='FF'>u_vga/row_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>columns&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;7&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_vga/row&lt;6&gt;</twComp><twBEL>u_vga/row_mux0000&lt;1&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;1&gt;</twBEL><twBEL>u_vga/row_6</twBEL></twPathDel><twLogDel>6.237</twLogDel><twRouteDel>6.085</twRouteDel><twTotDel>12.322</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="40"><twUnconstPath anchorID="41" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.238</twTotDel><twSrc BELType="FF">columns_0</twSrc><twDest BELType="FF">u_vga/row_6</twDest><twDel>11.068</twDel><twSUTime>1.158</twSUTime><twTotPathDel>12.226</twTotPathDel><twClkSkew dest = "0.024" src = "0.036">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_0</twSrc><twDest BELType='FF'>u_vga/row_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>columns&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;7&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_vga/row&lt;6&gt;</twComp><twBEL>u_vga/row_mux0000&lt;1&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;1&gt;</twBEL><twBEL>u_vga/row_6</twBEL></twPathDel><twLogDel>6.233</twLogDel><twRouteDel>5.993</twRouteDel><twTotDel>12.226</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="42"><twUnconstPath anchorID="43" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.221</twTotDel><twSrc BELType="FF">columns_1</twSrc><twDest BELType="FF">u_vga/row_6</twDest><twDel>11.051</twDel><twSUTime>1.158</twSUTime><twTotPathDel>12.209</twTotPathDel><twClkSkew dest = "0.024" src = "0.036">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_1</twSrc><twDest BELType='FF'>u_vga/row_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>columns&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_vga/row&lt;6&gt;</twComp><twBEL>u_vga/row_mux0000&lt;1&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;1&gt;</twBEL><twBEL>u_vga/row_6</twBEL></twPathDel><twLogDel>6.124</twLogDel><twRouteDel>6.085</twRouteDel><twTotDel>12.209</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="44"><twUnconstPath anchorID="45" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.125</twTotDel><twSrc BELType="FF">columns_0</twSrc><twDest BELType="FF">u_vga/row_6</twDest><twDel>10.955</twDel><twSUTime>1.158</twSUTime><twTotPathDel>12.113</twTotPathDel><twClkSkew dest = "0.024" src = "0.036">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_0</twSrc><twDest BELType='FF'>u_vga/row_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>columns&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_vga/row&lt;6&gt;</twComp><twBEL>u_vga/row_mux0000&lt;1&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;1&gt;</twBEL><twBEL>u_vga/row_6</twBEL></twPathDel><twLogDel>6.120</twLogDel><twRouteDel>5.993</twRouteDel><twTotDel>12.113</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="46"><twUnconstPath anchorID="47" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.844</twTotDel><twSrc BELType="FF">columns_1</twSrc><twDest BELType="FF">u_vga/row_6</twDest><twDel>10.674</twDel><twSUTime>1.158</twSUTime><twTotPathDel>11.832</twTotPathDel><twClkSkew dest = "0.024" src = "0.036">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_1</twSrc><twDest BELType='FF'>u_vga/row_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>columns&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;6&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;6&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_vga/row&lt;6&gt;</twComp><twBEL>u_vga/row_mux0000&lt;1&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;1&gt;</twBEL><twBEL>u_vga/row_6</twBEL></twPathDel><twLogDel>6.351</twLogDel><twRouteDel>5.481</twRouteDel><twTotDel>11.832</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="278" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/row_2 (SLICE_X19Y44.G2), 278 paths
</twPathRptBanner><twPathRpt anchorID="48"><twUnconstPath anchorID="49" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.334</twTotDel><twSrc BELType="FF">columns_1</twSrc><twDest BELType="FF">u_vga/row_2</twDest><twDel>11.164</twDel><twSUTime>1.158</twSUTime><twTotPathDel>12.322</twTotPathDel><twClkSkew dest = "0.024" src = "0.036">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_1</twSrc><twDest BELType='FF'>u_vga/row_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>columns&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;7&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_vga/row&lt;2&gt;</twComp><twBEL>u_vga/row_mux0000&lt;5&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;5&gt;</twBEL><twBEL>u_vga/row_2</twBEL></twPathDel><twLogDel>6.237</twLogDel><twRouteDel>6.085</twRouteDel><twTotDel>12.322</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="50"><twUnconstPath anchorID="51" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.238</twTotDel><twSrc BELType="FF">columns_0</twSrc><twDest BELType="FF">u_vga/row_2</twDest><twDel>11.068</twDel><twSUTime>1.158</twSUTime><twTotPathDel>12.226</twTotPathDel><twClkSkew dest = "0.024" src = "0.036">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_0</twSrc><twDest BELType='FF'>u_vga/row_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>columns&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;7&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_vga/row&lt;2&gt;</twComp><twBEL>u_vga/row_mux0000&lt;5&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;5&gt;</twBEL><twBEL>u_vga/row_2</twBEL></twPathDel><twLogDel>6.233</twLogDel><twRouteDel>5.993</twRouteDel><twTotDel>12.226</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="52"><twUnconstPath anchorID="53" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.221</twTotDel><twSrc BELType="FF">columns_1</twSrc><twDest BELType="FF">u_vga/row_2</twDest><twDel>11.051</twDel><twSUTime>1.158</twSUTime><twTotPathDel>12.209</twTotPathDel><twClkSkew dest = "0.024" src = "0.036">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_1</twSrc><twDest BELType='FF'>u_vga/row_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>columns&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_vga/row&lt;2&gt;</twComp><twBEL>u_vga/row_mux0000&lt;5&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;5&gt;</twBEL><twBEL>u_vga/row_2</twBEL></twPathDel><twLogDel>6.124</twLogDel><twRouteDel>6.085</twRouteDel><twTotDel>12.209</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="54"><twUnconstPath anchorID="55" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.125</twTotDel><twSrc BELType="FF">columns_0</twSrc><twDest BELType="FF">u_vga/row_2</twDest><twDel>10.955</twDel><twSUTime>1.158</twSUTime><twTotPathDel>12.113</twTotPathDel><twClkSkew dest = "0.024" src = "0.036">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_0</twSrc><twDest BELType='FF'>u_vga/row_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>columns&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y21.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_vga/row&lt;2&gt;</twComp><twBEL>u_vga/row_mux0000&lt;5&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;5&gt;</twBEL><twBEL>u_vga/row_2</twBEL></twPathDel><twLogDel>6.120</twLogDel><twRouteDel>5.993</twRouteDel><twTotDel>12.113</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="56"><twUnconstPath anchorID="57" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.844</twTotDel><twSrc BELType="FF">columns_1</twSrc><twDest BELType="FF">u_vga/row_2</twDest><twDel>10.674</twDel><twSUTime>1.158</twSUTime><twTotPathDel>11.832</twTotPathDel><twClkSkew dest = "0.024" src = "0.036">0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_1</twSrc><twDest BELType='FF'>u_vga/row_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X25Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>columns&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;6&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;6&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N17</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/N48</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>u_vga/row&lt;2&gt;</twComp><twBEL>u_vga/row_mux0000&lt;5&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;5&gt;</twBEL><twBEL>u_vga/row_2</twBEL></twPathDel><twLogDel>6.351</twLogDel><twRouteDel>5.481</twRouteDel><twTotDel>11.832</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="58" twConstType="OFFSETINCLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">Default OFFSET IN BEFORE analysis for clock &quot;CLK_50MHz_IBUFG&quot; </twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.672</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_rx_line/U_retime0 (U8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twUnconstOffIn anchorID="60" twDataPathType="twDataPathMaxDelay"><twOff>4.672</twOff><twSrc BELType="PAD">UART_RX</twSrc><twDest BELType="FF">u_rx_line/U_retime0</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="8"><twSrc BELType='PAD'>UART_RX</twSrc><twDest BELType='FF'>u_rx_line/U_retime0</twDest><twLogLvls>0</twLogLvls><twSrcSite>U8.PAD</twSrcSite><twPathDel><twSite>U8.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">7.490</twDelInfo><twComp>UART_RX</twComp><twBEL>UART_RX</twBEL><twBEL>UART_RX_IBUF</twBEL><twBEL>UART_RX.IFD_DELAY</twBEL><twBEL>u_rx_line/U_retime0</twBEL></twPathDel><twLogDel>7.490</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>7.490</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_rx_line/U_retime0</twDest><twLogLvls>2</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>CLK_50MHz_IBUFG_BUFG</twComp><twBEL>CLK_50MHz_IBUFG_BUFG.GCLKMUX</twBEL><twBEL>CLK_50MHz_IBUFG_BUFG</twBEL></twPathDel><twPathDel><twSite>U8.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>CLK_50MHz_IBUFG</twComp></twPathDel><twLogDel>2.632</twLogDel><twRouteDel>0.186</twRouteDel><twTotDel>2.818</twTotDel><twPctLog>93.4</twPctLog><twPctRoute>6.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_rx_line/writeen (SLICE_X28Y44.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twUnconstOffIn anchorID="62" twDataPathType="twDataPathMaxDelay"><twOff>1.936</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">u_rx_line/writeen</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>u_rx_line/writeen</twDest><twLogLvls>1</twLogLvls><twSrcSite>D18.PAD</twSrcSite><twPathDel><twSite>D18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.726</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>133</twFanCnt><twDelInfo twEdge="twFalling">2.462</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.555</twDelInfo><twComp>u_rx_line/writeen</twComp><twBEL>u_rx_line/writeen</twBEL></twPathDel><twLogDel>2.281</twLogDel><twRouteDel>2.462</twRouteDel><twTotDel>4.743</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_rx_line/writeen</twDest><twLogLvls>2</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>CLK_50MHz_IBUFG_BUFG</twComp><twBEL>CLK_50MHz_IBUFG_BUFG.GCLKMUX</twBEL><twBEL>CLK_50MHz_IBUFG_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>CLK_50MHz_IBUFG</twComp></twPathDel><twLogDel>2.632</twLogDel><twRouteDel>0.175</twRouteDel><twTotDel>2.807</twTotDel><twPctLog>93.8</twPctLog><twPctRoute>6.2</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="63" twConstType="PATH2SETUP" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">Default period analysis for net &quot;CLK_108MHz&quot; </twConstName><twItemCnt>2853</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>370</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.170</twMinPer></twConstHead><twPathRptBanner iPaths="216" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/u_dotaddr/u_mult/result_13 (SLICE_X55Y24.CIN), 216 paths
</twPathRptBanner><twPathRpt anchorID="64"><twUnconstPath anchorID="65" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.170</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_4</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/result_13</twDest><twDel>8.149</twDel><twSUTime>1.002</twSUTime><twTotPathDel>9.151</twTotPathDel><twClkSkew dest = "0.069" src = "0.088">0.019</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_4</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/result_13</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X54Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X54Y18.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;5&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_4</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P2</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">3.657</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.228</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result_mult0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;2&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut&lt;2&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;2&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;4&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;4&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;6&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;6&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;8&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;8&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;10&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;10&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y24.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;12&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;12&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor&lt;13&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/result_13</twBEL></twPathDel><twLogDel>6.945</twLogDel><twRouteDel>2.206</twRouteDel><twTotDel>9.151</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>75.9</twPctLog><twPctRoute>24.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="66"><twUnconstPath anchorID="67" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.145</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_5</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/result_13</twDest><twDel>8.124</twDel><twSUTime>1.002</twSUTime><twTotPathDel>9.126</twTotPathDel><twClkSkew dest = "0.069" src = "0.088">0.019</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_5</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/result_13</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X54Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X54Y18.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;5&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_5</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P2</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">3.657</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.228</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result_mult0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;2&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut&lt;2&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;2&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;4&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;4&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;6&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;6&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;8&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;8&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;10&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;10&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y24.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;12&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;12&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor&lt;13&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/result_13</twBEL></twPathDel><twLogDel>6.885</twLogDel><twRouteDel>2.241</twRouteDel><twTotDel>9.126</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>75.4</twPctLog><twPctRoute>24.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="68"><twUnconstPath anchorID="69" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.143</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_4</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/result_13</twDest><twDel>8.122</twDel><twSUTime>1.002</twSUTime><twTotPathDel>9.124</twTotPathDel><twClkSkew dest = "0.069" src = "0.088">0.019</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_4</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/result_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X54Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X54Y18.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;5&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_4</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P9</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.525</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result_mult0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;8&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/result_mult0000&lt;9&gt;_rt</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;10&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;10&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y24.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;12&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;12&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor&lt;13&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/result_13</twBEL></twPathDel><twLogDel>7.298</twLogDel><twRouteDel>1.826</twRouteDel><twTotDel>9.124</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>80.0</twPctLog><twPctRoute>20.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="70"><twUnconstPath anchorID="71" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.141</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_8</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/result_13</twDest><twDel>8.120</twDel><twSUTime>1.002</twSUTime><twTotPathDel>9.122</twTotPathDel><twClkSkew dest = "0.069" src = "0.088">0.019</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_8</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/result_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X54Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X54Y19.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;9&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_8</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P9</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.525</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result_mult0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;8&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/result_mult0000&lt;9&gt;_rt</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;10&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;10&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y24.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;12&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;12&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor&lt;13&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/result_13</twBEL></twPathDel><twLogDel>7.298</twLogDel><twRouteDel>1.824</twRouteDel><twTotDel>9.122</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>80.0</twPctLog><twPctRoute>20.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="72"><twUnconstPath anchorID="73" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.133</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_7</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/result_13</twDest><twDel>8.114</twDel><twSUTime>1.002</twSUTime><twTotPathDel>9.116</twTotPathDel><twClkSkew dest = "0.069" src = "0.086">0.017</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_7</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/result_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X55Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X55Y12.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;7&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_7</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P9</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.525</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result_mult0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;8&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/result_mult0000&lt;9&gt;_rt</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;10&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;10&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y24.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;12&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;12&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor&lt;13&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/result_13</twBEL></twPathDel><twLogDel>7.237</twLogDel><twRouteDel>1.879</twRouteDel><twTotDel>9.116</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>79.4</twPctLog><twPctRoute>20.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="184" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/u_dotaddr/u_mult/result_11 (SLICE_X55Y23.CIN), 184 paths
</twPathRptBanner><twPathRpt anchorID="74"><twUnconstPath anchorID="75" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.051</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_4</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/result_11</twDest><twDel>8.031</twDel><twSUTime>1.002</twSUTime><twTotPathDel>9.033</twTotPathDel><twClkSkew dest = "0.070" src = "0.088">0.018</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_4</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/result_11</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X54Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X54Y18.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;5&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_4</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P2</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">3.657</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.228</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result_mult0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;2&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut&lt;2&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;2&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;4&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;4&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;6&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;6&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;8&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;8&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y23.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;10&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;10&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor&lt;11&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/result_11</twBEL></twPathDel><twLogDel>6.827</twLogDel><twRouteDel>2.206</twRouteDel><twTotDel>9.033</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>75.6</twPctLog><twPctRoute>24.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="76"><twUnconstPath anchorID="77" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.026</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_5</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/result_11</twDest><twDel>8.006</twDel><twSUTime>1.002</twSUTime><twTotPathDel>9.008</twTotPathDel><twClkSkew dest = "0.070" src = "0.088">0.018</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_5</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/result_11</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X54Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X54Y18.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;5&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_5</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P2</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">3.657</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.228</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result_mult0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;2&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut&lt;2&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;2&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;4&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;4&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;6&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;6&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;8&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;8&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y23.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;10&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;10&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor&lt;11&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/result_11</twBEL></twPathDel><twLogDel>6.767</twLogDel><twRouteDel>2.241</twRouteDel><twTotDel>9.008</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>75.1</twPctLog><twPctRoute>24.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="78"><twUnconstPath anchorID="79" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.024</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_4</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/result_11</twDest><twDel>8.004</twDel><twSUTime>1.002</twSUTime><twTotPathDel>9.006</twTotPathDel><twClkSkew dest = "0.070" src = "0.088">0.018</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_4</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/result_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X54Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X54Y18.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;5&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_4</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P9</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.525</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result_mult0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;8&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/result_mult0000&lt;9&gt;_rt</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y23.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;10&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;10&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor&lt;11&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/result_11</twBEL></twPathDel><twLogDel>7.180</twLogDel><twRouteDel>1.826</twRouteDel><twTotDel>9.006</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>79.7</twPctLog><twPctRoute>20.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="80"><twUnconstPath anchorID="81" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.022</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_8</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/result_11</twDest><twDel>8.002</twDel><twSUTime>1.002</twSUTime><twTotPathDel>9.004</twTotPathDel><twClkSkew dest = "0.070" src = "0.088">0.018</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_8</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/result_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X54Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X54Y19.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;9&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_8</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P9</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.525</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result_mult0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;8&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/result_mult0000&lt;9&gt;_rt</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y23.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;10&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;10&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor&lt;11&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/result_11</twBEL></twPathDel><twLogDel>7.180</twLogDel><twRouteDel>1.824</twRouteDel><twTotDel>9.004</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>79.7</twPctLog><twPctRoute>20.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="82"><twUnconstPath anchorID="83" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.014</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_7</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/result_11</twDest><twDel>7.996</twDel><twSUTime>1.002</twSUTime><twTotPathDel>8.998</twTotPathDel><twClkSkew dest = "0.070" src = "0.086">0.016</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_7</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/result_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X55Y12.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;7&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_7</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P9</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.525</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result_mult0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;8&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/result_mult0000&lt;9&gt;_rt</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y23.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;10&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;10&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor&lt;11&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/result_11</twBEL></twPathDel><twLogDel>7.119</twLogDel><twRouteDel>1.879</twRouteDel><twTotDel>8.998</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>79.1</twPctLog><twPctRoute>20.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="152" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/u_dotaddr/u_mult/result_9 (SLICE_X55Y22.CIN), 152 paths
</twPathRptBanner><twPathRpt anchorID="84"><twUnconstPath anchorID="85" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.933</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_4</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/result_9</twDest><twDel>7.913</twDel><twSUTime>1.002</twSUTime><twTotPathDel>8.915</twTotPathDel><twClkSkew dest = "0.070" src = "0.088">0.018</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_4</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/result_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X54Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X54Y18.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;5&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_4</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P2</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">3.657</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.228</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result_mult0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;2&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut&lt;2&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;2&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;4&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;4&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;6&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;6&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y22.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;8&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;8&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor&lt;9&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/result_9</twBEL></twPathDel><twLogDel>6.709</twLogDel><twRouteDel>2.206</twRouteDel><twTotDel>8.915</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>75.3</twPctLog><twPctRoute>24.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="86"><twUnconstPath anchorID="87" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.908</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_5</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/result_9</twDest><twDel>7.888</twDel><twSUTime>1.002</twSUTime><twTotPathDel>8.890</twTotPathDel><twClkSkew dest = "0.070" src = "0.088">0.018</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_5</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/result_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X54Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X54Y18.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;5&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_5</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P2</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">3.657</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.228</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result_mult0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;2&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut&lt;2&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;2&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;4&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;4&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;6&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;6&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y22.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;8&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;8&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor&lt;9&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/result_9</twBEL></twPathDel><twLogDel>6.649</twLogDel><twRouteDel>2.241</twRouteDel><twTotDel>8.890</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>74.8</twPctLog><twPctRoute>25.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="88"><twUnconstPath anchorID="89" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.851</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_4</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/result_9</twDest><twDel>7.831</twDel><twSUTime>1.002</twSUTime><twTotPathDel>8.833</twTotPathDel><twClkSkew dest = "0.070" src = "0.088">0.018</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_4</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/result_9</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X54Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X54Y18.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;5&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_4</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P1</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">3.657</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y18.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result_mult0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y18.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;0&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut&lt;1&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;2&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;2&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;4&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;4&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;6&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;6&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y22.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;8&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;8&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor&lt;9&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/result_9</twBEL></twPathDel><twLogDel>6.666</twLogDel><twRouteDel>2.167</twRouteDel><twTotDel>8.833</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>75.5</twPctLog><twPctRoute>24.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="90"><twUnconstPath anchorID="91" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.755</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_4</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/result_9</twDest><twDel>7.735</twDel><twSUTime>1.002</twSUTime><twTotPathDel>8.737</twTotPathDel><twClkSkew dest = "0.070" src = "0.088">0.018</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_4</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/result_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X54Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X54Y18.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;5&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_4</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P5</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">3.657</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y20.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result_mult0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y20.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;4&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut&lt;5&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;6&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;6&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y22.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;8&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;8&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor&lt;9&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/result_9</twBEL></twPathDel><twLogDel>6.430</twLogDel><twRouteDel>2.307</twRouteDel><twTotDel>8.737</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>73.6</twPctLog><twPctRoute>26.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="92"><twUnconstPath anchorID="93" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.753</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_8</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/result_9</twDest><twDel>7.733</twDel><twSUTime>1.002</twSUTime><twTotPathDel>8.735</twTotPathDel><twClkSkew dest = "0.070" src = "0.088">0.018</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_8</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/result_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X54Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X54Y19.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;9&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_8</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P5</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">3.657</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y20.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result_mult0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y20.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;4&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut&lt;5&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;6&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;6&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y22.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;8&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;8&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor&lt;9&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/result_9</twBEL></twPathDel><twLogDel>6.430</twLogDel><twRouteDel>2.305</twRouteDel><twTotDel>8.735</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>73.6</twPctLog><twPctRoute>26.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="248" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/u_dotaddr/u_mult/result_14 (SLICE_X55Y25.CIN), 248 paths
</twPathRptBanner><twPathRpt anchorID="94"><twUnconstPath anchorID="95" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.881</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_4</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/result_14</twDest><twDel>8.267</twDel><twSUTime>0.595</twSUTime><twTotPathDel>8.862</twTotPathDel><twClkSkew dest = "0.069" src = "0.088">0.019</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_4</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/result_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X54Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X54Y18.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;5&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_4</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P2</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">3.657</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.228</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result_mult0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;2&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut&lt;2&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;2&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;4&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;4&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;6&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;6&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;8&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;8&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;10&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;10&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;12&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;12&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;14&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor&lt;14&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/result_14</twBEL></twPathDel><twLogDel>6.656</twLogDel><twRouteDel>2.206</twRouteDel><twTotDel>8.862</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>75.1</twPctLog><twPctRoute>24.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="96"><twUnconstPath anchorID="97" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.856</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_5</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/result_14</twDest><twDel>8.242</twDel><twSUTime>0.595</twSUTime><twTotPathDel>8.837</twTotPathDel><twClkSkew dest = "0.069" src = "0.088">0.019</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_5</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/result_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X54Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X54Y18.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;5&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_5</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P2</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">3.657</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.228</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result_mult0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;2&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_lut&lt;2&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;2&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;4&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;4&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;6&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;6&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;8&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;8&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;10&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;10&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;12&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;12&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;14&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor&lt;14&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/result_14</twBEL></twPathDel><twLogDel>6.596</twLogDel><twRouteDel>2.241</twRouteDel><twTotDel>8.837</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>74.6</twPctLog><twPctRoute>25.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="98"><twUnconstPath anchorID="99" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.854</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_4</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/result_14</twDest><twDel>8.240</twDel><twSUTime>0.595</twSUTime><twTotPathDel>8.835</twTotPathDel><twClkSkew dest = "0.069" src = "0.088">0.019</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_4</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/result_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X54Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X54Y18.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;5&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_4</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P9</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.525</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result_mult0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;8&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/result_mult0000&lt;9&gt;_rt</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;10&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;10&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;12&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;12&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;14&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor&lt;14&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/result_14</twBEL></twPathDel><twLogDel>7.009</twLogDel><twRouteDel>1.826</twRouteDel><twTotDel>8.835</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>79.3</twPctLog><twPctRoute>20.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="100"><twUnconstPath anchorID="101" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.852</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_8</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/result_14</twDest><twDel>8.238</twDel><twSUTime>0.595</twSUTime><twTotPathDel>8.833</twTotPathDel><twClkSkew dest = "0.069" src = "0.088">0.019</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_8</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/result_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X54Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X54Y19.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;9&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_8</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P9</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.525</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result_mult0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;8&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/result_mult0000&lt;9&gt;_rt</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;10&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;10&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;12&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;12&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;14&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor&lt;14&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/result_14</twBEL></twPathDel><twLogDel>7.009</twLogDel><twRouteDel>1.824</twRouteDel><twTotDel>8.833</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>79.4</twPctLog><twPctRoute>20.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="102"><twUnconstPath anchorID="103" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.844</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_7</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/result_14</twDest><twDel>8.232</twDel><twSUTime>0.595</twSUTime><twTotPathDel>8.827</twTotPathDel><twClkSkew dest = "0.069" src = "0.086">0.017</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_7</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/result_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X55Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X55Y12.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;7&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_7</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P9</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.525</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult_result_mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result_mult0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y22.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;8&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/result_mult0000&lt;9&gt;_rt</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;10&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;10&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;12&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;12&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/result&lt;14&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/Madd_result_addsub0000_xor&lt;14&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/result_14</twBEL></twPathDel><twLogDel>6.948</twLogDel><twRouteDel>1.879</twRouteDel><twTotDel>8.827</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>78.7</twPctLog><twPctRoute>21.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/u_charmap/Mrom__varindex0000.A (RAMB16_X1Y7.ADDRA11), 13 paths
</twPathRptBanner><twPathRpt anchorID="104"><twUnconstPath anchorID="105" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.838</twTotDel><twSrc BELType="RAM">u_vga/ram0/u_ram0/Mram_prom2.A</twSrc><twDest BELType="RAM">u_vga/u_charmap/Mrom__varindex0000.A</twDest><twDel>8.427</twDel><twSUTime>0.377</twSUTime><twTotPathDel>8.804</twTotPathDel><twClkSkew dest = "0.101" src = "0.135">0.034</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>u_vga/ram0/u_ram0/Mram_prom2.A</twSrc><twDest BELType='RAM'>u_vga/u_charmap/Mrom__varindex0000.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOA1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>u_vga/ram0/u_ram0/Mram_prom2</twComp><twBEL>u_vga/ram0/u_ram0/Mram_prom2.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y41.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.926</twDelInfo><twComp>u_vga/ram0/outa0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y41.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/rama_data_out&lt;5&gt;</twComp><twBEL>u_vga/ram0/outa&lt;5&gt;40</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y41.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>u_vga/ram0/outa&lt;5&gt;40/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y41.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/rama_data_out&lt;5&gt;</twComp><twBEL>u_vga/ram0/outa&lt;5&gt;71</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y7.ADDRA11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.148</twDelInfo><twComp>u_vga/rama_data_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y7.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>u_vga/u_charmap/Mrom__varindex0000</twComp><twBEL>u_vga/u_charmap/Mrom__varindex0000.A</twBEL></twPathDel><twLogDel>4.707</twLogDel><twRouteDel>4.097</twRouteDel><twTotDel>8.804</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>53.5</twPctLog><twPctRoute>46.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="106"><twUnconstPath anchorID="107" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.807</twTotDel><twSrc BELType="RAM">u_vga/ram0/u_ram1/Mram_prom2.A</twSrc><twDest BELType="RAM">u_vga/u_charmap/Mrom__varindex0000.A</twDest><twDel>8.406</twDel><twSUTime>0.377</twSUTime><twTotPathDel>8.783</twTotPathDel><twClkSkew dest = "0.101" src = "0.125">0.024</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>u_vga/ram0/u_ram1/Mram_prom2.A</twSrc><twDest BELType='RAM'>u_vga/u_charmap/Mrom__varindex0000.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X1Y0.CLKA</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y0.DOA1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>u_vga/ram0/u_ram1/Mram_prom2</twComp><twBEL>u_vga/ram0/u_ram1/Mram_prom2.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y15.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>u_vga/ram0/outa1&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y15.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/ram0/outa&lt;6&gt;25</twComp><twBEL>u_vga/ram0/outa&lt;5&gt;25</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y41.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>u_vga/ram0/outa&lt;5&gt;25</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y41.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/rama_data_out&lt;5&gt;</twComp><twBEL>u_vga/ram0/outa&lt;5&gt;71</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y7.ADDRA11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.148</twDelInfo><twComp>u_vga/rama_data_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y7.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>u_vga/u_charmap/Mrom__varindex0000</twComp><twBEL>u_vga/u_charmap/Mrom__varindex0000.A</twBEL></twPathDel><twLogDel>4.707</twLogDel><twRouteDel>4.076</twRouteDel><twTotDel>8.783</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>53.6</twPctLog><twPctRoute>46.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="108"><twUnconstPath anchorID="109" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.651</twTotDel><twSrc BELType="RAM">u_vga/ram0/u_ram3/Mram_prom2.A</twSrc><twDest BELType="RAM">u_vga/u_charmap/Mrom__varindex0000.A</twDest><twDel>8.256</twDel><twSUTime>0.377</twSUTime><twTotPathDel>8.633</twTotPathDel><twClkSkew dest = "0.101" src = "0.119">0.018</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>u_vga/ram0/u_ram3/Mram_prom2.A</twSrc><twDest BELType='RAM'>u_vga/u_charmap/Mrom__varindex0000.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOA1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>u_vga/ram0/u_ram3/Mram_prom2</twComp><twBEL>u_vga/ram0/u_ram3/Mram_prom2.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y15.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>u_vga/ram0/outa3&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y15.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/ram0/outa&lt;6&gt;25</twComp><twBEL>u_vga/ram0/outa&lt;5&gt;25</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y41.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>u_vga/ram0/outa&lt;5&gt;25</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y41.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/rama_data_out&lt;5&gt;</twComp><twBEL>u_vga/ram0/outa&lt;5&gt;71</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y7.ADDRA11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.148</twDelInfo><twComp>u_vga/rama_data_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y7.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>u_vga/u_charmap/Mrom__varindex0000</twComp><twBEL>u_vga/u_charmap/Mrom__varindex0000.A</twBEL></twPathDel><twLogDel>4.707</twLogDel><twRouteDel>3.926</twRouteDel><twTotDel>8.633</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>54.5</twPctLog><twPctRoute>45.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="110"><twUnconstPath anchorID="111" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.092</twTotDel><twSrc BELType="RAM">u_vga/ram0/u_ram2/Mram_prom2.A</twSrc><twDest BELType="RAM">u_vga/u_charmap/Mrom__varindex0000.A</twDest><twDel>7.713</twDel><twSUTime>0.377</twSUTime><twTotPathDel>8.090</twTotPathDel><twClkSkew dest = "0.101" src = "0.103">0.002</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>u_vga/ram0/u_ram2/Mram_prom2.A</twSrc><twDest BELType='RAM'>u_vga/u_charmap/Mrom__varindex0000.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X1Y3.CLKA</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y3.DOA1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>u_vga/ram0/u_ram2/Mram_prom2</twComp><twBEL>u_vga/ram0/u_ram2/Mram_prom2.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y41.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>u_vga/ram0/outa2&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y41.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/rama_data_out&lt;5&gt;</twComp><twBEL>u_vga/ram0/outa&lt;5&gt;40</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y41.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>u_vga/ram0/outa&lt;5&gt;40/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y41.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/rama_data_out&lt;5&gt;</twComp><twBEL>u_vga/ram0/outa&lt;5&gt;71</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y7.ADDRA11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.148</twDelInfo><twComp>u_vga/rama_data_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y7.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>u_vga/u_charmap/Mrom__varindex0000</twComp><twBEL>u_vga/u_charmap/Mrom__varindex0000.A</twBEL></twPathDel><twLogDel>4.707</twLogDel><twRouteDel>3.383</twRouteDel><twTotDel>8.090</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="112"><twUnconstPath anchorID="113" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.885</twTotDel><twSrc BELType="RAM">u_vga/ram0/u_ram4/Mram_prom2.A</twSrc><twDest BELType="RAM">u_vga/u_charmap/Mrom__varindex0000.A</twDest><twDel>7.507</twDel><twSUTime>0.377</twSUTime><twTotPathDel>7.884</twTotPathDel><twClkSkew dest = "0.101" src = "0.102">0.001</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>u_vga/ram0/u_ram4/Mram_prom2.A</twSrc><twDest BELType='RAM'>u_vga/u_charmap/Mrom__varindex0000.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X1Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y2.DOA1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>u_vga/ram0/u_ram4/Mram_prom2</twComp><twBEL>u_vga/ram0/u_ram4/Mram_prom2.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y41.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>u_vga/ram0/outa4&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y41.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_vga/ram0/outa&lt;5&gt;11</twComp><twBEL>u_vga/ram0/outa&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y41.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>u_vga/ram0/outa&lt;5&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y41.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/rama_data_out&lt;5&gt;</twComp><twBEL>u_vga/ram0/outa&lt;5&gt;71</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y7.ADDRA11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.148</twDelInfo><twComp>u_vga/rama_data_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y7.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>u_vga/u_charmap/Mrom__varindex0000</twComp><twBEL>u_vga/u_charmap/Mrom__varindex0000.A</twBEL></twPathDel><twLogDel>4.652</twLogDel><twRouteDel>3.232</twRouteDel><twTotDel>7.884</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>59.0</twPctLog><twPctRoute>41.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="114" twConstType="OFFSETINCLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">Default OFFSET IN BEFORE analysis for clock &quot;CLK_108MHz&quot; </twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.300</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/u_charmap/Mrom__varindex0000.A (RAMB16_X1Y7.SSRA), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twUnconstOffIn anchorID="116" twDataPathType="twDataPathMaxDelay"><twOff>5.300</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="RAM">u_vga/u_charmap/Mrom__varindex0000.A</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='RAM'>u_vga/u_charmap/Mrom__varindex0000.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>D18.PAD</twSrcSite><twPathDel><twSite>D18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y48.G4</twSite><twDelType>net</twDelType><twFanCnt>133</twFanCnt><twDelInfo twEdge="twRising">3.045</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.704</twDelInfo><twComp>u_vga/u_charmap/N0</twComp><twBEL>u_vga/u_charmap/N01</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y7.SSRA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.993</twDelInfo><twComp>u_vga/u_charmap/N0</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y7.CLKA</twSite><twDelType>Tbrck</twDelType><twDelInfo twEdge="twFalling">0.705</twDelInfo><twComp>u_vga/u_charmap/Mrom__varindex0000</twComp><twBEL>u_vga/u_charmap/Mrom__varindex0000.A</twBEL></twPathDel><twLogDel>3.135</twLogDel><twRouteDel>4.038</twRouteDel><twTotDel>7.173</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='RAM'>u_vga/u_charmap/Mrom__varindex0000.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.014</twDelInfo><twComp>u_clockgen/DCM_SP_inst_0</twComp><twBEL>u_clockgen/DCM_SP_inst_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.634</twDelInfo><twComp>u_clockgen/CLK_180MHz</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.446</twDelInfo><twComp>u_clockgen/DCM_SP_inst_1</twComp><twBEL>u_clockgen/DCM_SP_inst_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>CLK_108MHz1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>CLK_108MHz_BUFG</twComp><twBEL>CLK_108MHz_BUFG.GCLKMUX</twBEL><twBEL>CLK_108MHz_BUFG</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y7.CLKA</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>CLK_108MHz</twComp></twPathDel><twLogDel>-1.828</twLogDel><twRouteDel>3.701</twRouteDel><twTotDel>1.873</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/u_charmap/Mrom__varindex0000.A (RAMB16_X1Y7.ENA), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twUnconstOffIn anchorID="118" twDataPathType="twDataPathMaxDelay"><twOff>3.471</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="RAM">u_vga/u_charmap/Mrom__varindex0000.A</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='RAM'>u_vga/u_charmap/Mrom__varindex0000.A</twDest><twLogLvls>1</twLogLvls><twSrcSite>D18.PAD</twSrcSite><twPathDel><twSite>D18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.726</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y7.ENA</twSite><twDelType>net</twDelType><twFanCnt>133</twFanCnt><twDelInfo twEdge="twFalling">2.848</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y7.CLKA</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twFalling">0.770</twDelInfo><twComp>u_vga/u_charmap/Mrom__varindex0000</twComp><twBEL>u_vga/u_charmap/Mrom__varindex0000.A</twBEL></twPathDel><twLogDel>2.496</twLogDel><twRouteDel>2.848</twRouteDel><twTotDel>5.344</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='RAM'>u_vga/u_charmap/Mrom__varindex0000.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.014</twDelInfo><twComp>u_clockgen/DCM_SP_inst_0</twComp><twBEL>u_clockgen/DCM_SP_inst_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.634</twDelInfo><twComp>u_clockgen/CLK_180MHz</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.446</twDelInfo><twComp>u_clockgen/DCM_SP_inst_1</twComp><twBEL>u_clockgen/DCM_SP_inst_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>CLK_108MHz1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>CLK_108MHz_BUFG</twComp><twBEL>CLK_108MHz_BUFG.GCLKMUX</twBEL><twBEL>CLK_108MHz_BUFG</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y7.CLKA</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>CLK_108MHz</twComp></twPathDel><twLogDel>-1.828</twLogDel><twRouteDel>3.701</twRouteDel><twTotDel>1.873</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/VGA_BLUE (SLICE_X65Y63.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twUnconstOffIn anchorID="120" twDataPathType="twDataPathMaxDelay"><twOff>3.014</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">u_vga/VGA_BLUE</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>u_vga/VGA_BLUE</twDest><twLogLvls>1</twLogLvls><twSrcSite>D18.PAD</twSrcSite><twPathDel><twSite>D18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.726</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>133</twFanCnt><twDelInfo twEdge="twFalling">2.269</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y63.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.910</twDelInfo><twComp>u_vga/VGA_BLUE</twComp><twBEL>u_vga/VGA_BLUE</twBEL></twPathDel><twLogDel>2.636</twLogDel><twRouteDel>2.269</twRouteDel><twTotDel>4.905</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_vga/VGA_BLUE</twDest><twLogLvls>4</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.014</twDelInfo><twComp>u_clockgen/DCM_SP_inst_0</twComp><twBEL>u_clockgen/DCM_SP_inst_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.634</twDelInfo><twComp>u_clockgen/CLK_180MHz</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.446</twDelInfo><twComp>u_clockgen/DCM_SP_inst_1</twComp><twBEL>u_clockgen/DCM_SP_inst_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>CLK_108MHz1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>CLK_108MHz_BUFG</twComp><twBEL>CLK_108MHz_BUFG.GCLKMUX</twBEL><twBEL>CLK_108MHz_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>CLK_108MHz</twComp></twPathDel><twLogDel>-1.828</twLogDel><twRouteDel>3.719</twRouteDel><twTotDel>1.891</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/VGA_VSYNC (F14.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twUnconstOffIn anchorID="122" twDataPathType="twDataPathMaxDelay"><twOff>1.641</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">u_vga/VGA_VSYNC</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>u_vga/VGA_VSYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>D18.PAD</twSrcSite><twPathDel><twSite>D18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.726</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>F14.SR</twSite><twDelType>net</twDelType><twFanCnt>133</twFanCnt><twDelInfo twEdge="twFalling">0.875</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>F14.OTCLK1</twSite><twDelType>Tiosrcko</twDelType><twDelInfo twEdge="twFalling">0.952</twDelInfo><twComp>VGA_VSYNC</twComp><twBEL>u_vga/VGA_VSYNC</twBEL></twPathDel><twLogDel>2.678</twLogDel><twRouteDel>0.875</twRouteDel><twTotDel>3.553</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>75.4</twPctLog><twPctRoute>24.6</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_vga/VGA_VSYNC</twDest><twLogLvls>4</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.014</twDelInfo><twComp>u_clockgen/DCM_SP_inst_0</twComp><twBEL>u_clockgen/DCM_SP_inst_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.634</twDelInfo><twComp>u_clockgen/CLK_180MHz</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.446</twDelInfo><twComp>u_clockgen/DCM_SP_inst_1</twComp><twBEL>u_clockgen/DCM_SP_inst_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>CLK_108MHz1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>CLK_108MHz_BUFG</twComp><twBEL>CLK_108MHz_BUFG.GCLKMUX</twBEL><twBEL>CLK_108MHz_BUFG</twBEL></twPathDel><twPathDel><twSite>F14.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>CLK_108MHz</twComp></twPathDel><twLogDel>-1.828</twLogDel><twRouteDel>3.740</twRouteDel><twTotDel>1.912</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/VGA_HSYNC (F15.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twUnconstOffIn anchorID="124" twDataPathType="twDataPathMaxDelay"><twOff>1.634</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">u_vga/VGA_HSYNC</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>u_vga/VGA_HSYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>D18.PAD</twSrcSite><twPathDel><twSite>D18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.726</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>F15.SR</twSite><twDelType>net</twDelType><twFanCnt>133</twFanCnt><twDelInfo twEdge="twFalling">0.868</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>F15.OTCLK1</twSite><twDelType>Tiosrcko</twDelType><twDelInfo twEdge="twFalling">0.952</twDelInfo><twComp>VGA_HSYNC</twComp><twBEL>u_vga/VGA_HSYNC</twBEL></twPathDel><twLogDel>2.678</twLogDel><twRouteDel>0.868</twRouteDel><twTotDel>3.546</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>75.5</twPctLog><twPctRoute>24.5</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_vga/VGA_HSYNC</twDest><twLogLvls>4</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.014</twDelInfo><twComp>u_clockgen/DCM_SP_inst_0</twComp><twBEL>u_clockgen/DCM_SP_inst_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.634</twDelInfo><twComp>u_clockgen/CLK_180MHz</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.446</twDelInfo><twComp>u_clockgen/DCM_SP_inst_1</twComp><twBEL>u_clockgen/DCM_SP_inst_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>CLK_108MHz1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>CLK_108MHz_BUFG</twComp><twBEL>CLK_108MHz_BUFG.GCLKMUX</twBEL><twBEL>CLK_108MHz_BUFG</twBEL></twPathDel><twPathDel><twSite>F15.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>CLK_108MHz</twComp></twPathDel><twLogDel>-1.828</twLogDel><twRouteDel>3.740</twRouteDel><twTotDel>1.912</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="125" twConstType="OFFSETOUTCLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">Default OFFSET OUT AFTER analysis for clock &quot;CLK_108MHz&quot; </twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>8.113</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_BLUE (G15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twUnconstOffOut anchorID="127" twDataPathType="twDataPathMaxDelay"><twOff>8.113</twOff><twSrc BELType="FF">u_vga/VGA_BLUE</twSrc><twDest BELType="PAD">VGA_BLUE</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_vga/VGA_BLUE</twDest><twLogLvls>4</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.659</twDelInfo><twComp>u_clockgen/DCM_SP_inst_0</twComp><twBEL>u_clockgen/DCM_SP_inst_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.293</twDelInfo><twComp>u_clockgen/CLK_180MHz</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.807</twDelInfo><twComp>u_clockgen/DCM_SP_inst_1</twComp><twBEL>u_clockgen/DCM_SP_inst_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>CLK_108MHz1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CLK_108MHz_BUFG</twComp><twBEL>CLK_108MHz_BUFG.GCLKMUX</twBEL><twBEL>CLK_108MHz_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>CLK_108MHz</twComp></twPathDel><twLogDel>-1.283</twLogDel><twRouteDel>4.639</twRouteDel><twTotDel>3.356</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>u_vga/VGA_BLUE</twSrc><twDest BELType='PAD'>VGA_BLUE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X65Y63.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>u_vga/VGA_BLUE</twComp><twBEL>u_vga/VGA_BLUE</twBEL></twPathDel><twPathDel><twSite>G15.O1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_vga/VGA_BLUE</twComp></twPathDel><twPathDel><twSite>G15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.272</twDelInfo><twComp>VGA_BLUE</twComp><twBEL>VGA_BLUE_OBUF</twBEL><twBEL>VGA_BLUE</twBEL></twPathDel><twLogDel>3.859</twLogDel><twRouteDel>0.898</twRouteDel><twTotDel>4.757</twTotDel><twPctLog>81.1</twPctLog><twPctRoute>18.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_GREEN (H15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twUnconstOffOut anchorID="129" twDataPathType="twDataPathMaxDelay"><twOff>8.110</twOff><twSrc BELType="FF">u_vga/VGA_BLUE</twSrc><twDest BELType="PAD">VGA_GREEN</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_vga/VGA_BLUE</twDest><twLogLvls>4</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.659</twDelInfo><twComp>u_clockgen/DCM_SP_inst_0</twComp><twBEL>u_clockgen/DCM_SP_inst_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.293</twDelInfo><twComp>u_clockgen/CLK_180MHz</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.807</twDelInfo><twComp>u_clockgen/DCM_SP_inst_1</twComp><twBEL>u_clockgen/DCM_SP_inst_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>CLK_108MHz1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CLK_108MHz_BUFG</twComp><twBEL>CLK_108MHz_BUFG.GCLKMUX</twBEL><twBEL>CLK_108MHz_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>CLK_108MHz</twComp></twPathDel><twLogDel>-1.283</twLogDel><twRouteDel>4.639</twRouteDel><twTotDel>3.356</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>u_vga/VGA_BLUE</twSrc><twDest BELType='PAD'>VGA_GREEN</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X65Y63.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>u_vga/VGA_BLUE</twComp><twBEL>u_vga/VGA_BLUE</twBEL></twPathDel><twPathDel><twSite>H15.O1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>u_vga/VGA_BLUE</twComp></twPathDel><twPathDel><twSite>H15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.272</twDelInfo><twComp>VGA_GREEN</twComp><twBEL>VGA_GREEN_OBUF</twBEL><twBEL>VGA_GREEN</twBEL></twPathDel><twLogDel>3.859</twLogDel><twRouteDel>0.895</twRouteDel><twTotDel>4.754</twTotDel><twPctLog>81.2</twPctLog><twPctRoute>18.8</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_RED (H14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twUnconstOffOut anchorID="131" twDataPathType="twDataPathMaxDelay"><twOff>7.867</twOff><twSrc BELType="FF">u_vga/VGA_BLUE</twSrc><twDest BELType="PAD">VGA_RED</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_vga/VGA_BLUE</twDest><twLogLvls>4</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.659</twDelInfo><twComp>u_clockgen/DCM_SP_inst_0</twComp><twBEL>u_clockgen/DCM_SP_inst_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.293</twDelInfo><twComp>u_clockgen/CLK_180MHz</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.807</twDelInfo><twComp>u_clockgen/DCM_SP_inst_1</twComp><twBEL>u_clockgen/DCM_SP_inst_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>CLK_108MHz1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CLK_108MHz_BUFG</twComp><twBEL>CLK_108MHz_BUFG.GCLKMUX</twBEL><twBEL>CLK_108MHz_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>CLK_108MHz</twComp></twPathDel><twLogDel>-1.283</twLogDel><twRouteDel>4.639</twRouteDel><twTotDel>3.356</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>u_vga/VGA_BLUE</twSrc><twDest BELType='PAD'>VGA_RED</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X65Y63.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>u_vga/VGA_BLUE</twComp><twBEL>u_vga/VGA_BLUE</twBEL></twPathDel><twPathDel><twSite>H14.O1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/VGA_BLUE</twComp></twPathDel><twPathDel><twSite>H14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.272</twDelInfo><twComp>VGA_RED</twComp><twBEL>VGA_RED_OBUF</twBEL><twBEL>VGA_RED</twBEL></twPathDel><twLogDel>3.859</twLogDel><twRouteDel>0.652</twRouteDel><twTotDel>4.511</twTotDel><twPctLog>85.5</twPctLog><twPctRoute>14.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_HSYNC (F15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twUnconstOffOut anchorID="133" twDataPathType="twDataPathMaxDelay"><twOff>6.581</twOff><twSrc BELType="FF">u_vga/VGA_HSYNC</twSrc><twDest BELType="PAD">VGA_HSYNC</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_vga/VGA_HSYNC</twDest><twLogLvls>4</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.659</twDelInfo><twComp>u_clockgen/DCM_SP_inst_0</twComp><twBEL>u_clockgen/DCM_SP_inst_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.293</twDelInfo><twComp>u_clockgen/CLK_180MHz</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.807</twDelInfo><twComp>u_clockgen/DCM_SP_inst_1</twComp><twBEL>u_clockgen/DCM_SP_inst_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>CLK_108MHz1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CLK_108MHz_BUFG</twComp><twBEL>CLK_108MHz_BUFG.GCLKMUX</twBEL><twBEL>CLK_108MHz_BUFG</twBEL></twPathDel><twPathDel><twSite>F15.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>CLK_108MHz</twComp></twPathDel><twLogDel>-1.283</twLogDel><twRouteDel>4.664</twRouteDel><twTotDel>3.381</twTotDel></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>u_vga/VGA_HSYNC</twSrc><twDest BELType='PAD'>VGA_HSYNC</twDest><twLogLvls>0</twLogLvls><twSrcSite>F15.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>F15.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">3.200</twDelInfo><twComp>VGA_HSYNC</twComp><twBEL>u_vga/VGA_HSYNC</twBEL><twBEL>VGA_HSYNC_OBUF</twBEL><twBEL>VGA_HSYNC</twBEL></twPathDel><twLogDel>3.200</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.200</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_VSYNC (F14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twUnconstOffOut anchorID="135" twDataPathType="twDataPathMaxDelay"><twOff>6.581</twOff><twSrc BELType="FF">u_vga/VGA_VSYNC</twSrc><twDest BELType="PAD">VGA_VSYNC</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_vga/VGA_VSYNC</twDest><twLogLvls>4</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.659</twDelInfo><twComp>u_clockgen/DCM_SP_inst_0</twComp><twBEL>u_clockgen/DCM_SP_inst_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.293</twDelInfo><twComp>u_clockgen/CLK_180MHz</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.807</twDelInfo><twComp>u_clockgen/DCM_SP_inst_1</twComp><twBEL>u_clockgen/DCM_SP_inst_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>CLK_108MHz1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CLK_108MHz_BUFG</twComp><twBEL>CLK_108MHz_BUFG.GCLKMUX</twBEL><twBEL>CLK_108MHz_BUFG</twBEL></twPathDel><twPathDel><twSite>F14.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>CLK_108MHz</twComp></twPathDel><twLogDel>-1.283</twLogDel><twRouteDel>4.664</twRouteDel><twTotDel>3.381</twTotDel></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>u_vga/VGA_VSYNC</twSrc><twDest BELType='PAD'>VGA_VSYNC</twDest><twLogLvls>0</twLogLvls><twSrcSite>F14.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>F14.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">3.200</twDelInfo><twComp>VGA_VSYNC</twComp><twBEL>u_vga/VGA_VSYNC</twBEL><twBEL>VGA_VSYNC_OBUF</twBEL><twBEL>VGA_VSYNC</twBEL></twPathDel><twLogDel>3.200</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.200</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twConst anchorID="136" twConstType="DEFPATH" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">Default path analysis </twConstName><twItemCnt>275</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>275</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.407</twMaxDel><twMinPer>2.579</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/ram0/u_ram0/Mram_prom2.B (RAMB16_X0Y4.CLKB), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twUnconstPath anchorID="138" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.407</twTotDel><twSrc BELType="PAD">CLK_50MHz</twSrc><twDest BELType="RAM">u_vga/ram0/u_ram0/Mram_prom2.B</twDest><twTotPathDel>3.407</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='RAM'>u_vga/ram0/u_ram0/Mram_prom2.B</twDest><twLogLvls>2</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CLK_50MHz_IBUFG_BUFG</twComp><twBEL>CLK_50MHz_IBUFG_BUFG.GCLKMUX</twBEL><twBEL>CLK_50MHz_IBUFG_BUFG</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y4.CLKB</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>CLK_50MHz_IBUFG</twComp></twPathDel><twLogDel>3.183</twLogDel><twRouteDel>0.224</twRouteDel><twTotDel>3.407</twTotDel><twPctLog>93.4</twPctLog><twPctRoute>6.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_rx_line/U_retime0 (U8.ICLK1), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twUnconstPath anchorID="140" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.405</twTotDel><twSrc BELType="PAD">CLK_50MHz</twSrc><twDest BELType="FF">u_rx_line/U_retime0</twDest><twTotPathDel>3.405</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_rx_line/U_retime0</twDest><twLogLvls>2</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CLK_50MHz_IBUFG_BUFG</twComp><twBEL>CLK_50MHz_IBUFG_BUFG.GCLKMUX</twBEL><twBEL>CLK_50MHz_IBUFG_BUFG</twBEL></twPathDel><twPathDel><twSite>U8.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>CLK_50MHz_IBUFG</twComp></twPathDel><twLogDel>3.183</twLogDel><twRouteDel>0.222</twRouteDel><twTotDel>3.405</twTotDel><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_rx_line/U_retime1 (SLICE_X30Y9.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twUnconstPath anchorID="142" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.403</twTotDel><twSrc BELType="PAD">CLK_50MHz</twSrc><twDest BELType="FF">u_rx_line/U_retime1</twDest><twTotPathDel>3.403</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_rx_line/U_retime1</twDest><twLogLvls>2</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CLK_50MHz_IBUFG_BUFG</twComp><twBEL>CLK_50MHz_IBUFG_BUFG.GCLKMUX</twBEL><twBEL>CLK_50MHz_IBUFG_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>CLK_50MHz_IBUFG</twComp></twPathDel><twLogDel>3.183</twLogDel><twRouteDel>0.220</twRouteDel><twTotDel>3.403</twTotDel><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_rx_line/cyclecounter_5 (SLICE_X36Y70.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="143"><twUnconstPath anchorID="144" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.399</twTotDel><twSrc BELType="PAD">CLK_50MHz</twSrc><twDest BELType="FF">u_rx_line/cyclecounter_5</twDest><twTotPathDel>3.399</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_rx_line/cyclecounter_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CLK_50MHz_IBUFG_BUFG</twComp><twBEL>CLK_50MHz_IBUFG_BUFG.GCLKMUX</twBEL><twBEL>CLK_50MHz_IBUFG_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y70.CLK</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.170</twDelInfo><twComp>CLK_50MHz_IBUFG</twComp></twPathDel><twLogDel>3.183</twLogDel><twRouteDel>0.216</twRouteDel><twTotDel>3.399</twTotDel><twPctLog>93.6</twPctLog><twPctRoute>6.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_rx_line/cyclecounter_4 (SLICE_X36Y70.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="145"><twUnconstPath anchorID="146" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.399</twTotDel><twSrc BELType="PAD">CLK_50MHz</twSrc><twDest BELType="FF">u_rx_line/cyclecounter_4</twDest><twTotPathDel>3.399</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_rx_line/cyclecounter_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CLK_50MHz_IBUFG_BUFG</twComp><twBEL>CLK_50MHz_IBUFG_BUFG.GCLKMUX</twBEL><twBEL>CLK_50MHz_IBUFG_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y70.CLK</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.170</twDelInfo><twComp>CLK_50MHz_IBUFG</twComp></twPathDel><twLogDel>3.183</twLogDel><twRouteDel>0.216</twRouteDel><twTotDel>3.399</twTotDel><twPctLog>93.6</twPctLog><twPctRoute>6.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twUnmetConstCnt anchorID="147">0</twUnmetConstCnt><twDataSheet anchorID="148" twNameLen="15"><twSUH2ClkList anchorID="149" twDestWidth="7" twPhaseWidth="15"><twDest>CLK_50MHz</twDest><twSUH2Clk ><twSrc>UART_RX</twSrc><twSUHTime twInternalClk ="CLK_50MHz_IBUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.672</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.799</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>reset</twSrc><twSUHTime twInternalClk ="CLK_108MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.300</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.545</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>reset</twSrc><twSUHTime twInternalClk ="CLK_50MHz_IBUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.936</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.114</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="150" twDestWidth="9" twPhaseWidth="10"><twSrc>CLK_50MHz</twSrc><twClk2Out  twOutPad = "VGA_BLUE" twMinTime = "5.838" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "8.113" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_108MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "VGA_GREEN" twMinTime = "5.835" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "8.110" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_108MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "VGA_HSYNC" twMinTime = "4.612" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "6.581" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_108MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "VGA_RED" twMinTime = "5.641" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.867" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_108MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "VGA_VSYNC" twMinTime = "4.612" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "6.581" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_108MHz" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="151" twDestWidth="9"><twDest>CLK_50MHz</twDest><twClk2SU><twSrc>CLK_50MHz</twSrc><twRiseRise>12.722</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="152"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>11241</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1623</twConnCnt></twConstCov><twStats anchorID="153"><twMinPer>12.722</twMinPer><twFootnote number="1" /><twMaxFreq>78.604</twMaxFreq><twMaxCombDel>3.407</twMaxCombDel><twMinInBeforeClk>5.300</twMinInBeforeClk><twMaxOutBeforeClk>8.113</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Nov 30 06:27:42 2012 </twTimestamp></twFoot><twClientInfo anchorID="154"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 277 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
