# design-and-verification-
verilog code projects
