
WheelMotorDriver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000020d0  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08002258  08002258  00012258  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002284  08002284  00012284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800228c  0800228c  0001228c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002290  08002290  00012290  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000004  20000000  08002294  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020004  2**0
                  CONTENTS
  8 .bss          00000128  20000004  20000004  00020004  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  2000012c  2000012c  00020004  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001751b  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002d66  00000000  00000000  0003754f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000647c  00000000  00000000  0003a2b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000980  00000000  00000000  00040738  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b48  00000000  00000000  000410b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00005784  00000000  00000000  00041c00  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00003cce  00000000  00000000  00047384  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0004b052  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00001c0c  00000000  00000000  0004b0d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002240 	.word	0x08002240

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08002240 	.word	0x08002240

080001c8 <__aeabi_ldivmod>:
 80001c8:	b97b      	cbnz	r3, 80001ea <__aeabi_ldivmod+0x22>
 80001ca:	b972      	cbnz	r2, 80001ea <__aeabi_ldivmod+0x22>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bfbe      	ittt	lt
 80001d0:	2000      	movlt	r0, #0
 80001d2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80001d6:	e006      	blt.n	80001e6 <__aeabi_ldivmod+0x1e>
 80001d8:	bf08      	it	eq
 80001da:	2800      	cmpeq	r0, #0
 80001dc:	bf1c      	itt	ne
 80001de:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80001e2:	f04f 30ff 	movne.w	r0, #4294967295
 80001e6:	f000 b9c5 	b.w	8000574 <__aeabi_idiv0>
 80001ea:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ee:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f2:	2900      	cmp	r1, #0
 80001f4:	db09      	blt.n	800020a <__aeabi_ldivmod+0x42>
 80001f6:	2b00      	cmp	r3, #0
 80001f8:	db1a      	blt.n	8000230 <__aeabi_ldivmod+0x68>
 80001fa:	f000 f84d 	bl	8000298 <__udivmoddi4>
 80001fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000202:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000206:	b004      	add	sp, #16
 8000208:	4770      	bx	lr
 800020a:	4240      	negs	r0, r0
 800020c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000210:	2b00      	cmp	r3, #0
 8000212:	db1b      	blt.n	800024c <__aeabi_ldivmod+0x84>
 8000214:	f000 f840 	bl	8000298 <__udivmoddi4>
 8000218:	f8dd e004 	ldr.w	lr, [sp, #4]
 800021c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000220:	b004      	add	sp, #16
 8000222:	4240      	negs	r0, r0
 8000224:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000228:	4252      	negs	r2, r2
 800022a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800022e:	4770      	bx	lr
 8000230:	4252      	negs	r2, r2
 8000232:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000236:	f000 f82f 	bl	8000298 <__udivmoddi4>
 800023a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800023e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000242:	b004      	add	sp, #16
 8000244:	4240      	negs	r0, r0
 8000246:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024a:	4770      	bx	lr
 800024c:	4252      	negs	r2, r2
 800024e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000252:	f000 f821 	bl	8000298 <__udivmoddi4>
 8000256:	f8dd e004 	ldr.w	lr, [sp, #4]
 800025a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025e:	b004      	add	sp, #16
 8000260:	4252      	negs	r2, r2
 8000262:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000266:	4770      	bx	lr

08000268 <__aeabi_uldivmod>:
 8000268:	b953      	cbnz	r3, 8000280 <__aeabi_uldivmod+0x18>
 800026a:	b94a      	cbnz	r2, 8000280 <__aeabi_uldivmod+0x18>
 800026c:	2900      	cmp	r1, #0
 800026e:	bf08      	it	eq
 8000270:	2800      	cmpeq	r0, #0
 8000272:	bf1c      	itt	ne
 8000274:	f04f 31ff 	movne.w	r1, #4294967295
 8000278:	f04f 30ff 	movne.w	r0, #4294967295
 800027c:	f000 b97a 	b.w	8000574 <__aeabi_idiv0>
 8000280:	f1ad 0c08 	sub.w	ip, sp, #8
 8000284:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000288:	f000 f806 	bl	8000298 <__udivmoddi4>
 800028c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000290:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000294:	b004      	add	sp, #16
 8000296:	4770      	bx	lr

08000298 <__udivmoddi4>:
 8000298:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800029c:	468c      	mov	ip, r1
 800029e:	460d      	mov	r5, r1
 80002a0:	4604      	mov	r4, r0
 80002a2:	9e08      	ldr	r6, [sp, #32]
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d151      	bne.n	800034c <__udivmoddi4+0xb4>
 80002a8:	428a      	cmp	r2, r1
 80002aa:	4617      	mov	r7, r2
 80002ac:	d96d      	bls.n	800038a <__udivmoddi4+0xf2>
 80002ae:	fab2 fe82 	clz	lr, r2
 80002b2:	f1be 0f00 	cmp.w	lr, #0
 80002b6:	d00b      	beq.n	80002d0 <__udivmoddi4+0x38>
 80002b8:	f1ce 0c20 	rsb	ip, lr, #32
 80002bc:	fa01 f50e 	lsl.w	r5, r1, lr
 80002c0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002c4:	fa02 f70e 	lsl.w	r7, r2, lr
 80002c8:	ea4c 0c05 	orr.w	ip, ip, r5
 80002cc:	fa00 f40e 	lsl.w	r4, r0, lr
 80002d0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002d4:	0c25      	lsrs	r5, r4, #16
 80002d6:	fbbc f8fa 	udiv	r8, ip, sl
 80002da:	fa1f f987 	uxth.w	r9, r7
 80002de:	fb0a cc18 	mls	ip, sl, r8, ip
 80002e2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002e6:	fb08 f309 	mul.w	r3, r8, r9
 80002ea:	42ab      	cmp	r3, r5
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x6c>
 80002ee:	19ed      	adds	r5, r5, r7
 80002f0:	f108 32ff 	add.w	r2, r8, #4294967295
 80002f4:	f080 8123 	bcs.w	800053e <__udivmoddi4+0x2a6>
 80002f8:	42ab      	cmp	r3, r5
 80002fa:	f240 8120 	bls.w	800053e <__udivmoddi4+0x2a6>
 80002fe:	f1a8 0802 	sub.w	r8, r8, #2
 8000302:	443d      	add	r5, r7
 8000304:	1aed      	subs	r5, r5, r3
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb5 f0fa 	udiv	r0, r5, sl
 800030c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000310:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000314:	fb00 f909 	mul.w	r9, r0, r9
 8000318:	45a1      	cmp	r9, r4
 800031a:	d909      	bls.n	8000330 <__udivmoddi4+0x98>
 800031c:	19e4      	adds	r4, r4, r7
 800031e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000322:	f080 810a 	bcs.w	800053a <__udivmoddi4+0x2a2>
 8000326:	45a1      	cmp	r9, r4
 8000328:	f240 8107 	bls.w	800053a <__udivmoddi4+0x2a2>
 800032c:	3802      	subs	r0, #2
 800032e:	443c      	add	r4, r7
 8000330:	eba4 0409 	sub.w	r4, r4, r9
 8000334:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000338:	2100      	movs	r1, #0
 800033a:	2e00      	cmp	r6, #0
 800033c:	d061      	beq.n	8000402 <__udivmoddi4+0x16a>
 800033e:	fa24 f40e 	lsr.w	r4, r4, lr
 8000342:	2300      	movs	r3, #0
 8000344:	6034      	str	r4, [r6, #0]
 8000346:	6073      	str	r3, [r6, #4]
 8000348:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034c:	428b      	cmp	r3, r1
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0xc8>
 8000350:	2e00      	cmp	r6, #0
 8000352:	d054      	beq.n	80003fe <__udivmoddi4+0x166>
 8000354:	2100      	movs	r1, #0
 8000356:	e886 0021 	stmia.w	r6, {r0, r5}
 800035a:	4608      	mov	r0, r1
 800035c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000360:	fab3 f183 	clz	r1, r3
 8000364:	2900      	cmp	r1, #0
 8000366:	f040 808e 	bne.w	8000486 <__udivmoddi4+0x1ee>
 800036a:	42ab      	cmp	r3, r5
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xdc>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80fa 	bhi.w	8000568 <__udivmoddi4+0x2d0>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb65 0503 	sbc.w	r5, r5, r3
 800037a:	2001      	movs	r0, #1
 800037c:	46ac      	mov	ip, r5
 800037e:	2e00      	cmp	r6, #0
 8000380:	d03f      	beq.n	8000402 <__udivmoddi4+0x16a>
 8000382:	e886 1010 	stmia.w	r6, {r4, ip}
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	b912      	cbnz	r2, 8000392 <__udivmoddi4+0xfa>
 800038c:	2701      	movs	r7, #1
 800038e:	fbb7 f7f2 	udiv	r7, r7, r2
 8000392:	fab7 fe87 	clz	lr, r7
 8000396:	f1be 0f00 	cmp.w	lr, #0
 800039a:	d134      	bne.n	8000406 <__udivmoddi4+0x16e>
 800039c:	1beb      	subs	r3, r5, r7
 800039e:	0c3a      	lsrs	r2, r7, #16
 80003a0:	fa1f fc87 	uxth.w	ip, r7
 80003a4:	2101      	movs	r1, #1
 80003a6:	fbb3 f8f2 	udiv	r8, r3, r2
 80003aa:	0c25      	lsrs	r5, r4, #16
 80003ac:	fb02 3318 	mls	r3, r2, r8, r3
 80003b0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003b4:	fb0c f308 	mul.w	r3, ip, r8
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x134>
 80003bc:	19ed      	adds	r5, r5, r7
 80003be:	f108 30ff 	add.w	r0, r8, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x132>
 80003c4:	42ab      	cmp	r3, r5
 80003c6:	f200 80d1 	bhi.w	800056c <__udivmoddi4+0x2d4>
 80003ca:	4680      	mov	r8, r0
 80003cc:	1aed      	subs	r5, r5, r3
 80003ce:	b2a3      	uxth	r3, r4
 80003d0:	fbb5 f0f2 	udiv	r0, r5, r2
 80003d4:	fb02 5510 	mls	r5, r2, r0, r5
 80003d8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003dc:	fb0c fc00 	mul.w	ip, ip, r0
 80003e0:	45a4      	cmp	ip, r4
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x15c>
 80003e4:	19e4      	adds	r4, r4, r7
 80003e6:	f100 33ff 	add.w	r3, r0, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x15a>
 80003ec:	45a4      	cmp	ip, r4
 80003ee:	f200 80b8 	bhi.w	8000562 <__udivmoddi4+0x2ca>
 80003f2:	4618      	mov	r0, r3
 80003f4:	eba4 040c 	sub.w	r4, r4, ip
 80003f8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003fc:	e79d      	b.n	800033a <__udivmoddi4+0xa2>
 80003fe:	4631      	mov	r1, r6
 8000400:	4630      	mov	r0, r6
 8000402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000406:	f1ce 0420 	rsb	r4, lr, #32
 800040a:	fa05 f30e 	lsl.w	r3, r5, lr
 800040e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000412:	fa20 f804 	lsr.w	r8, r0, r4
 8000416:	0c3a      	lsrs	r2, r7, #16
 8000418:	fa25 f404 	lsr.w	r4, r5, r4
 800041c:	ea48 0803 	orr.w	r8, r8, r3
 8000420:	fbb4 f1f2 	udiv	r1, r4, r2
 8000424:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000428:	fb02 4411 	mls	r4, r2, r1, r4
 800042c:	fa1f fc87 	uxth.w	ip, r7
 8000430:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000434:	fb01 f30c 	mul.w	r3, r1, ip
 8000438:	42ab      	cmp	r3, r5
 800043a:	fa00 f40e 	lsl.w	r4, r0, lr
 800043e:	d909      	bls.n	8000454 <__udivmoddi4+0x1bc>
 8000440:	19ed      	adds	r5, r5, r7
 8000442:	f101 30ff 	add.w	r0, r1, #4294967295
 8000446:	f080 808a 	bcs.w	800055e <__udivmoddi4+0x2c6>
 800044a:	42ab      	cmp	r3, r5
 800044c:	f240 8087 	bls.w	800055e <__udivmoddi4+0x2c6>
 8000450:	3902      	subs	r1, #2
 8000452:	443d      	add	r5, r7
 8000454:	1aeb      	subs	r3, r5, r3
 8000456:	fa1f f588 	uxth.w	r5, r8
 800045a:	fbb3 f0f2 	udiv	r0, r3, r2
 800045e:	fb02 3310 	mls	r3, r2, r0, r3
 8000462:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000466:	fb00 f30c 	mul.w	r3, r0, ip
 800046a:	42ab      	cmp	r3, r5
 800046c:	d907      	bls.n	800047e <__udivmoddi4+0x1e6>
 800046e:	19ed      	adds	r5, r5, r7
 8000470:	f100 38ff 	add.w	r8, r0, #4294967295
 8000474:	d26f      	bcs.n	8000556 <__udivmoddi4+0x2be>
 8000476:	42ab      	cmp	r3, r5
 8000478:	d96d      	bls.n	8000556 <__udivmoddi4+0x2be>
 800047a:	3802      	subs	r0, #2
 800047c:	443d      	add	r5, r7
 800047e:	1aeb      	subs	r3, r5, r3
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	e78f      	b.n	80003a6 <__udivmoddi4+0x10e>
 8000486:	f1c1 0720 	rsb	r7, r1, #32
 800048a:	fa22 f807 	lsr.w	r8, r2, r7
 800048e:	408b      	lsls	r3, r1
 8000490:	fa05 f401 	lsl.w	r4, r5, r1
 8000494:	ea48 0303 	orr.w	r3, r8, r3
 8000498:	fa20 fe07 	lsr.w	lr, r0, r7
 800049c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	ea4e 0e04 	orr.w	lr, lr, r4
 80004a6:	fbb5 f9fc 	udiv	r9, r5, ip
 80004aa:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004ae:	fb0c 5519 	mls	r5, ip, r9, r5
 80004b2:	fa1f f883 	uxth.w	r8, r3
 80004b6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004ba:	fb09 f408 	mul.w	r4, r9, r8
 80004be:	42ac      	cmp	r4, r5
 80004c0:	fa02 f201 	lsl.w	r2, r2, r1
 80004c4:	fa00 fa01 	lsl.w	sl, r0, r1
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x244>
 80004ca:	18ed      	adds	r5, r5, r3
 80004cc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d0:	d243      	bcs.n	800055a <__udivmoddi4+0x2c2>
 80004d2:	42ac      	cmp	r4, r5
 80004d4:	d941      	bls.n	800055a <__udivmoddi4+0x2c2>
 80004d6:	f1a9 0902 	sub.w	r9, r9, #2
 80004da:	441d      	add	r5, r3
 80004dc:	1b2d      	subs	r5, r5, r4
 80004de:	fa1f fe8e 	uxth.w	lr, lr
 80004e2:	fbb5 f0fc 	udiv	r0, r5, ip
 80004e6:	fb0c 5510 	mls	r5, ip, r0, r5
 80004ea:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004ee:	fb00 f808 	mul.w	r8, r0, r8
 80004f2:	45a0      	cmp	r8, r4
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x26e>
 80004f6:	18e4      	adds	r4, r4, r3
 80004f8:	f100 35ff 	add.w	r5, r0, #4294967295
 80004fc:	d229      	bcs.n	8000552 <__udivmoddi4+0x2ba>
 80004fe:	45a0      	cmp	r8, r4
 8000500:	d927      	bls.n	8000552 <__udivmoddi4+0x2ba>
 8000502:	3802      	subs	r0, #2
 8000504:	441c      	add	r4, r3
 8000506:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800050a:	eba4 0408 	sub.w	r4, r4, r8
 800050e:	fba0 8902 	umull	r8, r9, r0, r2
 8000512:	454c      	cmp	r4, r9
 8000514:	46c6      	mov	lr, r8
 8000516:	464d      	mov	r5, r9
 8000518:	d315      	bcc.n	8000546 <__udivmoddi4+0x2ae>
 800051a:	d012      	beq.n	8000542 <__udivmoddi4+0x2aa>
 800051c:	b156      	cbz	r6, 8000534 <__udivmoddi4+0x29c>
 800051e:	ebba 030e 	subs.w	r3, sl, lr
 8000522:	eb64 0405 	sbc.w	r4, r4, r5
 8000526:	fa04 f707 	lsl.w	r7, r4, r7
 800052a:	40cb      	lsrs	r3, r1
 800052c:	431f      	orrs	r7, r3
 800052e:	40cc      	lsrs	r4, r1
 8000530:	6037      	str	r7, [r6, #0]
 8000532:	6074      	str	r4, [r6, #4]
 8000534:	2100      	movs	r1, #0
 8000536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053a:	4618      	mov	r0, r3
 800053c:	e6f8      	b.n	8000330 <__udivmoddi4+0x98>
 800053e:	4690      	mov	r8, r2
 8000540:	e6e0      	b.n	8000304 <__udivmoddi4+0x6c>
 8000542:	45c2      	cmp	sl, r8
 8000544:	d2ea      	bcs.n	800051c <__udivmoddi4+0x284>
 8000546:	ebb8 0e02 	subs.w	lr, r8, r2
 800054a:	eb69 0503 	sbc.w	r5, r9, r3
 800054e:	3801      	subs	r0, #1
 8000550:	e7e4      	b.n	800051c <__udivmoddi4+0x284>
 8000552:	4628      	mov	r0, r5
 8000554:	e7d7      	b.n	8000506 <__udivmoddi4+0x26e>
 8000556:	4640      	mov	r0, r8
 8000558:	e791      	b.n	800047e <__udivmoddi4+0x1e6>
 800055a:	4681      	mov	r9, r0
 800055c:	e7be      	b.n	80004dc <__udivmoddi4+0x244>
 800055e:	4601      	mov	r1, r0
 8000560:	e778      	b.n	8000454 <__udivmoddi4+0x1bc>
 8000562:	3802      	subs	r0, #2
 8000564:	443c      	add	r4, r7
 8000566:	e745      	b.n	80003f4 <__udivmoddi4+0x15c>
 8000568:	4608      	mov	r0, r1
 800056a:	e708      	b.n	800037e <__udivmoddi4+0xe6>
 800056c:	f1a8 0802 	sub.w	r8, r8, #2
 8000570:	443d      	add	r5, r7
 8000572:	e72b      	b.n	80003cc <__udivmoddi4+0x134>

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000578:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 800057a:	4b08      	ldr	r3, [pc, #32]	; (800059c <HAL_InitTick+0x24>)
{
 800057c:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 800057e:	6818      	ldr	r0, [r3, #0]
 8000580:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000584:	fbb0 f0f3 	udiv	r0, r0, r3
 8000588:	f000 f884 	bl	8000694 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800058c:	2200      	movs	r2, #0
 800058e:	4621      	mov	r1, r4
 8000590:	f04f 30ff 	mov.w	r0, #4294967295
 8000594:	f000 f83e 	bl	8000614 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000598:	2000      	movs	r0, #0
 800059a:	bd10      	pop	{r4, pc}
 800059c:	20000000 	.word	0x20000000

080005a0 <HAL_Init>:
{
 80005a0:	b508      	push	{r3, lr}
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005a2:	4b0b      	ldr	r3, [pc, #44]	; (80005d0 <HAL_Init+0x30>)
 80005a4:	681a      	ldr	r2, [r3, #0]
 80005a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80005aa:	601a      	str	r2, [r3, #0]
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80005ac:	681a      	ldr	r2, [r3, #0]
 80005ae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80005b2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005b4:	681a      	ldr	r2, [r3, #0]
 80005b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80005ba:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005bc:	2003      	movs	r0, #3
 80005be:	f000 f817 	bl	80005f0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80005c2:	2000      	movs	r0, #0
 80005c4:	f7ff ffd8 	bl	8000578 <HAL_InitTick>
  HAL_MspInit();
 80005c8:	f001 fd06 	bl	8001fd8 <HAL_MspInit>
}
 80005cc:	2000      	movs	r0, #0
 80005ce:	bd08      	pop	{r3, pc}
 80005d0:	40023c00 	.word	0x40023c00

080005d4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80005d4:	4a02      	ldr	r2, [pc, #8]	; (80005e0 <HAL_IncTick+0xc>)
 80005d6:	6813      	ldr	r3, [r2, #0]
 80005d8:	3301      	adds	r3, #1
 80005da:	6013      	str	r3, [r2, #0]
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
 80005e0:	20000020 	.word	0x20000020

080005e4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005e4:	4b01      	ldr	r3, [pc, #4]	; (80005ec <HAL_GetTick+0x8>)
 80005e6:	6818      	ldr	r0, [r3, #0]
}
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop
 80005ec:	20000020 	.word	0x20000020

080005f0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005f0:	4a07      	ldr	r2, [pc, #28]	; (8000610 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80005f2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005f4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005f8:	041b      	lsls	r3, r3, #16
 80005fa:	0c1b      	lsrs	r3, r3, #16
 80005fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000600:	0200      	lsls	r0, r0, #8
 8000602:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000606:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800060a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800060c:	60d3      	str	r3, [r2, #12]
 800060e:	4770      	bx	lr
 8000610:	e000ed00 	.word	0xe000ed00

08000614 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000614:	4b17      	ldr	r3, [pc, #92]	; (8000674 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000616:	b530      	push	{r4, r5, lr}
 8000618:	68dc      	ldr	r4, [r3, #12]
 800061a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800061e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000622:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000624:	2b04      	cmp	r3, #4
 8000626:	bf28      	it	cs
 8000628:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800062a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800062c:	f04f 0501 	mov.w	r5, #1
 8000630:	fa05 f303 	lsl.w	r3, r5, r3
 8000634:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000638:	bf8c      	ite	hi
 800063a:	3c03      	subhi	r4, #3
 800063c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800063e:	4019      	ands	r1, r3
 8000640:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000642:	fa05 f404 	lsl.w	r4, r5, r4
 8000646:	3c01      	subs	r4, #1
 8000648:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800064a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800064c:	ea42 0201 	orr.w	r2, r2, r1
 8000650:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000654:	bfaf      	iteee	ge
 8000656:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800065a:	f000 000f 	andlt.w	r0, r0, #15
 800065e:	4b06      	ldrlt	r3, [pc, #24]	; (8000678 <HAL_NVIC_SetPriority+0x64>)
 8000660:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000662:	bfa5      	ittet	ge
 8000664:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000668:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800066a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800066c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000670:	bd30      	pop	{r4, r5, pc}
 8000672:	bf00      	nop
 8000674:	e000ed00 	.word	0xe000ed00
 8000678:	e000ed14 	.word	0xe000ed14

0800067c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800067c:	0942      	lsrs	r2, r0, #5
 800067e:	2301      	movs	r3, #1
 8000680:	f000 001f 	and.w	r0, r0, #31
 8000684:	fa03 f000 	lsl.w	r0, r3, r0
 8000688:	4b01      	ldr	r3, [pc, #4]	; (8000690 <HAL_NVIC_EnableIRQ+0x14>)
 800068a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800068e:	4770      	bx	lr
 8000690:	e000e100 	.word	0xe000e100

08000694 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000694:	3801      	subs	r0, #1
 8000696:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800069a:	d20a      	bcs.n	80006b2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800069c:	4b06      	ldr	r3, [pc, #24]	; (80006b8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800069e:	4a07      	ldr	r2, [pc, #28]	; (80006bc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006a0:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a2:	21f0      	movs	r1, #240	; 0xf0
 80006a4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006a8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006aa:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006ac:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006ae:	601a      	str	r2, [r3, #0]
 80006b0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80006b2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop
 80006b8:	e000e010 	.word	0xe000e010
 80006bc:	e000ed00 	.word	0xe000ed00

080006c0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80006c0:	4b04      	ldr	r3, [pc, #16]	; (80006d4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80006c2:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80006c4:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80006c6:	bf0c      	ite	eq
 80006c8:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80006cc:	f022 0204 	bicne.w	r2, r2, #4
 80006d0:	601a      	str	r2, [r3, #0]
 80006d2:	4770      	bx	lr
 80006d4:	e000e010 	.word	0xe000e010

080006d8 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80006d8:	4770      	bx	lr

080006da <HAL_SYSTICK_IRQHandler>:
{
 80006da:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80006dc:	f7ff fffc 	bl	80006d8 <HAL_SYSTICK_Callback>
 80006e0:	bd08      	pop	{r3, pc}
	...

080006e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80006e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80006e8:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006ea:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800089c <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80006f0:	4a68      	ldr	r2, [pc, #416]	; (8000894 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006f2:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 80008a0 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006f6:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80006f8:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80006fa:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006fe:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000700:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000704:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8000708:	45b6      	cmp	lr, r6
 800070a:	f040 80ae 	bne.w	800086a <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800070e:	684c      	ldr	r4, [r1, #4]
 8000710:	f024 0710 	bic.w	r7, r4, #16
 8000714:	2f02      	cmp	r7, #2
 8000716:	d116      	bne.n	8000746 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8000718:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 800071c:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000720:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000724:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000728:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800072c:	f04f 0c0f 	mov.w	ip, #15
 8000730:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000734:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000738:	690d      	ldr	r5, [r1, #16]
 800073a:	fa05 f50b 	lsl.w	r5, r5, fp
 800073e:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8000742:	f8ca 5020 	str.w	r5, [sl, #32]
 8000746:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800074a:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800074c:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000750:	fa05 f50a 	lsl.w	r5, r5, sl
 8000754:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000756:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800075a:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800075e:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000762:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000764:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000768:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 800076a:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800076e:	d811      	bhi.n	8000794 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8000770:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000772:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000776:	68cf      	ldr	r7, [r1, #12]
 8000778:	fa07 fc0a 	lsl.w	ip, r7, sl
 800077c:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000780:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000782:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000784:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000788:	f3c4 1700 	ubfx	r7, r4, #4, #1
 800078c:	409f      	lsls	r7, r3
 800078e:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000792:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000794:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000796:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000798:	688f      	ldr	r7, [r1, #8]
 800079a:	fa07 f70a 	lsl.w	r7, r7, sl
 800079e:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80007a0:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80007a2:	00e5      	lsls	r5, r4, #3
 80007a4:	d561      	bpl.n	800086a <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007a6:	f04f 0b00 	mov.w	fp, #0
 80007aa:	f8cd b00c 	str.w	fp, [sp, #12]
 80007ae:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007b2:	4d39      	ldr	r5, [pc, #228]	; (8000898 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007b4:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80007b8:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80007bc:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80007c0:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80007c4:	9703      	str	r7, [sp, #12]
 80007c6:	9f03      	ldr	r7, [sp, #12]
 80007c8:	f023 0703 	bic.w	r7, r3, #3
 80007cc:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80007d0:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80007d4:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80007d8:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80007dc:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80007e0:	f04f 0e0f 	mov.w	lr, #15
 80007e4:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007e8:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80007ea:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007ee:	d043      	beq.n	8000878 <HAL_GPIO_Init+0x194>
 80007f0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007f4:	42a8      	cmp	r0, r5
 80007f6:	d041      	beq.n	800087c <HAL_GPIO_Init+0x198>
 80007f8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007fc:	42a8      	cmp	r0, r5
 80007fe:	d03f      	beq.n	8000880 <HAL_GPIO_Init+0x19c>
 8000800:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000804:	42a8      	cmp	r0, r5
 8000806:	d03d      	beq.n	8000884 <HAL_GPIO_Init+0x1a0>
 8000808:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800080c:	42a8      	cmp	r0, r5
 800080e:	d03b      	beq.n	8000888 <HAL_GPIO_Init+0x1a4>
 8000810:	4548      	cmp	r0, r9
 8000812:	d03b      	beq.n	800088c <HAL_GPIO_Init+0x1a8>
 8000814:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000818:	42a8      	cmp	r0, r5
 800081a:	d039      	beq.n	8000890 <HAL_GPIO_Init+0x1ac>
 800081c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000820:	42a8      	cmp	r0, r5
 8000822:	bf14      	ite	ne
 8000824:	2508      	movne	r5, #8
 8000826:	2507      	moveq	r5, #7
 8000828:	fa05 f50c 	lsl.w	r5, r5, ip
 800082c:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000830:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000832:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000834:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000836:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800083a:	bf0c      	ite	eq
 800083c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800083e:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8000840:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8000842:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000844:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000848:	bf0c      	ite	eq
 800084a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800084c:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 800084e:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000850:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000852:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000856:	bf0c      	ite	eq
 8000858:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800085a:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 800085c:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 800085e:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000860:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000862:	bf54      	ite	pl
 8000864:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8000866:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000868:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800086a:	3301      	adds	r3, #1
 800086c:	2b10      	cmp	r3, #16
 800086e:	f47f af44 	bne.w	80006fa <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000872:	b005      	add	sp, #20
 8000874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000878:	465d      	mov	r5, fp
 800087a:	e7d5      	b.n	8000828 <HAL_GPIO_Init+0x144>
 800087c:	2501      	movs	r5, #1
 800087e:	e7d3      	b.n	8000828 <HAL_GPIO_Init+0x144>
 8000880:	2502      	movs	r5, #2
 8000882:	e7d1      	b.n	8000828 <HAL_GPIO_Init+0x144>
 8000884:	2503      	movs	r5, #3
 8000886:	e7cf      	b.n	8000828 <HAL_GPIO_Init+0x144>
 8000888:	2504      	movs	r5, #4
 800088a:	e7cd      	b.n	8000828 <HAL_GPIO_Init+0x144>
 800088c:	2505      	movs	r5, #5
 800088e:	e7cb      	b.n	8000828 <HAL_GPIO_Init+0x144>
 8000890:	2506      	movs	r5, #6
 8000892:	e7c9      	b.n	8000828 <HAL_GPIO_Init+0x144>
 8000894:	40013c00 	.word	0x40013c00
 8000898:	40020000 	.word	0x40020000
 800089c:	40023800 	.word	0x40023800
 80008a0:	40021400 	.word	0x40021400

080008a4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80008a4:	b10a      	cbz	r2, 80008aa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80008a6:	6181      	str	r1, [r0, #24]
 80008a8:	4770      	bx	lr
 80008aa:	0409      	lsls	r1, r1, #16
 80008ac:	e7fb      	b.n	80008a6 <HAL_GPIO_WritePin+0x2>

080008ae <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80008ae:	4770      	bx	lr

080008b0 <HAL_GPIO_EXTI_IRQHandler>:
{
 80008b0:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80008b2:	4b04      	ldr	r3, [pc, #16]	; (80008c4 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80008b4:	6959      	ldr	r1, [r3, #20]
 80008b6:	4201      	tst	r1, r0
 80008b8:	d002      	beq.n	80008c0 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80008ba:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80008bc:	f7ff fff7 	bl	80008ae <HAL_GPIO_EXTI_Callback>
 80008c0:	bd08      	pop	{r3, pc}
 80008c2:	bf00      	nop
 80008c4:	40013c00 	.word	0x40013c00

080008c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80008ca:	4604      	mov	r4, r0
 80008cc:	b910      	cbnz	r0, 80008d4 <HAL_RCC_OscConfig+0xc>
  {
    return HAL_ERROR;
 80008ce:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80008d0:	b003      	add	sp, #12
 80008d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008d4:	6803      	ldr	r3, [r0, #0]
 80008d6:	07d8      	lsls	r0, r3, #31
 80008d8:	d43b      	bmi.n	8000952 <HAL_RCC_OscConfig+0x8a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008da:	6823      	ldr	r3, [r4, #0]
 80008dc:	0799      	lsls	r1, r3, #30
 80008de:	f100 8084 	bmi.w	80009ea <HAL_RCC_OscConfig+0x122>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80008e2:	6823      	ldr	r3, [r4, #0]
 80008e4:	071e      	lsls	r6, r3, #28
 80008e6:	f100 80c6 	bmi.w	8000a76 <HAL_RCC_OscConfig+0x1ae>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80008ea:	6823      	ldr	r3, [r4, #0]
 80008ec:	075d      	lsls	r5, r3, #29
 80008ee:	d52a      	bpl.n	8000946 <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_PWR_CLK_ENABLE();
 80008f0:	2300      	movs	r3, #0
 80008f2:	9301      	str	r3, [sp, #4]
 80008f4:	4baa      	ldr	r3, [pc, #680]	; (8000ba0 <HAL_RCC_OscConfig+0x2d8>)
    PWR->CR |= PWR_CR_DBP;
 80008f6:	4dab      	ldr	r5, [pc, #684]	; (8000ba4 <HAL_RCC_OscConfig+0x2dc>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80008f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80008fa:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80008fe:	641a      	str	r2, [r3, #64]	; 0x40
 8000900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000906:	9301      	str	r3, [sp, #4]
 8000908:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 800090a:	682b      	ldr	r3, [r5, #0]
 800090c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000910:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8000912:	f7ff fe67 	bl	80005e4 <HAL_GetTick>
 8000916:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8000918:	682b      	ldr	r3, [r5, #0]
 800091a:	05da      	lsls	r2, r3, #23
 800091c:	f140 80cd 	bpl.w	8000aba <HAL_RCC_OscConfig+0x1f2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000920:	68a3      	ldr	r3, [r4, #8]
 8000922:	4d9f      	ldr	r5, [pc, #636]	; (8000ba0 <HAL_RCC_OscConfig+0x2d8>)
 8000924:	2b01      	cmp	r3, #1
 8000926:	f040 80cf 	bne.w	8000ac8 <HAL_RCC_OscConfig+0x200>
 800092a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800092c:	f043 0301 	orr.w	r3, r3, #1
 8000930:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000932:	f7ff fe57 	bl	80005e4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000936:	4d9a      	ldr	r5, [pc, #616]	; (8000ba0 <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 8000938:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800093a:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800093e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000940:	079b      	lsls	r3, r3, #30
 8000942:	f140 80e2 	bpl.w	8000b0a <HAL_RCC_OscConfig+0x242>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000946:	69a2      	ldr	r2, [r4, #24]
 8000948:	2a00      	cmp	r2, #0
 800094a:	f040 80e5 	bne.w	8000b18 <HAL_RCC_OscConfig+0x250>
  return HAL_OK;
 800094e:	2000      	movs	r0, #0
 8000950:	e7be      	b.n	80008d0 <HAL_RCC_OscConfig+0x8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000952:	4b93      	ldr	r3, [pc, #588]	; (8000ba0 <HAL_RCC_OscConfig+0x2d8>)
 8000954:	689a      	ldr	r2, [r3, #8]
 8000956:	f002 020c 	and.w	r2, r2, #12
 800095a:	2a04      	cmp	r2, #4
 800095c:	d007      	beq.n	800096e <HAL_RCC_OscConfig+0xa6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800095e:	689a      	ldr	r2, [r3, #8]
 8000960:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000964:	2a08      	cmp	r2, #8
 8000966:	d10a      	bne.n	800097e <HAL_RCC_OscConfig+0xb6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000968:	685b      	ldr	r3, [r3, #4]
 800096a:	025a      	lsls	r2, r3, #9
 800096c:	d507      	bpl.n	800097e <HAL_RCC_OscConfig+0xb6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800096e:	4b8c      	ldr	r3, [pc, #560]	; (8000ba0 <HAL_RCC_OscConfig+0x2d8>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	039b      	lsls	r3, r3, #14
 8000974:	d5b1      	bpl.n	80008da <HAL_RCC_OscConfig+0x12>
 8000976:	6863      	ldr	r3, [r4, #4]
 8000978:	2b00      	cmp	r3, #0
 800097a:	d1ae      	bne.n	80008da <HAL_RCC_OscConfig+0x12>
 800097c:	e7a7      	b.n	80008ce <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800097e:	6863      	ldr	r3, [r4, #4]
 8000980:	4d87      	ldr	r5, [pc, #540]	; (8000ba0 <HAL_RCC_OscConfig+0x2d8>)
 8000982:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000986:	d111      	bne.n	80009ac <HAL_RCC_OscConfig+0xe4>
 8000988:	682b      	ldr	r3, [r5, #0]
 800098a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800098e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000990:	f7ff fe28 	bl	80005e4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000994:	4d82      	ldr	r5, [pc, #520]	; (8000ba0 <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 8000996:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000998:	682b      	ldr	r3, [r5, #0]
 800099a:	039f      	lsls	r7, r3, #14
 800099c:	d49d      	bmi.n	80008da <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800099e:	f7ff fe21 	bl	80005e4 <HAL_GetTick>
 80009a2:	1b80      	subs	r0, r0, r6
 80009a4:	2864      	cmp	r0, #100	; 0x64
 80009a6:	d9f7      	bls.n	8000998 <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
 80009a8:	2003      	movs	r0, #3
 80009aa:	e791      	b.n	80008d0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80009ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80009b0:	d104      	bne.n	80009bc <HAL_RCC_OscConfig+0xf4>
 80009b2:	682b      	ldr	r3, [r5, #0]
 80009b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009b8:	602b      	str	r3, [r5, #0]
 80009ba:	e7e5      	b.n	8000988 <HAL_RCC_OscConfig+0xc0>
 80009bc:	682a      	ldr	r2, [r5, #0]
 80009be:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80009c2:	602a      	str	r2, [r5, #0]
 80009c4:	682a      	ldr	r2, [r5, #0]
 80009c6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80009ca:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d1df      	bne.n	8000990 <HAL_RCC_OscConfig+0xc8>
        tickstart = HAL_GetTick();
 80009d0:	f7ff fe08 	bl	80005e4 <HAL_GetTick>
 80009d4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009d6:	682b      	ldr	r3, [r5, #0]
 80009d8:	0398      	lsls	r0, r3, #14
 80009da:	f57f af7e 	bpl.w	80008da <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009de:	f7ff fe01 	bl	80005e4 <HAL_GetTick>
 80009e2:	1b80      	subs	r0, r0, r6
 80009e4:	2864      	cmp	r0, #100	; 0x64
 80009e6:	d9f6      	bls.n	80009d6 <HAL_RCC_OscConfig+0x10e>
 80009e8:	e7de      	b.n	80009a8 <HAL_RCC_OscConfig+0xe0>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80009ea:	4b6d      	ldr	r3, [pc, #436]	; (8000ba0 <HAL_RCC_OscConfig+0x2d8>)
 80009ec:	689a      	ldr	r2, [r3, #8]
 80009ee:	f012 0f0c 	tst.w	r2, #12
 80009f2:	d007      	beq.n	8000a04 <HAL_RCC_OscConfig+0x13c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009f4:	689a      	ldr	r2, [r3, #8]
 80009f6:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80009fa:	2a08      	cmp	r2, #8
 80009fc:	d112      	bne.n	8000a24 <HAL_RCC_OscConfig+0x15c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009fe:	685b      	ldr	r3, [r3, #4]
 8000a00:	0259      	lsls	r1, r3, #9
 8000a02:	d40f      	bmi.n	8000a24 <HAL_RCC_OscConfig+0x15c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a04:	4b66      	ldr	r3, [pc, #408]	; (8000ba0 <HAL_RCC_OscConfig+0x2d8>)
 8000a06:	681a      	ldr	r2, [r3, #0]
 8000a08:	0792      	lsls	r2, r2, #30
 8000a0a:	d503      	bpl.n	8000a14 <HAL_RCC_OscConfig+0x14c>
 8000a0c:	68e2      	ldr	r2, [r4, #12]
 8000a0e:	2a01      	cmp	r2, #1
 8000a10:	f47f af5d 	bne.w	80008ce <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a14:	681a      	ldr	r2, [r3, #0]
 8000a16:	6921      	ldr	r1, [r4, #16]
 8000a18:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000a1c:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000a20:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a22:	e75e      	b.n	80008e2 <HAL_RCC_OscConfig+0x1a>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000a24:	68e2      	ldr	r2, [r4, #12]
 8000a26:	4b60      	ldr	r3, [pc, #384]	; (8000ba8 <HAL_RCC_OscConfig+0x2e0>)
 8000a28:	b1b2      	cbz	r2, 8000a58 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_ENABLE();
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000a2e:	f7ff fdd9 	bl	80005e4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a32:	4d5b      	ldr	r5, [pc, #364]	; (8000ba0 <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 8000a34:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a36:	682b      	ldr	r3, [r5, #0]
 8000a38:	079b      	lsls	r3, r3, #30
 8000a3a:	d507      	bpl.n	8000a4c <HAL_RCC_OscConfig+0x184>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a3c:	682b      	ldr	r3, [r5, #0]
 8000a3e:	6922      	ldr	r2, [r4, #16]
 8000a40:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000a44:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000a48:	602b      	str	r3, [r5, #0]
 8000a4a:	e74a      	b.n	80008e2 <HAL_RCC_OscConfig+0x1a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a4c:	f7ff fdca 	bl	80005e4 <HAL_GetTick>
 8000a50:	1b80      	subs	r0, r0, r6
 8000a52:	2802      	cmp	r0, #2
 8000a54:	d9ef      	bls.n	8000a36 <HAL_RCC_OscConfig+0x16e>
 8000a56:	e7a7      	b.n	80009a8 <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_DISABLE();
 8000a58:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000a5a:	f7ff fdc3 	bl	80005e4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a5e:	4d50      	ldr	r5, [pc, #320]	; (8000ba0 <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 8000a60:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a62:	682b      	ldr	r3, [r5, #0]
 8000a64:	079f      	lsls	r7, r3, #30
 8000a66:	f57f af3c 	bpl.w	80008e2 <HAL_RCC_OscConfig+0x1a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a6a:	f7ff fdbb 	bl	80005e4 <HAL_GetTick>
 8000a6e:	1b80      	subs	r0, r0, r6
 8000a70:	2802      	cmp	r0, #2
 8000a72:	d9f6      	bls.n	8000a62 <HAL_RCC_OscConfig+0x19a>
 8000a74:	e798      	b.n	80009a8 <HAL_RCC_OscConfig+0xe0>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000a76:	6962      	ldr	r2, [r4, #20]
 8000a78:	4b4c      	ldr	r3, [pc, #304]	; (8000bac <HAL_RCC_OscConfig+0x2e4>)
 8000a7a:	b17a      	cbz	r2, 8000a9c <HAL_RCC_OscConfig+0x1d4>
      __HAL_RCC_LSI_ENABLE();
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a80:	f7ff fdb0 	bl	80005e4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a84:	4d46      	ldr	r5, [pc, #280]	; (8000ba0 <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 8000a86:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a88:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a8a:	0798      	lsls	r0, r3, #30
 8000a8c:	f53f af2d 	bmi.w	80008ea <HAL_RCC_OscConfig+0x22>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a90:	f7ff fda8 	bl	80005e4 <HAL_GetTick>
 8000a94:	1b80      	subs	r0, r0, r6
 8000a96:	2802      	cmp	r0, #2
 8000a98:	d9f6      	bls.n	8000a88 <HAL_RCC_OscConfig+0x1c0>
 8000a9a:	e785      	b.n	80009a8 <HAL_RCC_OscConfig+0xe0>
      __HAL_RCC_LSI_DISABLE();
 8000a9c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a9e:	f7ff fda1 	bl	80005e4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000aa2:	4d3f      	ldr	r5, [pc, #252]	; (8000ba0 <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 8000aa4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000aa6:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000aa8:	0799      	lsls	r1, r3, #30
 8000aaa:	f57f af1e 	bpl.w	80008ea <HAL_RCC_OscConfig+0x22>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000aae:	f7ff fd99 	bl	80005e4 <HAL_GetTick>
 8000ab2:	1b80      	subs	r0, r0, r6
 8000ab4:	2802      	cmp	r0, #2
 8000ab6:	d9f6      	bls.n	8000aa6 <HAL_RCC_OscConfig+0x1de>
 8000ab8:	e776      	b.n	80009a8 <HAL_RCC_OscConfig+0xe0>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8000aba:	f7ff fd93 	bl	80005e4 <HAL_GetTick>
 8000abe:	1b80      	subs	r0, r0, r6
 8000ac0:	2802      	cmp	r0, #2
 8000ac2:	f67f af29 	bls.w	8000918 <HAL_RCC_OscConfig+0x50>
 8000ac6:	e76f      	b.n	80009a8 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ac8:	2b05      	cmp	r3, #5
 8000aca:	d104      	bne.n	8000ad6 <HAL_RCC_OscConfig+0x20e>
 8000acc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ace:	f043 0304 	orr.w	r3, r3, #4
 8000ad2:	672b      	str	r3, [r5, #112]	; 0x70
 8000ad4:	e729      	b.n	800092a <HAL_RCC_OscConfig+0x62>
 8000ad6:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000ad8:	f022 0201 	bic.w	r2, r2, #1
 8000adc:	672a      	str	r2, [r5, #112]	; 0x70
 8000ade:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000ae0:	f022 0204 	bic.w	r2, r2, #4
 8000ae4:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	f47f af23 	bne.w	8000932 <HAL_RCC_OscConfig+0x6a>
      tickstart = HAL_GetTick();
 8000aec:	f7ff fd7a 	bl	80005e4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000af0:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000af4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000af6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000af8:	0798      	lsls	r0, r3, #30
 8000afa:	f57f af24 	bpl.w	8000946 <HAL_RCC_OscConfig+0x7e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000afe:	f7ff fd71 	bl	80005e4 <HAL_GetTick>
 8000b02:	1b80      	subs	r0, r0, r6
 8000b04:	42b8      	cmp	r0, r7
 8000b06:	d9f6      	bls.n	8000af6 <HAL_RCC_OscConfig+0x22e>
 8000b08:	e74e      	b.n	80009a8 <HAL_RCC_OscConfig+0xe0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b0a:	f7ff fd6b 	bl	80005e4 <HAL_GetTick>
 8000b0e:	1b80      	subs	r0, r0, r6
 8000b10:	42b8      	cmp	r0, r7
 8000b12:	f67f af14 	bls.w	800093e <HAL_RCC_OscConfig+0x76>
 8000b16:	e747      	b.n	80009a8 <HAL_RCC_OscConfig+0xe0>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000b18:	4d21      	ldr	r5, [pc, #132]	; (8000ba0 <HAL_RCC_OscConfig+0x2d8>)
 8000b1a:	68ab      	ldr	r3, [r5, #8]
 8000b1c:	f003 030c 	and.w	r3, r3, #12
 8000b20:	2b08      	cmp	r3, #8
 8000b22:	f43f aed4 	beq.w	80008ce <HAL_RCC_OscConfig+0x6>
 8000b26:	4e22      	ldr	r6, [pc, #136]	; (8000bb0 <HAL_RCC_OscConfig+0x2e8>)
 8000b28:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b2a:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000b2c:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b2e:	d12a      	bne.n	8000b86 <HAL_RCC_OscConfig+0x2be>
        tickstart = HAL_GetTick();
 8000b30:	f7ff fd58 	bl	80005e4 <HAL_GetTick>
 8000b34:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b36:	682b      	ldr	r3, [r5, #0]
 8000b38:	0199      	lsls	r1, r3, #6
 8000b3a:	d41e      	bmi.n	8000b7a <HAL_RCC_OscConfig+0x2b2>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b3c:	6a22      	ldr	r2, [r4, #32]
 8000b3e:	69e3      	ldr	r3, [r4, #28]
 8000b40:	4313      	orrs	r3, r2
 8000b42:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000b44:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000b48:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000b4a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000b4e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b50:	4c13      	ldr	r4, [pc, #76]	; (8000ba0 <HAL_RCC_OscConfig+0x2d8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b52:	0852      	lsrs	r2, r2, #1
 8000b54:	3a01      	subs	r2, #1
 8000b56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b5a:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000b60:	f7ff fd40 	bl	80005e4 <HAL_GetTick>
 8000b64:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b66:	6823      	ldr	r3, [r4, #0]
 8000b68:	019a      	lsls	r2, r3, #6
 8000b6a:	f53f aef0 	bmi.w	800094e <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b6e:	f7ff fd39 	bl	80005e4 <HAL_GetTick>
 8000b72:	1b40      	subs	r0, r0, r5
 8000b74:	2802      	cmp	r0, #2
 8000b76:	d9f6      	bls.n	8000b66 <HAL_RCC_OscConfig+0x29e>
 8000b78:	e716      	b.n	80009a8 <HAL_RCC_OscConfig+0xe0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b7a:	f7ff fd33 	bl	80005e4 <HAL_GetTick>
 8000b7e:	1bc0      	subs	r0, r0, r7
 8000b80:	2802      	cmp	r0, #2
 8000b82:	d9d8      	bls.n	8000b36 <HAL_RCC_OscConfig+0x26e>
 8000b84:	e710      	b.n	80009a8 <HAL_RCC_OscConfig+0xe0>
        tickstart = HAL_GetTick();
 8000b86:	f7ff fd2d 	bl	80005e4 <HAL_GetTick>
 8000b8a:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b8c:	682b      	ldr	r3, [r5, #0]
 8000b8e:	019b      	lsls	r3, r3, #6
 8000b90:	f57f aedd 	bpl.w	800094e <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b94:	f7ff fd26 	bl	80005e4 <HAL_GetTick>
 8000b98:	1b00      	subs	r0, r0, r4
 8000b9a:	2802      	cmp	r0, #2
 8000b9c:	d9f6      	bls.n	8000b8c <HAL_RCC_OscConfig+0x2c4>
 8000b9e:	e703      	b.n	80009a8 <HAL_RCC_OscConfig+0xe0>
 8000ba0:	40023800 	.word	0x40023800
 8000ba4:	40007000 	.word	0x40007000
 8000ba8:	42470000 	.word	0x42470000
 8000bac:	42470e80 	.word	0x42470e80
 8000bb0:	42470060 	.word	0x42470060

08000bb4 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000bb4:	4913      	ldr	r1, [pc, #76]	; (8000c04 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000bb6:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000bb8:	688b      	ldr	r3, [r1, #8]
 8000bba:	f003 030c 	and.w	r3, r3, #12
 8000bbe:	2b04      	cmp	r3, #4
 8000bc0:	d003      	beq.n	8000bca <HAL_RCC_GetSysClockFreq+0x16>
 8000bc2:	2b08      	cmp	r3, #8
 8000bc4:	d003      	beq.n	8000bce <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000bc6:	4810      	ldr	r0, [pc, #64]	; (8000c08 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000bc8:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000bca:	4810      	ldr	r0, [pc, #64]	; (8000c0c <HAL_RCC_GetSysClockFreq+0x58>)
 8000bcc:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000bce:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000bd0:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bd2:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000bd4:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bd8:	bf14      	ite	ne
 8000bda:	480c      	ldrne	r0, [pc, #48]	; (8000c0c <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bdc:	480a      	ldreq	r0, [pc, #40]	; (8000c08 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bde:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000be2:	bf18      	it	ne
 8000be4:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000be6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bea:	fba1 0100 	umull	r0, r1, r1, r0
 8000bee:	f7ff fb3b 	bl	8000268 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000bf2:	4b04      	ldr	r3, [pc, #16]	; (8000c04 <HAL_RCC_GetSysClockFreq+0x50>)
 8000bf4:	685b      	ldr	r3, [r3, #4]
 8000bf6:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000bfa:	3301      	adds	r3, #1
 8000bfc:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000bfe:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c02:	bd08      	pop	{r3, pc}
 8000c04:	40023800 	.word	0x40023800
 8000c08:	00f42400 	.word	0x00f42400
 8000c0c:	017d7840 	.word	0x017d7840

08000c10 <HAL_RCC_ClockConfig>:
{
 8000c10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000c14:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000c16:	4604      	mov	r4, r0
 8000c18:	b910      	cbnz	r0, 8000c20 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000c1a:	2001      	movs	r0, #1
 8000c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000c20:	4b44      	ldr	r3, [pc, #272]	; (8000d34 <HAL_RCC_ClockConfig+0x124>)
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	f002 020f 	and.w	r2, r2, #15
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	d328      	bcc.n	8000c7e <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c2c:	6821      	ldr	r1, [r4, #0]
 8000c2e:	078f      	lsls	r7, r1, #30
 8000c30:	d42d      	bmi.n	8000c8e <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c32:	07c8      	lsls	r0, r1, #31
 8000c34:	d440      	bmi.n	8000cb8 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000c36:	4b3f      	ldr	r3, [pc, #252]	; (8000d34 <HAL_RCC_ClockConfig+0x124>)
 8000c38:	681a      	ldr	r2, [r3, #0]
 8000c3a:	f002 020f 	and.w	r2, r2, #15
 8000c3e:	4295      	cmp	r5, r2
 8000c40:	d366      	bcc.n	8000d10 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c42:	6822      	ldr	r2, [r4, #0]
 8000c44:	0751      	lsls	r1, r2, #29
 8000c46:	d46c      	bmi.n	8000d22 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c48:	0713      	lsls	r3, r2, #28
 8000c4a:	d507      	bpl.n	8000c5c <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000c4c:	4a3a      	ldr	r2, [pc, #232]	; (8000d38 <HAL_RCC_ClockConfig+0x128>)
 8000c4e:	6921      	ldr	r1, [r4, #16]
 8000c50:	6893      	ldr	r3, [r2, #8]
 8000c52:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000c56:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000c5a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000c5c:	f7ff ffaa 	bl	8000bb4 <HAL_RCC_GetSysClockFreq>
 8000c60:	4b35      	ldr	r3, [pc, #212]	; (8000d38 <HAL_RCC_ClockConfig+0x128>)
 8000c62:	4a36      	ldr	r2, [pc, #216]	; (8000d3c <HAL_RCC_ClockConfig+0x12c>)
 8000c64:	689b      	ldr	r3, [r3, #8]
 8000c66:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000c6a:	5cd3      	ldrb	r3, [r2, r3]
 8000c6c:	40d8      	lsrs	r0, r3
 8000c6e:	4b34      	ldr	r3, [pc, #208]	; (8000d40 <HAL_RCC_ClockConfig+0x130>)
 8000c70:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000c72:	2000      	movs	r0, #0
 8000c74:	f7ff fc80 	bl	8000578 <HAL_InitTick>
  return HAL_OK;
 8000c78:	2000      	movs	r0, #0
 8000c7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c7e:	b2ca      	uxtb	r2, r1
 8000c80:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f003 030f 	and.w	r3, r3, #15
 8000c88:	4299      	cmp	r1, r3
 8000c8a:	d1c6      	bne.n	8000c1a <HAL_RCC_ClockConfig+0xa>
 8000c8c:	e7ce      	b.n	8000c2c <HAL_RCC_ClockConfig+0x1c>
 8000c8e:	4b2a      	ldr	r3, [pc, #168]	; (8000d38 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c90:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000c94:	bf1e      	ittt	ne
 8000c96:	689a      	ldrne	r2, [r3, #8]
 8000c98:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000c9c:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c9e:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000ca0:	bf42      	ittt	mi
 8000ca2:	689a      	ldrmi	r2, [r3, #8]
 8000ca4:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000ca8:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000caa:	689a      	ldr	r2, [r3, #8]
 8000cac:	68a0      	ldr	r0, [r4, #8]
 8000cae:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000cb2:	4302      	orrs	r2, r0
 8000cb4:	609a      	str	r2, [r3, #8]
 8000cb6:	e7bc      	b.n	8000c32 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000cb8:	6862      	ldr	r2, [r4, #4]
 8000cba:	4b1f      	ldr	r3, [pc, #124]	; (8000d38 <HAL_RCC_ClockConfig+0x128>)
 8000cbc:	2a01      	cmp	r2, #1
 8000cbe:	d11d      	bne.n	8000cfc <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cc6:	d0a8      	beq.n	8000c1a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000cc8:	4e1b      	ldr	r6, [pc, #108]	; (8000d38 <HAL_RCC_ClockConfig+0x128>)
 8000cca:	68b3      	ldr	r3, [r6, #8]
 8000ccc:	f023 0303 	bic.w	r3, r3, #3
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000cd4:	f7ff fc86 	bl	80005e4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000cd8:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000cdc:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000cde:	68b3      	ldr	r3, [r6, #8]
 8000ce0:	6862      	ldr	r2, [r4, #4]
 8000ce2:	f003 030c 	and.w	r3, r3, #12
 8000ce6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000cea:	d0a4      	beq.n	8000c36 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000cec:	f7ff fc7a 	bl	80005e4 <HAL_GetTick>
 8000cf0:	1bc0      	subs	r0, r0, r7
 8000cf2:	4540      	cmp	r0, r8
 8000cf4:	d9f3      	bls.n	8000cde <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000cf6:	2003      	movs	r0, #3
}
 8000cf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000cfc:	1e91      	subs	r1, r2, #2
 8000cfe:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d00:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000d02:	d802      	bhi.n	8000d0a <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d04:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000d08:	e7dd      	b.n	8000cc6 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d0a:	f013 0f02 	tst.w	r3, #2
 8000d0e:	e7da      	b.n	8000cc6 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d10:	b2ea      	uxtb	r2, r5
 8000d12:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f003 030f 	and.w	r3, r3, #15
 8000d1a:	429d      	cmp	r5, r3
 8000d1c:	f47f af7d 	bne.w	8000c1a <HAL_RCC_ClockConfig+0xa>
 8000d20:	e78f      	b.n	8000c42 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d22:	4905      	ldr	r1, [pc, #20]	; (8000d38 <HAL_RCC_ClockConfig+0x128>)
 8000d24:	68e0      	ldr	r0, [r4, #12]
 8000d26:	688b      	ldr	r3, [r1, #8]
 8000d28:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000d2c:	4303      	orrs	r3, r0
 8000d2e:	608b      	str	r3, [r1, #8]
 8000d30:	e78a      	b.n	8000c48 <HAL_RCC_ClockConfig+0x38>
 8000d32:	bf00      	nop
 8000d34:	40023c00 	.word	0x40023c00
 8000d38:	40023800 	.word	0x40023800
 8000d3c:	08002265 	.word	0x08002265
 8000d40:	20000000 	.word	0x20000000

08000d44 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000d44:	4b01      	ldr	r3, [pc, #4]	; (8000d4c <HAL_RCC_GetHCLKFreq+0x8>)
 8000d46:	6818      	ldr	r0, [r3, #0]
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	20000000 	.word	0x20000000

08000d50 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8000d50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d54:	9e06      	ldr	r6, [sp, #24]
 8000d56:	4604      	mov	r4, r0
 8000d58:	4688      	mov	r8, r1
 8000d5a:	4617      	mov	r7, r2
 8000d5c:	461d      	mov	r5, r3
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8000d5e:	6822      	ldr	r2, [r4, #0]
 8000d60:	6893      	ldr	r3, [r2, #8]
 8000d62:	ea38 0303 	bics.w	r3, r8, r3
 8000d66:	bf0c      	ite	eq
 8000d68:	2301      	moveq	r3, #1
 8000d6a:	2300      	movne	r3, #0
 8000d6c:	429f      	cmp	r7, r3
 8000d6e:	d102      	bne.n	8000d76 <SPI_WaitFlagStateUntilTimeout+0x26>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8000d70:	2000      	movs	r0, #0
}
 8000d72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8000d76:	1c6b      	adds	r3, r5, #1
 8000d78:	d0f2      	beq.n	8000d60 <SPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8000d7a:	bb55      	cbnz	r5, 8000dd2 <SPI_WaitFlagStateUntilTimeout+0x82>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8000d7c:	6823      	ldr	r3, [r4, #0]
 8000d7e:	685a      	ldr	r2, [r3, #4]
 8000d80:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8000d84:	605a      	str	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8000d86:	6862      	ldr	r2, [r4, #4]
 8000d88:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8000d8c:	d10a      	bne.n	8000da4 <SPI_WaitFlagStateUntilTimeout+0x54>
 8000d8e:	68a2      	ldr	r2, [r4, #8]
 8000d90:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8000d94:	d002      	beq.n	8000d9c <SPI_WaitFlagStateUntilTimeout+0x4c>
 8000d96:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8000d9a:	d103      	bne.n	8000da4 <SPI_WaitFlagStateUntilTimeout+0x54>
          __HAL_SPI_DISABLE(hspi);
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000da2:	601a      	str	r2, [r3, #0]
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8000da4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000da6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000daa:	d109      	bne.n	8000dc0 <SPI_WaitFlagStateUntilTimeout+0x70>
          SPI_RESET_CRC(hspi);
 8000dac:	681a      	ldr	r2, [r3, #0]
 8000dae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000db2:	0412      	lsls	r2, r2, #16
 8000db4:	0c12      	lsrs	r2, r2, #16
 8000db6:	601a      	str	r2, [r3, #0]
 8000db8:	681a      	ldr	r2, [r3, #0]
 8000dba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000dbe:	601a      	str	r2, [r3, #0]
        hspi->State= HAL_SPI_STATE_READY;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8000dcc:	2003      	movs	r0, #3
 8000dce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8000dd2:	f7ff fc07 	bl	80005e4 <HAL_GetTick>
 8000dd6:	1b80      	subs	r0, r0, r6
 8000dd8:	4285      	cmp	r5, r0
 8000dda:	d8c0      	bhi.n	8000d5e <SPI_WaitFlagStateUntilTimeout+0xe>
 8000ddc:	e7ce      	b.n	8000d7c <SPI_WaitFlagStateUntilTimeout+0x2c>

08000dde <SPI_CheckFlag_BSY>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8000dde:	b513      	push	{r0, r1, r4, lr}
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000de0:	460b      	mov	r3, r1
 8000de2:	9200      	str	r2, [sp, #0]
 8000de4:	2180      	movs	r1, #128	; 0x80
 8000de6:	2200      	movs	r2, #0
{
 8000de8:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000dea:	f7ff ffb1 	bl	8000d50 <SPI_WaitFlagStateUntilTimeout>
 8000dee:	b120      	cbz	r0, 8000dfa <SPI_CheckFlag_BSY+0x1c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8000df0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000df2:	f043 0320 	orr.w	r3, r3, #32
 8000df6:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_TIMEOUT;
 8000df8:	2003      	movs	r0, #3
  }
  return HAL_OK;
}
 8000dfa:	b002      	add	sp, #8
 8000dfc:	bd10      	pop	{r4, pc}

08000dfe <HAL_SPI_Init>:
{
 8000dfe:	b510      	push	{r4, lr}
  if(hspi == NULL)
 8000e00:	4604      	mov	r4, r0
 8000e02:	2800      	cmp	r0, #0
 8000e04:	d036      	beq.n	8000e74 <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e06:	2300      	movs	r3, #0
 8000e08:	6283      	str	r3, [r0, #40]	; 0x28
  if(hspi->State == HAL_SPI_STATE_RESET)
 8000e0a:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8000e0e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000e12:	b91b      	cbnz	r3, 8000e1c <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8000e14:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8000e18:	f001 f8b6 	bl	8001f88 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8000e1c:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000e1e:	68a0      	ldr	r0, [r4, #8]
 8000e20:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8000e22:	2302      	movs	r3, #2
 8000e24:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8000e28:	680b      	ldr	r3, [r1, #0]
 8000e2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000e2e:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000e30:	6863      	ldr	r3, [r4, #4]
 8000e32:	4303      	orrs	r3, r0
 8000e34:	68e0      	ldr	r0, [r4, #12]
 8000e36:	4303      	orrs	r3, r0
 8000e38:	6920      	ldr	r0, [r4, #16]
 8000e3a:	4303      	orrs	r3, r0
 8000e3c:	6960      	ldr	r0, [r4, #20]
 8000e3e:	4303      	orrs	r3, r0
 8000e40:	69e0      	ldr	r0, [r4, #28]
 8000e42:	4303      	orrs	r3, r0
 8000e44:	6a20      	ldr	r0, [r4, #32]
 8000e46:	4303      	orrs	r3, r0
 8000e48:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000e4a:	4303      	orrs	r3, r0
 8000e4c:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8000e50:	4303      	orrs	r3, r0
 8000e52:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8000e54:	0c12      	lsrs	r2, r2, #16
 8000e56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000e58:	f002 0204 	and.w	r2, r2, #4
 8000e5c:	431a      	orrs	r2, r3
 8000e5e:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000e60:	69cb      	ldr	r3, [r1, #28]
 8000e62:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000e66:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000e68:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8000e6a:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000e6c:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8000e6e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 8000e72:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000e74:	2001      	movs	r0, #1
}
 8000e76:	bd10      	pop	{r4, pc}

08000e78 <HAL_SPI_Transmit>:
{
 8000e78:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8000e7c:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8000e7e:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8000e82:	2b01      	cmp	r3, #1
{
 8000e84:	4604      	mov	r4, r0
 8000e86:	460d      	mov	r5, r1
 8000e88:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8000e8a:	f000 809c 	beq.w	8000fc6 <HAL_SPI_Transmit+0x14e>
 8000e8e:	2301      	movs	r3, #1
 8000e90:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8000e94:	f7ff fba6 	bl	80005e4 <HAL_GetTick>
 8000e98:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 8000e9a:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8000e9e:	b2c0      	uxtb	r0, r0
 8000ea0:	2801      	cmp	r0, #1
 8000ea2:	f040 808e 	bne.w	8000fc2 <HAL_SPI_Transmit+0x14a>
  if((pData == NULL ) || (Size == 0))
 8000ea6:	2d00      	cmp	r5, #0
 8000ea8:	d04e      	beq.n	8000f48 <HAL_SPI_Transmit+0xd0>
 8000eaa:	f1b8 0f00 	cmp.w	r8, #0
 8000eae:	d04b      	beq.n	8000f48 <HAL_SPI_Transmit+0xd0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8000eb0:	2303      	movs	r3, #3
 8000eb2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8000eba:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8000ebc:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8000ec0:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8000ec2:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8000ec4:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8000ec6:	6423      	str	r3, [r4, #64]	; 0x40
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000ec8:	68a3      	ldr	r3, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8000eca:	6325      	str	r5, [r4, #48]	; 0x30
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000ecc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000ed0:	6823      	ldr	r3, [r4, #0]
  hspi->TxXferSize  = Size;
 8000ed2:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8000ed6:	bf02      	ittt	eq
 8000ed8:	681a      	ldreq	r2, [r3, #0]
 8000eda:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
 8000ede:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8000ee4:	bf5e      	ittt	pl
 8000ee6:	681a      	ldrpl	r2, [r3, #0]
 8000ee8:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8000eec:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8000eee:	68e2      	ldr	r2, [r4, #12]
 8000ef0:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8000ef4:	6862      	ldr	r2, [r4, #4]
 8000ef6:	d138      	bne.n	8000f6a <HAL_SPI_Transmit+0xf2>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8000ef8:	b11a      	cbz	r2, 8000f02 <HAL_SPI_Transmit+0x8a>
 8000efa:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8000efc:	b292      	uxth	r2, r2
 8000efe:	2a01      	cmp	r2, #1
 8000f00:	d106      	bne.n	8000f10 <HAL_SPI_Transmit+0x98>
          hspi->Instance->DR = *((uint16_t *)pData);
 8000f02:	f835 2b02 	ldrh.w	r2, [r5], #2
 8000f06:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount--;
 8000f08:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000f0a:	3b01      	subs	r3, #1
 8000f0c:	b29b      	uxth	r3, r3
 8000f0e:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8000f10:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000f12:	b29b      	uxth	r3, r3
 8000f14:	b993      	cbnz	r3, 8000f3c <HAL_SPI_Transmit+0xc4>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8000f16:	9700      	str	r7, [sp, #0]
 8000f18:	4633      	mov	r3, r6
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	2102      	movs	r1, #2
 8000f1e:	4620      	mov	r0, r4
 8000f20:	f7ff ff16 	bl	8000d50 <SPI_WaitFlagStateUntilTimeout>
 8000f24:	b978      	cbnz	r0, 8000f46 <HAL_SPI_Transmit+0xce>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8000f26:	463a      	mov	r2, r7
 8000f28:	4631      	mov	r1, r6
 8000f2a:	4620      	mov	r0, r4
 8000f2c:	f7ff ff57 	bl	8000dde <SPI_CheckFlag_BSY>
 8000f30:	2800      	cmp	r0, #0
 8000f32:	d038      	beq.n	8000fa6 <HAL_SPI_Transmit+0x12e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8000f34:	2320      	movs	r3, #32
 8000f36:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8000f38:	2001      	movs	r0, #1
    goto error;
 8000f3a:	e005      	b.n	8000f48 <HAL_SPI_Transmit+0xd0>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8000f3c:	6823      	ldr	r3, [r4, #0]
 8000f3e:	689a      	ldr	r2, [r3, #8]
 8000f40:	0790      	lsls	r0, r2, #30
 8000f42:	d4de      	bmi.n	8000f02 <HAL_SPI_Transmit+0x8a>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8000f44:	b94e      	cbnz	r6, 8000f5a <HAL_SPI_Transmit+0xe2>
          errorcode = HAL_TIMEOUT;
 8000f46:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8000f4e:	2300      	movs	r3, #0
 8000f50:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8000f54:	b004      	add	sp, #16
 8000f56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8000f5a:	1c71      	adds	r1, r6, #1
 8000f5c:	d0d8      	beq.n	8000f10 <HAL_SPI_Transmit+0x98>
 8000f5e:	f7ff fb41 	bl	80005e4 <HAL_GetTick>
 8000f62:	1bc0      	subs	r0, r0, r7
 8000f64:	4286      	cmp	r6, r0
 8000f66:	d8d3      	bhi.n	8000f10 <HAL_SPI_Transmit+0x98>
 8000f68:	e7ed      	b.n	8000f46 <HAL_SPI_Transmit+0xce>
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8000f6a:	b11a      	cbz	r2, 8000f74 <HAL_SPI_Transmit+0xfc>
 8000f6c:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8000f6e:	b292      	uxth	r2, r2
 8000f70:	2a01      	cmp	r2, #1
 8000f72:	d106      	bne.n	8000f82 <HAL_SPI_Transmit+0x10a>
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8000f74:	f815 2b01 	ldrb.w	r2, [r5], #1
 8000f78:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8000f7a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000f7c:	3b01      	subs	r3, #1
 8000f7e:	b29b      	uxth	r3, r3
 8000f80:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8000f82:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000f84:	b29b      	uxth	r3, r3
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d0c5      	beq.n	8000f16 <HAL_SPI_Transmit+0x9e>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8000f8a:	6823      	ldr	r3, [r4, #0]
 8000f8c:	689a      	ldr	r2, [r3, #8]
 8000f8e:	0792      	lsls	r2, r2, #30
 8000f90:	d4f0      	bmi.n	8000f74 <HAL_SPI_Transmit+0xfc>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8000f92:	2e00      	cmp	r6, #0
 8000f94:	d0d7      	beq.n	8000f46 <HAL_SPI_Transmit+0xce>
 8000f96:	1c73      	adds	r3, r6, #1
 8000f98:	d0f3      	beq.n	8000f82 <HAL_SPI_Transmit+0x10a>
 8000f9a:	f7ff fb23 	bl	80005e4 <HAL_GetTick>
 8000f9e:	1bc0      	subs	r0, r0, r7
 8000fa0:	4286      	cmp	r6, r0
 8000fa2:	d8ee      	bhi.n	8000f82 <HAL_SPI_Transmit+0x10a>
 8000fa4:	e7cf      	b.n	8000f46 <HAL_SPI_Transmit+0xce>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8000fa6:	68a3      	ldr	r3, [r4, #8]
 8000fa8:	b933      	cbnz	r3, 8000fb8 <HAL_SPI_Transmit+0x140>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8000faa:	9303      	str	r3, [sp, #12]
 8000fac:	6823      	ldr	r3, [r4, #0]
 8000fae:	68da      	ldr	r2, [r3, #12]
 8000fb0:	9203      	str	r2, [sp, #12]
 8000fb2:	689b      	ldr	r3, [r3, #8]
 8000fb4:	9303      	str	r3, [sp, #12]
 8000fb6:	9b03      	ldr	r3, [sp, #12]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8000fb8:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8000fba:	3000      	adds	r0, #0
 8000fbc:	bf18      	it	ne
 8000fbe:	2001      	movne	r0, #1
 8000fc0:	e7c2      	b.n	8000f48 <HAL_SPI_Transmit+0xd0>
 8000fc2:	2002      	movs	r0, #2
 8000fc4:	e7c0      	b.n	8000f48 <HAL_SPI_Transmit+0xd0>
  __HAL_LOCK(hspi);
 8000fc6:	2002      	movs	r0, #2
 8000fc8:	e7c4      	b.n	8000f54 <HAL_SPI_Transmit+0xdc>

08000fca <HAL_SPI_TransmitReceive>:
{
 8000fca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000fce:	4699      	mov	r9, r3
  __HAL_LOCK(hspi);
 8000fd0:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8000fd4:	b085      	sub	sp, #20
  __HAL_LOCK(hspi);
 8000fd6:	2b01      	cmp	r3, #1
{
 8000fd8:	4604      	mov	r4, r0
 8000fda:	460d      	mov	r5, r1
 8000fdc:	4616      	mov	r6, r2
 8000fde:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  __HAL_LOCK(hspi);
 8000fe0:	f000 80ed 	beq.w	80011be <HAL_SPI_TransmitReceive+0x1f4>
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8000fea:	f7ff fafb 	bl	80005e4 <HAL_GetTick>
  tmp  = hspi->State;
 8000fee:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp1 = hspi->Init.Mode;
 8000ff2:	6861      	ldr	r1, [r4, #4]
  tmp  = hspi->State;
 8000ff4:	b2db      	uxtb	r3, r3
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8000ff6:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8000ff8:	4680      	mov	r8, r0
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8000ffa:	d00a      	beq.n	8001012 <HAL_SPI_TransmitReceive+0x48>
 8000ffc:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8001000:	f040 80db 	bne.w	80011ba <HAL_SPI_TransmitReceive+0x1f0>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8001004:	68a2      	ldr	r2, [r4, #8]
 8001006:	2a00      	cmp	r2, #0
 8001008:	f040 80d7 	bne.w	80011ba <HAL_SPI_TransmitReceive+0x1f0>
 800100c:	2b04      	cmp	r3, #4
 800100e:	f040 80d4 	bne.w	80011ba <HAL_SPI_TransmitReceive+0x1f0>
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 8001012:	2d00      	cmp	r5, #0
 8001014:	d04e      	beq.n	80010b4 <HAL_SPI_TransmitReceive+0xea>
 8001016:	2e00      	cmp	r6, #0
 8001018:	d04c      	beq.n	80010b4 <HAL_SPI_TransmitReceive+0xea>
 800101a:	f1b9 0f00 	cmp.w	r9, #0
 800101e:	d049      	beq.n	80010b4 <HAL_SPI_TransmitReceive+0xea>
  if(hspi->State == HAL_SPI_STATE_READY)
 8001020:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001024:	63a6      	str	r6, [r4, #56]	; 0x38
  if(hspi->State == HAL_SPI_STATE_READY)
 8001026:	2b01      	cmp	r3, #1
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001028:	bf04      	itt	eq
 800102a:	2305      	moveq	r3, #5
 800102c:	f884 3051 	strbeq.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001030:	2300      	movs	r3, #0
 8001032:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8001034:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001036:	6463      	str	r3, [r4, #68]	; 0x44
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8001038:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 800103a:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 800103e:	f8a4 9036 	strh.w	r9, [r4, #54]	; 0x36
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8001042:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 8001044:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8001048:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 800104a:	bf58      	it	pl
 800104c:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800104e:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8001050:	bf58      	it	pl
 8001052:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 8001056:	f8a4 9034 	strh.w	r9, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 800105a:	bf58      	it	pl
 800105c:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800105e:	68e2      	ldr	r2, [r4, #12]
 8001060:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8001064:	d15d      	bne.n	8001122 <HAL_SPI_TransmitReceive+0x158>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001066:	b119      	cbz	r1, 8001070 <HAL_SPI_TransmitReceive+0xa6>
 8001068:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800106a:	b292      	uxth	r2, r2
 800106c:	2a01      	cmp	r2, #1
 800106e:	d106      	bne.n	800107e <HAL_SPI_TransmitReceive+0xb4>
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8001070:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001074:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8001076:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001078:	3b01      	subs	r3, #1
 800107a:	b29b      	uxth	r3, r3
 800107c:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800107e:	f04f 0901 	mov.w	r9, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001082:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001084:	b29b      	uxth	r3, r3
 8001086:	b9bb      	cbnz	r3, 80010b8 <HAL_SPI_TransmitReceive+0xee>
 8001088:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800108a:	b29b      	uxth	r3, r3
 800108c:	b9a3      	cbnz	r3, 80010b8 <HAL_SPI_TransmitReceive+0xee>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 800108e:	f8cd 8000 	str.w	r8, [sp]
 8001092:	463b      	mov	r3, r7
 8001094:	2201      	movs	r2, #1
 8001096:	2102      	movs	r1, #2
 8001098:	4620      	mov	r0, r4
 800109a:	f7ff fe59 	bl	8000d50 <SPI_WaitFlagStateUntilTimeout>
 800109e:	2800      	cmp	r0, #0
 80010a0:	d135      	bne.n	800110e <HAL_SPI_TransmitReceive+0x144>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80010a2:	4642      	mov	r2, r8
 80010a4:	4639      	mov	r1, r7
 80010a6:	4620      	mov	r0, r4
 80010a8:	f7ff fe99 	bl	8000dde <SPI_CheckFlag_BSY>
 80010ac:	2800      	cmp	r0, #0
 80010ae:	d079      	beq.n	80011a4 <HAL_SPI_TransmitReceive+0x1da>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80010b0:	2320      	movs	r3, #32
 80010b2:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80010b4:	2001      	movs	r0, #1
 80010b6:	e02b      	b.n	8001110 <HAL_SPI_TransmitReceive+0x146>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80010b8:	f1b9 0f00 	cmp.w	r9, #0
 80010bc:	d00f      	beq.n	80010de <HAL_SPI_TransmitReceive+0x114>
 80010be:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80010c0:	b29b      	uxth	r3, r3
 80010c2:	b163      	cbz	r3, 80010de <HAL_SPI_TransmitReceive+0x114>
 80010c4:	6823      	ldr	r3, [r4, #0]
 80010c6:	689a      	ldr	r2, [r3, #8]
 80010c8:	0791      	lsls	r1, r2, #30
 80010ca:	d508      	bpl.n	80010de <HAL_SPI_TransmitReceive+0x114>
        hspi->Instance->DR = *((uint16_t *)pTxData);
 80010cc:	f835 2b02 	ldrh.w	r2, [r5], #2
 80010d0:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 80010d2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80010d4:	3b01      	subs	r3, #1
 80010d6:	b29b      	uxth	r3, r3
 80010d8:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 80010da:	f04f 0900 	mov.w	r9, #0
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80010de:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80010e0:	b29b      	uxth	r3, r3
 80010e2:	b163      	cbz	r3, 80010fe <HAL_SPI_TransmitReceive+0x134>
 80010e4:	6823      	ldr	r3, [r4, #0]
 80010e6:	689a      	ldr	r2, [r3, #8]
 80010e8:	07d2      	lsls	r2, r2, #31
 80010ea:	d508      	bpl.n	80010fe <HAL_SPI_TransmitReceive+0x134>
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 80010ec:	68db      	ldr	r3, [r3, #12]
 80010ee:	f826 3b02 	strh.w	r3, [r6], #2
        hspi->RxXferCount--;
 80010f2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80010f4:	3b01      	subs	r3, #1
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80010fa:	f04f 0901 	mov.w	r9, #1
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80010fe:	1c78      	adds	r0, r7, #1
 8001100:	d0bf      	beq.n	8001082 <HAL_SPI_TransmitReceive+0xb8>
 8001102:	f7ff fa6f 	bl	80005e4 <HAL_GetTick>
 8001106:	eba0 0008 	sub.w	r0, r0, r8
 800110a:	4287      	cmp	r7, r0
 800110c:	d8b9      	bhi.n	8001082 <HAL_SPI_TransmitReceive+0xb8>
        errorcode = HAL_TIMEOUT;
 800110e:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001110:	2301      	movs	r3, #1
 8001112:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001116:	2300      	movs	r3, #0
 8001118:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800111c:	b005      	add	sp, #20
 800111e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001122:	b119      	cbz	r1, 800112c <HAL_SPI_TransmitReceive+0x162>
 8001124:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8001126:	b292      	uxth	r2, r2
 8001128:	2a01      	cmp	r2, #1
 800112a:	d106      	bne.n	800113a <HAL_SPI_TransmitReceive+0x170>
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 800112c:	f815 2b01 	ldrb.w	r2, [r5], #1
 8001130:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 8001132:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001134:	3b01      	subs	r3, #1
 8001136:	b29b      	uxth	r3, r3
 8001138:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800113a:	f04f 0901 	mov.w	r9, #1
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800113e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001140:	b29b      	uxth	r3, r3
 8001142:	b91b      	cbnz	r3, 800114c <HAL_SPI_TransmitReceive+0x182>
 8001144:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001146:	b29b      	uxth	r3, r3
 8001148:	2b00      	cmp	r3, #0
 800114a:	d0a0      	beq.n	800108e <HAL_SPI_TransmitReceive+0xc4>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800114c:	f1b9 0f00 	cmp.w	r9, #0
 8001150:	d00f      	beq.n	8001172 <HAL_SPI_TransmitReceive+0x1a8>
 8001152:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001154:	b29b      	uxth	r3, r3
 8001156:	b163      	cbz	r3, 8001172 <HAL_SPI_TransmitReceive+0x1a8>
 8001158:	6823      	ldr	r3, [r4, #0]
 800115a:	689a      	ldr	r2, [r3, #8]
 800115c:	0791      	lsls	r1, r2, #30
 800115e:	d508      	bpl.n	8001172 <HAL_SPI_TransmitReceive+0x1a8>
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001160:	782a      	ldrb	r2, [r5, #0]
 8001162:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8001164:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001166:	3b01      	subs	r3, #1
 8001168:	b29b      	uxth	r3, r3
 800116a:	86e3      	strh	r3, [r4, #54]	; 0x36
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 800116c:	3501      	adds	r5, #1
        txallowed = 0U;
 800116e:	f04f 0900 	mov.w	r9, #0
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001172:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001174:	b29b      	uxth	r3, r3
 8001176:	b163      	cbz	r3, 8001192 <HAL_SPI_TransmitReceive+0x1c8>
 8001178:	6823      	ldr	r3, [r4, #0]
 800117a:	689a      	ldr	r2, [r3, #8]
 800117c:	07d2      	lsls	r2, r2, #31
 800117e:	d508      	bpl.n	8001192 <HAL_SPI_TransmitReceive+0x1c8>
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8001180:	68db      	ldr	r3, [r3, #12]
 8001182:	7033      	strb	r3, [r6, #0]
        hspi->RxXferCount--;
 8001184:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001186:	3b01      	subs	r3, #1
 8001188:	b29b      	uxth	r3, r3
 800118a:	87e3      	strh	r3, [r4, #62]	; 0x3e
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 800118c:	3601      	adds	r6, #1
        txallowed = 1U;
 800118e:	f04f 0901 	mov.w	r9, #1
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8001192:	1c7b      	adds	r3, r7, #1
 8001194:	d0d3      	beq.n	800113e <HAL_SPI_TransmitReceive+0x174>
 8001196:	f7ff fa25 	bl	80005e4 <HAL_GetTick>
 800119a:	eba0 0008 	sub.w	r0, r0, r8
 800119e:	4287      	cmp	r7, r0
 80011a0:	d8cd      	bhi.n	800113e <HAL_SPI_TransmitReceive+0x174>
 80011a2:	e7b4      	b.n	800110e <HAL_SPI_TransmitReceive+0x144>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80011a4:	68a3      	ldr	r3, [r4, #8]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d1b2      	bne.n	8001110 <HAL_SPI_TransmitReceive+0x146>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80011aa:	6823      	ldr	r3, [r4, #0]
 80011ac:	9003      	str	r0, [sp, #12]
 80011ae:	68da      	ldr	r2, [r3, #12]
 80011b0:	9203      	str	r2, [sp, #12]
 80011b2:	689b      	ldr	r3, [r3, #8]
 80011b4:	9303      	str	r3, [sp, #12]
 80011b6:	9b03      	ldr	r3, [sp, #12]
 80011b8:	e7aa      	b.n	8001110 <HAL_SPI_TransmitReceive+0x146>
    errorcode = HAL_BUSY;
 80011ba:	2002      	movs	r0, #2
 80011bc:	e7a8      	b.n	8001110 <HAL_SPI_TransmitReceive+0x146>
  __HAL_LOCK(hspi);
 80011be:	2002      	movs	r0, #2
 80011c0:	e7ac      	b.n	800111c <HAL_SPI_TransmitReceive+0x152>

080011c2 <HAL_SPI_Receive>:
{
 80011c2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80011c6:	461e      	mov	r6, r3
  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80011c8:	6843      	ldr	r3, [r0, #4]
 80011ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 80011ce:	4604      	mov	r4, r0
 80011d0:	460d      	mov	r5, r1
 80011d2:	4690      	mov	r8, r2
  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80011d4:	d10c      	bne.n	80011f0 <HAL_SPI_Receive+0x2e>
 80011d6:	6883      	ldr	r3, [r0, #8]
 80011d8:	b953      	cbnz	r3, 80011f0 <HAL_SPI_Receive+0x2e>
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 80011da:	2304      	movs	r3, #4
 80011dc:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 80011e0:	4613      	mov	r3, r2
 80011e2:	9600      	str	r6, [sp, #0]
 80011e4:	460a      	mov	r2, r1
 80011e6:	f7ff fef0 	bl	8000fca <HAL_SPI_TransmitReceive>
}
 80011ea:	b002      	add	sp, #8
 80011ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 80011f0:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	f000 8081 	beq.w	80012fc <HAL_SPI_Receive+0x13a>
 80011fa:	2301      	movs	r3, #1
 80011fc:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001200:	f7ff f9f0 	bl	80005e4 <HAL_GetTick>
 8001204:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 8001206:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800120a:	b2c0      	uxtb	r0, r0
 800120c:	2801      	cmp	r0, #1
 800120e:	d173      	bne.n	80012f8 <HAL_SPI_Receive+0x136>
  if((pData == NULL ) || (Size == 0))
 8001210:	2d00      	cmp	r5, #0
 8001212:	d058      	beq.n	80012c6 <HAL_SPI_Receive+0x104>
 8001214:	f1b8 0f00 	cmp.w	r8, #0
 8001218:	d055      	beq.n	80012c6 <HAL_SPI_Receive+0x104>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800121a:	2304      	movs	r3, #4
 800121c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001220:	2300      	movs	r3, #0
 8001222:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001224:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->RxXferCount = Size;
 8001226:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->TxXferSize  = 0U;
 800122a:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800122c:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 800122e:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001230:	6463      	str	r3, [r4, #68]	; 0x44
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001232:	68a3      	ldr	r3, [r4, #8]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001234:	63a5      	str	r5, [r4, #56]	; 0x38
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001236:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800123a:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferSize  = Size;
 800123c:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
    SPI_1LINE_RX(hspi);
 8001240:	bf02      	ittt	eq
 8001242:	681a      	ldreq	r2, [r3, #0]
 8001244:	f422 4280 	biceq.w	r2, r2, #16384	; 0x4000
 8001248:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800124a:	681a      	ldr	r2, [r3, #0]
 800124c:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 800124e:	bf5e      	ittt	pl
 8001250:	681a      	ldrpl	r2, [r3, #0]
 8001252:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8001256:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001258:	68e3      	ldr	r3, [r4, #12]
 800125a:	b1cb      	cbz	r3, 8001290 <HAL_SPI_Receive+0xce>
    while(hspi->RxXferCount > 0U)
 800125c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800125e:	b29b      	uxth	r3, r3
 8001260:	b1d3      	cbz	r3, 8001298 <HAL_SPI_Receive+0xd6>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001262:	6823      	ldr	r3, [r4, #0]
 8001264:	689a      	ldr	r2, [r3, #8]
 8001266:	07d2      	lsls	r2, r2, #31
 8001268:	d53c      	bpl.n	80012e4 <HAL_SPI_Receive+0x122>
        *((uint16_t*)pData) = hspi->Instance->DR;
 800126a:	68db      	ldr	r3, [r3, #12]
 800126c:	f825 3b02 	strh.w	r3, [r5], #2
        hspi->RxXferCount--;
 8001270:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001272:	3b01      	subs	r3, #1
 8001274:	b29b      	uxth	r3, r3
 8001276:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8001278:	e7f0      	b.n	800125c <HAL_SPI_Receive+0x9a>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800127a:	6823      	ldr	r3, [r4, #0]
 800127c:	689a      	ldr	r2, [r3, #8]
 800127e:	07d0      	lsls	r0, r2, #31
 8001280:	d51f      	bpl.n	80012c2 <HAL_SPI_Receive+0x100>
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 8001282:	7b1b      	ldrb	r3, [r3, #12]
 8001284:	f805 3b01 	strb.w	r3, [r5], #1
        hspi->RxXferCount--;
 8001288:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800128a:	3b01      	subs	r3, #1
 800128c:	b29b      	uxth	r3, r3
 800128e:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while(hspi->RxXferCount > 0U)
 8001290:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001292:	b29b      	uxth	r3, r3
 8001294:	2b00      	cmp	r3, #0
 8001296:	d1f0      	bne.n	800127a <HAL_SPI_Receive+0xb8>
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001298:	6863      	ldr	r3, [r4, #4]
 800129a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800129e:	d10b      	bne.n	80012b8 <HAL_SPI_Receive+0xf6>
 80012a0:	68a3      	ldr	r3, [r4, #8]
 80012a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80012a6:	d002      	beq.n	80012ae <HAL_SPI_Receive+0xec>
 80012a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012ac:	d104      	bne.n	80012b8 <HAL_SPI_Receive+0xf6>
    __HAL_SPI_DISABLE(hspi);
 80012ae:	6822      	ldr	r2, [r4, #0]
 80012b0:	6813      	ldr	r3, [r2, #0]
 80012b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80012b6:	6013      	str	r3, [r2, #0]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80012b8:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 80012ba:	3000      	adds	r0, #0
 80012bc:	bf18      	it	ne
 80012be:	2001      	movne	r0, #1
 80012c0:	e001      	b.n	80012c6 <HAL_SPI_Receive+0x104>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80012c2:	b93e      	cbnz	r6, 80012d4 <HAL_SPI_Receive+0x112>
          errorcode = HAL_TIMEOUT;
 80012c4:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80012c6:	2301      	movs	r3, #1
 80012c8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80012cc:	2300      	movs	r3, #0
 80012ce:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 80012d2:	e78a      	b.n	80011ea <HAL_SPI_Receive+0x28>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80012d4:	1c71      	adds	r1, r6, #1
 80012d6:	d0db      	beq.n	8001290 <HAL_SPI_Receive+0xce>
 80012d8:	f7ff f984 	bl	80005e4 <HAL_GetTick>
 80012dc:	1bc0      	subs	r0, r0, r7
 80012de:	4286      	cmp	r6, r0
 80012e0:	d8d6      	bhi.n	8001290 <HAL_SPI_Receive+0xce>
 80012e2:	e7ef      	b.n	80012c4 <HAL_SPI_Receive+0x102>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80012e4:	2e00      	cmp	r6, #0
 80012e6:	d0ed      	beq.n	80012c4 <HAL_SPI_Receive+0x102>
 80012e8:	1c73      	adds	r3, r6, #1
 80012ea:	d0b7      	beq.n	800125c <HAL_SPI_Receive+0x9a>
 80012ec:	f7ff f97a 	bl	80005e4 <HAL_GetTick>
 80012f0:	1bc0      	subs	r0, r0, r7
 80012f2:	4286      	cmp	r6, r0
 80012f4:	d8b2      	bhi.n	800125c <HAL_SPI_Receive+0x9a>
 80012f6:	e7e5      	b.n	80012c4 <HAL_SPI_Receive+0x102>
    errorcode = HAL_BUSY;
 80012f8:	2002      	movs	r0, #2
 80012fa:	e7e4      	b.n	80012c6 <HAL_SPI_Receive+0x104>
  __HAL_LOCK(hspi);
 80012fc:	2002      	movs	r0, #2
 80012fe:	e774      	b.n	80011ea <HAL_SPI_Receive+0x28>

08001300 <HAL_SPI_GetState>:
  return hspi->State;
 8001300:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 8001304:	4770      	bx	lr
	...

08001308 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001308:	6a03      	ldr	r3, [r0, #32]
 800130a:	f023 0301 	bic.w	r3, r3, #1
 800130e:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001310:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8001312:	6842      	ldr	r2, [r0, #4]
{
 8001314:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001316:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001318:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800131a:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800131e:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001320:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001322:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001326:	4323      	orrs	r3, r4

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001328:	4c0c      	ldr	r4, [pc, #48]	; (800135c <TIM_OC1_SetConfig+0x54>)
 800132a:	42a0      	cmp	r0, r4
 800132c:	d009      	beq.n	8001342 <TIM_OC1_SetConfig+0x3a>
 800132e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001332:	42a0      	cmp	r0, r4
 8001334:	d005      	beq.n	8001342 <TIM_OC1_SetConfig+0x3a>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001336:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001338:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800133a:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800133c:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800133e:	6203      	str	r3, [r0, #32]
} 
 8001340:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= OC_Config->OCNPolarity;
 8001342:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8001344:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001346:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800134a:	4323      	orrs	r3, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 800134c:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800134e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8001352:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001354:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001358:	4322      	orrs	r2, r4
 800135a:	e7ec      	b.n	8001336 <TIM_OC1_SetConfig+0x2e>
 800135c:	40010000 	.word	0x40010000

08001360 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001360:	6a03      	ldr	r3, [r0, #32]
 8001362:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001366:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001368:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800136a:	6842      	ldr	r2, [r0, #4]
{
 800136c:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800136e:	69c4      	ldr	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001370:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8001372:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001376:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001378:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800137a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800137e:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001382:	4c0e      	ldr	r4, [pc, #56]	; (80013bc <TIM_OC3_SetConfig+0x5c>)
 8001384:	42a0      	cmp	r0, r4
 8001386:	d009      	beq.n	800139c <TIM_OC3_SetConfig+0x3c>
 8001388:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800138c:	42a0      	cmp	r0, r4
 800138e:	d005      	beq.n	800139c <TIM_OC3_SetConfig+0x3c>
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001390:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001392:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001394:	61c5      	str	r5, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8001396:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001398:	6203      	str	r3, [r0, #32]
}
 800139a:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800139c:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800139e:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 80013a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80013a4:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80013a8:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80013aa:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80013ae:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80013b0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80013b4:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 80013b8:	e7ea      	b.n	8001390 <TIM_OC3_SetConfig+0x30>
 80013ba:	bf00      	nop
 80013bc:	40010000 	.word	0x40010000

080013c0 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80013c0:	6a03      	ldr	r3, [r0, #32]
 80013c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80013c6:	6203      	str	r3, [r0, #32]
{
 80013c8:	b530      	push	{r4, r5, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80013ca:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80013cc:	6843      	ldr	r3, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80013ce:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80013d0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80013d2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80013d6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80013da:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80013dc:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80013e0:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80013e4:	4d09      	ldr	r5, [pc, #36]	; (800140c <TIM_OC4_SetConfig+0x4c>)
 80013e6:	42a8      	cmp	r0, r5
 80013e8:	d009      	beq.n	80013fe <TIM_OC4_SetConfig+0x3e>
 80013ea:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80013ee:	42a8      	cmp	r0, r5
 80013f0:	d005      	beq.n	80013fe <TIM_OC4_SetConfig+0x3e>
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80013f2:	6043      	str	r3, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80013f4:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80013f6:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80013f8:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80013fa:	6204      	str	r4, [r0, #32]
}
 80013fc:	bd30      	pop	{r4, r5, pc}
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80013fe:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001400:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001404:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8001408:	e7f3      	b.n	80013f2 <TIM_OC4_SetConfig+0x32>
 800140a:	bf00      	nop
 800140c:	40010000 	.word	0x40010000

08001410 <HAL_TIM_Base_Start>:
  __HAL_TIM_ENABLE(htim);
 8001410:	6802      	ldr	r2, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001412:	2302      	movs	r3, #2
 8001414:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_TIM_ENABLE(htim);
 8001418:	6813      	ldr	r3, [r2, #0]
 800141a:	f043 0301 	orr.w	r3, r3, #1
 800141e:	6013      	str	r3, [r2, #0]
  htim->State= HAL_TIM_STATE_READY;
 8001420:	2301      	movs	r3, #1
 8001422:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
}
 8001426:	2000      	movs	r0, #0
 8001428:	4770      	bx	lr

0800142a <HAL_TIM_PWM_MspInit>:
 800142a:	4770      	bx	lr

0800142c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800142c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001430:	2b01      	cmp	r3, #1
{
 8001432:	b570      	push	{r4, r5, r6, lr}
 8001434:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8001438:	d01c      	beq.n	8001474 <HAL_TIM_ConfigClockSource+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 800143a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  tmpsmcr = htim->Instance->SMCR;
 800143e:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8001440:	2201      	movs	r2, #1
 8001442:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  tmpsmcr = htim->Instance->SMCR;
 8001446:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001448:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800144c:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001450:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8001452:	680a      	ldr	r2, [r1, #0]
 8001454:	2a40      	cmp	r2, #64	; 0x40
 8001456:	d079      	beq.n	800154c <HAL_TIM_ConfigClockSource+0x120>
 8001458:	d819      	bhi.n	800148e <HAL_TIM_ConfigClockSource+0x62>
 800145a:	2a10      	cmp	r2, #16
 800145c:	f000 8093 	beq.w	8001586 <HAL_TIM_ConfigClockSource+0x15a>
 8001460:	d80a      	bhi.n	8001478 <HAL_TIM_ConfigClockSource+0x4c>
 8001462:	2a00      	cmp	r2, #0
 8001464:	f000 8089 	beq.w	800157a <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 8001468:	2301      	movs	r3, #1
 800146a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(htim);
 800146e:	2300      	movs	r3, #0
 8001470:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8001474:	4618      	mov	r0, r3
}
 8001476:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001478:	2a20      	cmp	r2, #32
 800147a:	f000 808a 	beq.w	8001592 <HAL_TIM_ConfigClockSource+0x166>
 800147e:	2a30      	cmp	r2, #48	; 0x30
 8001480:	d1f2      	bne.n	8001468 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001482:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001484:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8001488:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 800148c:	e036      	b.n	80014fc <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 800148e:	2a70      	cmp	r2, #112	; 0x70
 8001490:	d036      	beq.n	8001500 <HAL_TIM_ConfigClockSource+0xd4>
 8001492:	d81b      	bhi.n	80014cc <HAL_TIM_ConfigClockSource+0xa0>
 8001494:	2a50      	cmp	r2, #80	; 0x50
 8001496:	d042      	beq.n	800151e <HAL_TIM_ConfigClockSource+0xf2>
 8001498:	2a60      	cmp	r2, #96	; 0x60
 800149a:	d1e5      	bne.n	8001468 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800149c:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 800149e:	684d      	ldr	r5, [r1, #4]
 80014a0:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80014a2:	f024 0410 	bic.w	r4, r4, #16
 80014a6:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80014a8:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80014aa:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80014ac:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80014b0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80014b4:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80014b8:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80014bc:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80014be:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80014c0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80014c2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80014c6:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80014ca:	e017      	b.n	80014fc <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80014cc:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80014d0:	d011      	beq.n	80014f6 <HAL_TIM_ConfigClockSource+0xca>
 80014d2:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80014d6:	d1c7      	bne.n	8001468 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80014d8:	688a      	ldr	r2, [r1, #8]
 80014da:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80014dc:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80014de:	68c9      	ldr	r1, [r1, #12]
 80014e0:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80014e2:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80014e6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80014ea:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80014ec:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80014ee:	689a      	ldr	r2, [r3, #8]
 80014f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80014f4:	e002      	b.n	80014fc <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80014f6:	689a      	ldr	r2, [r3, #8]
 80014f8:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 80014fc:	609a      	str	r2, [r3, #8]
 80014fe:	e7b3      	b.n	8001468 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001500:	688a      	ldr	r2, [r1, #8]
 8001502:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001504:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001506:	68c9      	ldr	r1, [r1, #12]
 8001508:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800150a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800150e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001512:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8001514:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8001516:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001518:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800151c:	e7ee      	b.n	80014fc <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800151e:	684c      	ldr	r4, [r1, #4]
 8001520:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001522:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001524:	6a1d      	ldr	r5, [r3, #32]
 8001526:	f025 0501 	bic.w	r5, r5, #1
 800152a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800152c:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800152e:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001532:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001536:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 800153a:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800153c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800153e:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001540:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001542:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8001546:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 800154a:	e7d7      	b.n	80014fc <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800154c:	684c      	ldr	r4, [r1, #4]
 800154e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001550:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001552:	6a1d      	ldr	r5, [r3, #32]
 8001554:	f025 0501 	bic.w	r5, r5, #1
 8001558:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800155a:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800155c:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001560:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001564:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001568:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800156a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800156c:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800156e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001570:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8001574:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8001578:	e7c0      	b.n	80014fc <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800157a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800157c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8001580:	f042 0207 	orr.w	r2, r2, #7
 8001584:	e7ba      	b.n	80014fc <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001586:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001588:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800158c:	f042 0217 	orr.w	r2, r2, #23
 8001590:	e7b4      	b.n	80014fc <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001592:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001594:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8001598:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 800159c:	e7ae      	b.n	80014fc <HAL_TIM_ConfigClockSource+0xd0>
	...

080015a0 <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80015a0:	4a2e      	ldr	r2, [pc, #184]	; (800165c <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 80015a2:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80015a4:	4290      	cmp	r0, r2
 80015a6:	d012      	beq.n	80015ce <TIM_Base_SetConfig+0x2e>
 80015a8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80015ac:	d00f      	beq.n	80015ce <TIM_Base_SetConfig+0x2e>
 80015ae:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80015b2:	4290      	cmp	r0, r2
 80015b4:	d00b      	beq.n	80015ce <TIM_Base_SetConfig+0x2e>
 80015b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015ba:	4290      	cmp	r0, r2
 80015bc:	d007      	beq.n	80015ce <TIM_Base_SetConfig+0x2e>
 80015be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015c2:	4290      	cmp	r0, r2
 80015c4:	d003      	beq.n	80015ce <TIM_Base_SetConfig+0x2e>
 80015c6:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80015ca:	4290      	cmp	r0, r2
 80015cc:	d11d      	bne.n	800160a <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 80015ce:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80015d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80015d4:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80015d6:	4a21      	ldr	r2, [pc, #132]	; (800165c <TIM_Base_SetConfig+0xbc>)
 80015d8:	4290      	cmp	r0, r2
 80015da:	d104      	bne.n	80015e6 <TIM_Base_SetConfig+0x46>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80015dc:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80015de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80015e2:	4313      	orrs	r3, r2
 80015e4:	e028      	b.n	8001638 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80015e6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80015ea:	d0f7      	beq.n	80015dc <TIM_Base_SetConfig+0x3c>
 80015ec:	4a1c      	ldr	r2, [pc, #112]	; (8001660 <TIM_Base_SetConfig+0xc0>)
 80015ee:	4290      	cmp	r0, r2
 80015f0:	d0f4      	beq.n	80015dc <TIM_Base_SetConfig+0x3c>
 80015f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015f6:	4290      	cmp	r0, r2
 80015f8:	d0f0      	beq.n	80015dc <TIM_Base_SetConfig+0x3c>
 80015fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015fe:	4290      	cmp	r0, r2
 8001600:	d0ec      	beq.n	80015dc <TIM_Base_SetConfig+0x3c>
 8001602:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001606:	4290      	cmp	r0, r2
 8001608:	d0e8      	beq.n	80015dc <TIM_Base_SetConfig+0x3c>
 800160a:	4a16      	ldr	r2, [pc, #88]	; (8001664 <TIM_Base_SetConfig+0xc4>)
 800160c:	4290      	cmp	r0, r2
 800160e:	d0e5      	beq.n	80015dc <TIM_Base_SetConfig+0x3c>
 8001610:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001614:	4290      	cmp	r0, r2
 8001616:	d0e1      	beq.n	80015dc <TIM_Base_SetConfig+0x3c>
 8001618:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800161c:	4290      	cmp	r0, r2
 800161e:	d0dd      	beq.n	80015dc <TIM_Base_SetConfig+0x3c>
 8001620:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001624:	4290      	cmp	r0, r2
 8001626:	d0d9      	beq.n	80015dc <TIM_Base_SetConfig+0x3c>
 8001628:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800162c:	4290      	cmp	r0, r2
 800162e:	d0d5      	beq.n	80015dc <TIM_Base_SetConfig+0x3c>
 8001630:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001634:	4290      	cmp	r0, r2
 8001636:	d0d1      	beq.n	80015dc <TIM_Base_SetConfig+0x3c>
  TIMx->CR1 = tmpcr1;
 8001638:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800163a:	688b      	ldr	r3, [r1, #8]
 800163c:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800163e:	680b      	ldr	r3, [r1, #0]
 8001640:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8001642:	4b06      	ldr	r3, [pc, #24]	; (800165c <TIM_Base_SetConfig+0xbc>)
 8001644:	4298      	cmp	r0, r3
 8001646:	d006      	beq.n	8001656 <TIM_Base_SetConfig+0xb6>
 8001648:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800164c:	4298      	cmp	r0, r3
 800164e:	d002      	beq.n	8001656 <TIM_Base_SetConfig+0xb6>
  TIMx->EGR = TIM_EGR_UG;
 8001650:	2301      	movs	r3, #1
 8001652:	6143      	str	r3, [r0, #20]
}
 8001654:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8001656:	690b      	ldr	r3, [r1, #16]
 8001658:	6303      	str	r3, [r0, #48]	; 0x30
 800165a:	e7f9      	b.n	8001650 <TIM_Base_SetConfig+0xb0>
 800165c:	40010000 	.word	0x40010000
 8001660:	40000400 	.word	0x40000400
 8001664:	40014000 	.word	0x40014000

08001668 <HAL_TIM_Base_Init>:
{ 
 8001668:	b510      	push	{r4, lr}
  if(htim == NULL)
 800166a:	4604      	mov	r4, r0
 800166c:	b1a0      	cbz	r0, 8001698 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800166e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001672:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001676:	b91b      	cbnz	r3, 8001680 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001678:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 800167c:	f000 fd10 	bl	80020a0 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001680:	2302      	movs	r3, #2
 8001682:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001686:	6820      	ldr	r0, [r4, #0]
 8001688:	1d21      	adds	r1, r4, #4
 800168a:	f7ff ff89 	bl	80015a0 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800168e:	2301      	movs	r3, #1
 8001690:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8001694:	2000      	movs	r0, #0
 8001696:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001698:	2001      	movs	r0, #1
}
 800169a:	bd10      	pop	{r4, pc}

0800169c <HAL_TIM_PWM_Init>:
{
 800169c:	b510      	push	{r4, lr}
  if(htim == NULL)
 800169e:	4604      	mov	r4, r0
 80016a0:	b1a0      	cbz	r0, 80016cc <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80016a2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80016a6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80016aa:	b91b      	cbnz	r3, 80016b4 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80016ac:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 80016b0:	f7ff febb 	bl	800142a <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;  
 80016b4:	2302      	movs	r3, #2
 80016b6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80016ba:	6820      	ldr	r0, [r4, #0]
 80016bc:	1d21      	adds	r1, r4, #4
 80016be:	f7ff ff6f 	bl	80015a0 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80016c2:	2301      	movs	r3, #1
 80016c4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80016c8:	2000      	movs	r0, #0
 80016ca:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80016cc:	2001      	movs	r0, #1
}  
 80016ce:	bd10      	pop	{r4, pc}

080016d0 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80016d0:	6a03      	ldr	r3, [r0, #32]
 80016d2:	f023 0310 	bic.w	r3, r3, #16
 80016d6:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80016d8:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 80016da:	6842      	ldr	r2, [r0, #4]
{
 80016dc:	b570      	push	{r4, r5, r6, lr}
  tmpccmrx = TIMx->CCMR1;
 80016de:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80016e0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80016e2:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80016e6:	ea44 2505 	orr.w	r5, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80016ea:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80016ec:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80016f0:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80016f4:	4c0d      	ldr	r4, [pc, #52]	; (800172c <TIM_OC2_SetConfig+0x5c>)
 80016f6:	42a0      	cmp	r0, r4
 80016f8:	d009      	beq.n	800170e <TIM_OC2_SetConfig+0x3e>
 80016fa:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80016fe:	42a0      	cmp	r0, r4
 8001700:	d005      	beq.n	800170e <TIM_OC2_SetConfig+0x3e>
  TIMx->CR2 = tmpcr2;
 8001702:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8001704:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001706:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001708:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800170a:	6203      	str	r3, [r0, #32]
}
 800170c:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800170e:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001710:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001712:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001716:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800171a:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800171c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001720:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001722:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001726:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 800172a:	e7ea      	b.n	8001702 <TIM_OC2_SetConfig+0x32>
 800172c:	40010000 	.word	0x40010000

08001730 <HAL_TIM_PWM_ConfigChannel>:
{
 8001730:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001732:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001736:	2b01      	cmp	r3, #1
{
 8001738:	4604      	mov	r4, r0
 800173a:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800173e:	d025      	beq.n	800178c <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001740:	2301      	movs	r3, #1
 8001742:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 8001746:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  switch (Channel)
 800174a:	2a0c      	cmp	r2, #12
 800174c:	d818      	bhi.n	8001780 <HAL_TIM_PWM_ConfigChannel+0x50>
 800174e:	e8df f002 	tbb	[pc, r2]
 8001752:	1707      	.short	0x1707
 8001754:	171e1717 	.word	0x171e1717
 8001758:	172f1717 	.word	0x172f1717
 800175c:	1717      	.short	0x1717
 800175e:	40          	.byte	0x40
 800175f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001760:	6820      	ldr	r0, [r4, #0]
 8001762:	f7ff fdd1 	bl	8001308 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001766:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001768:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800176a:	699a      	ldr	r2, [r3, #24]
 800176c:	f042 0208 	orr.w	r2, r2, #8
 8001770:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001772:	699a      	ldr	r2, [r3, #24]
 8001774:	f022 0204 	bic.w	r2, r2, #4
 8001778:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800177a:	699a      	ldr	r2, [r3, #24]
 800177c:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800177e:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8001780:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001782:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001784:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8001788:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 800178c:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800178e:	6820      	ldr	r0, [r4, #0]
 8001790:	f7ff ff9e 	bl	80016d0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001794:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001796:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001798:	699a      	ldr	r2, [r3, #24]
 800179a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800179e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80017a0:	699a      	ldr	r2, [r3, #24]
 80017a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80017a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80017a8:	699a      	ldr	r2, [r3, #24]
 80017aa:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80017ae:	e7e6      	b.n	800177e <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80017b0:	6820      	ldr	r0, [r4, #0]
 80017b2:	f7ff fdd5 	bl	8001360 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80017b6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80017b8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80017ba:	69da      	ldr	r2, [r3, #28]
 80017bc:	f042 0208 	orr.w	r2, r2, #8
 80017c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80017c2:	69da      	ldr	r2, [r3, #28]
 80017c4:	f022 0204 	bic.w	r2, r2, #4
 80017c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80017ca:	69da      	ldr	r2, [r3, #28]
 80017cc:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80017ce:	61da      	str	r2, [r3, #28]
    break;
 80017d0:	e7d6      	b.n	8001780 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80017d2:	6820      	ldr	r0, [r4, #0]
 80017d4:	f7ff fdf4 	bl	80013c0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80017d8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80017da:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80017dc:	69da      	ldr	r2, [r3, #28]
 80017de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80017e2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80017e4:	69da      	ldr	r2, [r3, #28]
 80017e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80017ea:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80017ec:	69da      	ldr	r2, [r3, #28]
 80017ee:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80017f2:	e7ec      	b.n	80017ce <HAL_TIM_PWM_ConfigChannel+0x9e>

080017f4 <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 80017f4:	6a03      	ldr	r3, [r0, #32]
{
 80017f6:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 80017f8:	2401      	movs	r4, #1
 80017fa:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80017fc:	ea23 0304 	bic.w	r3, r3, r4
 8001800:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8001802:	6a03      	ldr	r3, [r0, #32]
 8001804:	408a      	lsls	r2, r1
 8001806:	431a      	orrs	r2, r3
 8001808:	6202      	str	r2, [r0, #32]
 800180a:	bd10      	pop	{r4, pc}

0800180c <HAL_TIM_PWM_Start>:
{
 800180c:	b510      	push	{r4, lr}
 800180e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001810:	2201      	movs	r2, #1
 8001812:	6800      	ldr	r0, [r0, #0]
 8001814:	f7ff ffee 	bl	80017f4 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8001818:	6823      	ldr	r3, [r4, #0]
 800181a:	4a08      	ldr	r2, [pc, #32]	; (800183c <HAL_TIM_PWM_Start+0x30>)
 800181c:	4293      	cmp	r3, r2
 800181e:	d003      	beq.n	8001828 <HAL_TIM_PWM_Start+0x1c>
 8001820:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001824:	4293      	cmp	r3, r2
 8001826:	d103      	bne.n	8001830 <HAL_TIM_PWM_Start+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 8001828:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800182a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800182e:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	f042 0201 	orr.w	r2, r2, #1
 8001836:	601a      	str	r2, [r3, #0]
} 
 8001838:	2000      	movs	r0, #0
 800183a:	bd10      	pop	{r4, pc}
 800183c:	40010000 	.word	0x40010000

08001840 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8001840:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001844:	2b01      	cmp	r3, #1
{
 8001846:	b510      	push	{r4, lr}
 8001848:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 800184c:	d018      	beq.n	8001880 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 800184e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001852:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8001854:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001856:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001858:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800185a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800185e:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8001860:	685a      	ldr	r2, [r3, #4]
 8001862:	4322      	orrs	r2, r4
 8001864:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001866:	689a      	ldr	r2, [r3, #8]
 8001868:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800186c:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800186e:	689a      	ldr	r2, [r3, #8]
 8001870:	430a      	orrs	r2, r1
 8001872:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8001874:	2301      	movs	r3, #1
 8001876:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 800187a:	2300      	movs	r3, #0
 800187c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8001880:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 8001882:	bd10      	pop	{r4, pc}

08001884 <convertCANid2Reg.constprop.1>:
/* Konverter CAN-ID til leselig */
static void convertCANid2Reg(uint32_t tempPassedInID, uint8_t canIdType, id_reg_t *passedIdReg) 
{
  uint8_t wipSIDL = 0;
  
  if (canIdType == dEXTENDED_CAN_MSG_ID_2_0B) 
 8001884:	2902      	cmp	r1, #2
 8001886:	4b0c      	ldr	r3, [pc, #48]	; (80018b8 <convertCANid2Reg.constprop.1+0x34>)
 8001888:	d110      	bne.n	80018ac <convertCANid2Reg.constprop.1+0x28>
  {
    //EID0
    passedIdReg->tempEID0 = 0xFF & tempPassedInID;
    tempPassedInID = tempPassedInID >> 8;
 800188a:	0a02      	lsrs	r2, r0, #8
    passedIdReg->tempEID0 = 0xFF & tempPassedInID;
 800188c:	70d8      	strb	r0, [r3, #3]
    
    //EID8
    passedIdReg->tempEID8 = 0xFF & tempPassedInID;
    tempPassedInID = tempPassedInID >> 8;
 800188e:	0c00      	lsrs	r0, r0, #16
    
    //SIDL
    wipSIDL = 0x03 & tempPassedInID;
 8001890:	f000 0103 	and.w	r1, r0, #3
    tempPassedInID = tempPassedInID << 3;
 8001894:	00c0      	lsls	r0, r0, #3
    passedIdReg->tempEID8 = 0xFF & tempPassedInID;
 8001896:	709a      	strb	r2, [r3, #2]
    wipSIDL = (0xE0 & tempPassedInID) + wipSIDL;
 8001898:	f000 02e0 	and.w	r2, r0, #224	; 0xe0
 800189c:	430a      	orrs	r2, r1
    wipSIDL = wipSIDL + 0x08;
 800189e:	3208      	adds	r2, #8
    passedIdReg->tempSIDL = 0xEB & wipSIDL;
 80018a0:	f022 0214 	bic.w	r2, r2, #20
 80018a4:	705a      	strb	r2, [r3, #1]
  {
    passedIdReg->tempEID8 = 0;
    passedIdReg->tempEID0 = 0;
    tempPassedInID = tempPassedInID << 5;
    passedIdReg->tempSIDL = 0xFF & tempPassedInID;
    tempPassedInID = tempPassedInID >> 8;
 80018a6:	0a00      	lsrs	r0, r0, #8
    passedIdReg->tempSIDH = 0xFF & tempPassedInID;
 80018a8:	7018      	strb	r0, [r3, #0]
 80018aa:	4770      	bx	lr
    passedIdReg->tempEID8 = 0;
 80018ac:	2200      	movs	r2, #0
    tempPassedInID = tempPassedInID << 5;
 80018ae:	0140      	lsls	r0, r0, #5
    passedIdReg->tempEID8 = 0;
 80018b0:	709a      	strb	r2, [r3, #2]
    passedIdReg->tempEID0 = 0;
 80018b2:	70da      	strb	r2, [r3, #3]
    passedIdReg->tempSIDL = 0xFF & tempPassedInID;
 80018b4:	7058      	strb	r0, [r3, #1]
 80018b6:	e7f6      	b.n	80018a6 <convertCANid2Reg.constprop.1+0x22>
 80018b8:	2000002c 	.word	0x2000002c

080018bc <CANSPI_Initialize>:
{
 80018bc:	b510      	push	{r4, lr}
 80018be:	b088      	sub	sp, #32
  RXM0reg.RXM0SIDH = (mask0&0x7F8)>>3;
 80018c0:	2400      	movs	r4, #0
 80018c2:	f88d 4018 	strb.w	r4, [sp, #24]
  RXM0reg.RXM0SIDL = (mask0&0x7)<<5;
 80018c6:	f88d 4019 	strb.w	r4, [sp, #25]
  RXM0reg.RXM0EID8 = 0x00;
 80018ca:	f88d 401a 	strb.w	r4, [sp, #26]
  RXM0reg.RXM0EID0 = 0x00;
 80018ce:	f88d 401b 	strb.w	r4, [sp, #27]
  RXM1reg.RXM1SIDH = (mask1&0x7F8)>>3;
 80018d2:	f88d 401c 	strb.w	r4, [sp, #28]
  RXM1reg.RXM1SIDL = (mask1&0x7)<<5;
 80018d6:	f88d 401d 	strb.w	r4, [sp, #29]
  RXM1reg.RXM1EID8 = 0x00;
 80018da:	f88d 401e 	strb.w	r4, [sp, #30]
  RXM1reg.RXM1EID0 = 0x00;
 80018de:	f88d 401f 	strb.w	r4, [sp, #31]
  RXF0reg.RXF0SIDH = (filter0&0x7F8)>>3;
 80018e2:	f88d 4000 	strb.w	r4, [sp]
  RXF0reg.RXF0SIDL = (filter0&0x7)<<5;     //Standard Filter
 80018e6:	f88d 4001 	strb.w	r4, [sp, #1]
  RXF0reg.RXF0EID8 = 0x00;
 80018ea:	f88d 4002 	strb.w	r4, [sp, #2]
  RXF0reg.RXF0EID0 = 0x00;
 80018ee:	f88d 4003 	strb.w	r4, [sp, #3]
  RXF1reg.RXF1SIDH = (filter1&0x7F8)>>3;
 80018f2:	f88d 4004 	strb.w	r4, [sp, #4]
  RXF1reg.RXF1SIDL = (filter1&0x7)<<5;     //Extended Filter
 80018f6:	f88d 4005 	strb.w	r4, [sp, #5]
  RXF1reg.RXF1EID8 = 0x00;
 80018fa:	f88d 4006 	strb.w	r4, [sp, #6]
  RXF1reg.RXF1EID0 = 0x00;
 80018fe:	f88d 4007 	strb.w	r4, [sp, #7]
  RXF2reg.RXF2SIDH = (filter2&0x7F8)>>3;
 8001902:	f88d 4008 	strb.w	r4, [sp, #8]
  RXF2reg.RXF2SIDL = (filter2&0x7)<<5;
 8001906:	f88d 4009 	strb.w	r4, [sp, #9]
  RXF2reg.RXF2EID8 = 0x00;
 800190a:	f88d 400a 	strb.w	r4, [sp, #10]
  RXF2reg.RXF2EID0 = 0x00;
 800190e:	f88d 400b 	strb.w	r4, [sp, #11]
  RXF3reg.RXF3SIDH = (filter3&0x7F8)>>3;
 8001912:	f88d 400c 	strb.w	r4, [sp, #12]
  RXF3reg.RXF3SIDL = (filter3&0x7)<<5;
 8001916:	f88d 400d 	strb.w	r4, [sp, #13]
  RXF3reg.RXF3EID8 = 0x00;
 800191a:	f88d 400e 	strb.w	r4, [sp, #14]
  RXF3reg.RXF3EID0 = 0x00;
 800191e:	f88d 400f 	strb.w	r4, [sp, #15]
  RXF4reg.RXF4SIDH = (filter4&0x7F8)>>3;
 8001922:	f88d 4010 	strb.w	r4, [sp, #16]
  RXF4reg.RXF4SIDL = (filter4&0x7)<<5;
 8001926:	f88d 4011 	strb.w	r4, [sp, #17]
  RXF4reg.RXF4EID8 = 0x00;
 800192a:	f88d 4012 	strb.w	r4, [sp, #18]
  RXF4reg.RXF4EID0 = 0x00;
 800192e:	f88d 4013 	strb.w	r4, [sp, #19]
  RXF5reg.RXF5SIDH = (filter5&0x7F8)>>3;
 8001932:	f88d 4014 	strb.w	r4, [sp, #20]
  RXF5reg.RXF5SIDL = (filter5&0x7)<<5;
 8001936:	f88d 4015 	strb.w	r4, [sp, #21]
  RXF5reg.RXF5EID8 = 0x00;
 800193a:	f88d 4016 	strb.w	r4, [sp, #22]
  RXF5reg.RXF5EID0 = 0x00;
 800193e:	f88d 4017 	strb.w	r4, [sp, #23]
  if(!MCP2515_Initialize())
 8001942:	f000 f8af 	bl	8001aa4 <MCP2515_Initialize>
 8001946:	b910      	cbnz	r0, 800194e <CANSPI_Initialize+0x92>
    return false;
 8001948:	2000      	movs	r0, #0
}
 800194a:	b008      	add	sp, #32
 800194c:	bd10      	pop	{r4, pc}
  if(!MCP2515_SetConfigMode())
 800194e:	f000 f8fb 	bl	8001b48 <MCP2515_SetConfigMode>
 8001952:	2800      	cmp	r0, #0
 8001954:	d0f8      	beq.n	8001948 <CANSPI_Initialize+0x8c>
  MCP2515_WriteByteSequence(MCP2515_RXM0SIDH, MCP2515_RXM0EID0, &(RXM0reg.RXM0SIDH));
 8001956:	aa06      	add	r2, sp, #24
 8001958:	2123      	movs	r1, #35	; 0x23
 800195a:	2020      	movs	r0, #32
 800195c:	f000 f91e 	bl	8001b9c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXM1SIDH, MCP2515_RXM1EID0, &(RXM1reg.RXM1SIDH));
 8001960:	aa07      	add	r2, sp, #28
 8001962:	2127      	movs	r1, #39	; 0x27
 8001964:	2024      	movs	r0, #36	; 0x24
 8001966:	f000 f919 	bl	8001b9c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF0SIDH, MCP2515_RXF0EID0, &(RXF0reg.RXF0SIDH));
 800196a:	466a      	mov	r2, sp
 800196c:	2103      	movs	r1, #3
 800196e:	4620      	mov	r0, r4
 8001970:	f000 f914 	bl	8001b9c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF1SIDH, MCP2515_RXF1EID0, &(RXF1reg.RXF1SIDH));
 8001974:	aa01      	add	r2, sp, #4
 8001976:	2107      	movs	r1, #7
 8001978:	2004      	movs	r0, #4
 800197a:	f000 f90f 	bl	8001b9c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF2SIDH, MCP2515_RXF2EID0, &(RXF2reg.RXF2SIDH));
 800197e:	aa02      	add	r2, sp, #8
 8001980:	210b      	movs	r1, #11
 8001982:	2008      	movs	r0, #8
 8001984:	f000 f90a 	bl	8001b9c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF3SIDH, MCP2515_RXF3EID0, &(RXF3reg.RXF3SIDH));
 8001988:	aa03      	add	r2, sp, #12
 800198a:	2113      	movs	r1, #19
 800198c:	2010      	movs	r0, #16
 800198e:	f000 f905 	bl	8001b9c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF4SIDH, MCP2515_RXF4EID0, &(RXF4reg.RXF4SIDH));
 8001992:	aa04      	add	r2, sp, #16
 8001994:	2117      	movs	r1, #23
 8001996:	2014      	movs	r0, #20
 8001998:	f000 f900 	bl	8001b9c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF5SIDH, MCP2515_RXF5EID0, &(RXF5reg.RXF5SIDH));
 800199c:	aa05      	add	r2, sp, #20
 800199e:	211b      	movs	r1, #27
 80019a0:	2018      	movs	r0, #24
 80019a2:	f000 f8fb 	bl	8001b9c <MCP2515_WriteByteSequence>
  MCP2515_WriteByte(MCP2515_RXB0CTRL, 0x04);    //Enable BUKT, Accept Filter 0
 80019a6:	2104      	movs	r1, #4
 80019a8:	2060      	movs	r0, #96	; 0x60
 80019aa:	f000 f8af 	bl	8001b0c <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_RXB1CTRL, 0x01);    //Accept Filter 1
 80019ae:	2101      	movs	r1, #1
 80019b0:	2070      	movs	r0, #112	; 0x70
 80019b2:	f000 f8ab 	bl	8001b0c <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_CANINTE, 0x03);		//Enable interrupt on RXB0/RXB1
 80019b6:	2103      	movs	r1, #3
 80019b8:	202b      	movs	r0, #43	; 0x2b
 80019ba:	f000 f8a7 	bl	8001b0c <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_CNF1, 0x00);
 80019be:	4621      	mov	r1, r4
 80019c0:	202a      	movs	r0, #42	; 0x2a
 80019c2:	f000 f8a3 	bl	8001b0c <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_CNF2, 0xE0);
 80019c6:	21e0      	movs	r1, #224	; 0xe0
 80019c8:	2029      	movs	r0, #41	; 0x29
 80019ca:	f000 f89f 	bl	8001b0c <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_CNF3, 0x82);
 80019ce:	2182      	movs	r1, #130	; 0x82
 80019d0:	2028      	movs	r0, #40	; 0x28
 80019d2:	f000 f89b 	bl	8001b0c <MCP2515_WriteByte>
  if(!MCP2515_SetNormalMode())
 80019d6:	f000 f8cc 	bl	8001b72 <MCP2515_SetNormalMode>
    return false;
 80019da:	3000      	adds	r0, #0
 80019dc:	bf18      	it	ne
 80019de:	2001      	movne	r0, #1
 80019e0:	e7b3      	b.n	800194a <CANSPI_Initialize+0x8e>
	...

080019e4 <CANSPI_Transmit>:
{
 80019e4:	b570      	push	{r4, r5, r6, lr}
  idReg.tempSIDH = 0;
 80019e6:	4e1e      	ldr	r6, [pc, #120]	; (8001a60 <CANSPI_Transmit+0x7c>)
 80019e8:	2500      	movs	r5, #0
{
 80019ea:	4604      	mov	r4, r0
  idReg.tempSIDH = 0;
 80019ec:	7035      	strb	r5, [r6, #0]
  idReg.tempSIDL = 0;
 80019ee:	7075      	strb	r5, [r6, #1]
  idReg.tempEID8 = 0;
 80019f0:	70b5      	strb	r5, [r6, #2]
  idReg.tempEID0 = 0;
 80019f2:	70f5      	strb	r5, [r6, #3]
  ctrlStatus.ctrl_status = MCP2515_ReadStatus();
 80019f4:	f000 f93a 	bl	8001c6c <MCP2515_ReadStatus>
 80019f8:	4b1a      	ldr	r3, [pc, #104]	; (8001a64 <CANSPI_Transmit+0x80>)
  if (ctrlStatus.TXB0REQ != 1)
 80019fa:	0741      	lsls	r1, r0, #29
  ctrlStatus.ctrl_status = MCP2515_ReadStatus();
 80019fc:	7018      	strb	r0, [r3, #0]
  if (ctrlStatus.TXB0REQ != 1)
 80019fe:	d40f      	bmi.n	8001a20 <CANSPI_Transmit+0x3c>
    convertCANid2Reg(tempCanMsg->frame.id, tempCanMsg->frame.idType, &idReg);
 8001a00:	7821      	ldrb	r1, [r4, #0]
 8001a02:	6860      	ldr	r0, [r4, #4]
 8001a04:	f7ff ff3e 	bl	8001884 <convertCANid2Reg.constprop.1>
    MCP2515_LoadTxSequence(MCP2515_LOAD_TXB0SIDH, &(idReg.tempSIDH), tempCanMsg->frame.dlc, &(tempCanMsg->frame.data0));
 8001a08:	2040      	movs	r0, #64	; 0x40
 8001a0a:	f104 0309 	add.w	r3, r4, #9
 8001a0e:	7a22      	ldrb	r2, [r4, #8]
 8001a10:	4631      	mov	r1, r6
 8001a12:	f000 f8e9 	bl	8001be8 <MCP2515_LoadTxSequence>
    MCP2515_RequestToSend(MCP2515_RTS_TX0);
 8001a16:	2081      	movs	r0, #129	; 0x81
    MCP2515_RequestToSend(MCP2515_RTS_TX2);
 8001a18:	f000 f912 	bl	8001c40 <MCP2515_RequestToSend>
    returnValue = 1;
 8001a1c:	2001      	movs	r0, #1
 8001a1e:	bd70      	pop	{r4, r5, r6, pc}
  else if (ctrlStatus.TXB1REQ != 1)
 8001a20:	06c2      	lsls	r2, r0, #27
 8001a22:	d40c      	bmi.n	8001a3e <CANSPI_Transmit+0x5a>
    convertCANid2Reg(tempCanMsg->frame.id, tempCanMsg->frame.idType, &idReg);
 8001a24:	7821      	ldrb	r1, [r4, #0]
 8001a26:	6860      	ldr	r0, [r4, #4]
 8001a28:	f7ff ff2c 	bl	8001884 <convertCANid2Reg.constprop.1>
    MCP2515_LoadTxSequence(MCP2515_LOAD_TXB1SIDH, &(idReg.tempSIDH), tempCanMsg->frame.dlc, &(tempCanMsg->frame.data0));
 8001a2c:	2042      	movs	r0, #66	; 0x42
 8001a2e:	f104 0309 	add.w	r3, r4, #9
 8001a32:	7a22      	ldrb	r2, [r4, #8]
 8001a34:	4631      	mov	r1, r6
 8001a36:	f000 f8d7 	bl	8001be8 <MCP2515_LoadTxSequence>
    MCP2515_RequestToSend(MCP2515_RTS_TX1);
 8001a3a:	2082      	movs	r0, #130	; 0x82
 8001a3c:	e7ec      	b.n	8001a18 <CANSPI_Transmit+0x34>
  else if (ctrlStatus.TXB2REQ != 1)
 8001a3e:	0643      	lsls	r3, r0, #25
 8001a40:	d40c      	bmi.n	8001a5c <CANSPI_Transmit+0x78>
    convertCANid2Reg(tempCanMsg->frame.id, tempCanMsg->frame.idType, &idReg);
 8001a42:	7821      	ldrb	r1, [r4, #0]
 8001a44:	6860      	ldr	r0, [r4, #4]
 8001a46:	f7ff ff1d 	bl	8001884 <convertCANid2Reg.constprop.1>
    MCP2515_LoadTxSequence(MCP2515_LOAD_TXB2SIDH, &(idReg.tempSIDH), tempCanMsg->frame.dlc, &(tempCanMsg->frame.data0));
 8001a4a:	2044      	movs	r0, #68	; 0x44
 8001a4c:	f104 0309 	add.w	r3, r4, #9
 8001a50:	7a22      	ldrb	r2, [r4, #8]
 8001a52:	4631      	mov	r1, r6
 8001a54:	f000 f8c8 	bl	8001be8 <MCP2515_LoadTxSequence>
    MCP2515_RequestToSend(MCP2515_RTS_TX2);
 8001a58:	2084      	movs	r0, #132	; 0x84
 8001a5a:	e7dd      	b.n	8001a18 <CANSPI_Transmit+0x34>
  uint8_t returnValue = 0;
 8001a5c:	4628      	mov	r0, r5
}
 8001a5e:	bd70      	pop	{r4, r5, r6, pc}
 8001a60:	2000002c 	.word	0x2000002c
 8001a64:	20000028 	.word	0x20000028

08001a68 <SPI_Tx>:
  MCP2515_CS_HIGH();
}

/* E */
static void SPI_Tx(uint8_t data)
{
 8001a68:	b507      	push	{r0, r1, r2, lr}
 8001a6a:	a902      	add	r1, sp, #8
  HAL_SPI_Transmit(SPI_CAN, &data, 1, SPI_TIMEOUT);    
 8001a6c:	230a      	movs	r3, #10
{
 8001a6e:	f801 0d01 	strb.w	r0, [r1, #-1]!
  HAL_SPI_Transmit(SPI_CAN, &data, 1, SPI_TIMEOUT);    
 8001a72:	2201      	movs	r2, #1
 8001a74:	4802      	ldr	r0, [pc, #8]	; (8001a80 <SPI_Tx+0x18>)
 8001a76:	f7ff f9ff 	bl	8000e78 <HAL_SPI_Transmit>
}
 8001a7a:	b003      	add	sp, #12
 8001a7c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a80:	20000098 	.word	0x20000098

08001a84 <SPI_Rx>:
  HAL_SPI_Transmit(SPI_CAN, buffer, length, SPI_TIMEOUT);    
}

/* SPI Rx Wrapper funksjon*/
static uint8_t SPI_Rx(void)
{
 8001a84:	b507      	push	{r0, r1, r2, lr}
  uint8_t retVal;
  HAL_SPI_Receive(SPI_CAN, &retVal, 1, SPI_TIMEOUT);
 8001a86:	230a      	movs	r3, #10
 8001a88:	2201      	movs	r2, #1
 8001a8a:	f10d 0107 	add.w	r1, sp, #7
 8001a8e:	4804      	ldr	r0, [pc, #16]	; (8001aa0 <SPI_Rx+0x1c>)
 8001a90:	f7ff fb97 	bl	80011c2 <HAL_SPI_Receive>
  return retVal;
}
 8001a94:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8001a98:	b003      	add	sp, #12
 8001a9a:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a9e:	bf00      	nop
 8001aa0:	20000098 	.word	0x20000098

08001aa4 <MCP2515_Initialize>:
{
 8001aa4:	b538      	push	{r3, r4, r5, lr}
  MCP2515_CS_HIGH();    
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001aac:	4807      	ldr	r0, [pc, #28]	; (8001acc <MCP2515_Initialize+0x28>)
    if(HAL_SPI_GetState(SPI_CAN) == HAL_SPI_STATE_READY)
 8001aae:	4d08      	ldr	r5, [pc, #32]	; (8001ad0 <MCP2515_Initialize+0x2c>)
  MCP2515_CS_HIGH();    
 8001ab0:	f7fe fef8 	bl	80008a4 <HAL_GPIO_WritePin>
 8001ab4:	240a      	movs	r4, #10
    if(HAL_SPI_GetState(SPI_CAN) == HAL_SPI_STATE_READY)
 8001ab6:	4628      	mov	r0, r5
 8001ab8:	f7ff fc22 	bl	8001300 <HAL_SPI_GetState>
 8001abc:	2801      	cmp	r0, #1
 8001abe:	d004      	beq.n	8001aca <MCP2515_Initialize+0x26>
 8001ac0:	3c01      	subs	r4, #1
  } while(loop > 0); 
 8001ac2:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8001ac6:	d1f6      	bne.n	8001ab6 <MCP2515_Initialize+0x12>
  return false;
 8001ac8:	4620      	mov	r0, r4
}
 8001aca:	bd38      	pop	{r3, r4, r5, pc}
 8001acc:	40021000 	.word	0x40021000
 8001ad0:	20000098 	.word	0x20000098

08001ad4 <MCP2515_ReadByte>:
{
 8001ad4:	b538      	push	{r3, r4, r5, lr}
  MCP2515_CS_LOW();
 8001ad6:	4c0c      	ldr	r4, [pc, #48]	; (8001b08 <MCP2515_ReadByte+0x34>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	f44f 6100 	mov.w	r1, #2048	; 0x800
{
 8001ade:	4605      	mov	r5, r0
  MCP2515_CS_LOW();
 8001ae0:	4620      	mov	r0, r4
 8001ae2:	f7fe fedf 	bl	80008a4 <HAL_GPIO_WritePin>
  SPI_Tx(MCP2515_READ);
 8001ae6:	2003      	movs	r0, #3
 8001ae8:	f7ff ffbe 	bl	8001a68 <SPI_Tx>
  SPI_Tx(address);
 8001aec:	4628      	mov	r0, r5
 8001aee:	f7ff ffbb 	bl	8001a68 <SPI_Tx>
  retVal = SPI_Rx();
 8001af2:	f7ff ffc7 	bl	8001a84 <SPI_Rx>
  MCP2515_CS_HIGH();
 8001af6:	2201      	movs	r2, #1
  retVal = SPI_Rx();
 8001af8:	4605      	mov	r5, r0
  MCP2515_CS_HIGH();
 8001afa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001afe:	4620      	mov	r0, r4
 8001b00:	f7fe fed0 	bl	80008a4 <HAL_GPIO_WritePin>
}
 8001b04:	4628      	mov	r0, r5
 8001b06:	bd38      	pop	{r3, r4, r5, pc}
 8001b08:	40021000 	.word	0x40021000

08001b0c <MCP2515_WriteByte>:
{    
 8001b0c:	b570      	push	{r4, r5, r6, lr}
  MCP2515_CS_LOW();  
 8001b0e:	4c0d      	ldr	r4, [pc, #52]	; (8001b44 <MCP2515_WriteByte+0x38>)
 8001b10:	2200      	movs	r2, #0
{    
 8001b12:	4606      	mov	r6, r0
 8001b14:	460d      	mov	r5, r1
  MCP2515_CS_LOW();  
 8001b16:	4620      	mov	r0, r4
 8001b18:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b1c:	f7fe fec2 	bl	80008a4 <HAL_GPIO_WritePin>
  SPI_Tx(MCP2515_WRITE);
 8001b20:	2002      	movs	r0, #2
 8001b22:	f7ff ffa1 	bl	8001a68 <SPI_Tx>
  SPI_Tx(address);
 8001b26:	4630      	mov	r0, r6
 8001b28:	f7ff ff9e 	bl	8001a68 <SPI_Tx>
  SPI_Tx(data);  
 8001b2c:	4628      	mov	r0, r5
 8001b2e:	f7ff ff9b 	bl	8001a68 <SPI_Tx>
  MCP2515_CS_HIGH();
 8001b32:	4620      	mov	r0, r4
 8001b34:	2201      	movs	r2, #1
 8001b36:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 8001b3a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  MCP2515_CS_HIGH();
 8001b3e:	f7fe beb1 	b.w	80008a4 <HAL_GPIO_WritePin>
 8001b42:	bf00      	nop
 8001b44:	40021000 	.word	0x40021000

08001b48 <MCP2515_SetConfigMode>:
{
 8001b48:	b510      	push	{r4, lr}
  MCP2515_WriteByte(MCP2515_CANCTRL, 0x80);
 8001b4a:	2180      	movs	r1, #128	; 0x80
 8001b4c:	200f      	movs	r0, #15
 8001b4e:	f7ff ffdd 	bl	8001b0c <MCP2515_WriteByte>
 8001b52:	240a      	movs	r4, #10
    if((MCP2515_ReadByte(MCP2515_CANSTAT) & 0xE0) == 0x80)
 8001b54:	200e      	movs	r0, #14
 8001b56:	f7ff ffbd 	bl	8001ad4 <MCP2515_ReadByte>
 8001b5a:	f000 00e0 	and.w	r0, r0, #224	; 0xe0
 8001b5e:	2880      	cmp	r0, #128	; 0x80
 8001b60:	d005      	beq.n	8001b6e <MCP2515_SetConfigMode+0x26>
 8001b62:	3c01      	subs	r4, #1
  } while(loop > 0); 
 8001b64:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8001b68:	d1f4      	bne.n	8001b54 <MCP2515_SetConfigMode+0xc>
  return false;
 8001b6a:	4620      	mov	r0, r4
 8001b6c:	bd10      	pop	{r4, pc}
      return true;
 8001b6e:	2001      	movs	r0, #1
}
 8001b70:	bd10      	pop	{r4, pc}

08001b72 <MCP2515_SetNormalMode>:
{
 8001b72:	b510      	push	{r4, lr}
  MCP2515_WriteByte(MCP2515_CANCTRL, 0x00);
 8001b74:	2100      	movs	r1, #0
 8001b76:	200f      	movs	r0, #15
 8001b78:	f7ff ffc8 	bl	8001b0c <MCP2515_WriteByte>
 8001b7c:	240a      	movs	r4, #10
    if((MCP2515_ReadByte(MCP2515_CANSTAT) & 0xE0) == 0x00)
 8001b7e:	200e      	movs	r0, #14
 8001b80:	f7ff ffa8 	bl	8001ad4 <MCP2515_ReadByte>
 8001b84:	f010 0fe0 	tst.w	r0, #224	; 0xe0
 8001b88:	d005      	beq.n	8001b96 <MCP2515_SetNormalMode+0x24>
 8001b8a:	3c01      	subs	r4, #1
  } while(loop > 0);
 8001b8c:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8001b90:	d1f5      	bne.n	8001b7e <MCP2515_SetNormalMode+0xc>
  return false;
 8001b92:	4620      	mov	r0, r4
 8001b94:	bd10      	pop	{r4, pc}
      return true;
 8001b96:	2001      	movs	r0, #1
}
 8001b98:	bd10      	pop	{r4, pc}
	...

08001b9c <MCP2515_WriteByteSequence>:
{    
 8001b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  MCP2515_CS_LOW();
 8001b9e:	4d10      	ldr	r5, [pc, #64]	; (8001be0 <MCP2515_WriteByteSequence+0x44>)
{    
 8001ba0:	4606      	mov	r6, r0
 8001ba2:	460c      	mov	r4, r1
 8001ba4:	4617      	mov	r7, r2
  MCP2515_CS_LOW();
 8001ba6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001baa:	2200      	movs	r2, #0
 8001bac:	4628      	mov	r0, r5
 8001bae:	f7fe fe79 	bl	80008a4 <HAL_GPIO_WritePin>
  SPI_Tx(MCP2515_WRITE);
 8001bb2:	2002      	movs	r0, #2
 8001bb4:	f7ff ff58 	bl	8001a68 <SPI_Tx>
  SPI_Tx(startAddress);
 8001bb8:	4630      	mov	r0, r6
 8001bba:	f7ff ff55 	bl	8001a68 <SPI_Tx>
  SPI_TxBuffer(data, (endAddress - startAddress + 1));
 8001bbe:	1c62      	adds	r2, r4, #1
 8001bc0:	1b92      	subs	r2, r2, r6
  HAL_SPI_Transmit(SPI_CAN, buffer, length, SPI_TIMEOUT);    
 8001bc2:	4639      	mov	r1, r7
 8001bc4:	230a      	movs	r3, #10
 8001bc6:	b2d2      	uxtb	r2, r2
 8001bc8:	4806      	ldr	r0, [pc, #24]	; (8001be4 <MCP2515_WriteByteSequence+0x48>)
 8001bca:	f7ff f955 	bl	8000e78 <HAL_SPI_Transmit>
  MCP2515_CS_HIGH();
 8001bce:	4628      	mov	r0, r5
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 8001bd6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  MCP2515_CS_HIGH();
 8001bda:	f7fe be63 	b.w	80008a4 <HAL_GPIO_WritePin>
 8001bde:	bf00      	nop
 8001be0:	40021000 	.word	0x40021000
 8001be4:	20000098 	.word	0x20000098

08001be8 <MCP2515_LoadTxSequence>:
{    
 8001be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  MCP2515_CS_LOW();
 8001bec:	4c12      	ldr	r4, [pc, #72]	; (8001c38 <MCP2515_LoadTxSequence+0x50>)
{    
 8001bee:	4616      	mov	r6, r2
 8001bf0:	4605      	mov	r5, r0
 8001bf2:	4688      	mov	r8, r1
  MCP2515_CS_LOW();
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bfa:	4620      	mov	r0, r4
{    
 8001bfc:	461f      	mov	r7, r3
  MCP2515_CS_LOW();
 8001bfe:	f7fe fe51 	bl	80008a4 <HAL_GPIO_WritePin>
  SPI_Tx(instruction);
 8001c02:	4628      	mov	r0, r5
  HAL_SPI_Transmit(SPI_CAN, buffer, length, SPI_TIMEOUT);    
 8001c04:	4d0d      	ldr	r5, [pc, #52]	; (8001c3c <MCP2515_LoadTxSequence+0x54>)
  SPI_Tx(instruction);
 8001c06:	f7ff ff2f 	bl	8001a68 <SPI_Tx>
  HAL_SPI_Transmit(SPI_CAN, buffer, length, SPI_TIMEOUT);    
 8001c0a:	4641      	mov	r1, r8
 8001c0c:	230a      	movs	r3, #10
 8001c0e:	2204      	movs	r2, #4
 8001c10:	4628      	mov	r0, r5
 8001c12:	f7ff f931 	bl	8000e78 <HAL_SPI_Transmit>
  SPI_Tx(dlc);
 8001c16:	4630      	mov	r0, r6
 8001c18:	f7ff ff26 	bl	8001a68 <SPI_Tx>
  HAL_SPI_Transmit(SPI_CAN, buffer, length, SPI_TIMEOUT);    
 8001c1c:	4632      	mov	r2, r6
 8001c1e:	4639      	mov	r1, r7
 8001c20:	4628      	mov	r0, r5
 8001c22:	230a      	movs	r3, #10
 8001c24:	f7ff f928 	bl	8000e78 <HAL_SPI_Transmit>
  MCP2515_CS_HIGH();
 8001c28:	4620      	mov	r0, r4
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 8001c30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  MCP2515_CS_HIGH();
 8001c34:	f7fe be36 	b.w	80008a4 <HAL_GPIO_WritePin>
 8001c38:	40021000 	.word	0x40021000
 8001c3c:	20000098 	.word	0x20000098

08001c40 <MCP2515_RequestToSend>:
{
 8001c40:	b538      	push	{r3, r4, r5, lr}
  MCP2515_CS_LOW();
 8001c42:	4c09      	ldr	r4, [pc, #36]	; (8001c68 <MCP2515_RequestToSend+0x28>)
{
 8001c44:	4605      	mov	r5, r0
  MCP2515_CS_LOW();
 8001c46:	2200      	movs	r2, #0
 8001c48:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c4c:	4620      	mov	r0, r4
 8001c4e:	f7fe fe29 	bl	80008a4 <HAL_GPIO_WritePin>
  SPI_Tx(instruction);
 8001c52:	4628      	mov	r0, r5
 8001c54:	f7ff ff08 	bl	8001a68 <SPI_Tx>
  MCP2515_CS_HIGH();
 8001c58:	4620      	mov	r0, r4
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 8001c60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  MCP2515_CS_HIGH();
 8001c64:	f7fe be1e 	b.w	80008a4 <HAL_GPIO_WritePin>
 8001c68:	40021000 	.word	0x40021000

08001c6c <MCP2515_ReadStatus>:
{
 8001c6c:	b538      	push	{r3, r4, r5, lr}
  MCP2515_CS_LOW();
 8001c6e:	4c0a      	ldr	r4, [pc, #40]	; (8001c98 <MCP2515_ReadStatus+0x2c>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c76:	4620      	mov	r0, r4
 8001c78:	f7fe fe14 	bl	80008a4 <HAL_GPIO_WritePin>
  SPI_Tx(MCP2515_READ_STATUS);
 8001c7c:	20a0      	movs	r0, #160	; 0xa0
 8001c7e:	f7ff fef3 	bl	8001a68 <SPI_Tx>
  retVal = SPI_Rx();
 8001c82:	f7ff feff 	bl	8001a84 <SPI_Rx>
  MCP2515_CS_HIGH();
 8001c86:	2201      	movs	r2, #1
  retVal = SPI_Rx();
 8001c88:	4605      	mov	r5, r0
  MCP2515_CS_HIGH();
 8001c8a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c8e:	4620      	mov	r0, r4
 8001c90:	f7fe fe08 	bl	80008a4 <HAL_GPIO_WritePin>
}
 8001c94:	4628      	mov	r0, r5
 8001c96:	bd38      	pop	{r3, r4, r5, pc}
 8001c98:	40021000 	.word	0x40021000

08001c9c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c9e:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ca0:	4b41      	ldr	r3, [pc, #260]	; (8001da8 <MX_GPIO_Init+0x10c>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port, DRIVE_EN_Pin, GPIO_PIN_RESET);
 8001ca2:	4e42      	ldr	r6, [pc, #264]	; (8001dac <MX_GPIO_Init+0x110>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_CS_GPIO_Port, CAN_CS_Pin, GPIO_PIN_SET);
 8001ca4:	4d42      	ldr	r5, [pc, #264]	; (8001db0 <MX_GPIO_Init+0x114>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ca6:	2400      	movs	r4, #0
 8001ca8:	9401      	str	r4, [sp, #4]
 8001caa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001cb0:	631a      	str	r2, [r3, #48]	; 0x30
 8001cb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cb4:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001cb8:	9201      	str	r2, [sp, #4]
 8001cba:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cbc:	9402      	str	r4, [sp, #8]
 8001cbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cc0:	f042 0201 	orr.w	r2, r2, #1
 8001cc4:	631a      	str	r2, [r3, #48]	; 0x30
 8001cc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cc8:	f002 0201 	and.w	r2, r2, #1
 8001ccc:	9202      	str	r2, [sp, #8]
 8001cce:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cd0:	9403      	str	r4, [sp, #12]
 8001cd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cd4:	f042 0210 	orr.w	r2, r2, #16
 8001cd8:	631a      	str	r2, [r3, #48]	; 0x30
 8001cda:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cdc:	f002 0210 	and.w	r2, r2, #16
 8001ce0:	9203      	str	r2, [sp, #12]
 8001ce2:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ce4:	9404      	str	r4, [sp, #16]
 8001ce6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ce8:	f042 0208 	orr.w	r2, r2, #8
 8001cec:	631a      	str	r2, [r3, #48]	; 0x30
 8001cee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cf0:	f002 0208 	and.w	r2, r2, #8
 8001cf4:	9204      	str	r2, [sp, #16]
 8001cf6:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cf8:	9405      	str	r4, [sp, #20]
 8001cfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cfc:	f042 0204 	orr.w	r2, r2, #4
 8001d00:	631a      	str	r2, [r3, #48]	; 0x30
 8001d02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d04:	f002 0204 	and.w	r2, r2, #4
 8001d08:	9205      	str	r2, [sp, #20]
 8001d0a:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d0c:	9406      	str	r4, [sp, #24]
 8001d0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d10:	f042 0202 	orr.w	r2, r2, #2
 8001d14:	631a      	str	r2, [r3, #48]	; 0x30
 8001d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d18:	f003 0302 	and.w	r3, r3, #2
 8001d1c:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port, DRIVE_EN_Pin, GPIO_PIN_RESET);
 8001d1e:	4622      	mov	r2, r4
 8001d20:	4630      	mov	r0, r6
 8001d22:	2104      	movs	r1, #4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d24:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port, DRIVE_EN_Pin, GPIO_PIN_RESET);
 8001d26:	f7fe fdbd 	bl	80008a4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(CAN_CS_GPIO_Port, CAN_CS_Pin, GPIO_PIN_SET);
 8001d2a:	4628      	mov	r0, r5
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d32:	f7fe fdb7 	bl	80008a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DRIVE_DIR_GPIO_Port, DRIVE_DIR_Pin, GPIO_PIN_RESET);
 8001d36:	4622      	mov	r2, r4
 8001d38:	4628      	mov	r0, r5
 8001d3a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d3e:	f7fe fdb1 	bl	80008a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DRIVE_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001d42:	2711      	movs	r7, #17
  GPIO_InitStruct.Pin = DRIVE_EN_Pin;
 8001d44:	2304      	movs	r3, #4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(DRIVE_EN_GPIO_Port, &GPIO_InitStruct);
 8001d46:	a907      	add	r1, sp, #28
 8001d48:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = DRIVE_EN_Pin;
 8001d4a:	9307      	str	r3, [sp, #28]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CAN_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d4c:	2601      	movs	r6, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001d4e:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d50:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d52:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(DRIVE_EN_GPIO_Port, &GPIO_InitStruct);
 8001d54:	f7fe fcc6 	bl	80006e4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CAN_CS_Pin;
 8001d58:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init(CAN_CS_GPIO_Port, &GPIO_InitStruct);
 8001d5c:	a907      	add	r1, sp, #28
 8001d5e:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = CAN_CS_Pin;
 8001d60:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d62:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d64:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001d66:	960a      	str	r6, [sp, #40]	; 0x28
  HAL_GPIO_Init(CAN_CS_GPIO_Port, &GPIO_InitStruct);
 8001d68:	f7fe fcbc 	bl	80006e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CAN_INT_Pin;
 8001d6c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001d70:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(CAN_INT_GPIO_Port, &GPIO_InitStruct);
 8001d72:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d74:	4b0f      	ldr	r3, [pc, #60]	; (8001db4 <MX_GPIO_Init+0x118>)
 8001d76:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(CAN_INT_GPIO_Port, &GPIO_InitStruct);
 8001d78:	4628      	mov	r0, r5
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7a:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(CAN_INT_GPIO_Port, &GPIO_InitStruct);
 8001d7c:	f7fe fcb2 	bl	80006e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DRIVE_DIR_Pin;
 8001d80:	f44f 6380 	mov.w	r3, #1024	; 0x400
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init(DRIVE_DIR_GPIO_Port, &GPIO_InitStruct);
 8001d84:	a907      	add	r1, sp, #28
 8001d86:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = DRIVE_DIR_Pin;
 8001d88:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001d8a:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8c:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001d8e:	960a      	str	r6, [sp, #40]	; 0x28
  HAL_GPIO_Init(DRIVE_DIR_GPIO_Port, &GPIO_InitStruct);
 8001d90:	f7fe fca8 	bl	80006e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001d94:	4622      	mov	r2, r4
 8001d96:	4621      	mov	r1, r4
 8001d98:	2028      	movs	r0, #40	; 0x28
 8001d9a:	f7fe fc3b 	bl	8000614 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001d9e:	2028      	movs	r0, #40	; 0x28
 8001da0:	f7fe fc6c 	bl	800067c <HAL_NVIC_EnableIRQ>

}
 8001da4:	b00d      	add	sp, #52	; 0x34
 8001da6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001da8:	40023800 	.word	0x40023800
 8001dac:	40020000 	.word	0x40020000
 8001db0:	40021000 	.word	0x40021000
 8001db4:	10210000 	.word	0x10210000

08001db8 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8001db8:	b530      	push	{r4, r5, lr}
 8001dba:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dbc:	4b28      	ldr	r3, [pc, #160]	; (8001e60 <SystemClock_Config+0xa8>)
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	9101      	str	r1, [sp, #4]
 8001dc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001dc4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001dc8:	641a      	str	r2, [r3, #64]	; 0x40
 8001dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dd0:	9301      	str	r3, [sp, #4]
 8001dd2:	9b01      	ldr	r3, [sp, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001dd4:	4b23      	ldr	r3, [pc, #140]	; (8001e64 <SystemClock_Config+0xac>)
 8001dd6:	9102      	str	r1, [sp, #8]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001de6:	9302      	str	r3, [sp, #8]
 8001de8:	9b02      	ldr	r3, [sp, #8]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001dea:	2301      	movs	r3, #1
 8001dec:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001dee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001df2:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001df4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001df8:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001dfa:	2319      	movs	r3, #25
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dfc:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001dfe:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e00:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001e02:	f44f 73a8 	mov.w	r3, #336	; 0x150
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e06:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e08:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001e0a:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e0c:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e0e:	9513      	str	r5, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e10:	f7fe fd5a 	bl	80008c8 <HAL_RCC_OscConfig>
 8001e14:	b100      	cbz	r0, 8001e18 <SystemClock_Config+0x60>
 8001e16:	e7fe      	b.n	8001e16 <SystemClock_Config+0x5e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e18:	230f      	movs	r3, #15
 8001e1a:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e1c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e20:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e22:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001e24:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001e2a:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e2c:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e2e:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001e30:	f7fe feee 	bl	8000c10 <HAL_RCC_ClockConfig>
 8001e34:	4604      	mov	r4, r0
 8001e36:	b100      	cbz	r0, 8001e3a <SystemClock_Config+0x82>
 8001e38:	e7fe      	b.n	8001e38 <SystemClock_Config+0x80>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001e3a:	f7fe ff83 	bl	8000d44 <HAL_RCC_GetHCLKFreq>
 8001e3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e42:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e46:	f7fe fc25 	bl	8000694 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001e4a:	4628      	mov	r0, r5
 8001e4c:	f7fe fc38 	bl	80006c0 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001e50:	4622      	mov	r2, r4
 8001e52:	4621      	mov	r1, r4
 8001e54:	f04f 30ff 	mov.w	r0, #4294967295
 8001e58:	f7fe fbdc 	bl	8000614 <HAL_NVIC_SetPriority>
}
 8001e5c:	b015      	add	sp, #84	; 0x54
 8001e5e:	bd30      	pop	{r4, r5, pc}
 8001e60:	40023800 	.word	0x40023800
 8001e64:	40007000 	.word	0x40007000

08001e68 <main>:
{
 8001e68:	b570      	push	{r4, r5, r6, lr}
  HAL_Init();
 8001e6a:	f7fe fb99 	bl	80005a0 <HAL_Init>
  SystemClock_Config();
 8001e6e:	f7ff ffa3 	bl	8001db8 <SystemClock_Config>
  MX_GPIO_Init();
 8001e72:	f7ff ff13 	bl	8001c9c <MX_GPIO_Init>
  MX_SPI3_Init();
 8001e76:	f000 f861 	bl	8001f3c <MX_SPI3_Init>
  MX_TIM4_Init();
 8001e7a:	f000 f943 	bl	8002104 <MX_TIM4_Init>
	CANSPI_Initialize();
 8001e7e:	f7ff fd1d 	bl	80018bc <CANSPI_Initialize>
	HAL_TIM_Base_Start(&htim1);
 8001e82:	4814      	ldr	r0, [pc, #80]	; (8001ed4 <main+0x6c>)
		txMessage.frame.idType = dSTANDARD_CAN_MSG_ID_2_0B;
 8001e84:	4c14      	ldr	r4, [pc, #80]	; (8001ed8 <main+0x70>)
	HAL_TIM_Base_Start(&htim1);
 8001e86:	f7ff fac3 	bl	8001410 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8001e8a:	2100      	movs	r1, #0
 8001e8c:	4811      	ldr	r0, [pc, #68]	; (8001ed4 <main+0x6c>)
 8001e8e:	f7ff fcbd 	bl	800180c <HAL_TIM_PWM_Start>
	HAL_TIM_MspPostInit(TIM1);
 8001e92:	4812      	ldr	r0, [pc, #72]	; (8001edc <main+0x74>)
 8001e94:	f000 f91c 	bl	80020d0 <HAL_TIM_MspPostInit>
	HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port,DRIVE_EN_Pin,GPIO_PIN_SET);
 8001e98:	2201      	movs	r2, #1
 8001e9a:	2104      	movs	r1, #4
 8001e9c:	4810      	ldr	r0, [pc, #64]	; (8001ee0 <main+0x78>)
 8001e9e:	f7fe fd01 	bl	80008a4 <HAL_GPIO_WritePin>
	PWM_Set_Frekvens(32000);
 8001ea2:	f44f 40fa 	mov.w	r0, #32000	; 0x7d00
 8001ea6:	f000 f81f 	bl	8001ee8 <PWM_Set_Frekvens>
		txMessage.frame.idType = dSTANDARD_CAN_MSG_ID_2_0B;
 8001eaa:	f04f 0601 	mov.w	r6, #1
		txMessage.frame.id = 0x0A;
 8001eae:	250a      	movs	r5, #10
		txMessage.frame.dlc = 8;
 8001eb0:	2308      	movs	r3, #8
 8001eb2:	7223      	strb	r3, [r4, #8]
		CANSPI_Transmit(&txMessage);
 8001eb4:	4808      	ldr	r0, [pc, #32]	; (8001ed8 <main+0x70>)
		txMessage.frame.idType = dSTANDARD_CAN_MSG_ID_2_0B;
 8001eb6:	7026      	strb	r6, [r4, #0]
		txMessage.frame.data0 = 0xFF;
 8001eb8:	23ff      	movs	r3, #255	; 0xff
		txMessage.frame.id = 0x0A;
 8001eba:	6065      	str	r5, [r4, #4]
		txMessage.frame.data0 = 0xFF;
 8001ebc:	7263      	strb	r3, [r4, #9]
		txMessage.frame.data1 = 0xFF;
 8001ebe:	72a3      	strb	r3, [r4, #10]
		txMessage.frame.data2 = 0xFF;
 8001ec0:	72e3      	strb	r3, [r4, #11]
		txMessage.frame.data3 = 0xFF;
 8001ec2:	7323      	strb	r3, [r4, #12]
		txMessage.frame.data4 = 0xFF;
 8001ec4:	7363      	strb	r3, [r4, #13]
		txMessage.frame.data5 = 0xFF;
 8001ec6:	73a3      	strb	r3, [r4, #14]
		txMessage.frame.data6 = 0xFF;
 8001ec8:	73e3      	strb	r3, [r4, #15]
		txMessage.frame.data7 = 0xFF;
 8001eca:	7423      	strb	r3, [r4, #16]
		CANSPI_Transmit(&txMessage);
 8001ecc:	f7ff fd8a 	bl	80019e4 <CANSPI_Transmit>
 8001ed0:	e7ee      	b.n	8001eb0 <main+0x48>
 8001ed2:	bf00      	nop
 8001ed4:	200000f0 	.word	0x200000f0
 8001ed8:	2000006c 	.word	0x2000006c
 8001edc:	40010000 	.word	0x40010000
 8001ee0:	40020000 	.word	0x40020000

08001ee4 <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8001ee4:	e7fe      	b.n	8001ee4 <_Error_Handler>
	...

08001ee8 <PWM_Set_Frekvens>:
#include "motorDriver.h"
#include "main.h"
#include "tim.h"

void PWM_Set_Frekvens(uint16_t tempfart){
 8001ee8:	b508      	push	{r3, lr}
//	}
//	else{
//		MOTOR_BAK();
//	}

	if(tempfart >= 1){
 8001eea:	b1c0      	cbz	r0, 8001f1e <PWM_Set_Frekvens+0x36>

		tempfart = 10500000000 / (tempfart*5826); //*128
 8001eec:	f241 62c2 	movw	r2, #5826	; 0x16c2
 8001ef0:	4342      	muls	r2, r0
 8001ef2:	17d3      	asrs	r3, r2, #31
 8001ef4:	a10f      	add	r1, pc, #60	; (adr r1, 8001f34 <PWM_Set_Frekvens+0x4c>)
 8001ef6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001efa:	f7fe f965 	bl	80001c8 <__aeabi_ldivmod>
 8001efe:	f64f 53e8 	movw	r3, #65000	; 0xfde8
 8001f02:	b280      	uxth	r0, r0
 8001f04:	4298      	cmp	r0, r3
 8001f06:	bf28      	it	cs
 8001f08:	4618      	movcs	r0, r3
 8001f0a:	2837      	cmp	r0, #55	; 0x37
		if (tempfart <=55){tempfart = 55;}
		if (tempfart >= 65000){tempfart = 65000;}

		TIM1->ARR = tempfart;
 8001f0c:	4b08      	ldr	r3, [pc, #32]	; (8001f30 <PWM_Set_Frekvens+0x48>)
 8001f0e:	bf38      	it	cc
 8001f10:	2037      	movcc	r0, #55	; 0x37
 8001f12:	62d8      	str	r0, [r3, #44]	; 0x2c
		TIM1->CCR1 = (tempfart/2);
 8001f14:	0840      	lsrs	r0, r0, #1
 8001f16:	6358      	str	r0, [r3, #52]	; 0x34
	}else{
//		HAL_TIM_PWM_Stop(&htim4,TIM_CHANNEL_1);
//		MOTOR_DISABLE()
		TIM1->ARR = 10000;
		TIM1->CCR1 = 10000;
		TIM1->CR1 = 0x81;
 8001f18:	2281      	movs	r2, #129	; 0x81
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	bd08      	pop	{r3, pc}
		TIM1->ARR = 10000;
 8001f1e:	4b04      	ldr	r3, [pc, #16]	; (8001f30 <PWM_Set_Frekvens+0x48>)
 8001f20:	f242 7210 	movw	r2, #10000	; 0x2710
 8001f24:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM1->CCR1 = 10000;
 8001f26:	635a      	str	r2, [r3, #52]	; 0x34
 8001f28:	e7f6      	b.n	8001f18 <PWM_Set_Frekvens+0x30>
 8001f2a:	bf00      	nop
 8001f2c:	f3af 8000 	nop.w
 8001f30:	40010000 	.word	0x40010000
 8001f34:	71d94900 	.word	0x71d94900
 8001f38:	00000002 	.word	0x00000002

08001f3c <MX_SPI3_Init>:
#ifdef canModulMB2

SPI_HandleTypeDef hspi2;

void MX_SPI3_Init(void)
{
 8001f3c:	b508      	push	{r3, lr}

  hspi2.Instance = SPI2;
 8001f3e:	480f      	ldr	r0, [pc, #60]	; (8001f7c <MX_SPI3_Init+0x40>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001f40:	4b0f      	ldr	r3, [pc, #60]	; (8001f80 <MX_SPI3_Init+0x44>)
 8001f42:	f44f 7e82 	mov.w	lr, #260	; 0x104
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001f46:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001f4a:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f52:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f54:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f56:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001f58:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f5a:	6203      	str	r3, [r0, #32]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001f5c:	2210      	movs	r2, #16
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f5e:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f60:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001f62:	230a      	movs	r3, #10
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001f64:	61c2      	str	r2, [r0, #28]
  hspi2.Init.CRCPolynomial = 10;
 8001f66:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001f68:	f7fe ff49 	bl	8000dfe <HAL_SPI_Init>
 8001f6c:	b128      	cbz	r0, 8001f7a <MX_SPI3_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001f6e:	2198      	movs	r1, #152	; 0x98
 8001f70:	4804      	ldr	r0, [pc, #16]	; (8001f84 <MX_SPI3_Init+0x48>)
  }

}
 8001f72:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8001f76:	f7ff bfb5 	b.w	8001ee4 <_Error_Handler>
 8001f7a:	bd08      	pop	{r3, pc}
 8001f7c:	20000098 	.word	0x20000098
 8001f80:	40003800 	.word	0x40003800
 8001f84:	08002258 	.word	0x08002258

08001f88 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001f88:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI2)
 8001f8a:	6802      	ldr	r2, [r0, #0]
 8001f8c:	4b10      	ldr	r3, [pc, #64]	; (8001fd0 <HAL_SPI_MspInit+0x48>)
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d11a      	bne.n	8001fc8 <HAL_SPI_MspInit+0x40>
  {

    /* SPI3 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f92:	2100      	movs	r1, #0
 8001f94:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001f98:	9100      	str	r1, [sp, #0]
 8001f9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f9c:	480d      	ldr	r0, [pc, #52]	; (8001fd4 <HAL_SPI_MspInit+0x4c>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f9e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001fa2:	641a      	str	r2, [r3, #64]	; 0x40
 8001fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa6:	9103      	str	r1, [sp, #12]
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001fa8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fac:	9300      	str	r3, [sp, #0]
 8001fae:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001fb0:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001fb4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fbe:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001fc0:	2305      	movs	r3, #5
 8001fc2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fc4:	f7fe fb8e 	bl	80006e4 <HAL_GPIO_Init>

  }
}
 8001fc8:	b007      	add	sp, #28
 8001fca:	f85d fb04 	ldr.w	pc, [sp], #4
 8001fce:	bf00      	nop
 8001fd0:	40003800 	.word	0x40003800
 8001fd4:	40020400 	.word	0x40020400

08001fd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fd8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fda:	2003      	movs	r0, #3
 8001fdc:	f7fe fb08 	bl	80005f0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	4611      	mov	r1, r2
 8001fe4:	f06f 000b 	mvn.w	r0, #11
 8001fe8:	f7fe fb14 	bl	8000614 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001fec:	2200      	movs	r2, #0
 8001fee:	4611      	mov	r1, r2
 8001ff0:	f06f 000a 	mvn.w	r0, #10
 8001ff4:	f7fe fb0e 	bl	8000614 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	4611      	mov	r1, r2
 8001ffc:	f06f 0009 	mvn.w	r0, #9
 8002000:	f7fe fb08 	bl	8000614 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002004:	2200      	movs	r2, #0
 8002006:	4611      	mov	r1, r2
 8002008:	f06f 0004 	mvn.w	r0, #4
 800200c:	f7fe fb02 	bl	8000614 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002010:	2200      	movs	r2, #0
 8002012:	4611      	mov	r1, r2
 8002014:	f06f 0003 	mvn.w	r0, #3
 8002018:	f7fe fafc 	bl	8000614 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800201c:	2200      	movs	r2, #0
 800201e:	4611      	mov	r1, r2
 8002020:	f06f 0001 	mvn.w	r0, #1
 8002024:	f7fe faf6 	bl	8000614 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002028:	2200      	movs	r2, #0
 800202a:	4611      	mov	r1, r2
 800202c:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002030:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002034:	f7fe baee 	b.w	8000614 <HAL_NVIC_SetPriority>

08002038 <SVC_Handler>:
 8002038:	4770      	bx	lr

0800203a <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800203a:	4770      	bx	lr

0800203c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800203c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800203e:	f7fe fac9 	bl	80005d4 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002042:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8002046:	f7fe bb48 	b.w	80006da <HAL_SYSTICK_IRQHandler>

0800204a <EXTI15_10_IRQHandler>:
////		}
	// }


  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800204a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800204e:	f7fe bc2f 	b.w	80008b0 <HAL_GPIO_EXTI_IRQHandler>
	...

08002054 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002054:	490f      	ldr	r1, [pc, #60]	; (8002094 <SystemInit+0x40>)
 8002056:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800205a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800205e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002062:	4b0d      	ldr	r3, [pc, #52]	; (8002098 <SystemInit+0x44>)
 8002064:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002066:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8002068:	f042 0201 	orr.w	r2, r2, #1
 800206c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800206e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002076:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800207a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800207c:	4a07      	ldr	r2, [pc, #28]	; (800209c <SystemInit+0x48>)
 800207e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002086:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002088:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800208a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800208e:	608b      	str	r3, [r1, #8]
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	e000ed00 	.word	0xe000ed00
 8002098:	40023800 	.word	0x40023800
 800209c:	24003010 	.word	0x24003010

080020a0 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM1)
 80020a0:	6802      	ldr	r2, [r0, #0]
 80020a2:	4b09      	ldr	r3, [pc, #36]	; (80020c8 <HAL_TIM_Base_MspInit+0x28>)
 80020a4:	429a      	cmp	r2, r3
{
 80020a6:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM1)
 80020a8:	d10b      	bne.n	80020c2 <HAL_TIM_Base_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	9301      	str	r3, [sp, #4]
 80020ae:	4b07      	ldr	r3, [pc, #28]	; (80020cc <HAL_TIM_Base_MspInit+0x2c>)
 80020b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80020b2:	f042 0201 	orr.w	r2, r2, #1
 80020b6:	645a      	str	r2, [r3, #68]	; 0x44
 80020b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ba:	f003 0301 	and.w	r3, r3, #1
 80020be:	9301      	str	r3, [sp, #4]
 80020c0:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80020c2:	b002      	add	sp, #8
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	40010000 	.word	0x40010000
 80020cc:	40023800 	.word	0x40023800

080020d0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80020d0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM1)
 80020d2:	6802      	ldr	r2, [r0, #0]
 80020d4:	4b09      	ldr	r3, [pc, #36]	; (80020fc <HAL_TIM_MspPostInit+0x2c>)
 80020d6:	429a      	cmp	r2, r3
 80020d8:	d10d      	bne.n	80020f6 <HAL_TIM_MspPostInit+0x26>
  /* USER CODE END TIM4_MspPostInit 0 */

    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = DRIVE_PWM_Pin;
 80020da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020de:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020e0:	2312      	movs	r3, #18
 80020e2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e4:	2300      	movs	r3, #0
 80020e6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(DRIVE_PWM_GPIO_Port, &GPIO_InitStruct);
 80020e8:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80020ea:	2301      	movs	r3, #1
    HAL_GPIO_Init(DRIVE_PWM_GPIO_Port, &GPIO_InitStruct);
 80020ec:	4804      	ldr	r0, [pc, #16]	; (8002100 <HAL_TIM_MspPostInit+0x30>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80020ee:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80020f0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(DRIVE_PWM_GPIO_Port, &GPIO_InitStruct);
 80020f2:	f7fe faf7 	bl	80006e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80020f6:	b007      	add	sp, #28
 80020f8:	f85d fb04 	ldr.w	pc, [sp], #4
 80020fc:	40010000 	.word	0x40010000
 8002100:	40021000 	.word	0x40021000

08002104 <MX_TIM4_Init>:
{
 8002104:	b500      	push	{lr}
  htim1.Instance = TIM1;
 8002106:	4824      	ldr	r0, [pc, #144]	; (8002198 <MX_TIM4_Init+0x94>)
  htim1.Init.Prescaler = 7;
 8002108:	4b24      	ldr	r3, [pc, #144]	; (800219c <MX_TIM4_Init+0x98>)
 800210a:	f04f 0e07 	mov.w	lr, #7
{
 800210e:	b08f      	sub	sp, #60	; 0x3c
  htim1.Init.Prescaler = 7;
 8002110:	e880 4008 	stmia.w	r0, {r3, lr}
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002114:	2300      	movs	r3, #0
 8002116:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 0;
 8002118:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800211a:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800211c:	f7ff faa4 	bl	8001668 <HAL_TIM_Base_Init>
 8002120:	b118      	cbz	r0, 800212a <MX_TIM4_Init+0x26>
    _Error_Handler(__FILE__, __LINE__);
 8002122:	21b0      	movs	r1, #176	; 0xb0
 8002124:	481e      	ldr	r0, [pc, #120]	; (80021a0 <MX_TIM4_Init+0x9c>)
 8002126:	f7ff fedd 	bl	8001ee4 <_Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800212a:	a90e      	add	r1, sp, #56	; 0x38
 800212c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002130:	f841 3d2c 	str.w	r3, [r1, #-44]!
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002134:	4818      	ldr	r0, [pc, #96]	; (8002198 <MX_TIM4_Init+0x94>)
 8002136:	f7ff f979 	bl	800142c <HAL_TIM_ConfigClockSource>
 800213a:	b118      	cbz	r0, 8002144 <MX_TIM4_Init+0x40>
    _Error_Handler(__FILE__, __LINE__);
 800213c:	21b6      	movs	r1, #182	; 0xb6
 800213e:	4818      	ldr	r0, [pc, #96]	; (80021a0 <MX_TIM4_Init+0x9c>)
 8002140:	f7ff fed0 	bl	8001ee4 <_Error_Handler>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002144:	4814      	ldr	r0, [pc, #80]	; (8002198 <MX_TIM4_Init+0x94>)
 8002146:	f7ff faa9 	bl	800169c <HAL_TIM_PWM_Init>
 800214a:	b118      	cbz	r0, 8002154 <MX_TIM4_Init+0x50>
    _Error_Handler(__FILE__, __LINE__);
 800214c:	21bb      	movs	r1, #187	; 0xbb
 800214e:	4814      	ldr	r0, [pc, #80]	; (80021a0 <MX_TIM4_Init+0x9c>)
 8002150:	f7ff fec8 	bl	8001ee4 <_Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002154:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002156:	a901      	add	r1, sp, #4
 8002158:	480f      	ldr	r0, [pc, #60]	; (8002198 <MX_TIM4_Init+0x94>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800215a:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800215c:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800215e:	f7ff fb6f 	bl	8001840 <HAL_TIMEx_MasterConfigSynchronization>
 8002162:	b118      	cbz	r0, 800216c <MX_TIM4_Init+0x68>
    _Error_Handler(__FILE__, __LINE__);
 8002164:	21c2      	movs	r1, #194	; 0xc2
 8002166:	480e      	ldr	r0, [pc, #56]	; (80021a0 <MX_TIM4_Init+0x9c>)
 8002168:	f7ff febc 	bl	8001ee4 <_Error_Handler>
  sConfigOC.Pulse = 0;
 800216c:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800216e:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002170:	a907      	add	r1, sp, #28
 8002172:	4809      	ldr	r0, [pc, #36]	; (8002198 <MX_TIM4_Init+0x94>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002174:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 8002176:	9208      	str	r2, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002178:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800217a:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800217c:	f7ff fad8 	bl	8001730 <HAL_TIM_PWM_ConfigChannel>
 8002180:	b118      	cbz	r0, 800218a <MX_TIM4_Init+0x86>
    _Error_Handler(__FILE__, __LINE__);
 8002182:	21cb      	movs	r1, #203	; 0xcb
 8002184:	4806      	ldr	r0, [pc, #24]	; (80021a0 <MX_TIM4_Init+0x9c>)
 8002186:	f7ff fead 	bl	8001ee4 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 800218a:	4803      	ldr	r0, [pc, #12]	; (8002198 <MX_TIM4_Init+0x94>)
 800218c:	f7ff ffa0 	bl	80020d0 <HAL_TIM_MspPostInit>
}
 8002190:	b00f      	add	sp, #60	; 0x3c
 8002192:	f85d fb04 	ldr.w	pc, [sp], #4
 8002196:	bf00      	nop
 8002198:	200000f0 	.word	0x200000f0
 800219c:	40010000 	.word	0x40010000
 80021a0:	08002275 	.word	0x08002275

080021a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80021a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80021dc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80021a8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80021aa:	e003      	b.n	80021b4 <LoopCopyDataInit>

080021ac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80021ac:	4b0c      	ldr	r3, [pc, #48]	; (80021e0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80021ae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80021b0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80021b2:	3104      	adds	r1, #4

080021b4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80021b4:	480b      	ldr	r0, [pc, #44]	; (80021e4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80021b6:	4b0c      	ldr	r3, [pc, #48]	; (80021e8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80021b8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80021ba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80021bc:	d3f6      	bcc.n	80021ac <CopyDataInit>
  ldr  r2, =_sbss
 80021be:	4a0b      	ldr	r2, [pc, #44]	; (80021ec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80021c0:	e002      	b.n	80021c8 <LoopFillZerobss>

080021c2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80021c2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80021c4:	f842 3b04 	str.w	r3, [r2], #4

080021c8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80021c8:	4b09      	ldr	r3, [pc, #36]	; (80021f0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80021ca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80021cc:	d3f9      	bcc.n	80021c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80021ce:	f7ff ff41 	bl	8002054 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021d2:	f000 f811 	bl	80021f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021d6:	f7ff fe47 	bl	8001e68 <main>
  bx  lr    
 80021da:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80021dc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80021e0:	08002294 	.word	0x08002294
  ldr  r0, =_sdata
 80021e4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80021e8:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 80021ec:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 80021f0:	2000012c 	.word	0x2000012c

080021f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021f4:	e7fe      	b.n	80021f4 <ADC_IRQHandler>
	...

080021f8 <__libc_init_array>:
 80021f8:	b570      	push	{r4, r5, r6, lr}
 80021fa:	4e0d      	ldr	r6, [pc, #52]	; (8002230 <__libc_init_array+0x38>)
 80021fc:	4c0d      	ldr	r4, [pc, #52]	; (8002234 <__libc_init_array+0x3c>)
 80021fe:	1ba4      	subs	r4, r4, r6
 8002200:	10a4      	asrs	r4, r4, #2
 8002202:	2500      	movs	r5, #0
 8002204:	42a5      	cmp	r5, r4
 8002206:	d109      	bne.n	800221c <__libc_init_array+0x24>
 8002208:	4e0b      	ldr	r6, [pc, #44]	; (8002238 <__libc_init_array+0x40>)
 800220a:	4c0c      	ldr	r4, [pc, #48]	; (800223c <__libc_init_array+0x44>)
 800220c:	f000 f818 	bl	8002240 <_init>
 8002210:	1ba4      	subs	r4, r4, r6
 8002212:	10a4      	asrs	r4, r4, #2
 8002214:	2500      	movs	r5, #0
 8002216:	42a5      	cmp	r5, r4
 8002218:	d105      	bne.n	8002226 <__libc_init_array+0x2e>
 800221a:	bd70      	pop	{r4, r5, r6, pc}
 800221c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002220:	4798      	blx	r3
 8002222:	3501      	adds	r5, #1
 8002224:	e7ee      	b.n	8002204 <__libc_init_array+0xc>
 8002226:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800222a:	4798      	blx	r3
 800222c:	3501      	adds	r5, #1
 800222e:	e7f2      	b.n	8002216 <__libc_init_array+0x1e>
 8002230:	0800228c 	.word	0x0800228c
 8002234:	0800228c 	.word	0x0800228c
 8002238:	0800228c 	.word	0x0800228c
 800223c:	08002290 	.word	0x08002290

08002240 <_init>:
 8002240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002242:	bf00      	nop
 8002244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002246:	bc08      	pop	{r3}
 8002248:	469e      	mov	lr, r3
 800224a:	4770      	bx	lr

0800224c <_fini>:
 800224c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800224e:	bf00      	nop
 8002250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002252:	bc08      	pop	{r3}
 8002254:	469e      	mov	lr, r3
 8002256:	4770      	bx	lr
