<profile>

<section name = "Vivado HLS Report for 'writeV2calc'" level="0">
<item name = "Date">Sat Jan 11 14:24:36 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">IP_latest_2020_Enero</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 3.254, 4.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 25004995, 1, 25004995, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, 25004994, 6 ~ 10006, -, -, 0 ~ 2499, no</column>
<column name=" + Loop 1.1">0, 10000, 9, 4, 1, 0 ~ 2499, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 113</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 350</column>
<column name="Register">-, -, 682, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_257_p2">+, 0, 0, 12, 12, 1</column>
<column name="j_V_fu_304_p2">+, 0, 0, 33, 26, 1</column>
<column name="Vi_idx_V_data_V_00_status">and, 0, 0, 2, 1, 1</column>
<column name="Vj_idx_V_data_V_00_status">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_402">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_407">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_412">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_417">and, 0, 0, 2, 1, 1</column>
<column name="fixedData_V_data1_status">and, 0, 0, 2, 1, 1</column>
<column name="processedData_V_data1_status">and, 0, 0, 2, 1, 1</column>
<column name="tmp_3_i_i_fu_252_p2">icmp, 0, 0, 18, 27, 27</column>
<column name="tmp_9_i_i_fu_299_p2">icmp, 0, 0, 18, 27, 27</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage1_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Vi_idx_V_data_V_0_blk_n">9, 2, 1, 2</column>
<column name="Vi_idx_V_data_V_1_blk_n">9, 2, 1, 2</column>
<column name="Vi_idx_V_data_V_2_blk_n">9, 2, 1, 2</column>
<column name="Vi_idx_V_data_V_3_blk_n">9, 2, 1, 2</column>
<column name="Vj_idx_V_data_V_0_blk_n">9, 2, 1, 2</column>
<column name="Vj_idx_V_data_V_1_blk_n">9, 2, 1, 2</column>
<column name="Vj_idx_V_data_V_2_blk_n">9, 2, 1, 2</column>
<column name="Vj_idx_V_data_V_3_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">50, 11, 1, 11</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_t_V_phi_fu_241_p4">9, 2, 26, 52</column>
<column name="fixedData_V_data_blk_n">9, 2, 1, 2</column>
<column name="fixedData_V_data_din">27, 5, 32, 160</column>
<column name="fixedData_V_tlast_V_blk_n">9, 2, 1, 2</column>
<column name="processedData_V_data_1_blk_n">9, 2, 1, 2</column>
<column name="processedData_V_data_1_din">15, 3, 32, 96</column>
<column name="processedData_V_data_2_blk_n">9, 2, 1, 2</column>
<column name="processedData_V_data_3_blk_n">9, 2, 1, 2</column>
<column name="processedData_V_data_blk_n">9, 2, 1, 2</column>
<column name="processedData_V_data_din">15, 3, 32, 96</column>
<column name="simConfig_BLOCK_NUMBERS_V_blk_n">9, 2, 1, 2</column>
<column name="simConfig_rowsToSimulate_V_blk_n">9, 2, 1, 2</column>
<column name="t_V_1_reg_226">9, 2, 12, 24</column>
<column name="t_V_reg_237">9, 2, 26, 52</column>
<column name="voltagesBackup_address0">27, 5, 14, 70</column>
<column name="voltagesBackup_address1">27, 5, 14, 70</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="i_V_reg_355">12, 0, 12, 0</column>
<column name="j_V_reg_424">26, 0, 26, 0</column>
<column name="simConfig_BLOCK_NUMB_reg_342">27, 0, 27, 0</column>
<column name="simConfig_rowsToSimu_reg_347">27, 0, 27, 0</column>
<column name="t_V_1_reg_226">12, 0, 12, 0</column>
<column name="t_V_reg_237">26, 0, 26, 0</column>
<column name="tmp_9_i_i_reg_420">1, 0, 1, 0</column>
<column name="tmp_9_i_i_reg_420_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_data_0_V_1_reg_429">27, 0, 27, 0</column>
<column name="tmp_data_0_V_reg_360">27, 0, 27, 0</column>
<column name="tmp_data_0_reg_459">32, 0, 32, 0</column>
<column name="tmp_data_0_reg_459_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="tmp_data_1_12_reg_464">32, 0, 32, 0</column>
<column name="tmp_data_1_12_reg_464_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="tmp_data_1_V_1_reg_434">27, 0, 27, 0</column>
<column name="tmp_data_1_V_reg_365">27, 0, 27, 0</column>
<column name="tmp_data_1_reg_395">32, 0, 32, 0</column>
<column name="tmp_data_2_13_reg_479">32, 0, 32, 0</column>
<column name="tmp_data_2_V_1_reg_439">27, 0, 27, 0</column>
<column name="tmp_data_2_V_reg_370">27, 0, 27, 0</column>
<column name="tmp_data_2_reg_410">32, 0, 32, 0</column>
<column name="tmp_data_3_14_reg_484">32, 0, 32, 0</column>
<column name="tmp_data_3_V_1_reg_444">27, 0, 27, 0</column>
<column name="tmp_data_3_V_reg_375">27, 0, 27, 0</column>
<column name="tmp_data_3_reg_415">32, 0, 32, 0</column>
<column name="tmp_data_reg_390">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, writeV2calc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, writeV2calc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, writeV2calc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, writeV2calc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, writeV2calc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, writeV2calc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, writeV2calc, return value</column>
<column name="voltagesBackup_address0">out, 14, ap_memory, voltagesBackup, array</column>
<column name="voltagesBackup_ce0">out, 1, ap_memory, voltagesBackup, array</column>
<column name="voltagesBackup_q0">in, 32, ap_memory, voltagesBackup, array</column>
<column name="voltagesBackup_address1">out, 14, ap_memory, voltagesBackup, array</column>
<column name="voltagesBackup_ce1">out, 1, ap_memory, voltagesBackup, array</column>
<column name="voltagesBackup_q1">in, 32, ap_memory, voltagesBackup, array</column>
<column name="simConfig_rowsToSimulate_V_dout">in, 27, ap_fifo, simConfig_rowsToSimulate_V, pointer</column>
<column name="simConfig_rowsToSimulate_V_empty_n">in, 1, ap_fifo, simConfig_rowsToSimulate_V, pointer</column>
<column name="simConfig_rowsToSimulate_V_read">out, 1, ap_fifo, simConfig_rowsToSimulate_V, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_dout">in, 27, ap_fifo, simConfig_BLOCK_NUMBERS_V, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_empty_n">in, 1, ap_fifo, simConfig_BLOCK_NUMBERS_V, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_read">out, 1, ap_fifo, simConfig_BLOCK_NUMBERS_V, pointer</column>
<column name="Vi_idx_V_data_V_0_dout">in, 27, ap_fifo, Vi_idx_V_data_V_0, pointer</column>
<column name="Vi_idx_V_data_V_0_empty_n">in, 1, ap_fifo, Vi_idx_V_data_V_0, pointer</column>
<column name="Vi_idx_V_data_V_0_read">out, 1, ap_fifo, Vi_idx_V_data_V_0, pointer</column>
<column name="Vi_idx_V_data_V_1_dout">in, 27, ap_fifo, Vi_idx_V_data_V_1, pointer</column>
<column name="Vi_idx_V_data_V_1_empty_n">in, 1, ap_fifo, Vi_idx_V_data_V_1, pointer</column>
<column name="Vi_idx_V_data_V_1_read">out, 1, ap_fifo, Vi_idx_V_data_V_1, pointer</column>
<column name="Vi_idx_V_data_V_2_dout">in, 27, ap_fifo, Vi_idx_V_data_V_2, pointer</column>
<column name="Vi_idx_V_data_V_2_empty_n">in, 1, ap_fifo, Vi_idx_V_data_V_2, pointer</column>
<column name="Vi_idx_V_data_V_2_read">out, 1, ap_fifo, Vi_idx_V_data_V_2, pointer</column>
<column name="Vi_idx_V_data_V_3_dout">in, 27, ap_fifo, Vi_idx_V_data_V_3, pointer</column>
<column name="Vi_idx_V_data_V_3_empty_n">in, 1, ap_fifo, Vi_idx_V_data_V_3, pointer</column>
<column name="Vi_idx_V_data_V_3_read">out, 1, ap_fifo, Vi_idx_V_data_V_3, pointer</column>
<column name="fixedData_V_data_din">out, 32, ap_fifo, fixedData_V_data, pointer</column>
<column name="fixedData_V_data_full_n">in, 1, ap_fifo, fixedData_V_data, pointer</column>
<column name="fixedData_V_data_write">out, 1, ap_fifo, fixedData_V_data, pointer</column>
<column name="fixedData_V_tlast_V_din">out, 1, ap_fifo, fixedData_V_tlast_V, pointer</column>
<column name="fixedData_V_tlast_V_full_n">in, 1, ap_fifo, fixedData_V_tlast_V, pointer</column>
<column name="fixedData_V_tlast_V_write">out, 1, ap_fifo, fixedData_V_tlast_V, pointer</column>
<column name="Vj_idx_V_data_V_0_dout">in, 27, ap_fifo, Vj_idx_V_data_V_0, pointer</column>
<column name="Vj_idx_V_data_V_0_empty_n">in, 1, ap_fifo, Vj_idx_V_data_V_0, pointer</column>
<column name="Vj_idx_V_data_V_0_read">out, 1, ap_fifo, Vj_idx_V_data_V_0, pointer</column>
<column name="Vj_idx_V_data_V_1_dout">in, 27, ap_fifo, Vj_idx_V_data_V_1, pointer</column>
<column name="Vj_idx_V_data_V_1_empty_n">in, 1, ap_fifo, Vj_idx_V_data_V_1, pointer</column>
<column name="Vj_idx_V_data_V_1_read">out, 1, ap_fifo, Vj_idx_V_data_V_1, pointer</column>
<column name="Vj_idx_V_data_V_2_dout">in, 27, ap_fifo, Vj_idx_V_data_V_2, pointer</column>
<column name="Vj_idx_V_data_V_2_empty_n">in, 1, ap_fifo, Vj_idx_V_data_V_2, pointer</column>
<column name="Vj_idx_V_data_V_2_read">out, 1, ap_fifo, Vj_idx_V_data_V_2, pointer</column>
<column name="Vj_idx_V_data_V_3_dout">in, 27, ap_fifo, Vj_idx_V_data_V_3, pointer</column>
<column name="Vj_idx_V_data_V_3_empty_n">in, 1, ap_fifo, Vj_idx_V_data_V_3, pointer</column>
<column name="Vj_idx_V_data_V_3_read">out, 1, ap_fifo, Vj_idx_V_data_V_3, pointer</column>
<column name="processedData_V_data_din">out, 32, ap_fifo, processedData_V_data, pointer</column>
<column name="processedData_V_data_full_n">in, 1, ap_fifo, processedData_V_data, pointer</column>
<column name="processedData_V_data_write">out, 1, ap_fifo, processedData_V_data, pointer</column>
<column name="processedData_V_data_1_din">out, 32, ap_fifo, processedData_V_data_1, pointer</column>
<column name="processedData_V_data_1_full_n">in, 1, ap_fifo, processedData_V_data_1, pointer</column>
<column name="processedData_V_data_1_write">out, 1, ap_fifo, processedData_V_data_1, pointer</column>
<column name="processedData_V_data_2_din">out, 32, ap_fifo, processedData_V_data_2, pointer</column>
<column name="processedData_V_data_2_full_n">in, 1, ap_fifo, processedData_V_data_2, pointer</column>
<column name="processedData_V_data_2_write">out, 1, ap_fifo, processedData_V_data_2, pointer</column>
<column name="processedData_V_data_3_din">out, 32, ap_fifo, processedData_V_data_3, pointer</column>
<column name="processedData_V_data_3_full_n">in, 1, ap_fifo, processedData_V_data_3, pointer</column>
<column name="processedData_V_data_3_write">out, 1, ap_fifo, processedData_V_data_3, pointer</column>
</table>
</item>
</section>
</profile>
