Selecting top level module top
@N: CG364 :"D:\projects\FPGA\ksenia\start_led_project\garland\garland.v":1:7:1:9|Synthesizing module top in library work.

