
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.066799                       # Number of seconds simulated
sim_ticks                                 66798775200                       # Number of ticks simulated
final_tick                                66798775200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  93078                       # Simulator instruction rate (inst/s)
host_op_rate                                   155883                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38388918                       # Simulator tick rate (ticks/s)
host_mem_usage                                 839128                       # Number of bytes of host memory used
host_seconds                                  1740.05                       # Real time elapsed on the host
sim_insts                                   161961193                       # Number of instructions simulated
sim_ops                                     271244167                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  66798775200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          449280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         3655808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4105088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       449280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        449280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2483712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2483712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             7020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            57122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               64142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         38808                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38808                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            6725872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           54728668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              61454540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       6725872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6725872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37181999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37181999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37181999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           6725872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          54728668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             98636539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       64142                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      38808                       # Number of write requests accepted
system.mem_ctrls.readBursts                     64142                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    38808                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4097536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2482624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4105088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2483712                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    118                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1854                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   66798756800                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 64142                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                38808                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   59669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    376.800916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   231.361391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.948323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4754     27.23%     27.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4250     24.34%     51.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1916     10.97%     62.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1158      6.63%     69.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          954      5.46%     74.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          737      4.22%     78.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          642      3.68%     82.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          534      3.06%     85.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2515     14.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17460                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.094372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.268771                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    252.845061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2360     99.87%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2363                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.415749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.394724                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.854947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1892     80.10%     80.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      0.59%     80.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              406     17.19%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               46      1.95%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2362                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1510809600                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2711259600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  320120000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23597.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42347.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        61.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     61.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.17                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    53137                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   32209                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     648846.59                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 62068020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 32978550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               224131740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               97817580                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1813188000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1152277800                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             90233280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5053540770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2238906720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      11561188725                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            22326566775                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            334.236165                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          64036460800                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    146054750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     769760000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  47123541200                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   5830384100                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1846499650                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  11082535500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 62660640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 33278355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               232999620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              104645340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1914603600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1194551280                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             94574880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5537116230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2334409440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      11212258935                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            22721968080                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            340.155442                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          63930987200                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    149774950                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     812582000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  45708940200                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   6079195500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1905431050                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  12142851500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  66798775200                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                40463284                       # Number of BP lookups
system.cpu.branchPred.condPredicted          40463284                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3185115                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             31850409                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1652480                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             273360                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        31850409                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           17925909                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         13924500                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      1824755                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  66798775200                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 6400                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  66798775200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  66798775200                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  111                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     66798775200                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        166996939                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           30156536                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      220752595                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    40463284                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           19578389                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     132066869                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 6381011                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 1411                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          9517                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  24060499                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                687741                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          165424942                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.233012                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.779022                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 56312794     34.04%     34.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  9283749      5.61%     39.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8147108      4.92%     44.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 22907261     13.85%     58.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 68774030     41.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            165424942                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.242300                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.321896                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 20225526                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              24654033                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 109778119                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               7576759                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                3190505                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              340243548                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                3190505                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 26050494                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 7959934                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         189744                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 110683874                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              17350391                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              331576310                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                109898                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3854652                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2949030                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                7910131                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           397417075                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             828301340                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        458684443                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          54380978                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             326375922                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 71041153                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              14261                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          14313                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  15724066                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             40150743                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            19314975                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           4039914                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2909449                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  314234485                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              105929                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 302629196                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             16088                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        43096247                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     54606259                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          28579                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     165424942                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.829405                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.475029                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            43832282     26.50%     26.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            27098892     16.38%     42.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            36688208     22.18%     65.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            36703970     22.19%     87.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            14973315      9.05%     96.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4620932      2.79%     99.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1507343      0.91%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       165424942                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 32351     31.73%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     31.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  21220     20.82%     52.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 32670     32.05%     84.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             14741     14.46%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              963      0.94%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1651627      0.55%      0.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             229783839     75.93%     76.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               314017      0.10%     76.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                127345      0.04%     76.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            14285623      4.72%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 650      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             29476039      9.74%     91.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            13963110      4.61%     95.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         9025591      2.98%     98.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        4001355      1.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              302629196                       # Type of FU issued
system.cpu.iq.rate                           1.812184                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      101945                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000337                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          708033222                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         325084079                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    262406906                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            62768145                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           32357656                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     31084519                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              269671548                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                31407966                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2212376                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      6049370                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        48806                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         5966                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3117399                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1496                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         29140                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                3190505                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5001534                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                393526                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           314340414                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           2770851                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              40150743                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             19314975                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              43689                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  24415                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                316512                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           5966                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         908971                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      2493070                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3402041                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             295473452                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              37534459                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           7155744                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     54960441                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 31199730                       # Number of branches executed
system.cpu.iew.exec_stores                   17425982                       # Number of stores executed
system.cpu.iew.exec_rate                     1.769335                       # Inst execution rate
system.cpu.iew.wb_sent                      294075342                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     293491425                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 207622174                       # num instructions producing a value
system.cpu.iew.wb_consumers                 312302863                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.757466                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.664810                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        43096534                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           77350                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3185892                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    158560348                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.710668                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.341155                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     50756195     32.01%     32.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     19907372     12.56%     44.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     12353548      7.79%     52.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     75543233     47.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    158560348                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            161961193                       # Number of instructions committed
system.cpu.commit.committedOps              271244167                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       50298949                       # Number of memory references committed
system.cpu.commit.loads                      34101373                       # Number of loads committed
system.cpu.commit.membars                       44440                       # Number of memory barriers committed
system.cpu.commit.branches                   30018762                       # Number of branches committed
system.cpu.commit.fp_insts                   30925790                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 252330969                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1226069                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       879876      0.32%      0.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        205444818     75.74%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          305556      0.11%     76.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           122077      0.05%     76.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       14192241      5.23%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            650      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25349998      9.35%     90.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       12244658      4.51%     95.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      8751375      3.23%     98.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      3952918      1.46%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         271244167                       # Class of committed instruction
system.cpu.commit.bw_lim_events              75543233                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    397357816                       # The number of ROB reads
system.cpu.rob.rob_writes                   635581816                       # The number of ROB writes
system.cpu.timesIdled                          137409                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1571997                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   161961193                       # Number of Instructions Simulated
system.cpu.committedOps                     271244167                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.031092                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.031092                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.969845                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.969845                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                398857542                       # number of integer regfile reads
system.cpu.int_regfile_writes               217426641                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  53320475                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 26824681                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 158300136                       # number of cc regfile reads
system.cpu.cc_regfile_writes                108325575                       # number of cc regfile writes
system.cpu.misc_regfile_reads               118133849                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  13177                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  66798775200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            517885                       # number of replacements
system.cpu.dcache.tags.tagsinuse           510.535405                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50392301                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            518397                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.207933                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        2825835600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.535405                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          403                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         411409733                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        411409733                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  66798775200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     34283603                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34283603                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     16108683                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16108683                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      50392286                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50392286                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     50392286                       # number of overall hits
system.cpu.dcache.overall_hits::total        50392286                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       877490                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        877490                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        91641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        91641                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       969131                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         969131                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       969131                       # number of overall misses
system.cpu.dcache.overall_misses::total        969131                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10922559200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10922559200                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4309932752                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4309932752                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  15232491952                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15232491952                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  15232491952                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15232491952                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     35161093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35161093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     16200324                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16200324                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     51361417                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51361417                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     51361417                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51361417                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.024956                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024956                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005657                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005657                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.018869                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018869                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.018869                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018869                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12447.502764                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12447.502764                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47030.616776                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47030.616776                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 15717.681048                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15717.681048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 15717.681048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15717.681048                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        76367                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          170                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5889                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.967736                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          170                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       506226                       # number of writebacks
system.cpu.dcache.writebacks::total            506226                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       450628                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       450628                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           92                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           92                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       450720                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       450720                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       450720                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       450720                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       426862                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       426862                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        91549                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        91549                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       518411                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       518411                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       518411                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       518411                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5349013600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5349013600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   4226141952                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4226141952                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   9575155552                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9575155552                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   9575155552                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9575155552                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.012140                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012140                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005651                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005651                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.010093                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010093                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.010093                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010093                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12531.013770                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12531.013770                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 46162.622770                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46162.622770                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18470.201350                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18470.201350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18470.201350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18470.201350                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  66798775200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  66798775200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  66798775200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            278233                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.516677                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            23749961                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            278745                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             85.203182                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          73318400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.516677                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999056                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999056                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          415                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         192762749                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        192762749                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  66798775200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     23749961                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        23749961                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      23749961                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         23749961                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     23749961                       # number of overall hits
system.cpu.icache.overall_hits::total        23749961                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       310537                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        310537                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       310537                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         310537                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       310537                       # number of overall misses
system.cpu.icache.overall_misses::total        310537                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   3918509999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3918509999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   3918509999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3918509999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   3918509999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3918509999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     24060498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24060498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     24060498                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24060498                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     24060498                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24060498                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.012907                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012907                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.012907                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012907                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.012907                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012907                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12618.496343                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12618.496343                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12618.496343                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12618.496343                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12618.496343                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12618.496343                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2230                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1029                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.270270                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          343                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       278233                       # number of writebacks
system.cpu.icache.writebacks::total            278233                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        31771                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        31771                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        31771                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        31771                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        31771                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        31771                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       278766                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       278766                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       278766                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       278766                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       278766                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       278766                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3346126799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3346126799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3346126799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3346126799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3346126799                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3346126799                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.011586                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011586                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.011586                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011586                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.011586                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011586                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12003.353347                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12003.353347                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12003.353347                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12003.353347                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12003.353347                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12003.353347                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  66798775200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  66798775200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  66798775200                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     48560                       # number of replacements
system.l2.tags.tagsinuse                 12277.447356                       # Cycle average of tags in use
system.l2.tags.total_refs                     1526610                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     64944                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.506559                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               34541822000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       82.150001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1657.058608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      10538.238748                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.005014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.101139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.643203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.749356                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          737                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6955                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8481                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12797384                       # Number of tag accesses
system.l2.tags.data_accesses                 12797384                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  66798775200                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       506226                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           506226                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       276557                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           276557                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              47483                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 47483                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          271734                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             271734                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         413792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            413792                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                271734                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                461275                       # number of demand (read+write) hits
system.l2.demand_hits::total                   733009                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               271734                       # number of overall hits
system.l2.overall_hits::cpu.data               461275                       # number of overall hits
system.l2.overall_hits::total                  733009                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            44060                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               44060                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          7021                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7021                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        13062                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           13062                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                7021                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               57122                       # number of demand (read+write) misses
system.l2.demand_misses::total                  64143                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               7021                       # number of overall misses
system.l2.overall_misses::cpu.data              57122                       # number of overall misses
system.l2.overall_misses::total                 64143                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   3713637600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3713637600                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    723907200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    723907200                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1312757200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1312757200                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     723907200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    5026394800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5750302000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    723907200                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   5026394800                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5750302000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       506226                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       506226                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       276557                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       276557                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               14                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          91543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       278755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         278755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       426854                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        426854                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            278755                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            518397                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               797152                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           278755                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           518397                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              797152                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.481304                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.481304                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.025187                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.025187                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.030601                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.030601                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.025187                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.110190                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080465                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.025187                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.110190                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080465                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 84285.919201                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84285.919201                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 103105.996297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103105.996297                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 100502.005818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100502.005818                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 103105.996297                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 87994.026820                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89648.161140                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 103105.996297                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 87994.026820                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89648.161140                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                38808                       # number of writebacks
system.l2.writebacks::total                     38808                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        44060                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          44060                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         7021                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7021                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        13062                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        13062                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           7021                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          57122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             64143                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          7021                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         57122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            64143                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   3354610400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3354610400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    666939000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    666939000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1206786200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1206786200                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    666939000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   4561396600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5228335600                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    666939000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   4561396600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5228335600                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.481304                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.481304                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.025187                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.025187                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.030601                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.030601                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.025187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.110190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.080465                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.025187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.110190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.080465                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76137.321834                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76137.321834                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 94992.023928                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94992.023928                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 92389.082836                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92389.082836                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 94992.023928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79853.587059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81510.618462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 94992.023928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79853.587059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81510.618462                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        111900                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        47758                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  66798775200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20082                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38808                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8950                       # Transaction distribution
system.membus.trans_dist::ReadExReq             44060                       # Transaction distribution
system.membus.trans_dist::ReadExResp            44060                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20082                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       176042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       176042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 176042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6588800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6588800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6588800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             64142                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   64142    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               64142                       # Request fanout histogram
system.membus.reqLayer2.occupancy           327163000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          339427800                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1593295                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       796138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         1747                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            802                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          802                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  66798775200                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            705619                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       545034                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       278233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           21411                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              14                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             14                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91543                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91543                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        278766                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       426854                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       835753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1554707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2390460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     35647168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     65575872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              101223040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           48571                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2484416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           845737                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003038                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055031                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 843168     99.70%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2569      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             845737                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1264885200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         334528374                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         622082798                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
