Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot combAudio_behav xil_defaultlib.combAudio xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'ampPercent' [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/sources_1/imports/sources_1/new/combinedAudio.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pwmOut
Compiling module xil_defaultlib.combinedAudio
Compiling module xil_defaultlib.combAudio
Compiling module xil_defaultlib.glbl
Built simulation snapshot combAudio_behav
