// Seed: 1503609743
module module_0 (
    output id_0,
    output id_1
);
  logic id_3;
  logic id_4 = 1 ? id_2 : id_2;
  logic id_5;
  type_16 id_6 (
      .id_0(1),
      .id_1(),
      .id_2(id_5),
      .id_3(id_3)
  );
  logic id_7 = id_4;
  tri0  id_8;
  logic id_9, id_10, id_11, id_12;
  assign id_8[1] = id_2;
  assign id_0 = id_8;
endmodule
