// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in

module test( input in, output out );

// analyze the module to verify wiring
// verify that the wiring is valid
// verify that the input and output are connected

// verify that the wire assignments are correct
// verify that the module can be converted to a pipeline
// verify that the pipeline can be executed
// verify that the pipeline can be printed

// verify that the pipeline can be printed
// verify that the pipeline can be executed

// verify that the pipeline can be executed
// verify that the pipeline can be printed

// verify that the pipeline can be printed
// verify that the pipeline can be executed

// verify that the pipeline can be printed
endmodule
