<project>
<block name="dpReadXbarWord">
<input name="clk"/>
<input name="bank_rdata_M2np"/>
<input name="htifcpd_worden_M2np"/>
<input name="cpi_rbuf0en_M2np"/>
<input name="cpi_rbuf1en_M2np"/>
<input name="cpi_mxsel_M2np"/>
<input name="cpi_worden_M2np"/>
<input name="vtui_banken_M2np"/>
<input name="ln0_rbufen_M2np"/>
<input name="ln0_worden_M2pM3n"/>
<input name="ln1_rbufen_M2np"/>
<input name="ln1_worden_M2pM3n"/>
<input name="ln2_rbufen_M2np"/>
<input name="ln2_worden_M2pM3n"/>
<input name="ln3_rbufen_M2np"/>
<input name="ln3_worden_M2pM3n"/>
<input name="rpst0_bufen_M2np"/>
<input name="sip_qw0_bufen_M2np"/>
<input name="sip_qw1_bufen_M2np"/>
<input name="sip_mxsel_M2pM3n"/>
<input name="sip_worden_M2pM3n"/>
<output name="htifcpd_rdata_M2np"/>
<output name="cpi_rdata_M2p"/>
<output name="vtui_rdata_M2np"/>
<output name="ln0_rdata_M2pM3n"/>
<output name="ln1_rdata_M2pM3n"/>
<output name="ln2_rdata_M2pM3n"/>
<output name="ln3_rdata_M2pM3n"/>
<output name="rpst0_rdata_M2pM3n"/>
<output name="sip_rdata_M2pM3n"/>
<instance name="dpTriBuf"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatch_l_en"/>
<instance name="dpMux2"/>
<instance name="dpTriBuf"/>
<instance name="dpTriBuf"/>
<instance name="dpLatch_l_en"/>
<instance name="dpTriBuf"/>
<instance name="dpLatch_l_en"/>
<instance name="dpTriBuf"/>
<instance name="dpLatch_l_en"/>
<instance name="dpTriBuf"/>
<instance name="dpLatch_l_en"/>
<instance name="dpTriBuf"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatch_l_en"/>
<instance name="dpMux2"/>
<instance name="dpTriBuf"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="224" nStmts="0" nExprs="87" nInputs="21" nOutputs="9" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="137" />
</block>
<block name="dpTagSubbank">
<input name="clk"/>
<input name="wen_np"/>
<input name="widx_dec_pn"/>
<input name="ridx_dec"/>
<input name="hridx_dec"/>
<input name="wdata_p"/>
<input name="match_enable"/>
<input name="mdata_np"/>
<output name="match_np"/>
<output name="rd"/>
<param name="BITWIDTH"/>
<instance name="dpLatch_l_en"/>
<instance name="dpDataGate"/>
<complexity cyclo1="38" cyclo2="6" nCaseStmts="1" nCaseItems="33" nLoops="2" nIfStmts="2" />
<volume nNodes="157" nStmts="5" nExprs="46" nInputs="8" nOutputs="2" nParams="1" nAlwaysClocks="0" nBAssign="38" nNBAssign="2" nWAssign="3" nOther="63" />
</block>
<block name="dpWriteXbarByte">
<input name="clk"/>
<input name="htifcpd_wdata_M1np"/>
<input name="htifcpd_sel_M1np"/>
<input name="ln0vsu_wdata_M1np"/>
<input name="ln0vsu_wbufen_M1np"/>
<input name="ln0vsu_sel_M1np"/>
<input name="ln1vsu_wdata_M1np"/>
<input name="ln1vsu_wbufen_M1np"/>
<input name="ln1vsu_sel_M1np"/>
<input name="ln2vsu_wdata_M1np"/>
<input name="ln2vsu_wbufen_M1np"/>
<input name="ln2vsu_sel_M1np"/>
<input name="ln3vsu_wdata_M1np"/>
<input name="ln3vsu_wbufen_M1np"/>
<input name="ln3vsu_sel_M1np"/>
<input name="rpst1_wdata_M1pM2n"/>
<input name="sip_wdata_M1np"/>
<input name="sip_wbufen_M1np"/>
<input name="sip_sel_M1np"/>
<output name="wdata_M1p"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatch_l_en"/>
<instance name="dpLatch_l_en"/>
<complexity cyclo1="9" cyclo2="2" nCaseStmts="1" nCaseItems="8" nLoops="0" nIfStmts="0" />
<volume nNodes="105" nStmts="1" nExprs="33" nInputs="19" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="8" nNBAssign="0" nWAssign="2" nOther="61" />
</block>
<block name="ramSubbank">
<input name="A"/>
<input name="CEN"/>
<input name="CLK"/>
<input name="D"/>
<input name="OEN"/>
<input name="WEN"/>
<output name="Q"/>
<param name="ENTRIES"/>
<param name="IDX_BITWIDTH"/>
<instance name="ramArtisanSRAM_4ByteWEN"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="27" nStmts="0" nExprs="9" nInputs="6" nOutputs="1" nParams="2" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="0" nOther="18" />
</block>
<block name="smemAddressXbarBank">
<input name="clk"/>
<input name="reset"/>
<input name="htifcpd_hiaddr_M0pM1n"/>
<input name="cpi_hiaddr_M0pM1n"/>
<input name="vtui_hiaddr_M0pM1n"/>
<input name="ln0_hiaddr_M0pM1n"/>
<input name="ln1_hiaddr_M0pM1n"/>
<input name="ln2_hiaddr_M0pM1n"/>
<input name="ln3_hiaddr_M0pM1n"/>
<input name="vlu_hiaddr_M0pM1n"/>
<input name="vsu_hiaddr_M0pM1n"/>
<input name="vru_hiaddr_M0pM1n"/>
<input name="nobody_banken_M0pM1n"/>
<input name="htifcpd_banken_M0pM1n"/>
<input name="cpi_banken_M0pM1n"/>
<input name="vtui_banken_M0pM1n"/>
<input name="ln0_banken_M0pM1n"/>
<input name="ln1_banken_M0pM1n"/>
<input name="ln2_banken_M0pM1n"/>
<input name="ln3_banken_M0pM1n"/>
<input name="vlu_banken_M0pM1n"/>
<input name="vsu_banken_M0pM1n"/>
<input name="vru_banken_M0pM1n"/>
<input name="clk"/>
<input name="reset"/>
<input name="htifcpd_hiaddr_M0pM1n"/>
<input name="cpi_hiaddr_M0pM1n"/>
<input name="vtui_hiaddr_M0pM1n"/>
<input name="ln0_hiaddr_M0pM1n"/>
<input name="ln1_hiaddr_M0pM1n"/>
<input name="ln2_hiaddr_M0pM1n"/>
<input name="ln3_hiaddr_M0pM1n"/>
<input name="vlu_hiaddr_M0pM1n"/>
<input name="vsu_hiaddr_M0pM1n"/>
<input name="vru_hiaddr_M0pM1n"/>
<input name="nobody_en_M0pM1n"/>
<input name="htifcpd_en_M0pM1n"/>
<input name="cpi_en_M0pM1n"/>
<input name="vtui_en_M0pM1n"/>
<input name="ln0_en_M0pM1n"/>
<input name="ln1_en_M0pM1n"/>
<input name="ln2_en_M0pM1n"/>
<input name="ln3_en_M0pM1n"/>
<input name="vlu_en_M0pM1n"/>
<input name="vsu_en_M0pM1n"/>
<input name="vru_en_M0pM1n"/>
<output name="bank0_hiaddr_M0pM1n"/>
<output name="bank1_hiaddr_M0pM1n"/>
<output name="bank2_hiaddr_M0pM1n"/>
<output name="bank3_hiaddr_M0pM1n"/>
<output name="hiaddr_M0pM1n"/>
<param name="SMEM_NUM_BANKS"/>
<instance name="smemAddressXbarBank"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="1" nIfStmts="0" />
<volume nNodes="112" nStmts="1" nExprs="25" nInputs="46" nOutputs="5" nParams="1" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="5" nOther="79" />
</block>
<block name="smemArbiterLanePrearb">
<input name="clk"/>
<input name="reset"/>
<input name="banklock_reset"/>
<input name="cachectrl_xbank_blocked"/>
<input name="cachectrl_xbank_refill"/>
<input name="cachectrl_xbank_evict"/>
<input name="cachectrl_replay_val"/>
<input name="cachectrl_replay_bank"/>
<input name="mrq_htif_val"/>
<input name="mrq_htif_replay"/>
<input name="mrq_htif_bank"/>
<input name="mrq_cpd_val"/>
<input name="mrq_cpd_replay"/>
<input name="mrq_cpd_bank"/>
<input name="mrq_cpi_val"/>
<input name="mrq_cpi_bank"/>
<input name="mrq_vtui_val"/>
<input name="mrq_vtui_replay"/>
<input name="mrq_vtui_bank"/>
<input name="mrq_ln0_val"/>
<input name="mrq_ln0_replay"/>
<input name="mrq_ln0_rw"/>
<input name="mrq_ln0_bank"/>
<input name="mrq_ln0_lock_unlock"/>
<input name="mrq_ln0_seglen"/>
<input name="mrq_ln1_val"/>
<input name="mrq_ln1_replay"/>
<input name="mrq_ln1_rw"/>
<input name="mrq_ln1_bank"/>
<input name="mrq_ln1_lock_unlock"/>
<input name="mrq_ln1_seglen"/>
<input name="mrq_ln2_val"/>
<input name="mrq_ln2_replay"/>
<input name="mrq_ln2_rw"/>
<input name="mrq_ln2_bank"/>
<input name="mrq_ln2_lock_unlock"/>
<input name="mrq_ln2_seglen"/>
<input name="mrq_ln3_val"/>
<input name="mrq_ln3_replay"/>
<input name="mrq_ln3_rw"/>
<input name="mrq_ln3_bank"/>
<input name="mrq_ln3_lock_unlock"/>
<input name="mrq_ln3_seglen"/>
<input name="mrq_vlu_val"/>
<input name="mrq_vlu_replay"/>
<input name="mrq_vlu_bank"/>
<input name="mrq_vsu_val"/>
<input name="mrq_vsu_bank"/>
<input name="mrq_vru_val"/>
<input name="mrq_vru_bank"/>
<input name="clk"/>
<input name="reset"/>
<input name="banklock_reset"/>
<input name="cachectrl_blocked"/>
<input name="cachectrl_refill"/>
<input name="cachectrl_evict"/>
<input name="cachectrl_replay_val"/>
<input name="mrq_htif_val"/>
<input name="mrq_cpd_val"/>
<input name="mrq_cpi_val"/>
<input name="mrq_vtui_val"/>
<input name="mrq_vlu_val"/>
<input name="mrq_vsu_val"/>
<input name="mrq_vru_val"/>
<input name="mrq_ln0_val"/>
<input name="mrq_ln0_rw"/>
<input name="mrq_ln0_lock_unlock"/>
<input name="mrq_ln1_val"/>
<input name="mrq_ln1_rw"/>
<input name="mrq_ln1_lock_unlock"/>
<input name="mrq_ln2_val"/>
<input name="mrq_ln2_rw"/>
<input name="mrq_ln2_lock_unlock"/>
<input name="mrq_ln3_val"/>
<input name="mrq_ln3_rw"/>
<input name="mrq_ln3_lock_unlock"/>
<input name="mrq_htif_replay"/>
<input name="mrq_cpd_replay"/>
<input name="mrq_vtui_replay"/>
<input name="mrq_ln0_replay"/>
<input name="mrq_ln1_replay"/>
<input name="mrq_ln2_replay"/>
<input name="mrq_ln3_replay"/>
<input name="mrq_vlu_replay"/>
<input name="clk"/>
<input name="reset"/>
<input name="mrq_val"/>
<input name="mrq_rw"/>
<input name="mrq_seglen"/>
<input name="mrq_bankgrant"/>
<output name="cachectrl_bankgrant"/>
<output name="mrq_htif_bankgrant"/>
<output name="mrq_cpd_bankgrant"/>
<output name="mrq_cpi_bankgrant"/>
<output name="mrq_vtui_bankgrant"/>
<output name="mrq_ln0_bankgrant"/>
<output name="mrq_ln1_bankgrant"/>
<output name="mrq_ln2_bankgrant"/>
<output name="mrq_ln3_bankgrant"/>
<output name="mrq_vlu_bankgrant"/>
<output name="mrq_vsu_bankgrant"/>
<output name="mrq_vru_bankgrant"/>
<output name="cachectrl_grant"/>
<output name="mrq_htif_grant"/>
<output name="mrq_cpd_grant"/>
<output name="mrq_cpi_grant"/>
<output name="mrq_vtui_grant"/>
<output name="mrq_ln0_grant"/>
<output name="mrq_ln1_grant"/>
<output name="mrq_ln2_grant"/>
<output name="mrq_ln3_grant"/>
<output name="mrq_vlu_grant"/>
<output name="mrq_vsu_grant"/>
<output name="mrq_vru_grant"/>
<output name="mrq_val_prearb"/>
<output name="mrq_wb_busy"/>
<param name="BANK_SZ"/>
<param name="BANKEN_SZ"/>
<param name="SMEM_BANKEN_SZ"/>
<param name="NUM_HI_REQS"/>
<param name="NUM_LO_REQS"/>
<param name="SEGLEN_SZ"/>
<instance name="smemArbiterLanePrearb"/>
<instance name="smemArbiterLanePrearb"/>
<instance name="smemArbiterLanePrearb"/>
<instance name="smemArbiterLanePrearb"/>
<instance name="vcDecoder"/>
<instance name="vcDecoder"/>
<instance name="vcDecoder"/>
<instance name="vcDecoder"/>
<instance name="vcDecoder"/>
<instance name="vcDecoder"/>
<instance name="vcDecoder"/>
<instance name="vcDecoder"/>
<instance name="vcDecoder"/>
<instance name="vcDecoder"/>
<instance name="vcDecoder"/>
<instance name="vcDecoder"/>
<instance name="smemArbiterBank"/>
<instance name="vcERDFF_pf"/>
<instance name="vcFixedArbChain"/>
<instance name="vcRoundRobinArbChain"/>
<instance name="vcFixedArbChain"/>
<instance name="vcCounter_pf"/>
<complexity cyclo1="2" cyclo2="2" nCaseStmts="0" nCaseItems="0" nLoops="1" nIfStmts="0" />
<volume nNodes="543" nStmts="1" nExprs="160" nInputs="90" nOutputs="26" nParams="6" nAlwaysClocks="0" nBAssign="2" nNBAssign="0" nWAssign="79" nOther="301" />
</block>
<block name="smemBasicMrqCtrl">
<input name="clk"/>
<input name="reset"/>
<input name="mrq_bankgrant_M0np"/>
<input name="mrq_replay_M0np"/>
<input name="mrq_rw_M0np"/>
<input name="mrq_flush_M0np"/>
<input name="mrq_tag_M0np"/>
<input name="mrq_qw_M0np"/>
<input name="mrq_elg_M0np"/>
<input name="mrq_elm_M0np"/>
<input name="cachectrl_xbank_miss_M1np"/>
<output name="adxbar_banken_M0pM1n"/>
<output name="cachectrl_xbank_rrq_val_M1np"/>
<output name="cachectrl_rrq_M1np"/>
<output name="wrxbar_banken_M1np"/>
<output name="wrxbar_bwe_M1np"/>
<output name="rambanks_xbank_worden_M1np"/>
<output name="rdxbar_xbank_worden_M2np"/>
<output name="rdxbar_xbank_2qwen_M2np"/>
<output name="mrq_ldval_M2np"/>
<output name="mrq_tag_M2np"/>
<param name="RRQ_OTHER_LD_TYPE"/>
<instance name="vcLatch_ll"/>
<instance name="smemElgElmToWorden"/>
<instance name="smemEnableExpand"/>
<instance name="smemEnableExpand"/>
<instance name="smemEnableExpand"/>
<complexity cyclo1="19" cyclo2="10" nCaseStmts="1" nCaseItems="10" nLoops="0" nIfStmts="8" />
<volume nNodes="164" nStmts="6" nExprs="37" nInputs="11" nOutputs="10" nParams="1" nAlwaysClocks="2" nBAssign="23" nNBAssign="15" nWAssign="14" nOther="67" />
</block>
<block name="smemBshiftCtrl">
<input name="mrq_elg"/>
<input name="mrq_elm"/>
<input name="mrq_signext"/>
<output name="bshift_byte3_mxsel"/>
<output name="bshift_byte2_mxsel"/>
<output name="bshift_type"/>
<output name="bshift_signext"/>
<param name="b3_mxsel_bx"/>
<param name="b3_mxsel_b3"/>
<param name="b3_mxsel_b2"/>
<param name="b3_mxsel_b1"/>
<param name="b3_mxsel_b0"/>
<param name="b2_mxsel_bx"/>
<param name="b2_mxsel_b2"/>
<param name="b2_mxsel_b0"/>
<param name="typex"/>
<param name="word"/>
<param name="hword"/>
<param name="byte"/>
<param name="cs_sz"/>
<complexity cyclo1="27" cyclo2="2" nCaseStmts="1" nCaseItems="26" nLoops="0" nIfStmts="0" />
<volume nNodes="91" nStmts="1" nExprs="26" nInputs="3" nOutputs="4" nParams="13" nAlwaysClocks="0" nBAssign="26" nNBAssign="0" nWAssign="2" nOther="36" />
</block>
<block name="smemBshiftDpath">
<input name="rdata_in"/>
<input name="byte3_mxsel"/>
<input name="byte2_mxsel"/>
<input name="type"/>
<input name="signext"/>
<output name="rdata_out"/>
<param name="b3_mxsel_b3"/>
<param name="b3_mxsel_b2"/>
<param name="b3_mxsel_b1"/>
<param name="b3_mxsel_b0"/>
<param name="b2_mxsel_b2"/>
<param name="b2_mxsel_b0"/>
<param name="word"/>
<param name="hword"/>
<param name="byte"/>
<complexity cyclo1="13" cyclo2="13" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="12" />
<volume nNodes="13" nStmts="0" nExprs="0" nInputs="5" nOutputs="1" nParams="9" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="6" nOther="7" />
</block>
<block name="smemCacheCtrlBankSrqMuxing">
<input name="clk"/>
<input name="reset"/>
<input name="caching_en"/>
<input name="cachectrl_xbank_rrq_val_M1np"/>
<input name="cachectrl_bank0_rrq_M1np"/>
<input name="cachectrl_bank1_rrq_M1np"/>
<input name="cachectrl_bank2_rrq_M1np"/>
<input name="cachectrl_bank3_rrq_M1np"/>
<input name="adxbar_bank0_hiaddr_M0pM1n"/>
<input name="adxbar_bank1_hiaddr_M0pM1n"/>
<input name="adxbar_bank2_hiaddr_M0pM1n"/>
<input name="adxbar_bank3_hiaddr_M0pM1n"/>
<input name="wrxbar_bank0_bwe_M1np"/>
<input name="wrxbar_bank1_bwe_M1np"/>
<input name="wrxbar_bank2_bwe_M1np"/>
<input name="wrxbar_bank3_bwe_M1np"/>
<input name="rambanks_xbank_worden_pre_M1np"/>
<input name="cachectrl_bankgrant_M0np"/>
<input name="sipctrl_srq_rdy"/>
<input name="sipctrl_refill0_bankval_M0np"/>
<input name="sipctrl_refill1_bankval_M0np"/>
<input name="sipctrl_refill_tag_M0np"/>
<input name="sipctrl_xbank_evict_buffer_done"/>
<input name="clk"/>
<input name="reset"/>
<input name="caching_en"/>
<input name="cachectrl_rrq_val_M1np"/>
<input name="cachectrl_rrq_M1np"/>
<input name="adxbar_hiaddr_M0pM1n"/>
<input name="wrxbar_bwe_M1np"/>
<input name="rambank_worden_pre_M1np"/>
<input name="cachectrl_grant_M0np"/>
<input name="sipctrl_srq_rdy"/>
<input name="sipctrl_refill0_val_M0np"/>
<input name="sipctrl_refill1_val_M0np"/>
<input name="sipctrl_refill_tag_M0np"/>
<input name="sipctrl_evict_buffer_done"/>
<input name="clk"/>
<input name="reset"/>
<input name="caching_en"/>
<input name="rrq_val_M1np"/>
<input name="rrq_hiaddr_M1np"/>
<input name="rrq_rambank_worden_M1np"/>
<input name="rrq_bwe_M1np"/>
<input name="rrq_M1np"/>
<input name="tags_search_match_M1np"/>
<input name="tags_search_match_dirty_M1np"/>
<input name="tags_search_match_idx_M1np"/>
<input name="tags_evict_idx_M1np"/>
<input name="tags_evict_dirty_M1np"/>
<input name="psdb_alloc_idx_M1np"/>
<input name="mtags_search_match"/>
<input name="mtags_search_match_idx"/>
<input name="mtags_search_merge"/>
<input name="mtags_search_merge_psdb_idx"/>
<input name="mtags_enq_pmiss_idx"/>
<input name="memq_enq_rdy"/>
<input name="clk"/>
<input name="reset"/>
<input name="mtags_deq_hiaddr"/>
<input name="mtags_deq_rrq_val"/>
<input name="mtags_deq_rrq"/>
<input name="replay_rambank_worden_M1np"/>
<input name="evict0_val_M0np"/>
<input name="evict1_val_M0np"/>
<input name="evict_rambank_idx_M0np"/>
<input name="evict_sip_qw_buf_M0np"/>
<input name="sipctrl_refill0_val_M0np"/>
<input name="sipctrl_refill1_val_M0np"/>
<input name="sipctrl_refill_tag_M0np"/>
<input name="tags_crq_refill_idx_M1np"/>
<input name="tags_crq_replay_idx_M1np"/>
<input name="psdb_free_bwe_M1np"/>
<input name="cachectrl_grant_M0np"/>
<input name="clk"/>
<input name="reset"/>
<input name="memq_deq_val"/>
<input name="memq_deq_refill_val"/>
<input name="memq_deq_refill_hiaddr"/>
<input name="memq_deq_refill_tag"/>
<input name="memq_deq_evict_val"/>
<input name="memq_deq_evict_idx"/>
<input name="tags_read_hiaddr"/>
<input name="crqpipe_evict_rdy"/>
<input name="sipctrl_srq_rdy"/>
<input name="sipctrl_evict_buffer_done"/>
<input name="cachectrl_bank0_replay_val_M0np"/>
<input name="cachectrl_bank0_replay_rrq_M0np"/>
<input name="cachectrl_bank1_replay_val_M0np"/>
<input name="cachectrl_bank1_replay_rrq_M0np"/>
<input name="cachectrl_bank2_replay_val_M0np"/>
<input name="cachectrl_bank2_replay_rrq_M0np"/>
<input name="cachectrl_bank3_replay_val_M0np"/>
<input name="cachectrl_bank3_replay_rrq_M0np"/>
<input name="clk"/>
<input name="reset"/>
<input name="sipctrl_bank0_srq_val"/>
<input name="sipctrl_bank0_srq_rw"/>
<input name="sipctrl_bank0_srq_tag"/>
<input name="sipctrl_bank0_srq_hiaddr"/>
<input name="sipctrl_bank1_srq_val"/>
<input name="sipctrl_bank1_srq_rw"/>
<input name="sipctrl_bank1_srq_tag"/>
<input name="sipctrl_bank1_srq_hiaddr"/>
<input name="sipctrl_bank2_srq_val"/>
<input name="sipctrl_bank2_srq_rw"/>
<input name="sipctrl_bank2_srq_tag"/>
<input name="sipctrl_bank2_srq_hiaddr"/>
<input name="sipctrl_bank3_srq_val"/>
<input name="sipctrl_bank3_srq_rw"/>
<input name="sipctrl_bank3_srq_tag"/>
<input name="sipctrl_bank3_srq_hiaddr"/>
<input name="sipctrl_srq_rdy"/>
<output name="wrxbar_rpst1_banken_M1np"/>
<output name="wrxbar_sip_banken_M1np"/>
<output name="rambanks_xbank_worden_M1np"/>
<output name="rambank0_idx_M1np"/>
<output name="rambank1_idx_M1np"/>
<output name="rambank2_idx_M1np"/>
<output name="rambank3_idx_M1np"/>
<output name="rambank0_bwe_M1np"/>
<output name="rambank1_bwe_M1np"/>
<output name="rambank2_bwe_M1np"/>
<output name="rambank3_bwe_M1np"/>
<output name="rdxbar_rpst0_xbank_bufen_M2np"/>
<output name="rdxbar_sip_xbank_qw0_bufen_M2np"/>
<output name="rdxbar_sip_xbank_qw1_bufen_M2np"/>
<output name="cachectrl_xbank_refill_M0np"/>
<output name="cachectrl_xbank_evict_M0np"/>
<output name="cachectrl_replay_val_M0np"/>
<output name="cachectrl_replay_bank_M0np"/>
<output name="cachectrl_replay_rrq_M0np"/>
<output name="cachectrl_xbank_blocked_M1np"/>
<output name="cachectrl_xbank_miss_M1np"/>
<output name="sipctrl_srq_val"/>
<output name="sipctrl_srq_rw"/>
<output name="sipctrl_srq_tag"/>
<output name="sipctrl_srq_bank"/>
<output name="sipctrl_srq_hiaddr"/>
<output name="wrxbar_rpst1_en_M1np"/>
<output name="wrxbar_sip_en_M1np"/>
<output name="rambank_worden_M1np"/>
<output name="rambank_idx_M1np"/>
<output name="rambank_bwe_M1np"/>
<output name="rdxbar_rpst0_bufen_M2np"/>
<output name="rdxbar_sip_qw0_bufen_M2np"/>
<output name="rdxbar_sip_qw1_bufen_M2np"/>
<output name="cachectrl_refill_M0np"/>
<output name="cachectrl_evict_M0np"/>
<output name="cachectrl_replay_val_M0np"/>
<output name="cachectrl_replay_rrq_M0np"/>
<output name="cachectrl_blocked_M1np"/>
<output name="cachectrl_miss_M1np"/>
<output name="sipctrl_srq_val"/>
<output name="sipctrl_srq_rw"/>
<output name="sipctrl_srq_tag"/>
<output name="sipctrl_srq_hiaddr"/>
<output name="tags_search_match_enable_M1np"/>
<output name="tags_search_val_M1np"/>
<output name="tags_search_dirty_M1np"/>
<output name="tags_search_invalidate_M1np"/>
<output name="tags_search_hiaddr_M1np"/>
<output name="tags_evict_hiaddr_M1np"/>
<output name="tags_evict_adv_M1np"/>
<output name="psdb_alloc_val_M1np"/>
<output name="psdb_alloc_bwe_M1np"/>
<output name="psdb_merge_val_M1np"/>
<output name="psdb_merge_idx_M1np"/>
<output name="psdb_merge_bwe_M1np"/>
<output name="mtags_search_val"/>
<output name="mtags_search_hiaddr"/>
<output name="mtags_search_qw"/>
<output name="mtags_enq_pmiss_val"/>
<output name="mtags_enq_pmiss_hiaddr"/>
<output name="mtags_enq_pmiss_rrq_val"/>
<output name="mtags_enq_pmiss_rrq"/>
<output name="mtags_enq_smiss_val"/>
<output name="mtags_enq_smiss_merge"/>
<output name="mtags_enq_smiss_idx"/>
<output name="mtags_enq_smiss_rrq"/>
<output name="miss_M1np"/>
<output name="blocked"/>
<output name="rambank_val_M1np"/>
<output name="rambank_worden_M1np"/>
<output name="rambank_idx_M1np"/>
<output name="rambank_bwe_M1np"/>
<output name="memq_enq_val"/>
<output name="memq_enq_refill_val"/>
<output name="memq_enq_refill_hiaddr"/>
<output name="memq_enq_refill_tag"/>
<output name="memq_enq_evict_val"/>
<output name="memq_enq_evict_idx"/>
<output name="mtags_deq_idx"/>
<output name="mtags_deq_rdy"/>
<output name="evict_rdy_M0np"/>
<output name="tags_crq_hiaddr_M1np"/>
<output name="tags_crq_replay_dirty_M1np"/>
<output name="tags_crq_adv_refill_M1np"/>
<output name="tags_crq_adv_replay_M1np"/>
<output name="psdb_free_val_M1np"/>
<output name="psdb_free_idx_M1np"/>
<output name="blocked"/>
<output name="cachectrl_refill_M0np"/>
<output name="cachectrl_evict_M0np"/>
<output name="cachectrl_replay_val_M0np"/>
<output name="cachectrl_replay_rrq_M0np"/>
<output name="wrxbar_rpst1_en_M1np"/>
<output name="wrxbar_sip_en_M1np"/>
<output name="rambank_val_M1np"/>
<output name="rambank_worden_M1np"/>
<output name="rambank_idx_M1np"/>
<output name="rambank_bwe_M1np"/>
<output name="rdxbar_rpst0_bufen_M2np"/>
<output name="rdxbar_sip_qw0_bufen_M2np"/>
<output name="rdxbar_sip_qw1_bufen_M2np"/>
<output name="memq_deq_rdy"/>
<output name="tags_read_idx"/>
<output name="crqpipe_evict0_val"/>
<output name="crqpipe_evict1_val"/>
<output name="crqpipe_evict_rambank_idx"/>
<output name="crqpipe_evict_sip_qw_buf"/>
<output name="sipctrl_srq_val"/>
<output name="sipctrl_srq_rw"/>
<output name="sipctrl_srq_tag"/>
<output name="sipctrl_srq_hiaddr"/>
<output name="blocked"/>
<output name="cachectrl_replay_val_M0np"/>
<output name="cachectrl_replay_bank_M0np"/>
<output name="cachectrl_replay_rrq_M0np"/>
<output name="sipctrl_bank0_srq_rdy"/>
<output name="sipctrl_bank1_srq_rdy"/>
<output name="sipctrl_bank2_srq_rdy"/>
<output name="sipctrl_bank3_srq_rdy"/>
<output name="sipctrl_srq_val"/>
<output name="sipctrl_srq_rw"/>
<output name="sipctrl_srq_tag"/>
<output name="sipctrl_srq_bank"/>
<output name="sipctrl_srq_hiaddr"/>
<param name="MEMQ_SZ"/>
<param name="HIADDR_IDX_TOP"/>
<param name="PSDB_ZERO_PAD"/>
<param name="PSDB_ZERO_PAD"/>
<param name="STATE_SZ"/>
<param name="STATE_IDLE"/>
<param name="STATE_EVICT0"/>
<param name="STATE_EVICT1"/>
<param name="STATE_EVICT2"/>
<param name="STATE_EVICT3"/>
<param name="STATE_REFILL0"/>
<param name="STATE_DONE"/>
<param name="SZ"/>
<param name="SZ"/>
<instance name="smemCacheCtrlBank"/>
<instance name="smemCacheCtrlBank"/>
<instance name="smemCacheCtrlBank"/>
<instance name="smemCacheCtrlBank"/>
<instance name="smemCacheCtrlBankCrqMuxing"/>
<instance name="smemCacheCtrlBankSrqMuxing"/>
<instance name="vcLatch_hl"/>
<instance name="smemTagBank"/>
<instance name="smemPsdbCtrl"/>
<instance name="smemMissTagBank"/>
<instance name="smemCacheCtrlRrqPipe"/>
<instance name="vcSkidQueue_pf"/>
<instance name="smemCacheCtrlMemQCtrl"/>
<instance name="smemCacheCtrlCrqPipe"/>
<instance name="vcQueue_pf"/>
<instance name="vcRDFF_pf"/>
<instance name="vcRDFF_pf"/>
<instance name="vcRDFF_pf"/>
<instance name="vcFixedArb"/>
<instance name="vcRoundRobinArb"/>
<complexity cyclo1="67" cyclo2="52" nCaseStmts="3" nCaseItems="18" nLoops="0" nIfStmts="48" />
<volume nNodes="1309" nStmts="7" nExprs="418" nInputs="113" nOutputs="125" nParams="14" nAlwaysClocks="4" nBAssign="20" nNBAssign="37" nWAssign="128" nOther="695" />
</block>
<block name="smemCpdMrqCtrl">
<input name="clk"/>
<input name="reset"/>
<input name="mrq_cpd_bankgrant_M0np"/>
<input name="mrq_cpd_replay_M0np"/>
<input name="mrq_cpd_rw_M0np"/>
<input name="mrq_cpd_flush_M0np"/>
<input name="mrq_cpd_tag_M0np"/>
<input name="mrq_cpd_qw_M0np"/>
<input name="mrq_cpd_elg_M0np"/>
<input name="mrq_cpd_elm_M0np"/>
<input name="mrq_cpd_signext_M0np"/>
<input name="mrq_cpd_bwe_M1np"/>
<input name="cachectrl_xbank_miss_M1np"/>
<output name="adxbar_cpd_banken_M0pM1n"/>
<output name="cachectrl_cpd_xbank_rrq_val_M1np"/>
<output name="cachectrl_cpd_rrq_M1np"/>
<output name="wrxbar_cpd_banken_M1np"/>
<output name="wrxbar_cpd_bwe_M1np"/>
<output name="rambanks_cpd_xbank_worden_M1np"/>
<output name="rdxbar_cpd_xbank_worden_M2np"/>
<output name="bshift_cpd_byte3_mxsel_M2np"/>
<output name="bshift_cpd_byte2_mxsel_M2np"/>
<output name="bshift_cpd_type_M2np"/>
<output name="bshift_cpd_signext_M2np"/>
<output name="mrq_cpd_ldval_M2np"/>
<output name="mrq_cpd_tag_M2np"/>
<instance name="vcLatch_ll"/>
<instance name="smemElgElmToWorden"/>
<instance name="smemEnableExpand"/>
<instance name="smemEnableExpand"/>
<instance name="smemEnableExpand"/>
<instance name="smemBshiftCtrl"/>
<complexity cyclo1="9" cyclo2="9" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="8" />
<volume nNodes="156" nStmts="5" nExprs="34" nInputs="13" nOutputs="13" nParams="0" nAlwaysClocks="2" nBAssign="14" nNBAssign="19" nWAssign="14" nOther="68" />
</block>
<block name="smemCpiRbufCtrl">
<input name="clk"/>
<input name="reset"/>
<input name="bufidx_M2np"/>
<output name="rdxbar_mxsel_M2np"/>
<output name="rdxbar_xbank_worden_1hot_M2np"/>
<instance name="vcDecoder"/>
<instance name="vcForceOneHot"/>
<complexity cyclo1="6" cyclo2="2" nCaseStmts="1" nCaseItems="5" nLoops="0" nIfStmts="0" />
<volume nNodes="44" nStmts="1" nExprs="12" nInputs="3" nOutputs="2" nParams="0" nAlwaysClocks="0" nBAssign="5" nNBAssign="0" nWAssign="4" nOther="22" />
</block>
<block name="smemElgElmToWorden">
<input name="elg"/>
<input name="elm"/>
<output name="worden"/>
<complexity cyclo1="19" cyclo2="2" nCaseStmts="1" nCaseItems="18" nLoops="0" nIfStmts="0" />
<volume nNodes="61" nStmts="1" nExprs="18" nInputs="2" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="18" nNBAssign="0" nWAssign="0" nOther="24" />
</block>
<block name="smemElgLaneenToWorden">
<input name="elg"/>
<input name="laneen"/>
<input name="rot"/>
<input name="shared"/>
<input name="bankgrant"/>
<output name="xbank_worden"/>
<complexity cyclo1="9" cyclo2="2" nCaseStmts="1" nCaseItems="8" nLoops="0" nIfStmts="0" />
<volume nNodes="35" nStmts="1" nExprs="8" nInputs="5" nOutputs="1" nParams="0" nAlwaysClocks="0" nBAssign="8" nNBAssign="0" nWAssign="1" nOther="17" />
</block>
<block name="smemEnableExpand">
<input name="en"/>
<input name="in"/>
<output name="out"/>
<param name="EN_SZ"/>
<param name="SIG_SZ"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="5" nStmts="0" nExprs="0" nInputs="2" nOutputs="1" nParams="2" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="1" nOther="4" />
</block>
<block name="smemLaneMrqCtrl">
<input name="clk"/>
<input name="reset"/>
<input name="mrq_ln_bankgrant_M0np"/>
<input name="mrq_ln_replay_M0np"/>
<input name="mrq_ln_rw_M0np"/>
<input name="mrq_ln_tag_M0np"/>
<input name="mrq_ln_qw_M0np"/>
<input name="mrq_ln_elg_M0np"/>
<input name="mrq_ln_elm_M0np"/>
<input name="mrq_ln_signext_M0np"/>
<input name="mrq_ln_seg_M0np"/>
<input name="mrq_ln_seglen_M0np"/>
<input name="mrq_vlu_grant_and_laneen_M1np"/>
<input name="mrq_vlu_tag_M1np"/>
<input name="rdxbar_vlu_xbank_rbufen_M1np"/>
<input name="rdxbar_vlu_xbank_worden_M1np"/>
<input name="bshift_vlu_byte3_mxsel_M1np"/>
<input name="bshift_vlu_byte2_mxsel_M1np"/>
<input name="bshift_vlu_type_M1np"/>
<input name="bshift_vlu_signext_M1np"/>
<input name="mrq_vsu_grant_and_laneen_M1np"/>
<input name="wrxbar_vsu_banken_M1np"/>
<input name="cachectrl_xbank_miss_M1np"/>
<output name="adxbar_ln_banken_M0pM1n"/>
<output name="cachectrl_ln_xbank_rrq_val_M1np"/>
<output name="cachectrl_ln_rrq_M1np"/>
<output name="wrxbar_lnvsu_banken_M1np"/>
<output name="rambanks_ln_xbank_worden_M1np"/>
<output name="rdxbar_lnvlu_xbank_rbufen_M2np"/>
<output name="rdxbar_lnvlu_xbank_worden_1hot_M2pM3n"/>
<output name="bshift_lnvlu_byte3_mxsel_M2pM3n"/>
<output name="bshift_lnvlu_byte2_mxsel_M2pM3n"/>
<output name="bshift_lnvlu_type_M2pM3n"/>
<output name="bshift_lnvlu_signext_M2pM3n"/>
<output name="mrq_lnvlu_ldval_M2np"/>
<output name="mrq_lnvlu_vlu_M2np"/>
<output name="mrq_lnvlu_seg_M2np"/>
<output name="mrq_lnvlu_tag_M2np"/>
<param name="LANENUM"/>
<instance name="vcLatch_ll"/>
<instance name="smemElgElmToWorden"/>
<instance name="smemEnableExpand"/>
<instance name="smemEnableExpand"/>
<instance name="smemLaneRbufCtrl"/>
<instance name="vcForceOneHot"/>
<complexity cyclo1="18" cyclo2="18" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="17" />
<volume nNodes="210" nStmts="6" nExprs="45" nInputs="23" nOutputs="15" nParams="1" nAlwaysClocks="2" nBAssign="13" nNBAssign="28" nWAssign="24" nOther="92" />
</block>
<block name="smemLaneRbufCtrl">
<input name="clk"/>
<input name="reset"/>
<input name="mrq_grant_and_hit_M1np"/>
<input name="mrq_bankgrant_M1np"/>
<input name="mrq_rw_M1np"/>
<input name="mrq_tag_M1np"/>
<input name="mrq_elg_M1np"/>
<input name="mrq_elm_M1np"/>
<input name="mrq_seg_M1np"/>
<input name="mrq_seglen_M1np"/>
<input name="mrq_signext_M1np"/>
<output name="mrq_tag_adjusted_M1np"/>
<output name="mrq_ldval_adjusted_M1np"/>
<output name="mrq_seg_adjusted_M1np"/>
<output name="rdxbar_xbank_worden_M1np"/>
<output name="bshift_byte3_mxsel_M1np"/>
<output name="bshift_byte2_mxsel_M1np"/>
<output name="bshift_type_M1np"/>
<output name="bshift_signext_M1np"/>
<param name="MRQ_SZ"/>
<param name="SEGLEN1"/>
<instance name="vcQueue_pf"/>
<instance name="vcCounter_pf"/>
<instance name="smemElgElmToWorden"/>
<instance name="smemEnableExpand"/>
<instance name="smemBshiftCtrl"/>
<complexity cyclo1="13" cyclo2="6" nCaseStmts="1" nCaseItems="8" nLoops="0" nIfStmts="4" />
<volume nNodes="141" nStmts="1" nExprs="44" nInputs="11" nOutputs="8" nParams="2" nAlwaysClocks="0" nBAssign="8" nNBAssign="0" nWAssign="17" nOther="71" />
</block>
<block name="smemLaneWbufCtrl">
<input name="clk"/>
<input name="wbuf_word_M1np"/>
<input name="wbuf_bwe_M1np"/>
<input name="wbuf_clear_M1np"/>
<output name="wbufen_M1np"/>
<output name="bank_bwe_M1np"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="16" nStmts="0" nExprs="0" nInputs="4" nOutputs="2" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="1" nWAssign="5" nOther="9" />
</block>
<block name="smemMemCtrl">
<input name="clk"/>
<input name="reset"/>
<input name="banklock_reset"/>
<input name="caching_en"/>
<input name="mrq_htif_val_M0np"/>
<input name="mrq_htif_rw_M0np"/>
<input name="mrq_htif_flush_M0np"/>
<input name="mrq_htif_bank_M0np"/>
<input name="mrq_htif_qw_M0np"/>
<input name="mrq_htif_elm_M0np"/>
<input name="mrq_cpd_val_M0np"/>
<input name="mrq_cpd_rw_M0np"/>
<input name="mrq_cpd_flush_M0np"/>
<input name="mrq_cpd_tag_M0np"/>
<input name="mrq_cpd_bank_M0np"/>
<input name="mrq_cpd_qw_M0np"/>
<input name="mrq_cpd_elg_M0np"/>
<input name="mrq_cpd_elm_M0np"/>
<input name="mrq_cpd_signext_M0np"/>
<input name="mrq_cpd_bwe_M1np"/>
<input name="mrq_cpi_val_M0np"/>
<input name="mrq_cpi_bank_M0np"/>
<input name="mrq_cpi_qw_M0np"/>
<input name="mrq_cpi_bufidx_M2np"/>
<input name="mrq_vtui_val_M0np"/>
<input name="mrq_vtui_tag_M0np"/>
<input name="mrq_vtui_bank_M0np"/>
<input name="mrq_vtui_qw_M0np"/>
<input name="mrq_ln0_val_M0np"/>
<input name="mrq_ln0_rw_M0np"/>
<input name="mrq_ln0_lock_unlock_M0np"/>
<input name="mrq_ln0_seg_M0np"/>
<input name="mrq_ln0_seglen_M0np"/>
<input name="mrq_ln0_tag_M0np"/>
<input name="mrq_ln0_bank_M0np"/>
<input name="mrq_ln0_qw_M0np"/>
<input name="mrq_ln0_elg_M0np"/>
<input name="mrq_ln0_elm_M0np"/>
<input name="mrq_ln0_signext_M0np"/>
<input name="mrq_ln1_val_M0np"/>
<input name="mrq_ln1_rw_M0np"/>
<input name="mrq_ln1_lock_unlock_M0np"/>
<input name="mrq_ln1_seg_M0np"/>
<input name="mrq_ln1_seglen_M0np"/>
<input name="mrq_ln1_tag_M0np"/>
<input name="mrq_ln1_bank_M0np"/>
<input name="mrq_ln1_qw_M0np"/>
<input name="mrq_ln1_elg_M0np"/>
<input name="mrq_ln1_elm_M0np"/>
<input name="mrq_ln1_signext_M0np"/>
<input name="mrq_ln2_val_M0np"/>
<input name="mrq_ln2_rw_M0np"/>
<input name="mrq_ln2_lock_unlock_M0np"/>
<input name="mrq_ln2_seg_M0np"/>
<input name="mrq_ln2_seglen_M0np"/>
<input name="mrq_ln2_tag_M0np"/>
<input name="mrq_ln2_bank_M0np"/>
<input name="mrq_ln2_qw_M0np"/>
<input name="mrq_ln2_elg_M0np"/>
<input name="mrq_ln2_elm_M0np"/>
<input name="mrq_ln2_signext_M0np"/>
<input name="mrq_ln3_val_M0np"/>
<input name="mrq_ln3_rw_M0np"/>
<input name="mrq_ln3_lock_unlock_M0np"/>
<input name="mrq_ln3_seg_M0np"/>
<input name="mrq_ln3_seglen_M0np"/>
<input name="mrq_ln3_tag_M0np"/>
<input name="mrq_ln3_bank_M0np"/>
<input name="mrq_ln3_qw_M0np"/>
<input name="mrq_ln3_elg_M0np"/>
<input name="mrq_ln3_elm_M0np"/>
<input name="mrq_ln3_signext_M0np"/>
<input name="mrq_vlu_val_M0np"/>
<input name="mrq_vlu_tag_M0np"/>
<input name="mrq_vlu_bank_M0np"/>
<input name="mrq_vlu_qw_M0np"/>
<input name="mrq_vlu_elg_M0np"/>
<input name="mrq_vlu_signext_M0np"/>
<input name="mrq_vlu_laneen_M0np"/>
<input name="mrq_vlu_rot_M0np"/>
<input name="mrq_vlu_shared_M0np"/>
<input name="mrq_vsu_val_M0np"/>
<input name="mrq_vsu_bank_M0np"/>
<input name="mrq_vsu_qw_M0np"/>
<input name="mrq_vsu_laneen_M0np"/>
<input name="mrq_vru_val_M0np"/>
<input name="mrq_vru_bank_M0np"/>
<input name="adxbar_bank0_hiaddr_M0pM1n"/>
<input name="adxbar_bank1_hiaddr_M0pM1n"/>
<input name="adxbar_bank2_hiaddr_M0pM1n"/>
<input name="adxbar_bank3_hiaddr_M0pM1n"/>
<input name="wrxbar_bank0_bwe_M1np"/>
<input name="wrxbar_bank1_bwe_M1np"/>
<input name="wrxbar_bank2_bwe_M1np"/>
<input name="wrxbar_bank3_bwe_M1np"/>
<input name="sipctrl_srq_rdy"/>
<input name="sipctrl_refill0_bankval_M0np"/>
<input name="sipctrl_refill1_bankval_M0np"/>
<input name="sipctrl_refill_tag_M0np"/>
<input name="sipctrl_xbank_evict_buffer_done"/>
<output name="mrq_htif_grant_M0np"/>
<output name="mrq_htif_ldval_M2np"/>
<output name="mrq_cpd_grant_M0np"/>
<output name="mrq_cpd_ldval_M2np"/>
<output name="mrq_cpd_tag_M2np"/>
<output name="mrq_cpi_grant_M0np"/>
<output name="mrq_cpi_ldval_M2np"/>
<output name="mrq_vtui_grant_M0np"/>
<output name="mrq_vtui_ldval_M2np"/>
<output name="mrq_vtui_tag_M2np"/>
<output name="mrq_ln0_grant_M0np"/>
<output name="mrq_ln0vlu_ldval_M2np"/>
<output name="mrq_ln0vlu_vlu_M2np"/>
<output name="mrq_ln0vlu_seg_M2np"/>
<output name="mrq_ln0vlu_tag_M2np"/>
<output name="mrq_ln1_grant_M0np"/>
<output name="mrq_ln1vlu_ldval_M2np"/>
<output name="mrq_ln1vlu_vlu_M2np"/>
<output name="mrq_ln1vlu_seg_M2np"/>
<output name="mrq_ln1vlu_tag_M2np"/>
<output name="mrq_ln2_grant_M0np"/>
<output name="mrq_ln2vlu_ldval_M2np"/>
<output name="mrq_ln2vlu_vlu_M2np"/>
<output name="mrq_ln2vlu_seg_M2np"/>
<output name="mrq_ln2vlu_tag_M2np"/>
<output name="mrq_ln3_grant_M0np"/>
<output name="mrq_ln3vlu_ldval_M2np"/>
<output name="mrq_ln3vlu_vlu_M2np"/>
<output name="mrq_ln3vlu_seg_M2np"/>
<output name="mrq_ln3vlu_tag_M2np"/>
<output name="mrq_vlu_grant_M0np"/>
<output name="mrq_vsu_grant_M0np"/>
<output name="mrq_vru_grant_M0np"/>
<output name="adxbar_premux_htifcpd_sel_M0pM1n"/>
<output name="adxbar_nobody_banken_M0pM1n"/>
<output name="adxbar_htifcpd_banken_M0pM1n"/>
<output name="adxbar_cpi_banken_M0pM1n"/>
<output name="adxbar_vtui_banken_M0pM1n"/>
<output name="adxbar_ln0_banken_M0pM1n"/>
<output name="adxbar_ln1_banken_M0pM1n"/>
<output name="adxbar_ln2_banken_M0pM1n"/>
<output name="adxbar_ln3_banken_M0pM1n"/>
<output name="adxbar_vlu_banken_M0pM1n"/>
<output name="adxbar_vsu_banken_M0pM1n"/>
<output name="adxbar_vru_banken_M0pM1n"/>
<output name="wrxbar_premux_htifcpd_sel_M1np"/>
<output name="wrxbar_htifcpd_banken_M1np"/>
<output name="wrxbar_htifcpd_bwe_M1np"/>
<output name="wrxbar_ln0vsu_banken_M1np"/>
<output name="wrxbar_ln1vsu_banken_M1np"/>
<output name="wrxbar_ln2vsu_banken_M1np"/>
<output name="wrxbar_ln3vsu_banken_M1np"/>
<output name="wrxbar_rpst1_banken_M1np"/>
<output name="wrxbar_sip_banken_M1np"/>
<output name="rambanks_xbank_worden_M1np"/>
<output name="rambank0_idx_M1np"/>
<output name="rambank1_idx_M1np"/>
<output name="rambank2_idx_M1np"/>
<output name="rambank3_idx_M1np"/>
<output name="rambank0_bwe_M1np"/>
<output name="rambank1_bwe_M1np"/>
<output name="rambank2_bwe_M1np"/>
<output name="rambank3_bwe_M1np"/>
<output name="rdxbar_htifcpd_xbank_worden_1hot_M2np"/>
<output name="rdxbar_cpi_xbank_rbufen_M2np"/>
<output name="rdxbar_cpi_mxsel_M2np"/>
<output name="rdxbar_cpi_xbank_worden_1hot_M2np"/>
<output name="rdxbar_vtui_banken_1hot_M2np"/>
<output name="rdxbar_ln0vlu_xbank_rbufen_M2np"/>
<output name="rdxbar_ln1vlu_xbank_rbufen_M2np"/>
<output name="rdxbar_ln2vlu_xbank_rbufen_M2np"/>
<output name="rdxbar_ln3vlu_xbank_rbufen_M2np"/>
<output name="rdxbar_ln0vlu_xbank_worden_1hot_M2pM3n"/>
<output name="rdxbar_ln1vlu_xbank_worden_1hot_M2pM3n"/>
<output name="rdxbar_ln2vlu_xbank_worden_1hot_M2pM3n"/>
<output name="rdxbar_ln3vlu_xbank_worden_1hot_M2pM3n"/>
<output name="rdxbar_rpst0_xbank_bufen_M2np"/>
<output name="rdxbar_sip_xbank_qw0_bufen_M2np"/>
<output name="rdxbar_sip_xbank_qw1_bufen_M2np"/>
<output name="bshift_cpd_byte3_mxsel_M2np"/>
<output name="bshift_cpd_byte2_mxsel_M2np"/>
<output name="bshift_cpd_type_M2np"/>
<output name="bshift_cpd_signext_M2np"/>
<output name="bshift_ln0vlu_byte3_mxsel_M2pM3n"/>
<output name="bshift_ln0vlu_byte2_mxsel_M2pM3n"/>
<output name="bshift_ln0vlu_type_M2pM3n"/>
<output name="bshift_ln0vlu_signext_M2pM3n"/>
<output name="bshift_ln1vlu_byte3_mxsel_M2pM3n"/>
<output name="bshift_ln1vlu_byte2_mxsel_M2pM3n"/>
<output name="bshift_ln1vlu_type_M2pM3n"/>
<output name="bshift_ln1vlu_signext_M2pM3n"/>
<output name="bshift_ln2vlu_byte3_mxsel_M2pM3n"/>
<output name="bshift_ln2vlu_byte2_mxsel_M2pM3n"/>
<output name="bshift_ln2vlu_type_M2pM3n"/>
<output name="bshift_ln2vlu_signext_M2pM3n"/>
<output name="bshift_ln3vlu_byte3_mxsel_M2pM3n"/>
<output name="bshift_ln3vlu_byte2_mxsel_M2pM3n"/>
<output name="bshift_ln3vlu_type_M2pM3n"/>
<output name="bshift_ln3vlu_signext_M2pM3n"/>
<output name="sipctrl_srq_val"/>
<output name="sipctrl_srq_rw"/>
<output name="sipctrl_srq_bank"/>
<output name="sipctrl_srq_tag"/>
<output name="sipctrl_srq_hiaddr"/>
<instance name="smemHtifReplayMuxing"/>
<instance name="smemCpdReplayMuxing"/>
<instance name="smemVtuiReplayMuxing"/>
<instance name="smemLaneReplayMuxing"/>
<instance name="smemLaneReplayMuxing"/>
<instance name="smemLaneReplayMuxing"/>
<instance name="smemLaneReplayMuxing"/>
<instance name="smemVluReplayMuxing"/>
<instance name="smemArbiter"/>
<instance name="smemBasicMrqCtrl"/>
<instance name="smemCpdMrqCtrl"/>
<instance name="smemBasicMrqCtrl"/>
<instance name="smemBasicMrqCtrl"/>
<instance name="smemLaneMrqCtrl"/>
<instance name="smemLaneMrqCtrl"/>
<instance name="smemLaneMrqCtrl"/>
<instance name="smemLaneMrqCtrl"/>
<instance name="smemVluMrqCtrl"/>
<instance name="smemVsuMrqCtrl"/>
<instance name="smemVruMrqCtrl"/>
<instance name="smemRrqMuxing"/>
<instance name="smemCacheCtrl"/>
<instance name="vcForceOneHot"/>
<instance name="smemCpiRbufCtrl"/>
<instance name="vcForceOneHot"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="1524" nStmts="0" nExprs="637" nInputs="100" nOutputs="104" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="20" nOther="867" />
</block>
<block name="smemMemSys">
<input name="clk"/>
<input name="reset"/>
<input name="banklock_reset"/>
<input name="caching_en"/>
<input name="memsize_mask_pn"/>
<input name="mrq_htif_val_M0np"/>
<input name="mrq_htif_rw_M0np"/>
<input name="mrq_htif_flush_M0np"/>
<input name="mrq_htif_hiaddr_M0np"/>
<input name="mrq_htif_bank_M0np"/>
<input name="mrq_htif_qw_M0np"/>
<input name="mrq_htif_elm_M0np"/>
<input name="mrq_htif_wdata_M1np"/>
<input name="mrq_cpd_val_M0np"/>
<input name="mrq_cpd_rw_M0np"/>
<input name="mrq_cpd_flush_M0np"/>
<input name="mrq_cpd_tag_M0np"/>
<input name="mrq_cpd_hiaddr_M0pM1n"/>
<input name="mrq_cpd_bank_M0np"/>
<input name="mrq_cpd_qw_M0np"/>
<input name="mrq_cpd_elg_M0np"/>
<input name="mrq_cpd_elm_M0np"/>
<input name="mrq_cpd_signext_M0np"/>
<input name="mrq_cpd_bwe_M1np"/>
<input name="mrq_cpd_wdata_M1np"/>
<input name="mrq_cpi_val_M0np"/>
<input name="mrq_cpi_hiaddr_M0np"/>
<input name="mrq_cpi_bank_M0np"/>
<input name="mrq_cpi_qw_M0np"/>
<input name="mrq_cpi_bufidx_M2np"/>
<input name="mrq_vtui_val_M0np"/>
<input name="mrq_vtui_tag_M0np"/>
<input name="mrq_vtui_hiaddr_M0pM1n"/>
<input name="mrq_vtui_bank_M0np"/>
<input name="mrq_vtui_qw_M0np"/>
<input name="mrq_ln0_val_M0np"/>
<input name="mrq_ln0_rw_M0np"/>
<input name="mrq_ln0_lock_unlock_M0np"/>
<input name="mrq_ln0_seg_M0np"/>
<input name="mrq_ln0_seglen_M0np"/>
<input name="mrq_ln0_tag_M0np"/>
<input name="mrq_ln0_hiaddr_M0pM1n"/>
<input name="mrq_ln0_bank_M0np"/>
<input name="mrq_ln0_qw_M0np"/>
<input name="mrq_ln0_elg_M0np"/>
<input name="mrq_ln0_elm_M0np"/>
<input name="mrq_ln0_signext_M0np"/>
<input name="mrq_ln0vsu_wdata_M1np"/>
<input name="mrq_ln0vsu_wbuf_word_M1np"/>
<input name="mrq_ln0vsu_wbuf_bwe_M1np"/>
<input name="mrq_ln0vsu_wbuf_clear_M1np"/>
<input name="mrq_ln1_val_M0np"/>
<input name="mrq_ln1_rw_M0np"/>
<input name="mrq_ln1_lock_unlock_M0np"/>
<input name="mrq_ln1_seg_M0np"/>
<input name="mrq_ln1_seglen_M0np"/>
<input name="mrq_ln1_tag_M0np"/>
<input name="mrq_ln1_hiaddr_M0pM1n"/>
<input name="mrq_ln1_bank_M0np"/>
<input name="mrq_ln1_qw_M0np"/>
<input name="mrq_ln1_elg_M0np"/>
<input name="mrq_ln1_elm_M0np"/>
<input name="mrq_ln1_signext_M0np"/>
<input name="mrq_ln1vsu_wdata_M1np"/>
<input name="mrq_ln1vsu_wbuf_word_M1np"/>
<input name="mrq_ln1vsu_wbuf_bwe_M1np"/>
<input name="mrq_ln1vsu_wbuf_clear_M1np"/>
<input name="mrq_ln2_val_M0np"/>
<input name="mrq_ln2_rw_M0np"/>
<input name="mrq_ln2_lock_unlock_M0np"/>
<input name="mrq_ln2_seg_M0np"/>
<input name="mrq_ln2_seglen_M0np"/>
<input name="mrq_ln2_tag_M0np"/>
<input name="mrq_ln2_hiaddr_M0pM1n"/>
<input name="mrq_ln2_bank_M0np"/>
<input name="mrq_ln2_qw_M0np"/>
<input name="mrq_ln2_elg_M0np"/>
<input name="mrq_ln2_elm_M0np"/>
<input name="mrq_ln2_signext_M0np"/>
<input name="mrq_ln2vsu_wdata_M1np"/>
<input name="mrq_ln2vsu_wbuf_word_M1np"/>
<input name="mrq_ln2vsu_wbuf_bwe_M1np"/>
<input name="mrq_ln2vsu_wbuf_clear_M1np"/>
<input name="mrq_ln3_val_M0np"/>
<input name="mrq_ln3_rw_M0np"/>
<input name="mrq_ln3_lock_unlock_M0np"/>
<input name="mrq_ln3_seg_M0np"/>
<input name="mrq_ln3_seglen_M0np"/>
<input name="mrq_ln3_tag_M0np"/>
<input name="mrq_ln3_hiaddr_M0pM1n"/>
<input name="mrq_ln3_bank_M0np"/>
<input name="mrq_ln3_qw_M0np"/>
<input name="mrq_ln3_elg_M0np"/>
<input name="mrq_ln3_elm_M0np"/>
<input name="mrq_ln3_signext_M0np"/>
<input name="mrq_ln3vsu_wdata_M1np"/>
<input name="mrq_ln3vsu_wbuf_word_M1np"/>
<input name="mrq_ln3vsu_wbuf_bwe_M1np"/>
<input name="mrq_ln3vsu_wbuf_clear_M1np"/>
<input name="mrq_vlu_val_M0np"/>
<input name="mrq_vlu_tag_M0np"/>
<input name="mrq_vlu_hiaddr_M0pM1n"/>
<input name="mrq_vlu_bank_M0np"/>
<input name="mrq_vlu_qw_M0np"/>
<input name="mrq_vlu_elg_M0np"/>
<input name="mrq_vlu_signext_M0np"/>
<input name="mrq_vlu_laneen_M0np"/>
<input name="mrq_vlu_rot_M0np"/>
<input name="mrq_vlu_shared_M0np"/>
<input name="mrq_vsu_val_M0np"/>
<input name="mrq_vsu_hiaddr_M0pM1n"/>
<input name="mrq_vsu_bank_M0np"/>
<input name="mrq_vsu_qw_M0np"/>
<input name="mrq_vsu_laneen_M0np"/>
<input name="mrq_vru_val_M0np"/>
<input name="mrq_vru_hiaddr_M0pM1n"/>
<input name="mrq_vru_bank_M0np"/>
<input name="sip_from_msys_rdy"/>
<input name="sip_to_msys_val"/>
<input name="sip_to_msys_bus"/>
<input name="sip_to_msys_tag"/>
<output name="mrq_htif_grant_M0np"/>
<output name="mrq_htif_ldval_M2np"/>
<output name="mrq_htif_rdata_M2np"/>
<output name="mrq_cpd_grant_M0np"/>
<output name="mrq_cpd_ldval_M2np"/>
<output name="mrq_cpd_tag_M2np"/>
<output name="mrq_cpd_rdata_M2np"/>
<output name="mrq_cpi_grant_M0np"/>
<output name="mrq_cpi_ldval_M2np"/>
<output name="mrq_cpi_rdata_M2p"/>
<output name="mrq_vtui_grant_M0np"/>
<output name="mrq_vtui_ldval_M2np"/>
<output name="mrq_vtui_tag_M2np"/>
<output name="mrq_vtui_rdata_M2np"/>
<output name="mrq_ln0_grant_M0np"/>
<output name="mrq_ln0vlu_ldval_M2np"/>
<output name="mrq_ln0vlu_vlu_M2np"/>
<output name="mrq_ln0vlu_seg_M2np"/>
<output name="mrq_ln0vlu_tag_M2np"/>
<output name="mrq_ln0vlu_rdata_M2pM3n"/>
<output name="mrq_ln1_grant_M0np"/>
<output name="mrq_ln1vlu_ldval_M2np"/>
<output name="mrq_ln1vlu_vlu_M2np"/>
<output name="mrq_ln1vlu_seg_M2np"/>
<output name="mrq_ln1vlu_tag_M2np"/>
<output name="mrq_ln1vlu_rdata_M2pM3n"/>
<output name="mrq_ln2_grant_M0np"/>
<output name="mrq_ln2vlu_ldval_M2np"/>
<output name="mrq_ln2vlu_vlu_M2np"/>
<output name="mrq_ln2vlu_seg_M2np"/>
<output name="mrq_ln2vlu_tag_M2np"/>
<output name="mrq_ln2vlu_rdata_M2pM3n"/>
<output name="mrq_ln3_grant_M0np"/>
<output name="mrq_ln3vlu_ldval_M2np"/>
<output name="mrq_ln3vlu_vlu_M2np"/>
<output name="mrq_ln3vlu_seg_M2np"/>
<output name="mrq_ln3vlu_tag_M2np"/>
<output name="mrq_ln3vlu_rdata_M2pM3n"/>
<output name="mrq_vlu_grant_M0np"/>
<output name="mrq_vsu_grant_M0np"/>
<output name="mrq_vru_grant_M0np"/>
<output name="msys_to_sip_val"/>
<output name="msys_to_sip_bus"/>
<instance name="smemMemCtrl"/>
<instance name="smemSipCtrl"/>
<instance name="vcLatch_ll"/>
<instance name="vcLatch_ll"/>
<instance name="vcMux2"/>
<instance name="smemAddressXbar"/>
<instance name="vcMux2"/>
<instance name="smemLaneWbufCtrl"/>
<instance name="smemLaneWbufCtrl"/>
<instance name="smemLaneWbufCtrl"/>
<instance name="smemLaneWbufCtrl"/>
<instance name="smemWriteXbar"/>
<instance name="smemRamBanks"/>
<instance name="smemReadXbar"/>
<instance name="smemBshiftDpath"/>
<instance name="smemBshiftDpath"/>
<instance name="smemBshiftDpath"/>
<instance name="smemBshiftDpath"/>
<instance name="smemBshiftDpath"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="1031" nStmts="0" nExprs="417" nInputs="121" nOutputs="43" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="13" nOther="601" />
</block>
<block name="smemMissTagBankStoreMergeUnit">
<input name="clk"/>
<input name="reset"/>
<input name="search_val"/>
<input name="search_hiaddr"/>
<input name="search_qw"/>
<input name="enq_pmiss_val"/>
<input name="enq_pmiss_hiaddr"/>
<input name="enq_pmiss_rrq_val"/>
<input name="enq_pmiss_rrq"/>
<input name="enq_smiss_val"/>
<input name="enq_smiss_merge"/>
<input name="enq_smiss_idx"/>
<input name="enq_smiss_rrq"/>
<input name="deq_idx"/>
<input name="deq_rdy"/>
<input name="clk"/>
<input name="reset"/>
<input name="alloc_val"/>
<input name="alloc_hiaddr"/>
<input name="search_val"/>
<input name="search_hiaddr"/>
<input name="free_val"/>
<input name="free_idx"/>
<input name="clk"/>
<input name="reset"/>
<input name="check_idx"/>
<input name="check_qw"/>
<input name="alloc_val"/>
<input name="alloc_idx"/>
<input name="alloc_qw"/>
<input name="alloc_psdb_idx"/>
<input name="invalidate_val"/>
<input name="invalidate_idx"/>
<input name="invalidate_qw"/>
<input name="free_val"/>
<input name="free_idx"/>
<output name="search_match"/>
<output name="search_match_idx"/>
<output name="search_merge"/>
<output name="search_merge_psdb_idx"/>
<output name="enq_pmiss_idx"/>
<output name="deq_hiaddr"/>
<output name="deq_rrq_val"/>
<output name="deq_rrq"/>
<output name="full"/>
<output name="alloc_idx"/>
<output name="search_match"/>
<output name="search_match_idx"/>
<output name="free_hiaddr"/>
<output name="full"/>
<output name="check_merge"/>
<output name="check_merge_psdb_idx"/>
<param name="NUM_TAGS"/>
<param name="IDX_SZ"/>
<param name="NUM_TAGS"/>
<param name="IDX_SZ"/>
<param name="NUM_TAGS_x2"/>
<param name="IDX_SZ_x2"/>
<param name="PSDB_IDX_SZ"/>
<instance name="smemMissTagBankCam"/>
<instance name="smemMissTagBankStoreMergeUnit"/>
<instance name="vcSkidQueue_pf"/>
<instance name="vcDecoder"/>
<instance name="vcDecoder"/>
<instance name="vcERDFF_pf"/>
<instance name="vcFixedArb"/>
<instance name="ctrlEncode"/>
<instance name="ctrlEncode"/>
<instance name="vcDecoder"/>
<instance name="vcERDFF_pf"/>
<instance name="vcRegfile_1w1r_pf"/>
<instance name="vcDecoder"/>
<instance name="vcDecoder"/>
<instance name="vcDecoder"/>
<instance name="vcDecoder"/>
<complexity cyclo1="24" cyclo2="24" nCaseStmts="0" nCaseItems="0" nLoops="5" nIfStmts="18" />
<volume nNodes="374" nStmts="7" nExprs="110" nInputs="36" nOutputs="16" nParams="7" nAlwaysClocks="1" nBAssign="14" nNBAssign="1" nWAssign="58" nOther="183" />
</block>
<block name="smemPsdbCtrl">
<input name="clk"/>
<input name="reset"/>
<input name="alloc_val"/>
<input name="alloc_bwe"/>
<input name="merge_val"/>
<input name="merge_idx"/>
<input name="merge_bwe"/>
<input name="free_val"/>
<input name="free_idx"/>
<output name="alloc_idx"/>
<output name="free_bwe"/>
<output name="num_free_entries"/>
<instance name="vcRegfile_1w1r_pf"/>
<instance name="vcFixedArb"/>
<instance name="ctrlEncode"/>
<instance name="vcCounter_pf"/>
<complexity cyclo1="10" cyclo2="10" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="9" />
<volume nNodes="86" nStmts="3" nExprs="29" nInputs="9" nOutputs="3" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="3" nWAssign="5" nOther="45" />
</block>
<block name="smemRamBankCtrl">
<input name="clk"/>
<input name="bank0_wdata_M1p"/>
<input name="bank1_wdata_M1p"/>
<input name="bank2_wdata_M1p"/>
<input name="bank3_wdata_M1p"/>
<input name="bank0_bwe_M1np"/>
<input name="bank1_bwe_M1np"/>
<input name="bank2_bwe_M1np"/>
<input name="bank3_bwe_M1np"/>
<input name="xbank_worden_M1np"/>
<input name="bank0_idx_M1np"/>
<input name="bank1_idx_M1np"/>
<input name="bank2_idx_M1np"/>
<input name="bank3_idx_M1np"/>
<input name="clk"/>
<input name="bank_wdata_M1p"/>
<input name="bank_bwe_M1np"/>
<input name="bank_worden_M1np"/>
<input name="bank_idx_M1np"/>
<input name="clk"/>
<input name="bank_bwe_M1np"/>
<input name="bank_worden_M1np"/>
<output name="bank0_rdata_M2np"/>
<output name="bank1_rdata_M2np"/>
<output name="bank2_rdata_M2np"/>
<output name="bank3_rdata_M2np"/>
<output name="bank_rdata_M2np"/>
<output name="subbank0_en_M1np"/>
<output name="subbank1_en_M1np"/>
<output name="subbank2_en_M1np"/>
<output name="subbank3_en_M1np"/>
<output name="subbank0_clk"/>
<output name="subbank1_clk"/>
<output name="subbank2_clk"/>
<output name="subbank3_clk"/>
<instance name="smemRamBank"/>
<instance name="smemRamBank"/>
<instance name="smemRamBank"/>
<instance name="smemRamBank"/>
<instance name="smemRamBankCtrl"/>
<instance name="ramSubbank"/>
<instance name="ramSubbank"/>
<instance name="ramSubbank"/>
<instance name="ramSubbank"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="206" nStmts="1" nExprs="72" nInputs="22" nOutputs="13" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="4" nWAssign="9" nOther="120" />
</block>
<block name="smemReadXbarBank">
<input name="clk"/>
<input name="reset"/>
<input name="bank0_rdata_M2np"/>
<input name="bank1_rdata_M2np"/>
<input name="bank2_rdata_M2np"/>
<input name="bank3_rdata_M2np"/>
<input name="htifcpd_xbank_worden_1hot_M2np"/>
<input name="cpi_xbank_rbufen_M2np"/>
<input name="cpi_mxsel_M2np"/>
<input name="cpi_xbank_worden_1hot_M2np"/>
<input name="vtui_banken_1hot_M2np"/>
<input name="ln0vlu_xbank_rbufen_M2np"/>
<input name="ln1vlu_xbank_rbufen_M2np"/>
<input name="ln2vlu_xbank_rbufen_M2np"/>
<input name="ln3vlu_xbank_rbufen_M2np"/>
<input name="ln0vlu_xbank_worden_1hot_M2pM3n"/>
<input name="ln1vlu_xbank_worden_1hot_M2pM3n"/>
<input name="ln2vlu_xbank_worden_1hot_M2pM3n"/>
<input name="ln3vlu_xbank_worden_1hot_M2pM3n"/>
<input name="rpst0_xbank_bufen_M2np"/>
<input name="sip_xbank_qw0_bufen_M2np"/>
<input name="sip_xbank_qw1_bufen_M2np"/>
<input name="sip_mxsel_M2pM3n"/>
<input name="sip_xbank_worden_1hot_M2pM3n"/>
<input name="clk"/>
<input name="bank_rdata_M2np"/>
<input name="htifcpd_worden_1hot_M2np"/>
<input name="cpi_rbufen_M2np"/>
<input name="cpi_mxsel_M2np"/>
<input name="cpi_worden_1hot_M2np"/>
<input name="vtui_banken_1hot_M2np"/>
<input name="ln0vlu_rbufen_M2np"/>
<input name="ln1vlu_rbufen_M2np"/>
<input name="ln2vlu_rbufen_M2np"/>
<input name="ln3vlu_rbufen_M2np"/>
<input name="ln0vlu_worden_1hot_M2pM3n"/>
<input name="ln1vlu_worden_1hot_M2pM3n"/>
<input name="ln2vlu_worden_1hot_M2pM3n"/>
<input name="ln3vlu_worden_1hot_M2pM3n"/>
<input name="rpst0_bufen_M2np"/>
<input name="sip_qw0_bufen_M2np"/>
<input name="sip_qw1_bufen_M2np"/>
<input name="sip_mxsel_M2pM3n"/>
<input name="sip_worden_1hot_M2pM3n"/>
<output name="htifcpd_rdata_M2np"/>
<output name="cpi_rdata_M2p"/>
<output name="vtui_rdata_M2np"/>
<output name="ln0vlu_rdata_M2pM3n"/>
<output name="ln1vlu_rdata_M2pM3n"/>
<output name="ln2vlu_rdata_M2pM3n"/>
<output name="ln3vlu_rdata_M2pM3n"/>
<output name="rpst0_bank0_rdata_M2pM3n"/>
<output name="rpst0_bank1_rdata_M2pM3n"/>
<output name="rpst0_bank2_rdata_M2pM3n"/>
<output name="rpst0_bank3_rdata_M2pM3n"/>
<output name="sip_rdata_M2pM3n"/>
<output name="htifcpd_rdata_M2np"/>
<output name="cpi_rdata_M2p"/>
<output name="vtui_rdata_M2np"/>
<output name="ln0vlu_rdata_M2pM3n"/>
<output name="ln1vlu_rdata_M2pM3n"/>
<output name="ln2vlu_rdata_M2pM3n"/>
<output name="ln3vlu_rdata_M2pM3n"/>
<output name="rpst0_rdata_M2pM3n"/>
<output name="sip_rdata_M2pM3n"/>
<param name="SMEM_NUM_BANKS"/>
<param name="SMEM_RAMBANK_WORDEN_SZ"/>
<instance name="smemReadXbarBank"/>
<instance name="dpReadXbarWord"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="2" nIfStmts="0" />
<volume nNodes="205" nStmts="2" nExprs="61" nInputs="44" nOutputs="21" nParams="2" nAlwaysClocks="0" nBAssign="4" nNBAssign="0" nWAssign="8" nOther="130" />
</block>
<block name="smemVluReplayMuxing">
<input name="mrq_htif_val_M0np"/>
<input name="mrq_htif_rw_M0np"/>
<input name="mrq_htif_flush_M0np"/>
<input name="mrq_htif_bank_M0np"/>
<input name="mrq_htif_qw_M0np"/>
<input name="mrq_htif_elm_M0np"/>
<input name="cachectrl_replay_val_M0np"/>
<input name="cachectrl_replay_bank_M0np"/>
<input name="cachectrl_replay_rrq_M0np"/>
<input name="mrq_cpd_val_M0np"/>
<input name="mrq_cpd_rw_M0np"/>
<input name="mrq_cpd_flush_M0np"/>
<input name="mrq_cpd_tag_M0np"/>
<input name="mrq_cpd_bank_M0np"/>
<input name="mrq_cpd_qw_M0np"/>
<input name="mrq_cpd_elg_M0np"/>
<input name="mrq_cpd_elm_M0np"/>
<input name="mrq_cpd_signext_M0np"/>
<input name="cachectrl_replay_val_M0np"/>
<input name="cachectrl_replay_bank_M0np"/>
<input name="cachectrl_replay_rrq_M0np"/>
<input name="mrq_vtui_val_M0np"/>
<input name="mrq_vtui_tag_M0np"/>
<input name="mrq_vtui_bank_M0np"/>
<input name="mrq_vtui_qw_M0np"/>
<input name="cachectrl_replay_val_M0np"/>
<input name="cachectrl_replay_bank_M0np"/>
<input name="cachectrl_replay_rrq_M0np"/>
<input name="mrq_ln_val_M0np"/>
<input name="mrq_ln_rw_M0np"/>
<input name="mrq_ln_lock_unlock_M0np"/>
<input name="mrq_ln_seg_M0np"/>
<input name="mrq_ln_seglen_M0np"/>
<input name="mrq_ln_tag_M0np"/>
<input name="mrq_ln_bank_M0np"/>
<input name="mrq_ln_qw_M0np"/>
<input name="mrq_ln_elg_M0np"/>
<input name="mrq_ln_elm_M0np"/>
<input name="mrq_ln_signext_M0np"/>
<input name="cachectrl_replay_val_M0np"/>
<input name="cachectrl_replay_bank_M0np"/>
<input name="cachectrl_replay_rrq_M0np"/>
<input name="mrq_vlu_val_M0np"/>
<input name="mrq_vlu_tag_M0np"/>
<input name="mrq_vlu_bank_M0np"/>
<input name="mrq_vlu_qw_M0np"/>
<input name="mrq_vlu_elg_M0np"/>
<input name="mrq_vlu_signext_M0np"/>
<input name="mrq_vlu_laneen_M0np"/>
<input name="mrq_vlu_rot_M0np"/>
<input name="mrq_vlu_shared_M0np"/>
<input name="cachectrl_replay_val_M0np"/>
<input name="cachectrl_replay_bank_M0np"/>
<input name="cachectrl_replay_rrq_M0np"/>
<output name="rpmux_htif_val_M0np"/>
<output name="rpmux_htif_replay_M0np"/>
<output name="rpmux_htif_rw_M0np"/>
<output name="rpmux_htif_flush_M0np"/>
<output name="rpmux_htif_bank_M0np"/>
<output name="rpmux_htif_qw_M0np"/>
<output name="rpmux_htif_elm_M0np"/>
<output name="rpmux_cpd_val_M0np"/>
<output name="rpmux_cpd_replay_M0np"/>
<output name="rpmux_cpd_tag_M0np"/>
<output name="rpmux_cpd_rw_M0np"/>
<output name="rpmux_cpd_flush_M0np"/>
<output name="rpmux_cpd_bank_M0np"/>
<output name="rpmux_cpd_qw_M0np"/>
<output name="rpmux_cpd_elg_M0np"/>
<output name="rpmux_cpd_elm_M0np"/>
<output name="rpmux_cpd_signext_M0np"/>
<output name="rpmux_vtui_val_M0np"/>
<output name="rpmux_vtui_replay_M0np"/>
<output name="rpmux_vtui_tag_M0np"/>
<output name="rpmux_vtui_bank_M0np"/>
<output name="rpmux_vtui_qw_M0np"/>
<output name="rpmux_ln_val_M0np"/>
<output name="rpmux_ln_rw_M0np"/>
<output name="rpmux_ln_lock_unlock_M0np"/>
<output name="rpmux_ln_replay_M0np"/>
<output name="rpmux_ln_seg_M0np"/>
<output name="rpmux_ln_seglen_M0np"/>
<output name="rpmux_ln_tag_M0np"/>
<output name="rpmux_ln_bank_M0np"/>
<output name="rpmux_ln_qw_M0np"/>
<output name="rpmux_ln_elg_M0np"/>
<output name="rpmux_ln_elm_M0np"/>
<output name="rpmux_ln_signext_M0np"/>
<output name="rpmux_vlu_val_M0np"/>
<output name="rpmux_vlu_replay_M0np"/>
<output name="rpmux_vlu_tag_M0np"/>
<output name="rpmux_vlu_bank_M0np"/>
<output name="rpmux_vlu_qw_M0np"/>
<output name="rpmux_vlu_elg_M0np"/>
<output name="rpmux_vlu_signext_M0np"/>
<output name="rpmux_vlu_laneen_M0np"/>
<output name="rpmux_vlu_rot_M0np"/>
<output name="rpmux_vlu_shared_M0np"/>
<param name="LANENUM"/>
<complexity cyclo1="35" cyclo2="35" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="34" />
<volume nNodes="152" nStmts="0" nExprs="0" nInputs="54" nOutputs="44" nParams="1" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="49" nOther="103" />
</block>
<block name="smemRrqMuxing">
<input name="cachectrl_htif_xbank_rrq_val_M1np"/>
<input name="cachectrl_cpi_xbank_rrq_val_M1np"/>
<input name="cachectrl_cpd_xbank_rrq_val_M1np"/>
<input name="cachectrl_vtui_xbank_rrq_val_M1np"/>
<input name="cachectrl_ln0_xbank_rrq_val_M1np"/>
<input name="cachectrl_ln1_xbank_rrq_val_M1np"/>
<input name="cachectrl_ln2_xbank_rrq_val_M1np"/>
<input name="cachectrl_ln3_xbank_rrq_val_M1np"/>
<input name="cachectrl_vlu_xbank_rrq_val_M1np"/>
<input name="cachectrl_vsu_xbank_rrq_val_M1np"/>
<input name="cachectrl_vru_xbank_rrq_val_M1np"/>
<input name="cachectrl_htif_rrq_M1np"/>
<input name="cachectrl_cpi_rrq_M1np"/>
<input name="cachectrl_cpd_rrq_M1np"/>
<input name="cachectrl_vtui_rrq_M1np"/>
<input name="cachectrl_ln0_rrq_M1np"/>
<input name="cachectrl_ln1_rrq_M1np"/>
<input name="cachectrl_ln2_rrq_M1np"/>
<input name="cachectrl_ln3_rrq_M1np"/>
<input name="cachectrl_vlu_rrq_M1np"/>
<input name="cachectrl_vsu_rrq_M1np"/>
<input name="cachectrl_vru_rrq_M1np"/>
<output name="cachectrl_xbank_rrq_val_M1np"/>
<output name="cachectrl_bank0_rrq_M1np"/>
<output name="cachectrl_bank1_rrq_M1np"/>
<output name="cachectrl_bank2_rrq_M1np"/>
<output name="cachectrl_bank3_rrq_M1np"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="33" nStmts="0" nExprs="0" nInputs="22" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="5" nOther="28" />
</block>
<block name="smemSipRespPipe">
<input name="clk"/>
<input name="reset"/>
<input name="sipctrl_srq_val"/>
<input name="sipctrl_srq_rw"/>
<input name="sipctrl_srq_bank"/>
<input name="sipctrl_srq_tag"/>
<input name="sipctrl_srq_hiaddr"/>
<input name="rdxbar_sip_rdata_M2pM3n"/>
<input name="sip_from_msys_rdy"/>
<input name="sip_to_msys_val"/>
<input name="sip_to_msys_bus"/>
<input name="sip_to_msys_tag"/>
<input name="clk"/>
<input name="reset"/>
<input name="sipctrl_srq_val"/>
<input name="sipctrl_srq_rw"/>
<input name="sipctrl_srq_bank"/>
<input name="sipctrl_srq_tag"/>
<input name="sipctrl_srq_hiaddr"/>
<input name="rdxbar_sip_rdata_M2pM3n"/>
<input name="sip_from_msys_rdy"/>
<input name="clk"/>
<input name="reset"/>
<input name="sip_to_msys_val"/>
<input name="sip_to_msys_bus"/>
<input name="sip_to_msys_tag"/>
<output name="sipctrl_srq_rdy"/>
<output name="sipctrl_refill0_bankval_M0np"/>
<output name="sipctrl_refill1_bankval_M0np"/>
<output name="sipctrl_refill_tag_M0np"/>
<output name="sipctrl_xbank_evict_buffer_done"/>
<output name="wrxbar_sip_wdata_M1np"/>
<output name="wrxbar_sip_wbufen_M1np"/>
<output name="rdxbar_sip_mxsel_M2pM3n"/>
<output name="rdxbar_sip_xbank_worden_1hot_M2pM3n"/>
<output name="msys_to_sip_val"/>
<output name="msys_to_sip_bus"/>
<output name="sipctrl_srq_rdy"/>
<output name="sipctrl_xbank_evict_buffer_done"/>
<output name="rdxbar_sip_mxsel_M2pM3n"/>
<output name="rdxbar_sip_xbank_worden_1hot_M2pM3n"/>
<output name="msys_to_sip_val"/>
<output name="msys_to_sip_bus"/>
<output name="sipctrl_refill0_bankval_M0np"/>
<output name="sipctrl_refill1_bankval_M0np"/>
<output name="sipctrl_refill_tag_M0np"/>
<output name="wrxbar_sip_wdata_M1np"/>
<output name="wrxbar_sip_wbufen_M1np"/>
<param name="PIPEQ_S0S1_SZ"/>
<param name="STATE_SZ"/>
<param name="STATE_IDLE"/>
<param name="STATE_EVICT_DATA0"/>
<param name="STATE_EVICT_DATA1"/>
<param name="STATE_EVICT_DATA2"/>
<param name="STATE_EVICT_DATA3"/>
<param name="STATE_EVICT_DATA4"/>
<param name="STATE_EVICT_DATA5"/>
<param name="STATE_EVICT_DATA6"/>
<param name="STATE_EVICT_DATA7"/>
<param name="EVICT_CS_SZ"/>
<param name="PIPEQ_S1S2_SZ"/>
<param name="STATE_SZ"/>
<param name="STATE_IDLE"/>
<param name="STATE_REFILL_DATA1"/>
<param name="STATE_REFILL_DATA2"/>
<param name="STATE_REFILL_DATA3"/>
<param name="STATE_REFILL_DATA4"/>
<param name="STATE_REFILL_DATA5"/>
<param name="STATE_REFILL_DATA6"/>
<param name="STATE_REFILL_DATA7"/>
<param name="PIPEQ_M0M1_SZ"/>
<instance name="smemSipReqPipe"/>
<instance name="smemSipRespPipe"/>
<instance name="vcQueue_pf"/>
<instance name="vcRDFF_pf"/>
<instance name="vcDecoder"/>
<instance name="vcQueue_pf"/>
<instance name="vcRDFF_pf"/>
<instance name="vcEDFF_pf"/>
<instance name="vcEDFF_pf"/>
<instance name="vcEDFF_pf"/>
<instance name="vcDecoder"/>
<instance name="vcQueue_pf"/>
<complexity cyclo1="59" cyclo2="25" nCaseStmts="4" nCaseItems="38" nLoops="0" nIfStmts="20" />
<volume nNodes="413" nStmts="4" nExprs="131" nInputs="26" nOutputs="22" nParams="23" nAlwaysClocks="0" nBAssign="38" nNBAssign="0" nWAssign="38" nOther="202" />
</block>
<block name="smemTagSubbankCtrl">
<input name="clk"/>
<input name="reset"/>
<input name="search_match_enable"/>
<input name="search_val"/>
<input name="search_dirty"/>
<input name="search_invalidate"/>
<input name="search_hiaddr"/>
<input name="crq_hiaddr"/>
<input name="crq_adv_refill"/>
<input name="crq_adv_replay"/>
<input name="crq_replay_dirty"/>
<input name="evict_hiaddr"/>
<input name="evict_adv"/>
<input name="read_idx"/>
<input name="clk"/>
<input name="reset"/>
<input name="search_val"/>
<input name="search_match_enable"/>
<input name="search_dirty"/>
<input name="search_invalidate"/>
<input name="search_ctag"/>
<input name="crq_ctag"/>
<input name="crq_adv_refill"/>
<input name="crq_adv_replay"/>
<input name="crq_replay_dirty"/>
<input name="evict_adv"/>
<input name="read_idx"/>
<input name="clk"/>
<input name="reset"/>
<input name="search_val"/>
<input name="search_dirty"/>
<input name="search_invalidate"/>
<input name="crq_adv_refill"/>
<input name="crq_adv_replay"/>
<input name="crq_replay_dirty"/>
<input name="evict_adv"/>
<input name="read_idx"/>
<input name="search_match_1hot"/>
<output name="search_match"/>
<output name="search_match_idx"/>
<output name="search_match_dirty"/>
<output name="crq_refill_idx"/>
<output name="crq_replay_idx"/>
<output name="evict_idx"/>
<output name="evict_dirty"/>
<output name="read_hiaddr"/>
<output name="search_match"/>
<output name="search_match_idx"/>
<output name="search_match_dirty"/>
<output name="crq_refill_idx"/>
<output name="crq_replay_idx"/>
<output name="evict_idx"/>
<output name="evict_dirty"/>
<output name="read_ctag"/>
<output name="search_match"/>
<output name="search_match_idx"/>
<output name="search_match_dirty"/>
<output name="crq_refill_idx"/>
<output name="crq_replay_idx"/>
<output name="evict_idx"/>
<output name="evict_dirty"/>
<output name="write_en"/>
<output name="write_idx_dec_pn"/>
<output name="read_en_1hot"/>
<param name="CTAG_SZ"/>
<param name="SUBBANK_SZ"/>
<param name="NUM_SUBBANKS"/>
<param name="SUBBANK_IDX_SZ"/>
<param name="NLINE_SZ"/>
<param name="NLINES"/>
<instance name="vcDecoder"/>
<instance name="vcDecoder"/>
<instance name="vcDecoder"/>
<instance name="vcDecoder"/>
<instance name="smemTagSubbank"/>
<instance name="smemTagSubbankCtrl"/>
<instance name="dpTagSubbank"/>
<instance name="vcERDFF_pf"/>
<instance name="vcERDFF_pf"/>
<instance name="vcERDFF_pf"/>
<instance name="vcERDFF_pf"/>
<instance name="vcERDFF_pf"/>
<instance name="vcDecoder"/>
<instance name="vcDecoder"/>
<instance name="vcDecoder"/>
<instance name="ctrlEncode"/>
<instance name="vcDecoder"/>
<complexity cyclo1="10" cyclo2="10" nCaseStmts="0" nCaseItems="0" nLoops="1" nIfStmts="8" />
<volume nNodes="382" nStmts="2" nExprs="125" nInputs="38" nOutputs="26" nParams="6" nAlwaysClocks="0" nBAssign="2" nNBAssign="1" nWAssign="42" nOther="210" />
</block>
<block name="smemVluMrqCtrl">
<input name="clk"/>
<input name="reset"/>
<input name="mrq_vlu_bankgrant_M0np"/>
<input name="mrq_vlu_replay_M0np"/>
<input name="mrq_vlu_tag_M0np"/>
<input name="mrq_vlu_qw_M0np"/>
<input name="mrq_vlu_elg_M0np"/>
<input name="mrq_vlu_signext_M0np"/>
<input name="mrq_vlu_laneen_M0np"/>
<input name="mrq_vlu_rot_M0np"/>
<input name="mrq_vlu_shared_M0np"/>
<input name="cachectrl_xbank_miss_M1np"/>
<output name="adxbar_vlu_banken_M0pM1n"/>
<output name="cachectrl_vlu_xbank_rrq_val_M1np"/>
<output name="cachectrl_vlu_rrq_M1np"/>
<output name="rambanks_vlu_xbank_worden_M1np"/>
<output name="mrq_vlu_tag_M1np"/>
<output name="mrq_vlu_grant_and_laneen_M1np"/>
<output name="rdxbar_vlu_xbank_rbufen_M1np"/>
<output name="rdxbar_vlu0_xbank_worden_M1np"/>
<output name="rdxbar_vlu1_xbank_worden_M1np"/>
<output name="rdxbar_vlu2_xbank_worden_M1np"/>
<output name="rdxbar_vlu3_xbank_worden_M1np"/>
<output name="bshift_vlu0_byte3_mxsel_M1np"/>
<output name="bshift_vlu0_byte2_mxsel_M1np"/>
<output name="bshift_vlu0_type_M1np"/>
<output name="bshift_vlu0_signext_M1np"/>
<output name="bshift_vlu1_byte3_mxsel_M1np"/>
<output name="bshift_vlu1_byte2_mxsel_M1np"/>
<output name="bshift_vlu1_type_M1np"/>
<output name="bshift_vlu1_signext_M1np"/>
<output name="bshift_vlu2_byte3_mxsel_M1np"/>
<output name="bshift_vlu2_byte2_mxsel_M1np"/>
<output name="bshift_vlu2_type_M1np"/>
<output name="bshift_vlu2_signext_M1np"/>
<output name="bshift_vlu3_byte3_mxsel_M1np"/>
<output name="bshift_vlu3_byte2_mxsel_M1np"/>
<output name="bshift_vlu3_type_M1np"/>
<output name="bshift_vlu3_signext_M1np"/>
<param name="XLANE_WORDEN_SZ"/>
<param name="b3_bx"/>
<param name="b3_b3"/>
<param name="b3_b2"/>
<param name="b3_b1"/>
<param name="b3_b0"/>
<param name="b2_bx"/>
<param name="b2_b2"/>
<param name="b2_b0"/>
<param name="typex"/>
<param name="word"/>
<param name="hword"/>
<param name="byte"/>
<param name="CS_SZ"/>
<instance name="vcLatch_ll"/>
<instance name="smemElgLaneenToWorden"/>
<instance name="smemEnableExpand"/>
<instance name="smemEnableExpand"/>
<instance name="smemEnableExpand"/>
<instance name="smemEnableExpand"/>
<complexity cyclo1="58" cyclo2="17" nCaseStmts="2" nCaseItems="43" nLoops="0" nIfStmts="14" />
<volume nNodes="300" nStmts="3" nExprs="74" nInputs="12" nOutputs="27" nParams="14" nAlwaysClocks="1" nBAssign="52" nNBAssign="10" nWAssign="33" nOther="127" />
</block>
<block name="smemVruMrqCtrl">
<input name="clk"/>
<input name="reset"/>
<input name="mrq_vru_bankgrant_M0np"/>
<output name="adxbar_vru_banken_M0pM1n"/>
<output name="cachectrl_vru_xbank_rrq_val_M1np"/>
<output name="cachectrl_vru_rrq_M1np"/>
<instance name="vcLatch_ll"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="28" nStmts="0" nExprs="4" nInputs="3" nOutputs="3" nParams="0" nAlwaysClocks="1" nBAssign="4" nNBAssign="1" nWAssign="2" nOther="16" />
</block>
<block name="smemVsuMrqCtrl">
<input name="clk"/>
<input name="reset"/>
<input name="mrq_vsu_bankgrant_M0np"/>
<input name="mrq_vsu_qw_M0np"/>
<input name="mrq_vsu_laneen_M0np"/>
<input name="cachectrl_xbank_miss_M1np"/>
<output name="adxbar_vsu_banken_M0pM1n"/>
<output name="cachectrl_vsu_xbank_rrq_val_M1np"/>
<output name="cachectrl_vsu_rrq_M1np"/>
<output name="rambanks_vsu_xbank_worden_M1np"/>
<output name="mrq_vsu_grant_and_laneen_M1np"/>
<output name="wrxbar_vsu0_banken_M1np"/>
<output name="wrxbar_vsu1_banken_M1np"/>
<output name="wrxbar_vsu2_banken_M1np"/>
<output name="wrxbar_vsu3_banken_M1np"/>
<instance name="vcLatch_ll"/>
<instance name="smemEnableExpand"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="60" nStmts="1" nExprs="10" nInputs="6" nOutputs="9" nParams="0" nAlwaysClocks="1" nBAssign="4" nNBAssign="4" nWAssign="9" nOther="31" />
</block>
<block name="smemWriteXbarBank">
<input name="clk"/>
<input name="reset"/>
<input name="htifcpd_wdata_M1np"/>
<input name="htifcpd_bwe_M1np"/>
<input name="htifcpd_banken_M1np"/>
<input name="ln0vsu_wdata_M1np"/>
<input name="ln0vsu_wbufen_M1np"/>
<input name="ln0vsu_bank_bwe_M1np"/>
<input name="ln0vsu_banken_M1np"/>
<input name="ln1vsu_wdata_M1np"/>
<input name="ln1vsu_wbufen_M1np"/>
<input name="ln1vsu_bank_bwe_M1np"/>
<input name="ln1vsu_banken_M1np"/>
<input name="ln2vsu_wdata_M1np"/>
<input name="ln2vsu_wbufen_M1np"/>
<input name="ln2vsu_bank_bwe_M1np"/>
<input name="ln2vsu_banken_M1np"/>
<input name="ln3vsu_wdata_M1np"/>
<input name="ln3vsu_wbufen_M1np"/>
<input name="ln3vsu_bank_bwe_M1np"/>
<input name="ln3vsu_banken_M1np"/>
<input name="rpst1_banken_M1np"/>
<input name="rpst1_bank0_wdata_M1pM2n"/>
<input name="rpst1_bank1_wdata_M1pM2n"/>
<input name="rpst1_bank2_wdata_M1pM2n"/>
<input name="rpst1_bank3_wdata_M1pM2n"/>
<input name="sip_wdata_M1np"/>
<input name="sip_wbufen_M1np"/>
<input name="sip_banken_M1np"/>
<input name="clk"/>
<input name="reset"/>
<input name="htifcpd_wdata_M1np"/>
<input name="htifcpd_bwe_M1np"/>
<input name="htifcpd_en_M1np"/>
<input name="ln0vsu_wdata_M1np"/>
<input name="ln0vsu_wbufen_M1np"/>
<input name="ln0vsu_bank_bwe_M1np"/>
<input name="ln0vsu_en_M1np"/>
<input name="ln1vsu_wdata_M1np"/>
<input name="ln1vsu_wbufen_M1np"/>
<input name="ln1vsu_bank_bwe_M1np"/>
<input name="ln1vsu_en_M1np"/>
<input name="ln2vsu_wdata_M1np"/>
<input name="ln2vsu_wbufen_M1np"/>
<input name="ln2vsu_bank_bwe_M1np"/>
<input name="ln2vsu_en_M1np"/>
<input name="ln3vsu_wdata_M1np"/>
<input name="ln3vsu_wbufen_M1np"/>
<input name="ln3vsu_bank_bwe_M1np"/>
<input name="ln3vsu_en_M1np"/>
<input name="rpst1_en_M1np"/>
<input name="rpst1_wdata_M1pM2n"/>
<input name="sip_wdata_M1np"/>
<input name="sip_wbufen_M1np"/>
<input name="sip_en_M1np"/>
<output name="bank0_wdata_M1p"/>
<output name="bank1_wdata_M1p"/>
<output name="bank2_wdata_M1p"/>
<output name="bank3_wdata_M1p"/>
<output name="bank0_bwe_M1np"/>
<output name="bank1_bwe_M1np"/>
<output name="bank2_bwe_M1np"/>
<output name="bank3_bwe_M1np"/>
<output name="bank_wdata_M1p"/>
<output name="bank_bwe_M1np"/>
<param name="SMEM_NUM_BANKS"/>
<param name="BWE_SZ"/>
<param name="NUMREQS"/>
<param name="SMEM_RAMBANK_BWE_SZ"/>
<instance name="smemWriteXbarBank"/>
<instance name="dpWriteXbarByte"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="2" nIfStmts="0" />
<volume nNodes="194" nStmts="2" nExprs="50" nInputs="55" nOutputs="10" nParams="4" nAlwaysClocks="0" nBAssign="4" nNBAssign="0" nWAssign="19" nOther="119" />
</block>
<block name="vcRoundRobinArb">
<input name="kin"/>
<input name="reqs"/>
<input name="reqs"/>
<input name="kin"/>
<input name="priority"/>
<input name="reqs"/>
<input name="priority"/>
<input name="reqs"/>
<input name="clk"/>
<input name="reset"/>
<input name="kin"/>
<input name="reqs"/>
<input name="clk"/>
<input name="reset"/>
<input name="reqs"/>
<output name="grants"/>
<output name="kout"/>
<output name="grants"/>
<output name="grants"/>
<output name="kout"/>
<output name="grants"/>
<output name="grants"/>
<output name="kout"/>
<output name="grants"/>
<param name="NUM_REQS"/>
<param name="NUM_REQS"/>
<param name="NUM_REQS"/>
<param name="NUM_REQS_x2"/>
<param name="NUM_REQS"/>
<param name="NUM_REQS"/>
<param name="RESET_PRIORITY_VAL"/>
<param name="NUM_REQS"/>
<instance name="vcFixedArbChain"/>
<instance name="vcVariableArbChain"/>
<instance name="vcERDFF_pf"/>
<instance name="vcVariableArbChain"/>
<instance name="vcERDFF_pf"/>
<instance name="vcVariableArbChain"/>
<complexity cyclo1="3" cyclo2="3" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="2" />
<volume nNodes="126" nStmts="0" nExprs="37" nInputs="15" nOutputs="9" nParams="8" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="16" nOther="73" />
</block>
<block name="vcRandomNumberGenerator">
<input name="in"/>
<input name="in"/>
<input name="oe"/>
<input name="in"/>
<input name="oe"/>
<input name="in"/>
<input name="clk"/>
<input name="reset_p"/>
<input name="init_count_val_p"/>
<input name="init_count_p"/>
<input name="increment_p"/>
<input name="decrement_p"/>
<input name="clk"/>
<input name="reset_p"/>
<input name="next_p"/>
<output name="out"/>
<output name="out"/>
<output name="out"/>
<output name="out"/>
<output name="count_np"/>
<output name="count_next"/>
<output name="out_np"/>
<param name="IN_SZ"/>
<param name="OUT_SZ"/>
<param name="IN_SZ"/>
<param name="IN_SZ"/>
<param name="PARTITION_SZ"/>
<param name="NUM_PARTITIONS"/>
<param name="IN_SZ"/>
<param name="COUNT_SZ"/>
<param name="RESET_VALUE"/>
<param name="CONST_ONE"/>
<param name="OUT_SZ"/>
<param name="SEED"/>
<instance name="vcRDFF_pf"/>
<instance name="vcERDFF_pf"/>
<complexity cyclo1="8" cyclo2="8" nCaseStmts="0" nCaseItems="0" nLoops="1" nIfStmts="6" />
<volume nNodes="75" nStmts="1" nExprs="14" nInputs="15" nOutputs="7" nParams="12" nAlwaysClocks="0" nBAssign="4" nNBAssign="0" nWAssign="11" nOther="45" />
</block>
<block name="vcMux8">
<input name="in0"/>
<input name="in1"/>
<input name="sel"/>
<input name="in0"/>
<input name="in1"/>
<input name="in2"/>
<input name="sel"/>
<input name="in0"/>
<input name="in1"/>
<input name="in2"/>
<input name="in3"/>
<input name="sel"/>
<input name="in0"/>
<input name="in1"/>
<input name="in2"/>
<input name="in3"/>
<input name="sel_1hot"/>
<input name="in0"/>
<input name="in1"/>
<input name="in2"/>
<input name="in3"/>
<input name="in4"/>
<input name="sel"/>
<input name="in0"/>
<input name="in1"/>
<input name="in2"/>
<input name="in3"/>
<input name="in4"/>
<input name="in5"/>
<input name="sel"/>
<input name="in0"/>
<input name="in1"/>
<input name="in2"/>
<input name="in3"/>
<input name="in4"/>
<input name="in5"/>
<input name="in6"/>
<input name="sel"/>
<input name="in0"/>
<input name="in1"/>
<input name="in2"/>
<input name="in3"/>
<input name="in4"/>
<input name="in5"/>
<input name="in6"/>
<input name="in8"/>
<input name="sel"/>
<output name="out"/>
<output name="out"/>
<output name="out"/>
<output name="out"/>
<output name="out"/>
<output name="out"/>
<output name="out"/>
<output name="out"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<complexity cyclo1="48" cyclo2="9" nCaseStmts="8" nCaseItems="47" nLoops="0" nIfStmts="0" />
<volume nNodes="228" nStmts="8" nExprs="47" nInputs="47" nOutputs="8" nParams="8" nAlwaysClocks="0" nBAssign="47" nNBAssign="0" nWAssign="0" nOther="126" />
</block>
<block name="vcRandomDelaySkidQueue_pf">
<input name="clk"/>
<input name="reset"/>
<input name="enq_val"/>
<input name="deq_rdy"/>
<input name="clk"/>
<input name="wen"/>
<input name="bypass_mux_sel"/>
<input name="enq_bits"/>
<input name="clk"/>
<input name="reset"/>
<input name="enq_val"/>
<input name="deq_rdy"/>
<input name="clk"/>
<input name="wen"/>
<input name="bypass_mux_sel"/>
<input name="waddr"/>
<input name="raddr"/>
<input name="enq_bits"/>
<input name="clk"/>
<input name="reset"/>
<input name="enq_bits"/>
<input name="enq_val"/>
<input name="deq_rdy"/>
<input name="clk"/>
<input name="reset"/>
<input name="enq_bits"/>
<input name="enq_val"/>
<input name="deq_rdy"/>
<input name="clk"/>
<input name="reset"/>
<input name="enq_bits"/>
<input name="enq_val"/>
<input name="deq_rdy"/>
<input name="clk"/>
<input name="reset"/>
<input name="enq_bits"/>
<input name="enq_val"/>
<input name="deq_rdy"/>
<output name="enq_rdy"/>
<output name="deq_val"/>
<output name="wen"/>
<output name="bypass_mux_sel"/>
<output name="deq_bits"/>
<output name="enq_rdy"/>
<output name="deq_val"/>
<output name="wen"/>
<output name="waddr"/>
<output name="raddr"/>
<output name="bypass_mux_sel"/>
<output name="num_free_entries"/>
<output name="deq_bits"/>
<output name="enq_rdy"/>
<output name="deq_bits"/>
<output name="deq_val"/>
<output name="enq_rdy"/>
<output name="deq_bits"/>
<output name="deq_val"/>
<output name="num_free_entries"/>
<output name="enq_rdy"/>
<output name="deq_bits"/>
<output name="deq_val"/>
<output name="num_free_entries"/>
<output name="enq_rdy"/>
<output name="deq_bits"/>
<output name="deq_val"/>
<output name="num_free_entries"/>
<param name="TYPE"/>
<param name="PIPE_EN"/>
<param name="BYPASS_EN"/>
<param name="TYPE"/>
<param name="DATA_SZ"/>
<param name="TYPE"/>
<param name="ENTRIES"/>
<param name="ADDR_SZ"/>
<param name="PIPE_EN"/>
<param name="BYPASS_EN"/>
<param name="TYPE"/>
<param name="DATA_SZ"/>
<param name="ENTRIES"/>
<param name="ADDR_SZ"/>
<param name="TYPE"/>
<param name="DATA_SZ"/>
<param name="ENTRIES"/>
<param name="ADDR_SZ"/>
<param name="TYPE"/>
<param name="DATA_SZ"/>
<param name="ENTRIES"/>
<param name="ADDR_SZ"/>
<param name="DELAY"/>
<param name="TYPE"/>
<param name="DATA_SZ"/>
<param name="ENTRIES"/>
<param name="ADDR_SZ"/>
<param name="COUNTER_SZ"/>
<param name="DELAY_SIZED"/>
<param name="CONST0"/>
<param name="CONST1"/>
<param name="MAX_DELAY"/>
<param name="RAND_SEED"/>
<param name="TYPE"/>
<param name="DATA_SZ"/>
<param name="ENTRIES"/>
<param name="ADDR_SZ"/>
<param name="COUNTER_SZ"/>
<param name="MAX_DELAY_SIZED"/>
<param name="CONST0"/>
<param name="CONST1"/>
<instance name="vcRDFF_pf"/>
<instance name="vcEDFF_pf"/>
<instance name="vcMux2"/>
<instance name="vcMux2"/>
<instance name="vcRDFF_pf"/>
<instance name="vcRDFF_pf"/>
<instance name="vcRDFF_pf"/>
<instance name="vcRegfile_1w1r_pf"/>
<instance name="vcMux2"/>
<instance name="vcQueueCtrl1"/>
<instance name="vcQueueDpath1_pf"/>
<instance name="vcQueueCtrl"/>
<instance name="vcQueueDpath_pf"/>
<instance name="vcQueueCtrl"/>
<instance name="vcQueueDpath_pf"/>
<instance name="vcSkidQueue_pf"/>
<instance name="vcCounter_pf"/>
<instance name="vcQueue_pf"/>
<instance name="vcSkidQueue_pf"/>
<instance name="vcCounter_pf"/>
<instance name="vcRandomNumberGenerator"/>
<instance name="vcQueue_pf"/>
<complexity cyclo1="14" cyclo2="14" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="13" />
<volume nNodes="523" nStmts="1" nExprs="190" nInputs="38" nOutputs="28" nParams="41" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="46" nOther="286" />
</block>
<block name="vcRegfile_1w1r_ll">
<input name="clk"/>
<input name="raddr"/>
<input name="wen_p"/>
<input name="waddr_p"/>
<input name="wdata_p"/>
<input name="clk"/>
<input name="reset_p"/>
<input name="raddr"/>
<input name="wen_p"/>
<input name="waddr_p"/>
<input name="wdata_p"/>
<input name="clk"/>
<input name="raddr0"/>
<input name="raddr1"/>
<input name="wen_p"/>
<input name="waddr_p"/>
<input name="wdata_p"/>
<input name="clk"/>
<input name="raddr"/>
<input name="wen_p"/>
<input name="waddr_p"/>
<input name="wdata_p"/>
<input name="clk"/>
<input name="raddr"/>
<input name="wen_n"/>
<input name="waddr_n"/>
<input name="wdata_n"/>
<output name="rdata"/>
<output name="rdata"/>
<output name="rdata0"/>
<output name="rdata1"/>
<output name="rdata"/>
<output name="rdata"/>
<param name="DATA_SZ"/>
<param name="ENTRIES"/>
<param name="ADDR_SZ"/>
<param name="DATA_SZ"/>
<param name="ENTRIES"/>
<param name="ADDR_SZ"/>
<param name="RESET_VALUE"/>
<param name="DATA_SZ"/>
<param name="ENTRIES"/>
<param name="ADDR_SZ"/>
<param name="DATA_SZ"/>
<param name="ENTRIES"/>
<param name="ADDR_SZ"/>
<param name="DATA_SZ"/>
<param name="ENTRIES"/>
<param name="ADDR_SZ"/>
<instance name="vcDecoder"/>
<instance name="vcDecoder"/>
<instance name="vcLatch_ll"/>
<instance name="vcLatch_ll"/>
<instance name="vcLatch_hl"/>
<instance name="vcLatch_hl"/>
<complexity cyclo1="10" cyclo2="10" nCaseStmts="0" nCaseItems="0" nLoops="3" nIfStmts="6" />
<volume nNodes="144" nStmts="9" nExprs="33" nInputs="27" nOutputs="6" nParams="16" nAlwaysClocks="3" nBAssign="8" nNBAssign="6" nWAssign="5" nOther="80" />
</block>
<block name="vcELatch_ll">
<input name="clk"/>
<input name="d_p"/>
<input name="clk"/>
<input name="reset_p"/>
<input name="d_p"/>
<input name="clk"/>
<input name="en_p"/>
<input name="d_p"/>
<input name="clk"/>
<input name="reset_p"/>
<input name="en_p"/>
<input name="d_p"/>
<input name="clk"/>
<input name="d_n"/>
<input name="clk"/>
<input name="en_n"/>
<input name="d_n"/>
<input name="clk"/>
<input name="d_n"/>
<input name="clk"/>
<input name="en_p"/>
<input name="d_n"/>
<input name="clk"/>
<input name="d_p"/>
<input name="clk"/>
<input name="en_n"/>
<input name="d_p"/>
<output name="q_np"/>
<output name="q_np"/>
<output name="q_np"/>
<output name="q_np"/>
<output name="q_pn"/>
<output name="q_pn"/>
<output name="q_np"/>
<output name="q_np"/>
<output name="q_pn"/>
<output name="q_pn"/>
<param name="W"/>
<param name="W"/>
<param name="RESET_VALUE"/>
<param name="W"/>
<param name="W"/>
<param name="RESET_VALUE"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<param name="W"/>
<complexity cyclo1="12" cyclo2="12" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="11" />
<volume nNodes="107" nStmts="9" nExprs="9" nInputs="27" nOutputs="10" nParams="12" nAlwaysClocks="6" nBAssign="0" nNBAssign="12" nWAssign="0" nOther="71" />
</block>
<block name="vtocMemSys">
<input name="clk"/>
<input name="reset_ext"/>
<input name="caching_en"/>
<input name="mrq_htif_val_M0np"/>
<input name="mrq_htif_rw_M0np"/>
<input name="mrq_htif_flush_M0np"/>
<input name="mrq_htif_hiaddr_M0np"/>
<input name="mrq_htif_bank_M0np"/>
<input name="mrq_htif_qw_M0np"/>
<input name="mrq_htif_elm_M0np"/>
<input name="mrq_htif_wdata_M0np"/>
<input name="mrq_cpd_val_M0np"/>
<input name="mrq_cpd_rw_M0np"/>
<input name="mrq_cpd_flush_M0np"/>
<input name="mrq_cpd_tag_M0np"/>
<input name="mrq_cpd_hiaddr_M0np"/>
<input name="mrq_cpd_bank_M0np"/>
<input name="mrq_cpd_qw_M0np"/>
<input name="mrq_cpd_elg_M0np"/>
<input name="mrq_cpd_elm_M0np"/>
<input name="mrq_cpd_signext_M0np"/>
<input name="mrq_cpd_bwe_M0np"/>
<input name="mrq_cpd_wdata_M0np"/>
<input name="mrq_cpi_val_M0np"/>
<input name="mrq_cpi_hiaddr_M0np"/>
<input name="mrq_cpi_bank_M0np"/>
<input name="mrq_cpi_qw_M0np"/>
<input name="mrq_cpi_elm_M0np"/>
<input name="mrq_vtui_val_M0np"/>
<input name="mrq_vtui_tag_M0np"/>
<input name="mrq_vtui_hiaddr_M0np"/>
<input name="mrq_vtui_bank_M0np"/>
<input name="mrq_vtui_qw_M0np"/>
<input name="mrq_ln0_val_M0np"/>
<input name="mrq_ln0_rw_M0np"/>
<input name="mrq_ln0_lock_unlock_M0np"/>
<input name="mrq_ln0_seg_M0np"/>
<input name="mrq_ln0_seglen_M0np"/>
<input name="mrq_ln0_tag_M0np"/>
<input name="mrq_ln0_hiaddr_M0np"/>
<input name="mrq_ln0_bank_M0np"/>
<input name="mrq_ln0_qw_M0np"/>
<input name="mrq_ln0_elg_M0np"/>
<input name="mrq_ln0_elm_M0np"/>
<input name="mrq_ln0_signext_M0np"/>
<input name="mrq_ln0vsu_wdata_M0np"/>
<input name="mrq_ln0vsu_wbuf_word_M0np"/>
<input name="mrq_ln0vsu_wbuf_bwe_M0np"/>
<input name="mrq_ln0vsu_wbuf_clear_M0np"/>
<input name="mrq_ln1_val_M0np"/>
<input name="mrq_ln1_rw_M0np"/>
<input name="mrq_ln1_lock_unlock_M0np"/>
<input name="mrq_ln1_seg_M0np"/>
<input name="mrq_ln1_seglen_M0np"/>
<input name="mrq_ln1_tag_M0np"/>
<input name="mrq_ln1_hiaddr_M0np"/>
<input name="mrq_ln1_bank_M0np"/>
<input name="mrq_ln1_qw_M0np"/>
<input name="mrq_ln1_elg_M0np"/>
<input name="mrq_ln1_elm_M0np"/>
<input name="mrq_ln1_signext_M0np"/>
<input name="mrq_ln1vsu_wdata_M0np"/>
<input name="mrq_ln1vsu_wbuf_word_M0np"/>
<input name="mrq_ln1vsu_wbuf_bwe_M0np"/>
<input name="mrq_ln1vsu_wbuf_clear_M0np"/>
<input name="mrq_ln2_val_M0np"/>
<input name="mrq_ln2_rw_M0np"/>
<input name="mrq_ln2_lock_unlock_M0np"/>
<input name="mrq_ln2_seg_M0np"/>
<input name="mrq_ln2_seglen_M0np"/>
<input name="mrq_ln2_tag_M0np"/>
<input name="mrq_ln2_hiaddr_M0np"/>
<input name="mrq_ln2_bank_M0np"/>
<input name="mrq_ln2_qw_M0np"/>
<input name="mrq_ln2_elg_M0np"/>
<input name="mrq_ln2_elm_M0np"/>
<input name="mrq_ln2_signext_M0np"/>
<input name="mrq_ln2vsu_wdata_M0np"/>
<input name="mrq_ln2vsu_wbuf_word_M0np"/>
<input name="mrq_ln2vsu_wbuf_bwe_M0np"/>
<input name="mrq_ln2vsu_wbuf_clear_M0np"/>
<input name="mrq_ln3_val_M0np"/>
<input name="mrq_ln3_rw_M0np"/>
<input name="mrq_ln3_lock_unlock_M0np"/>
<input name="mrq_ln3_seg_M0np"/>
<input name="mrq_ln3_seglen_M0np"/>
<input name="mrq_ln3_tag_M0np"/>
<input name="mrq_ln3_hiaddr_M0np"/>
<input name="mrq_ln3_bank_M0np"/>
<input name="mrq_ln3_qw_M0np"/>
<input name="mrq_ln3_elg_M0np"/>
<input name="mrq_ln3_elm_M0np"/>
<input name="mrq_ln3_signext_M0np"/>
<input name="mrq_ln3vsu_wdata_M0np"/>
<input name="mrq_ln3vsu_wbuf_word_M0np"/>
<input name="mrq_ln3vsu_wbuf_bwe_M0np"/>
<input name="mrq_ln3vsu_wbuf_clear_M0np"/>
<input name="mrq_vlu_val_M0np"/>
<input name="mrq_vlu_tag_M0np"/>
<input name="mrq_vlu_hiaddr_M0np"/>
<input name="mrq_vlu_bank_M0np"/>
<input name="mrq_vlu_qw_M0np"/>
<input name="mrq_vlu_elg_M0np"/>
<input name="mrq_vlu_signext_M0np"/>
<input name="mrq_vlu_laneen_M0np"/>
<input name="mrq_vlu_rot_M0np"/>
<input name="mrq_vlu_shared_M0np"/>
<input name="mrq_vsu_val_M0np"/>
<input name="mrq_vsu_hiaddr_M0np"/>
<input name="mrq_vsu_bank_M0np"/>
<input name="mrq_vsu_qw_M0np"/>
<input name="mrq_vsu_laneen_M0np"/>
<input name="mrq_vru_val_M0np"/>
<input name="mrq_vru_hiaddr_M0np"/>
<input name="mrq_vru_bank_M0np"/>
<input name="sip_from_msys_rdy"/>
<input name="sip_to_msys_val"/>
<input name="sip_to_msys_bus"/>
<input name="sip_to_msys_tag"/>
<output name="mrq_htif_grant_M0np"/>
<output name="mrq_htif_ldval_M2np"/>
<output name="mrq_htif_rdata_M2np"/>
<output name="mrq_cpd_grant_M0np"/>
<output name="mrq_cpd_ldval_M2np"/>
<output name="mrq_cpd_tag_M2np"/>
<output name="mrq_cpd_rdata_M2np"/>
<output name="mrq_cpi_grant_M0np"/>
<output name="mrq_cpi_ldval_M2np"/>
<output name="mrq_cpi_rdata_M2p"/>
<output name="mrq_vtui_grant_M0np"/>
<output name="mrq_vtui_ldval_M2np"/>
<output name="mrq_vtui_tag_M2np"/>
<output name="mrq_vtui_rdata_M2np"/>
<output name="mrq_ln0_grant_M0np"/>
<output name="mrq_ln0vlu_ldval_M2np"/>
<output name="mrq_ln0vlu_vlu_M2np"/>
<output name="mrq_ln0vlu_seg_M2np"/>
<output name="mrq_ln0vlu_tag_M2np"/>
<output name="mrq_ln0vlu_rdata_M2pM3n"/>
<output name="mrq_ln1_grant_M0np"/>
<output name="mrq_ln1vlu_ldval_M2np"/>
<output name="mrq_ln1vlu_vlu_M2np"/>
<output name="mrq_ln1vlu_seg_M2np"/>
<output name="mrq_ln1vlu_tag_M2np"/>
<output name="mrq_ln1vlu_rdata_M2pM3n"/>
<output name="mrq_ln2_grant_M0np"/>
<output name="mrq_ln2vlu_ldval_M2np"/>
<output name="mrq_ln2vlu_vlu_M2np"/>
<output name="mrq_ln2vlu_seg_M2np"/>
<output name="mrq_ln2vlu_tag_M2np"/>
<output name="mrq_ln2vlu_rdata_M2pM3n"/>
<output name="mrq_ln3_grant_M0np"/>
<output name="mrq_ln3vlu_ldval_M2np"/>
<output name="mrq_ln3vlu_vlu_M2np"/>
<output name="mrq_ln3vlu_seg_M2np"/>
<output name="mrq_ln3vlu_tag_M2np"/>
<output name="mrq_ln3vlu_rdata_M2pM3n"/>
<output name="mrq_vlu_grant_M0np"/>
<output name="mrq_vsu_grant_M0np"/>
<output name="mrq_vru_grant_M0np"/>
<output name="msys_to_sip_val"/>
<output name="msys_to_sip_bus"/>
<param name="MEMSIZE_MASK"/>
<param name="CPI_MRQ_SZ"/>
<instance name="vcDFF_pf"/>
<instance name="vcQueue_pf"/>
<instance name="smemMemSys"/>
<complexity cyclo1="4" cyclo2="4" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="3" />
<volume nNodes="575" nStmts="1" nExprs="180" nInputs="119" nOutputs="43" nParams="2" nAlwaysClocks="2" nBAssign="0" nNBAssign="32" nWAssign="9" nOther="351" />
</block>
</project>
