<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html>
<head>
  <meta name="generator" content=
  "HTML Tidy for Mac OS X (vers 31 October 2006 - Apple Inc. build 10513), see www.w3.org">
  <!-- Version: v4.35 -->
  <!-- Build Date: August 28 2023  -->
  <!-- tidy -im -wrap 110 README.html -->
  <meta http-equiv="content-type" content="text/html; charset=us-ascii">
  <style type="text/css" media="all">

  /* vietnamese */
  @font-face {
  font-family: 'Cabin';
  font-style: normal;
  font-weight: 400;
  font-stretch: 100%;
  src: url(https://fonts.gstatic.com/s/cabin/v26/u-4X0qWljRw-PfU81xCKCpdpbgZJl6XFpfEd7eA9BIxxkV2EH7mlx0zuA_q9BtS8.woff2)
  format('woff2');
  unicode-range: U+0102-0103, U+0110-0111, U+0128-0129, U+0168-0169, U+01A0-01A1, U+01AF-01B0, U+1EA0-1EF9, U+20AB;
  }
  /* latin-ext */
  @font-face {
  font-family: 'Cabin';
  font-style: normal;
  font-weight: 400;
  font-stretch: 100%;
  src: url(https://fonts.gstatic.com/s/cabin/v26/u-4X0qWljRw-PfU81xCKCpdpbgZJl6XFpfEd7eA9BIxxkV2EH7ilx0zuA_q9BtS8.woff2)
  format('woff2');
  unicode-range: U+0100-024F, U+0259, U+1E00-1EFF, U+2020, U+20A0-20AB, U+20AD-20CF, U+2113, U+2C60-2C7F, U+A720-A7FF;
  }
  /* latin */
  @font-face {
  font-family: 'Cabin';
  font-style: normal;
  font-weight: 400;
  font-stretch: 100%;
  src: url(https://fonts.gstatic.com/s/cabin/v26/u-4X0qWljRw-PfU81xCKCpdpbgZJl6XFpfEd7eA9BIxxkV2EH7alx0zuA_q9Bg.woff2)
  format('woff2');
  unicode-range: U+0000-00FF, U+0131, U+0152-0153, U+02BB-02BC, U+02C6, U+02DA, U+02DC, U+2000-206F, U+2074, U+20AC,
  U+2122, U+2191, U+2193, U+2212, U+2215, U+FEFF, U+FFFD;
  }

  /* cyrillic-ext */
  @font-face {
  font-family: 'Arsenal';
  font-style: normal;
  font-weight: 400;
  src: url(https://fonts.gstatic.com/s/arsenal/v12/wXKrE3kQtZQ4pF3D51XcAM4olXcLtA.woff2) format('woff2');
  unicode-range: U+0460-052F, U+1C80-1C88, U+20B4, U+2DE0-2DFF, U+A640-A69F, U+FE2E-FE2F;
  }
  /* cyrillic */
  @font-face {
  font-family: 'Arsenal';
  font-style: normal;
  font-weight: 400;
  src: url(https://fonts.gstatic.com/s/arsenal/v12/wXKrE3kQtZQ4pF3D51zcAM4olXcLtA.woff2) format('woff2');
  unicode-range: U+0301, U+0400-045F, U+0490-0491, U+04B0-04B1, U+2116;
  }
  /* vietnamese */
  @font-face {
  font-family: 'Arsenal';
  font-style: normal;
  font-weight: 400;
  src: url(https://fonts.gstatic.com/s/arsenal/v12/wXKrE3kQtZQ4pF3D51fcAM4olXcLtA.woff2) format('woff2');
  unicode-range: U+0102-0103, U+0110-0111, U+0128-0129, U+0168-0169, U+01A0-01A1, U+01AF-01B0, U+1EA0-1EF9, U+20AB;
  }
  /* latin-ext */
  @font-face {
  font-family: 'Arsenal';
  font-style: normal;
  font-weight: 400;
  src: url(https://fonts.gstatic.com/s/arsenal/v12/wXKrE3kQtZQ4pF3D51bcAM4olXcLtA.woff2) format('woff2');
  unicode-range: U+0100-024F, U+0259, U+1E00-1EFF, U+2020, U+20A0-20AB, U+20AD-20CF, U+2113, U+2C60-2C7F, U+A720-A7FF;
  }
  /* latin */
  @font-face {
  font-family: 'Arsenal';
  font-style: normal;
  font-weight: 400;
  src: url(https://fonts.gstatic.com/s/arsenal/v12/wXKrE3kQtZQ4pF3D51jcAM4olXc.woff2) format('woff2');
  unicode-range: U+0000-00FF, U+0131, U+0152-0153, U+02BB-02BC, U+02C6, U+02DA, U+02DC, U+2000-206F, U+2074, U+20AC,
  U+2122, U+2191, U+2193, U+2212, U+2215, U+FEFF, U+FFFD;
  }
  /* cyrillic-ext */
  @font-face {
  font-family: 'Overpass Mono';
  font-style: normal;
  font-weight: 400;
  src: url(https://fonts.gstatic.com/s/overpassmono/v15/_Xm5-H86tzKDdAPa-KPQZ-AC_COcRycquHlL6EXUonz5VOvcT3IqP6pA0A.woff2)
  format('woff2');
  unicode-range: U+0460-052F, U+1C80-1C88, U+20B4, U+2DE0-2DFF, U+A640-A69F, U+FE2E-FE2F;
  }
  /* cyrillic */
  @font-face {
  font-family: 'Overpass Mono';
  font-style: normal;
  font-weight: 400;
  src: url(https://fonts.gstatic.com/s/overpassmono/v15/_Xm5-H86tzKDdAPa-KPQZ-AC_COcRycquHlL6EXUonzwVOvcT3IqP6pA0A.woff2)
  format('woff2');
  unicode-range: U+0301, U+0400-045F, U+0490-0491, U+04B0-04B1, U+2116;
  }
  /* vietnamese */
  @font-face {
  font-family: 'Overpass Mono';
  font-style: normal;
  font-weight: 400;
  src: url(https://fonts.gstatic.com/s/overpassmono/v15/_Xm5-H86tzKDdAPa-KPQZ-AC_COcRycquHlL6EXUonz7VOvcT3IqP6pA0A.woff2)
  format('woff2');
  unicode-range: U+0102-0103, U+0110-0111, U+0128-0129, U+0168-0169, U+01A0-01A1, U+01AF-01B0, U+1EA0-1EF9, U+20AB;
  }
  /* latin-ext */
  @font-face {
  font-family: 'Overpass Mono';
  font-style: normal;
  font-weight: 400;
  src: url(https://fonts.gstatic.com/s/overpassmono/v15/_Xm5-H86tzKDdAPa-KPQZ-AC_COcRycquHlL6EXUonz6VOvcT3IqP6pA0A.woff2)
  format('woff2');
  unicode-range: U+0100-024F, U+0259, U+1E00-1EFF, U+2020, U+20A0-20AB, U+20AD-20CF, U+2113, U+2C60-2C7F, U+A720-A7FF;
  }
  /* latin */
  @font-face {
  font-family: 'Overpass Mono';
  font-style: normal;
  font-weight: 400;
  src: url(https://fonts.gstatic.com/s/overpassmono/v15/_Xm5-H86tzKDdAPa-KPQZ-AC_COcRycquHlL6EXUonz0VOvcT3IqP6o.woff2)
  format('woff2');
  unicode-range: U+0000-00FF, U+0131, U+0152-0153, U+02BB-02BC, U+02C6, U+02DA, U+02DC, U+2000-206F, U+2074, U+20AC,
  U+2122, U+2191, U+2193, U+2212, U+2215, U+FEFF, U+FFFD;
  }url();
    }

    /* cyrillic-ext */
    @font-face {
    font-family: 'PT Serif Caption';
    font-style: normal;
    font-weight: 400;
    src: url(https://fonts.gstatic.com/s/ptserifcaption/v17/ieVl2ZhbGCW-JoW6S34pSDpqYKU019-7DQk6YvNkeg.woff2)
    format('woff2');
    unicode-range: U+0460-052F, U+1C80-1C88, U+20B4, U+2DE0-2DFF, U+A640-A69F, U+FE2E-FE2F;
    }
    /* cyrillic */
    @font-face {
    font-family: 'PT Serif Caption';
    font-style: normal;
    font-weight: 400;
    src: url(https://fonts.gstatic.com/s/ptserifcaption/v17/ieVl2ZhbGCW-JoW6S34pSDpqYKU019a7DQk6YvNkeg.woff2)
    format('woff2');
    unicode-range: U+0301, U+0400-045F, U+0490-0491, U+04B0-04B1, U+2116;
    }
    /* latin-ext */
    @font-face {
    font-family: 'PT Serif Caption';
    font-style: normal;
    font-weight: 400;
    src: url(https://fonts.gstatic.com/s/ptserifcaption/v17/ieVl2ZhbGCW-JoW6S34pSDpqYKU019y7DQk6YvNkeg.woff2)
    format('woff2');
    unicode-range: U+0100-024F, U+0259, U+1E00-1EFF, U+2020, U+20A0-20AB, U+20AD-20CF, U+2113, U+2C60-2C7F, U+A720-A7FF;
    }
    /* latin */
    @font-face {
    font-family: 'PT Serif Caption';
    font-style: normal;
    font-weight: 400;
    src: url(https://fonts.gstatic.com/s/ptserifcaption/v17/ieVl2ZhbGCW-JoW6S34pSDpqYKU019K7DQk6YvM.woff2)
    format('woff2');
    unicode-range: U+0000-00FF, U+0131, U+0152-0153, U+02BB-02BC, U+02C6, U+02DA, U+02DC, U+2000-206F, U+2074, U+20AC,
    U+2122, U+2191, U+2193, U+2212, U+2215, U+FEFF, U+FFFD;
    }

  5px;
        border-collapse:collapse;
    }
    td.confluenceTd {
        border: 1px solid 4px;
        background: #f0f0f0;
        text-align: center;
    }
    .wiki-textarea,
    .wiki-textfield {
        width: 100%;
    }
    .preformatted {
        border: 1px dashed;
        font-size: 12px;
        font-family: "Overpass Mono", Menlo, Consolas, Monaco, "Lucida Console", monospace;
        margin: 10px;
        line-height: 13px;
    }
    .preformattedHeader {
        background-color: #f0f0f0;
        border-bottom: 1px dashed;
        padding: 3px;
        text-align: center;
    }
    .preformattedContent {
        background-color: #f0f0f0;
        padding: 3px;
        overflow: auto;
    }
    .panel {
        border: 1px dashed;
        margin: 14px;
        margin-top: 0;
    }
    .panelHeader {
        background-color: #f0f0f0;
        border-bottom: 1pxm dashed;
        padding: 3px;
        text-align: center;
    }
    .panelContent {
        background-color: #f0f0f0;
        padding: 12px;
    }
    .code {
        border: 1px dashed;
        font-size: 12px;
        font-family: "Overpass Mono", Menlo, Consolas, Monaco, "Lucida Console", monospace;
        margin: 10px;
        line-height: 18px;
    }
    .codeHeader {
        background-color: #f0f0f0;
        border-bottom: 1px dashed;
        padding: 1px;
        text-align: center;
    }
    .codeContent {
        text-align: left;
        background-color: #f0f0f0;
        padding: 1px;
        overflow: auto;
    }
    .code-keyword {
        color: #000091;
        background-color: inherit;
    }
    .code-object {
        color: #910091;
        background-color: inherit;
    }
    .code-quote {
        color: #009100;
        background-color: inherit;
    }
    .code-comment {
        color: #808080;
        background-color: inherit;
    }
    .code-xml .code-keyword {
        color: inherit;
        font-weight: bold;
    }
    .code-tag {
        color: #000091;
        background-color: inherit;
    }
    .linkerror {
        background-color: #fcc;
    }
    ul#squaretab {
        margin-left: 0;
        padding-left: 0;
        white-space: nowrap;
        font: bold 8px 'PT Serif Caption', Verdana, sans-serif;
    }
    #squaretab li {
        display: inline;
        list-style-type: none;
    }
    #squaretab a {
        padding: 2px 6px;
        border: 1px solid #999999;
    }
    #squaretab a:link,
    #squaretab a:visited {
        color: #fff;
        background-color: #999999;
        text-decoration: none;
    }
    #squaretab a:hover {
        color: #ffffff;
        background-color: #999999;
        border-color: #999999;
        text-decoration: none;
    }
    #squaretab li a#current {
        background: white;
        color: black;
    }
    .panel {
        border: 1px dashed;
        margin: 10px;
        margin-top: 0;
    }
    .panelHeader {
        background-color: #f0f0f0;
        border-bottom: 1px dashed;
        padding: 3px;
        text-align: center;
    }
    .panelContent {
        background-color: #f0f0f0;
        padding: 5px;
    }
    .minitab {
        padding: 3px 0 3px 8px;
        margin-left: 0;
        margin-top: 1px;
        margin-bottom: 0;
        border-bottom: 1px solid #bbb;
        font: bold 9px 'PT Serif Caption', Verdana, sans-serif;
        text-decoration: none;
        float: none;
    }

  </style>
  <style type="text/css">
span {
            font-family: 'Cabin', 'Arsenal', Arial;
            color: #000000;
            background: #FFFFFF;
            font-size: 11pt;
        }
        
        pre {
            font-family: 'Overpass Mono', monospace;
            color: #000000;
            background: #FFFFFF;
            font-size: 11pt;
        }
        
        p.Heading0,
        li.Heading0,
        div.Heading0,
        span.Heading0 {
            font-size: 16.0pt;
            font-family: 'Cabin', 'Arsenal', Arial;
            font-weight: bold;
        }
        
        h1 {
            page-break-after: avoid;
            font-size: 15.0pt;
            font-family: 'Cabin', 'Arsenal', Arial;
            font-weight: bold;
        }
        
        h2 {
            page-break-after: avoid;
            font-size: 14.0pt;
            font-family: 'Cabin', 'Arsenal', Arial;
            font-weight: bold;
        }
        
        h3 {
            page-break-after: avoid;
            font-size: 13.0pt;
            font-family: 'Cabin', 'Arsenal', Arial;
            font-weight: bold;
        }

        h4 {
            page-break-after: avoid;
            font-size: 12.0pt;
            font-family: 'Cabin', 'Arsenal', Arial;
            font-weight: bold;
        }

        h5 {
            page-break-after: avoid;
            font-size: 12.0pt;
            font-family: 'Cabin', 'Arsenal', Arial;
            font-weight: bold;
        }
        
        DL,
        DT,
        OL,
        UL,
        LI,
        DD {
            list-style-position: outside;
        }
        
        pre {
            font-family: 'Overpass Mono', monospace;
            font-size: 11pt;
        }
        
        table {
            font-size: 11pt;
        }

  </style>
  <style type="text/css">
.SupportedDevices {
            margin: 10px;
            padding: 0px;
            width: 90%;
            box-shadow: 10px 10px 5px #888888;
            border: 1px solid #000000;
            -moz-border-radius-bottomleft: 1px;
            -webkit-border-bottom-left-radius: 1px;
            border-bottom-left-radius: 1px;
            -moz-border-radius-bottomright: 1px;
            -webkit-border-bottom-right-radius: 1px;
            border-bottom-right-radius: 1px;
            -moz-border-radius-topright: 1px;
            -webkit-border-top-right-radius: 1px;
            border-top-right-radius: 1px;
            -moz-border-radius-topleft: 1px;
            -webkit-border-top-left-radius: 1px;
            border-top-left-radius: 1px;
        }
        
        .SupportedDevices table {
            width: 100%;
            margin: 1px;
            padding: 1px;
        }
        
        .SupportedDevices tr:last-child td:last-child {
            -moz-border-radius-bottomright: 1px;
            -webkit-border-bottom-right-radius: 1px;
            border-bottom-right-radius: 1px;
        }
        
        .SupportedDevices table tr:first-child td:first-child {
            -moz-border-radius-topleft: 1px;
            -webkit-border-top-left-radius: 1px;
            border-top-left-radius: 1px;
        }
        
        .SupportedDevices table tr:first-child td:last-child {
            -moz-border-radius-topright: 1px;
            -webkit-border-top-right-radius: 1px;
            border-top-right-radius: 1px;
        }
        
        .SupportedDevices tr:last-child td:first-child {
            -moz-border-radius-bottomleft: 1px;
            -webkit-border-bottom-left-radius: 1px;
            border-bottom-left-radius: 1px;
        }
        
        .SupportedDevices tr:hover td {}
        
        .SupportedDevices tr:nth-child(odd) {
            background-color: #CCffff;
        }
        
        .SupportedDevices tr:nth-child(even) {
            background-color: #ffffff;
        }
        
        .SupportedDevices td {
            vertical-align: middle;
            border: 1px solid #000000;
            border-width: 0px 1px 1px 0px;
            text-align: justify;
            padding: 3px;
            font-size: 14px;
            font-family: "Overpass Mono", Menlo, Consolas, Monaco, "Lucida Console", monospace;
            font-weight: normal;
            color: #000000;
        }
        
        .SupportedDevices tr:last-child td {
            border-width: 0px 1px 0px 0px;
        }
        
        .SupportedDevices tr td:last-child {
            border-width: 0px 0px 1px 0px;
        }
        
        .SupportedDevices tr:last-child td:last-child {
            border-width: 0px 0px 0px 0px;
        }
        
        .SupportedDevices tr:first-child td {
            border: 1px solid #000000;
            border-width: 0px 1px 1px 0px;
            text-align: justify;
            padding: 3px;
            font-size: 14px;
            font-family: "Overpass Mono", Menlo, Consolas, Monaco, "Lucida Console", monospace;
            font-weight: normal;
            color: #000000;
        }
        
        .SupportedDevices tr:first-child:hover td {}
        
        .SupportedDevices tr:first-child td:first-child {
            border-width: 0px 0px 1px 0px;
        }
        
        .SupportedDevices tr:first-child td:last-child {
            border-width: 0px 0px 1px 1px;
        }

  </style>
  <style type="text/css">
.ImportantNote {
            margin: 24px;
            padding: 0px;
            width: 90%;
            box-shadow: 5px 5px 5px #888888;
            border: 0px solid #000000;
            -moz-border-radius-bottomleft: 1px;
            -webkit-border-bottom-left-radius: 1px;
            border-bottom-left-radius: 1px;
            -moz-border-radius-bottomright: 1px;
            -webkit-border-bottom-right-radius: 1px;
            border-bottom-right-radius: 1px;
            -moz-border-radius-topright: 1px;
            -webkit-border-top-right-radius: 1px;
            border-top-right-radius: 1px;
            -moz-border-radius-topleft: 1px;
            -webkit-border-top-left-radius: 1px;
            border-top-left-radius: 1px;
        }
        
        .ImportantNote table {
            width: 100%;
            margin: 4px;
            padding: 0px;
        }
        
        .ImportantNote tr:last-child td:last-child {
            -moz-border-radius-bottomright: 1px;
            -webkit-border-bottom-right-radius: 1px;
            border-bottom-right-radius: 1px;
        }
        
        .ImportantNote table tr:first-child td:first-child {
            -moz-border-radius-topleft: 1px;
            -webkit-border-top-left-radius: 1px;
            border-top-left-radius: 1px;
        }
        
        .ImportantNote table tr:first-child td:last-child {
            -moz-border-radius-topright: 1px;
            -webkit-border-top-right-radius: 1px;
            border-top-right-radius: 1px;
        }
        
        .ImportantNote tr:last-child td:first-child {
            -moz-border-radius-bottomleft: 1px;
            -webkit-border-bottom-left-radius: 1px;
            border-bottom-left-radius: 1px;
        }
        
        .ImportantNote tr:hover td {}
        
        .ImportantNote tr:nth-child(odd) {
            background-color: #ccf3d2;
        }
        
        .ImportantNote tr:nth-child(even) {
            background-color: #b1e9b9;
        }
        
        .ImportantNote td {
            vertical-align: middle;
            border: 0px solid #000000;
            border-width: 0px 1px 1px 0px;
            text-align: justify;
            padding: 3px;
            font-size: 14px;
            font-family: 'Comic Sans', 'PT Serif Caption', Verdana, Geneva, sans-serif;
            font-weight: normal;
            color: #000000;
        }
        
        .ImportantNote tr:last-child td {
            border-width: 0px 0px 0px 0px;
        }
        
        .ImportantNote tr td:last-child {
            border-width: 0px 0px 0px 0px;
        }
        
        .ImportantNote tr:last-child td:last-child {
            border-width: 0px 0px 0px 0px;
        }
        
        .ImportantNote tr td {
            border: 0px solid #000000;
            border-width: 0px 0px 0px 0px;
            text-align: justify;
            padding: 14px;
            font-size: 14px;
            font-family: 'Comic Sans', 'PT Serif Caption', Verdana, Geneva, sans-serif;
            font-weight: normal;
            color: #000000;
        }
        
        .ImportantNote tr:first-child:hover td {}
        
        .ImportantNote tr:first-child td:first-child {
            border-width: 0px 0px 0px 0px;
        }
        
        .ImportantNote tr:first-child td:last-child {
            border-width: 0px 0px 0px 0px;
        }
        .ImportantNote tr:last-child td {
            border: 0px solid #000000;
            border-width: 0px 0px 0px 0px;
            text-align: justify;
            padding: 14px;
            font-size: 14px;
            font-family: 'Comic Sans', 'PT Serif Caption', Verdana, Geneva, sans-serif;
            font-weight: normal;
            color: #000000;
        }
        
        .ImportantNote tr:last-child:hover td {}
        
        .ImportantNote tr:last-child td:first-child {
            border-width: 0px 0px 0px 0px;
        }
        
        .ImportantNote tr:last-child td:last-child {
            border-width: 0px 0px 0px 0px;
        }

  </style>
  <style type="text/css">
ol.c10 {
    font-family: 'PT Serif Caption';
            list-style-type: decimal;
            font-weight: normal;
            font-size: 12pt;
        }
        
        dl.c9 {
          font-family: 'PT Serif Caption';
            font-weight: normal;
            font-size: 11pt;
        }
        
        li.c8 {
          font-family: 'PT Serif Caption';
            font-weight: bold;
        }
        
        span.c7 {
          font-family: 'PT Serif Caption';
            font-style: italic;
        }
        
        span.c6 {
          font-family: 'PT Serif Caption';
            font-weight: bold;
        }
        
        ul.c5 {
          font-family: 'PT Serif Caption';
            font-weight: normal;
            font-size: 11pt;
            text-align: justify;
        }
        
        span.c4 {
          font-family: 'PT Serif Caption';
            color: green;
            font-size: 120%
        }
        
        ol.c3 {
          font-family: 'PT Serif Caption';
            font-weight: normal;
            font-size: 12pt;
            text-align: justify;
        }
        
        span.c2 {
            font-family: 'PT Serif Caption';
            color: green
        }
        
        p.c1 {
            font-family: 'PT Serif Caption';
            font-weight: normal;
            font-size: 12pt;
            text-align: justify;
        }

  </style>

  <title>MPLAB XC32 Compiler v4.35, Release Notes</title>
  <link rel="icon" href=
  "data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAACAAAAAgCAYAAABzenr0AAAABGdBTUEAALGPC/xhBQAAAAlwSFlzAAAOwgAADsIBFShKgAAABNNJREFUWEfNl2tsFFUUx1fQ+Pgi0URi0qR0dme3L6AVbDAWFwqJIfgAqpGiEtCohDRCRYKJGk2ItkiMqaYKYuWDImLk9UH9YNJEVJQqSiSVRmqqbZrW7ry63ffu7PGcu3emMzuX2m344El+2Zm5//mf+5ozs77ZBPh8c0cl6TY9VL5Aq1pQrpeXz8Nr1/Dmqx+UMBKUVkWC/k4lKJ1Xgv4EAk4isl/F9q/x93klECjjt1pBnbuhcFhC5AOB65WQtANNB4sTTgd2JIcd3c9tKPYgLyAN7GwmQSNWQv4BNRSA2aCEAnlFlldzu1eRzcgadjZd0Fpi71/BUZii0ZWGNDCy5Pab0NaPNCLXUY4rBiafgzceEI1otuAsdnD7/w4U7xOZqJUyGA83g1q30NtWTE0VGPevZffQOQ4oo8tyHU9x5VBkaT2tm8cQSR47Cvl8HrL9/aDWL/K029RWQebcOaZNHv/c2dYL4fC1PJU36DlWZP+oe/0KRHc+C6ZpMlMicbjbo7GIv9dl6+ieidbtjvZAG0/nDdxwe51GFlq4EXK6bpsy40wG9IfWe7TGoy1gZrMubW5sFNQldQWNLE1S4eIpp2KorOzGiCwpxYYKrmH6xx9chhaZ3/tAqQ7ZWnVpPWSHh4XaxCdHnL5feCqmEqhodghsJp55SmhoEdv/hq2Nd70j1BBmLgdGyyO2dlyWWnjqQuDoD1mNLnCEmb4+oSlhJhKgrW5iWm3FPWBOTgp1RPbyH6DgBuXeYxOVlbfy9DgDQelXOymi3rEYtOV3s2O9eZ1nXZ2kv//Ovi/22l6hxiL+dqetxT13mKdnJXfCaiCSJ09AqqfHPk982C00tIju2V3QVgUhc+GCUEOYySToa+5lWuxAnko964CViIg+txPy9MghdMyuY/HJDg0JTYmcqoK6rIFp9QfvAzOdFuqIdG8v29yFfNJlegDoEczTBW1lGHKGYYtzkQioDUuZeOLJra5aUEzy9Eluihvy4AGhxmLy5RdtLdaedtqECk1f+qdejzh54rgtTp4+5Wm3YEXniS0F7aIayA4OCnUEDVJtvItpcRmGaQ+cjXe+JRSTsbFlMxOry+6EnKIIdUT2779AWVzLtHTPdDOW+upLqwNnfcb2bW9SdRMJicTHHxVGhkR37yrsEYGOiB9639bS7Ik0BJuxbU9TdXzJhxeWFwss6BE0Nm20TfFlBelvzwi1BO10qoqkpf2TUyJCHZEdGUmN1dbO9wHAHOxRv0gUf7drKjlHW7USzHjMo2V6xwwQ0V1tQh2BOY+yx5ACL2wtFmR+Oe+q905iHe0uLdNfuuSsdjbpM994tJjcxN96nh6/hADm4rVeS0A7VWsKe8xsqOhc/G3KMJViNUCk1ZpWgBlzzxjm+oCnngpsqMGGSQSibTuEZk70DVimedGJ7WsXaixiHa87kw/ggOfxtO5AwYbEZ8eyIhMRxmOb2DqL2lzwGcPkGuZYyNOJQ6mtbr06X8Ru9HUPGPlMZmb/C/CdvZG+YERGs0P685+ZfJg6Y7yyIoid6BEbzgycSfqHdFCTpJu5bWlBn0/jcsVa6khpyyKl8PeIGqqYfr1LCfqgxLdXK768PsX/ihexQzp1ikbJXmiy/2e83o3njxvVZbfw2/7v4fP9CxmOjrPwtFR7AAAAAElFTkSuQmCC">
  </head>

<body style="background-color:#fffaf0;">
  <script language="JavaScript" type="text/javascript">
function shoh(id) {

            if (document.getElementById) { // DOM3 = IE5, NS6
                if (document.getElementById(id).style.display == "none") {
                    document.getElementById(id).style.display = 'block';
                } else {
                    document.getElementById(id).style.display = 'none';
                }
            } else {
                if (document.layers) {
                    if (document.id.display == "none") {
                        document.id.display = 'block';
                    } else {
                        document.id.display = 'none';
                    }
                } else {
                    if (document.all.id.style.visibility == "none") {
                        document.all.id.style.display = 'block';
                    } else {
                        filter(("img" + id), 'imgout');
                        document.all.id.style.display = 'none';
                    }
                }
            }
        }

  </script>

  <p><img alt="Microchip MPLAB XC Compiler logo" src=
  "data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAALkAAACWCAYAAACCVym/AAAO2UlEQVR42u2dv45cRRbG/Qj7CH4EJ24TbGCkzUgmJkJaidgSD+DJFskBGznZZTUSS4ghYMYSa6RmZQcWiB1rAWmFJUZgEiTwDSAg6u1zu2umpqZO1am/t+re70hHoOl29+2q36366pxTda9dg1Wxw5PVwdaPtj5sfXP34eqjw4c33zj88MYf0DqwPqHewjtCrIHNOYCHdQf2CK0DagAPWxzYAB62KLABPKx7sN/+5NXNO5++BuBh8wKboP742b3Ni5dfb5TR/9PfADxsVmBzpoC//9nrAB7WNtgE6eNv33OC/fOv34/uep0+A8DDmgM7FFzpDQHgYZOA/f7Tt7xgh0gQibT57fdh8/l3D8bvBvCwYmATZASbD+yUxaQC/vlPTwE8rCzYFOr74Mu7XrC/+vHR+D4J2DSq0+fRv3n3yZvia6D3u0xdA70/CfiTW3cOH75yHQQtAOwSUNF7zZtFAvoUwB8er04B/IzAphHYB4+SBynwENCmPfrmflH5RJInORYP4PsFu9ZCT5cqptE15PjsWusFAF8S7G2jjo07NnI5sClakhNs0ykio4+ySZIiIaRJbUCzSFJoEsC3AXZsDLuk081W67uq/X4A3x7YNJLVBLsFp98qmcmoXZJmMgBfBuxqmnQmXm1NsmTgAXZ7wEuiS9Tm0euIJQCfCrYeJ5YkZ0os6ubu1WLxcwI+J9jFEyDw4hnf2QCfCnbN2g14Y/KwdeDHQp9EsGsmZ+DpwEuqMJOA3zLVFOR3T27+NTSkRQkJSUgrpMYDXj80WSoWT1nttkby49Vhj8kZeMPAb5lqT64wUqRKmhneXSxelVGw/d4e5K/ctl0owYsYNoB3Ac9WY26Zakyu3LzBLVIANtwMTerAdwP5CLqnjjqlfho+L9dneDaw0OK2PNvprTRq64kDdDDcLDvmIG8zVn6yWtsuVq+hRgfDyfVkH5OpPusKcpUlo9U0Oni+TiOyNEKmQ868Z90m5EysXPCDnHshTZNmPWmB4zNzqow1upFtaw4uupRjVnOVPpCRJJDq4hCjRaPeBzQSq5PB6DXJric9jMi856hbyH0/XgK5r/OUUwy2FuQ6ALUg95nvO2IhNwMJ1B+03qLvI2jVBmrJtbPX2FqMXJMrB9Er6QDITZA4dyWgSkFORjNIachtG6NtVhJyMgos0G+hz6LZTO26ckXS9Gungcj+vlt3Wq1A9CaEfFJDArlkRtCjOrUh1zu4FOQ0Usb8vtyQ0+fTtdCAoqpHCXTX94rCyi3GyC/KbN0JIV+sXAq572bRv3OOkEukmO/Yi1yQq88iuFXCT7pWYt/bKuQ5EkJSyH26XI/D5oCc3mc6B1oNyCXnnrvlAH9t9G/M38p9X0yFqES+tr1p4mR15pIOvs6VQu7T5VIIpJCHQFIDcq7gKaSdJNfvi+TEQN5tIihXQkgKuUuX099Dp9ueIOfaiAORa6epIPeGlI9Xp01Dzh3fphJC9N9ckHO6XKrHe4Wc+0wuL8CBOBXk+izbVSIoV0IoBHJOl0v1eK+Qcxu7ubbj1kFSyG0n8qZA7pNStMuse8hdpbYhkHONJNXjvUJu094qc8jtqI+9foppu05LSIG8u0RQSKxcGkOVLKwketwFfSzk9D2STQC5Iefi/+rzuJKDEiHEmFokvX/ZyE9rG5hzJ4RckNtCdiakNj3uiilLIafrJycpREC5jmYomfHk1hsKGE4722bPVMhjTk7oOhF0DjmdH56QEHJBbsvymZ9l0+OuQq3cySCCX49m5IbcJzE4yG1ApkBOs1jMYU56H7KJoOObN9o/YCghIeSC3FavYcJikxCuFH9uyPVRvATkHMTqe0MiJqkjeQzo3SeCciSEXJDroUibXrbpcaVHa0BuAl4Ccl+UI+T7cqT1Q7c06tKxd8ijE0I+yG0jmWosm15VkYWSkNM1cZsFckLuqjwkeOi7XOuP2LQ+SUDu5gpdfHa7WcIC+ZEr9OVKCPkgt3WMGk1sryndlwo5dY5yunHouyQHXeaEXLIJxGXmjRgibVzfvahEUI6EkA9y2+sKGNcoXyJOnrJQjIE8JMmVsl7gJEiOtvHW1LQeI78YyW/d8WXquBHQBznX2K6/zwXykCSXJEM8JeTdJoJyJIQkkNs629ZhekPOAfJUk27Ns0HuilBlTQSdrA5mAzmXSJBALp229c7qHXJXu+jrBbUzR/I7pJAT4CEL2lkngnLEyiWQS6sM9RupNcglJtnuZotuuEqN9d+bI4QYcmCUKBHU1RMnCkIu3b+pJyp6h5wbSblpnxvNdbhybn9bVCJIi7CcukYYbrqWQC7ZiW+OcL1Dzv1ebkTkbgp95E2F3LW1zndNTF5h6AvyyISQFHLfRl6zA3qGXCo/QuVNyrXFHN46m0TQ+Q4h5vEq+oiUArkvMWLGhHuGXNom0nZUMi702tRzm2KP3p5NIig1IUQdYNsZb8Loeh+5WTiU+r6UA+hd1+ly32f4zh30/eaQa8txpvxsYuQXYUT741X0hBAen7Is90He/LY3/YChvVQZUo+Mg8/rxFsu82pKltZPzzoK0ai20lT4/CEXLlrbgV0KNx6vsmzXoz2Bg9t6slT//kFYRwWnLfjSnhHk9rOqG5z3kZN1jN/7158e//DLf1+Sf3H24EXs58D78ifP/3mm+v1vj//8RcJnHTX5wCwYrDvbhwcxQsGr+3gMYa2RfB8mRMPD63oPx1XAYLCpwqC00YPzgNFjjDq5PstRLz0ezOT+t0GOnoVdhssfDnWu6uk1rijtPG3N6MmYUKzE0bOwaxbYDrhyBHU4vG1UH0dvS/28XifNxXi5rYKAHFZWuriBvfT4Pe5kgks3hkuiAHLYZLAzpcJGunntAfxQcFPdnkVtNazbUf227VxHgQ/ShR8ghzWxKOWegxSyuATksDnIl6iif0AOayTqMi4uB5FMCXwmPCCHdSVVYiQLIIe1vOgcPKO7aPEJyGGt6u/1mCXdZUrXKTrdAfnZeB0Jjp6E2YALSgQZmj0qIYRkEKwi4GONfHBK/2L0j0vt72eDM0AOKyxPRkD5qZ9GasFCcgfs9r1OGWGpfRmrD7c3WaI8gVyBwWAwGAwG6ziisIsOZN2Ld0VzJhxjYT2WwNC27ObqyCcXaOFBdo/h/uyZ/Bt1zd9m/V2XF7HWPbeZzinJvp9Xb8MSm+KJNX0NJUxXJ63sC0UPhsuLRya2fbw6jVuMMpESLcFTKvxHoBvt5y3jtcbrMy0+vSXFoa63oaAmKMr1314jRlvsZCZpYwV2tnMbWwXIr8yEgDytDSeCfIiYhoakxhLXd9uPnA6AfEj+XT1Avpvp0uXKlJBn1f0Z6jKsDR02Ipz5Yt17jT0kQr4Ok0Xjd/YHeabTAJh+C2tDe8Z5kZBf0bqWxfFp0FSbA/Ld5mlAntKG9tl3mZDv/o094iAuqYUmvziiI0PGlem3vJJvcZDvSmCvC6Y7QJ648EyAHJo8EPLBFVZkQZ0whAjIAXkg5MwoTe/fPSVjYAA/mAxyQ1IB8sQ2nDvkHr1tT1Kp8wwrLDwj268ByLeDR4azGK39tqu/v/x57n22wzgocedNLgHyfYp+CMmUAfL2oiueEO8ZW+/vWmDlOlFVdKf63KaRhZA7QnXhWr0nyFUdR4zrvzNyJGddy1eEhhA9od7B+hCtuaf1A8KEw+XCoVlAnqX2Y4K0/tpXPOfuS2OLYiXIixSBCUaEjaWycJA0DCBvF3JRjdHJ6kj6xkyQB8ShY6rMhJBLM4yAvA/IvbVGJGvUQCh4OkLyUw6yfoftIHvmaRH2hhF8HvfUB332sL2nwDNtJE+sKNCH1y+BlHP/6aXPHtdbxuthdfDOPbpTPegWBoPBYK3a3ePV37fTw0s4PIP/pznADx/e+iM6Bp7Vj2/9BVMHDFZ1JFc78iP92Q8P1+T//t8/Psp9khS8rlMfqv5M+qxajxcPDHVdj30mpbKff/1+UyxDCq/iz396et6fkZ9xFHuUSFXY90mmoWLDwBvxhAGrfbhZCSOAXYf87U9ePf/7u0/e3Hz146PN59892Nz/7HVA1Ijr/fLOp69ZIac+lezUGgfE3uCOgf3xt++dNw41IP2NGk+3334frjQofBrAzX5RAxMNRMroJnAXxDWqu5NhZ+pYHn1z/wrk+t+UffzsHkCb2G39ovpMvwHofdzTN2YHt6Tg6IMv715pHP1vZmPCp3MaaExTUtLWj4t8OIBt2xk3AuhanfQfIJveSZpw/WKbkZcK+ZXSTV3LvXj59eb9p2+dv0Y6HFq8Pac+0/uFoNbhZyBfL6PGhdnVYRqFoGhBCsDbdeobGr2pr0zTo2SLg5zb4EDTHq3UbUYjBOk9puHgleUK9YU+apvGScuYR7PPCnJJA9JNQA2IBeg0oUPXQEQy0zsQLeWBXdJDeVxToZIz9DrkTFk5QtEUVx8EScpMT7+YDeQhowjkTF6ntqRkjkuO6MGBmP2d869Y3O0bPM2tByFn0qIlyXLEtalY+DzUOY7qwcVckDMNyxFbXUqBzd09x88PxOeEG05TJ41CnEHOVJIj+4cdLEZ7Z6hxOYuVMzS1Qs5UlCNjX41Hx10HwcHhxvGQx6NYOUNTrWsqpql6znLGJ0cI+BQ5sq8Bvw1Ss+n3m2+UkjM0ddMothQ5Qq/FyhH1INxFLiJrLlb3CaVicqbUBo2SdTh0zTQqu+QIjerRcsQ4/QpWN+behZzRN4bQQjjHIpg+g67RddPS9ybctEc4am0GsfcackavssyxAYSut5gcGc+PhxzpJfbejJwxt4y5NhVMJEcQ0+459h57TIaSMxxUIXKGwDM/RxLGLC1H9gt5yJFZxd4T5IxPHvjkjIpTS6REUTmiYtqQI/OOvceWEpQcWX1yRM0csXJk9xRlyBHE3itrZMlNkxjSXCPFDruIvUeWEsTIixzyBzFtWJKciY29S0bmQnF5pNhhCbH3yAdD+eRMFjmCmDYsq5yJLCWwyZNUOTKL8wNhDQOfEHsnORNbJoCYNmw6ORMZe8e2MVh3ciY29o4UO6xLORMTe8e2MVifcsYfe8e2MdhMgL8ce0dMu6L9H/UgQ1FuE5hZAAAAAElFTkSuQmCC">
  <img alt="Microchip logo" style="float:right" src=
  "data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAANAAAAA4CAYAAACMs3abAAAJl2lUWHRYTUw6Y29tLmFkb2JlLnhtcAAAAAAAPD94cGFja2V0IGJlZ2luPSLvu78iIGlkPSJXNU0wTXBDZWhpSHpyZVN6TlRjemtjOWQiPz4KPHg6eG1wbWV0YSB4bWxuczp4PSJhZG9iZTpuczptZXRhLyIgeDp4bXB0az0iQWRvYmUgWE1QIENvcmUgNS42LWMxNDggNzkuMTY0MDUwLCAyMDE5LzEwLzAxLTE4OjAzOjE2ICAgICAgICAiPgogPHJkZjpSREYgeG1sbnM6cmRmPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5LzAyLzIyLXJkZi1zeW50YXgtbnMjIj4KICA8cmRmOkRlc2NyaXB0aW9uIHJkZjphYm91dD0iIgogICAgeG1sbnM6ZGFtPSJodHRwOi8vd3d3LmRheS5jb20vZGFtLzEuMCIKICAgIHhtbG5zOnRpZmY9Imh0dHA6Ly9ucy5hZG9iZS5jb20vdGlmZi8xLjAvIgogICAgeG1sbnM6ZGM9Imh0dHA6Ly9wdXJsLm9yZy9kYy9lbGVtZW50cy8xLjEvIgogICBkYW06UGh5c2ljYWxoZWlnaHRpbmluY2hlcz0iLTEuMCIKICAgZGFtOlBoeXNpY2Fsd2lkdGhpbmluY2hlcz0iLTEuMCIKICAgZGFtOkZpbGVmb3JtYXQ9IlBORyIKICAgZGFtOlByb2dyZXNzaXZlPSJubyIKICAgZGFtOmV4dHJhY3RlZD0iMjAyMC0wNi0wNlQwMTo0NTo1MS43MjVaIgogICBkYW06Qml0c3BlcnBpeGVsPSIzMiIKICAgZGFtOk1JTUV0eXBlPSJpbWFnZS9wbmciCiAgIGRhbTpDb21tZW50cz0iWE1MOmNvbS5hZG9iZS54bXA6ICZsdDs/eHBhY2tldCBiZWdpbj0mcXVvdDvvu78mcXVvdDsgaWQ9JnF1b3Q7VzVNME1wQ2VoaUh6cmVTek5UY3prYzlkJnF1b3Q7PyZndDsmI3hBOyZsdDt4OnhtcG1ldGEgeG1sbnM6eD0mcXVvdDthZG9iZTpuczptZXRhLyZxdW90OyB4OnhtcHRrPSZxdW90O0Fkb2JlIFhNUCBDb3JlIDUuNi1jMTM3IDEuMDAwMDAwLCAwMDAwLzAwLzAwLTAwOjAwOjAwICAgICAgICAmcXVvdDsmZ3Q7JiN4QTsgJmx0O3JkZjpSREYgeG1sbnM6cmRmPSZxdW90O2h0dHA6Ly93d3cudzMub3JnLzE5OTkvMDIvMjItcmRmLXN5bnRheC1ucyMmcXVvdDsmZ3Q7JiN4QTsgICZsdDtyZGY6RGVzY3JpcHRpb24gcmRmOmFib3V0PSZxdW90OyZxdW90OyYjeEE7ICAgIHhtbG5zOm5zMT0mcXVvdDtodHRwOi8vd3d3LmRheS5jb20vZGFtLzEuMCZxdW90OyYjeEE7ICAgIHhtbG5zOnRpZmY9JnF1b3Q7aHR0cDovL25zLmFkb2JlLmNvbS90aWZmLzEuMC8mcXVvdDsmI3hBOyAgICB4bWxuczpkYz0mcXVvdDtodHRwOi8vcHVybC5vcmcvZGMvZWxlbWVudHMvMS4xLyZxdW90OyYjeEE7ICAgbnMxOlBoeXNpY2FsaGVpZ2h0aW5pbmNoZXM9JnF1b3Q7LTEuMCZxdW90OyYjeEE7ICAgbnMxOlBoeXNpY2Fsd2lkdGhpbmluY2hlcz0mcXVvdDstMS4wJnF1b3Q7JiN4QTsgICBuczE6RmlsZWZvcm1hdD0mcXVvdDtQTkcmcXVvdDsmI3hBOyAgIG5zMTpQcm9ncmVzc2l2ZT0mcXVvdDtubyZxdW90OyYjeEE7ICAgbnMxOmV4dHJhY3RlZD0mcXVvdDsyMDE5LTEyLTA1VDE0OjI4OjQ2LjQ4NS0wODowMCZxdW90OyYjeEE7ICAgbnMxOkJpdHNwZXJwaXhlbD0mcXVvdDszMiZxdW90OyYjeEE7ICAgbnMxOk1JTUV0eXBlPSZxdW90O2ltYWdlL3BuZyZxdW90OyYjeEE7ICAgbnMxOlBoeXNpY2Fsd2lkdGhpbmRwaT0mcXVvdDstMSZxdW90OyYjeEE7ICAgbnMxOlBoeXNpY2FsaGVpZ2h0aW5kcGk9JnF1b3Q7LTEmcXVvdDsmI3hBOyAgIG5zMTpOdW1iZXJvZmltYWdlcz0mcXVvdDsxJnF1b3Q7JiN4QTsgICBuczE6TnVtYmVyb2Z0ZXh0dWFsY29tbWVudHM9JnF1b3Q7MCZxdW90OyYjeEE7ICAgbnMxOnNoYTE9JnF1b3Q7ZmE4MzRhMTkwZjUwMDdkMDJhNDFhZWVlMzczNWNiZjU1OTNkNGY1MyZxdW90OyYjeEE7ICAgbnMxOnNpemU9JnF1b3Q7NDkzNyZxdW90OyYjeEE7ICAgdGlmZjpJbWFnZUxlbmd0aD0mcXVvdDs1NiZxdW90OyYjeEE7ICAgdGlmZjpJbWFnZVdpZHRoPSZxdW90OzIwOCZxdW90OyYjeEE7ICAgZGM6Zm9ybWF0PSZxdW90O2ltYWdlL3BuZyZxdW90OyYjeEE7ICAgZGM6bW9kaWZpZWQ9JnF1b3Q7MjAyMC0wMS0zMVQxNjoxMzozMC4wMTMrMDg6MDAmcXVvdDsvJmd0OyYjeEE7ICZsdDsvcmRmOlJERiZndDsmI3hBOyZsdDsveDp4bXBtZXRhJmd0OyYjeEE7Jmx0Oz94cGFja2V0IGVuZD0mcXVvdDtyJnF1b3Q7PyZndDsmI3hBOyIKICAgZGFtOlBoeXNpY2Fsd2lkdGhpbmRwaT0iLTEiCiAgIGRhbTpQaHlzaWNhbGhlaWdodGluZHBpPSItMSIKICAgZGFtOk51bWJlcm9maW1hZ2VzPSIxIgogICBkYW06TnVtYmVyb2Z0ZXh0dWFsY29tbWVudHM9IjEiCiAgIGRhbTpzaGExPSIzNDUzZmZiZDAzN2RkNWViNmFlMDQzZDcwOGI5NGQ0YjIyYmY0NjczIgogICBkYW06c2l6ZT0iNTk2MCIKICAgdGlmZjpJbWFnZUxlbmd0aD0iNTYiCiAgIHRpZmY6SW1hZ2VXaWR0aD0iMjA4IgogICBkYzpmb3JtYXQ9ImltYWdlL3BuZyIKICAgZGM6bW9kaWZpZWQ9IjIwMjAtMDEtMzFUMTY6MTM6MzAuMDEzKzA4OjAwIi8+CiA8L3JkZjpSREY+CjwveDp4bXBtZXRhPgo8P3hwYWNrZXQgZW5kPSJyIj8+UM9WnQAAExBJREFUeNrtXQl8FdXVn4QdEWPIRiAJCWQRgmBVUNzABbW29bNaimilCootqGD7oXxYEBG0LtViS+1C8AOlAgWsQJVFXNoQdpQCFjcQBAx57yUveVlf3rv935kzcHMzM2/eIwTxd8/v9/+h8+bM3Llz/3POPefcG40xpikoKMQG1QkKCopACgqKQAoKikAKCopABG9+n5NFeyAJuBi4BZgMvAz8P1BEmA8sAB4DRgJDSIfrah7AX5Crsf59tQU9umtKlJwOaU0CtQESgeuBZ4GNQBXAXKKGdF4ChoFACRKB4oFkoABIA9qo16vk20KgdGAcEaAxCtLYIQgCvQMCFQoE6gssANYDC4GBRColSs5YAnGLMwrY2QKkaQIQiFUU5L4BAp1VlM4NjvZDYB3wT2A1cAfQWb1iJWcqgfoDr7Y0cWS3rrFfwUMbsrO0/Pbtr8LzLALeAP4O3AC0U69YyZlGoDgKDOw9xeTRrZAvv88nbEBh9py01PZ4nh8ADwP3At3U61VyJhLobsBnO/ALcg3EShxJn5Oo7ry8ee/2ymxf0L69eqNKzmgCjQHKnAa/p1cG83RPYZ7evaInEtfPzmSe9NQm+mX5ffysX8GPt+T00vI7tCiJ+OSqQ4y6CRQVVKII5IpAdwAex8Gf2YN5+mQz34UXME9GOvPkZDLveXnuyZPVEzq9mO+C841r5WTp+h7DEm1mhQVZ72RlaE8kJ1niSWByt0Q3/ZIKPE9BiaXkGroVzuDxwCrgbWCipkLqikARCHQZcMR28PNBjgHvHdif1S1cyILbtrLA7CcNa8RJ4MIS8XO9/fuy2qJ5LLh5Mws8NoV5enYX9cOwRM/AnWvH+uZrdijN6+OmX2bwvhFwGLjUZZ/eDdQJurXATWqoKQLZESgZWOM4Z8Eg565X7dIlzJSw38+qHp7IypLOjWx9cnOYFwSqmV8ExbCh7/Wwql8+LOtzC3ijnYtZAXzcO9uN9SmWCMSxwIUl4YGLdyx0FykrpAhkRaB2wEQg5Oh6pSWxwIzpjDU0MFEaP/2ElQ+9Er8n27ty3HpBn5MlXFPTVP+TfdC/QtZfC3S3I9CeyATqD/zbggQVQCTzNRIIWOi+rwikCGRFoFzgqKPrltKNVdz8PRY6coRZSe3SxZgPdWdeWKhmrpxOvmRWft0wFvryQHNlWKM6WDVPZk9RPwg8AsTLBPLRv685184NBfZbkICRa2cnbYEiG71tQBc13BSBRAJ1AGY5Wh4ECrzn92MNH3zA7CRc7mNVD0xgHu6K5fVuFrHz5uey+rdW2+tXVLDKB8czT3ITfe7KXWJlhapQP/cRonUO8j2a81gR4UOgo43eZcDnNnr7gAzh3CTg/4AngFnAWDpmShu63pPAq8BfyQ2UsYRcy/u0E3mvTsA9dO1pwK8cwH+fTvO2HjbPNQB4FJgHLLZow+vUxqeB72r2yetBwFRgvs11FlHA5rfAOOl5xgCzgZn0rGfb3KMLnTuDnmsiHecVKT+h/jR/G0i/DQMep2NOfTWdMBrIagkC9QS+tCUQom3enmms5uW5zVw3WYIf7mTlQwbr4enjVghk4OHuwHPPsHBtraN+w84drPzyIfr5ghVbAqTIBKoEgbZmZzkR6E6g3IYINfS7lTwGhG30OCG/I5x7HuADGgibgULBkv2G2sB/C9F17RCidr1M5Obh8xLSrXcJrr8LGCI9Ex+AHgqKhCK0gd+vigidIFyjI5HLT/eK9DxBas8LmlHLmEhzUrOv+LP1tHkH6cAm4bkO0PEUzaiRNPukmj4yXJ6Kop/MvjpIRI2PlUC8snqsk/Upg+tW9eAETPa9LKLAFauZ92fDYlFUjetX3jeGhTxl7vT/9EfmRZhb1zfawedl91JlRDQEeoA62IoIIbIGcZJODs1zmA34wLpWOL+vdI9tRCouP6fBxqJECX0ZO9MgYjHgL0BXascQInm01whTH7al64yifov2Oh9THo23Z4twfHsEAm0Tzj0iEGiDcDxIVl8jcsfSV9yrGBQrgToCC20JxK0HCBCYPYuxujrmRkJlx1jl2Ht04uj6cOkCs2aysFv9r4+yyp/exTypSWJbvgD6yQTaCRfu3Da2c/pZ0gsPSh13TDD/YvDALw0iTpBG4f9HSgQSgw1bgTwi5lsxvtBP6LodiEwsxkGbT238Y4wDn+M9shxx5OLFco1SIkpXstDix8aJQFsly28SSIyONggEeirG9nFMjZVAmcC/7cijg0/q83uzhvc2MLfSsLGYlQ++yHDlKEla7zB/aqZf/E/mu/g7TV3B/D7zgK4iiWpBouJemVYvoA19hcVOeksa7HXkE2uCf/2KpLNXM6rCa6WvshOBcsj12SJdi5/3VQQcpkGbSy5TiRQ93E7XFbGDdOulc01Xc6XUjnqa44nX2Eyun2wxDxARz6G+YFJejN/3UIRn+gjobkGgrUQUK0mT+i9aAjXSR2STxXPusXjOubES6FKgtlm+h1sOlNh4dPIg+ZmKCNytt7DGI4fdMSDUyGow5/FkwpXDdcpgTfw/upWFjh5xpw9Xrvq5Z+EK9iACH2/fnSKBqkGgdVkZVi/gLM2o5hY7iU9a/yUd20GTW40SrIek3/kE/kXyl00CTY9AoEw6vk8i6yOUm0qjAWWFDBokGn35RQKtI1eoE02yTbQl0ooWjw+Q8ykQUCxZ4SKa2HcQrtGJKi/ul9y9Ugo+JEkBmRqy8KnUXrvnSReep5tEoC0CgeIFtASBPORqt6OxID4n/3eS9MFZESuBfmhJHlQGVIwayfyj7zIsCCcTSFD9wvNI2jS649BXX+mk0QMCSKBy/ZoXf+NeH2StHAH99BQxKrcLyBAjcdtzsrT+HTu4SYReQp3dKH2pf0Q6/2sRaOCRHV4RXikc/0MEAvUkMn4pHN9MhIhGkqQ50Goa5HYyTSJQIQ1wMRfmFYIcduVL66U+GEptF59nlxRgcPs8IoEOUgSTT+LHEybQ/z9Kv8dKoGP0vu2Eu9m7hfNXxkqgh5qV2mDA+gZfzIK7d7PGzz5DVOxSVtYjTa9f00PZKL9xK/Vr1zLfgP56UIDr+wYWsuD27e7116xhPpT9eHn50Ik2/s4kEN9PIYyynnd7NbNCPMu6UZrLXEyDWw5tv0KDQQ4ebKCv12iJQEuEibUdgQaT+2MeX6pFvyjQikBO8pTkLvYni7VLcskira16VeoHng44VyLQeuqbkyFQNIiWQGXAhREItKclCDS5eZFnFqudP+/4IK6e+3sjj0NWyH/nKD1n486MhFlg+q9g0dIMK4RKhMrRP2Hhqip3nhwQmPKIbhH1cLrRVu5yXmuSCDVz2vKMZq70RVIH1dExLgstJtxPUKRHPD6Fzr+Zvtzm8WLh6+uWQH+NccBtklwevrjwCrIKJniU7fvAB8K5X9EgSZEI9LmL+86R+uFGiUBhyvXEf4MJ5KOoYT5FRU0UECZRRNU8f1msBPqFWKfGrU/lQw+wcODEAA/5fMx/1x3GhB6DmA/mmqJ5rq1I6OBBVj78WkOf3wPWrOaV+e71D+xnFddfq+sJrtxm2tnHjkBXSwP4a5oTcPmBRUSuml6G6PtfKiToSiXCpUZJoNdbgED8I3CUBpOIQxb5rgV0v3SJQF+4uO+LLgg0P4Zkf2sSiL/f/1D/bRVgBhPksP6fYiXQL4+Hq0GeiuFXs8YDzUttGjaVYOnCQMNCwZ3iEbLGfftck6B20SJj8PfppV+jfPAguIefutd/fZFRiHoiN8Qxg+exbAg0UhpUu2mibWa590Z4Ya8JWfJ+9EUX/eusKAm0qAVcOLfYQ9UCGrUzWgLNl653k4ULt1KLfn1VaxIoWkyLlUAP64ORz28Qaq5bvdJ2EAeemm3Mg8iKVN4/TnfRXLli1dWsasLPmJfXynEiQb9q0oOuCRSuqWaVPxsH/XSRQP/hFQo2BBovBQs+oMiOKY87dGYDlcSYkikNnhqaXzgRaIg0CV4rRPtONYE+J1fPTAzvkRKSkRYHviklnK+3INDWGD8IIoE+pQDNbRTIMXEbkeKzViIQd8+vjpVAt3tzs3UC8WSnU4SMVxJU3PJ9o8qAWwPMieqWLXNNgsa9exGQuERfzqDPZ0CkujdWuNYPfrxXLxMSwtr7eR7LhkAzpU56U4qCDRRC0zK2SNXaqeQOiAQaHiGMPVAaAOVUXxaNpEgEaqR7V9O/5n/XWTyD+bxy7oXrPORwz0ukdntp7pgkWWHuEl8T5fMkS23Z5ODWdpJC+KeKQPU0H+oUG4EKcoeCEGH/7SMQGCh3EVV7m3nhynHycCL4rhnGgvv3u3fFUE9nEohbs4rrr0O4+5Br/RoENPSIHCdwfp/3gLNtCDTHYk7QVcoTLbPp1NnSBDmBEpjiXOReBwJlE+l2SNflA3M5RfGssJhco4UUAJATqWYQ4XIhgHAVuYv3SS7jIWoblzVSO74mgi2W7r2EPhRiHeBRCnsnSpXtIaqYWOICf6cC14RWrESopCT5zZJ1EzGC+rBjzMWknpTEPKwO3d+wc6dLMxJk/h/fZlgB7soh0RmY+qh7VywQQH5phBHV4/r4NzB9WlT6/jtG8nlYiHZFjbMgUDuLUOyL0tcungadTJ4jgnURv4ZrpZf2qAOBcun678foUgQpcBEvheL/odmvReoifRAqhXnQvJMo5dlGg5bf9+2TmGP0a+VSnmNC1PXULWfwnNu1M5ZVL2VRSAWSo94ccqMwqed5mvrVq9yX6WAZuO+iCwwrAiL6BhSy+g3r3etv2YR8VGE59K8BtDpE4pY3XRfEk6irpBc43WLSm0K5lSbRGIvz4ukLHRJcqbkOBCqg32ZYRPvc4CCV4bSTCLTGYR51DoXKxUSqSaCbbNw8N5gtJG8nngSBClqZQB6LivSWJ1CotLQN/v25axfqlSLm7Zsv5mTgkvVkfiy0ayz92mVcOsSq7h1j7IHAE7eYU/lv/R89XO7ODIVQ5vPM2yBfWxBYqweJ3mhKoL5SJS/HZJsEYncy9Ss0Yx86u2qBhZJrs9amGvtDIVyeRC5btINtBQ027vLslBK7dov5EqXSpTpah2Quq3jJYYmGHYot1j6tiuF51tNHKVF6LztovmglGdSXcjV2mlSa1EieBJfnpQqTq045gQjZQMQiteAOrNW58jJjDiOtF+Jk0IMQ4chRufp/rGbeAf1O5HQQ2vbm5bBqXuYTdhfVw6rYUY1ffKGFDx/Wtr/5ptYprsmqBB66/TXwNwpHL6W5g53705b8YKel2rdSLuc1+tLPFL6UReTrL6OFXj2kosgJpPseWZRiCeaxdfTFF8Ptj5PuUvoI2JXydKb7LKO2/EUKhHShhWgLiIglFu0ooVpBTvqpNoM7mSzRUkGn2OZaG6jsaQDpnk0Ja7ONsym6ZyUJdO5i6vOX6HhXKv9ZJryPofTbCEoX/I3um9daBOoIvOD40S8vRwXC7caOPOJqUxM8twO3rGHDO84D/9AhVnHDcLlAVLdCvkEXogr7X274swvoarZ/67Ztcl/EScWJ8RbrfqKVOIfrRbpPHJH0HHIvEyWYxzpZ6MdF8QxxFkWZVlXqXRzakUCWOi7CfdrR4Le6TiJZqy4W7WiJ57F7F26e/5QQiKMQsF4xFwyywMwnjFyR6LpJu+3w3JAfBahhO1cMq1kDU6cczyU1262H54bG3B2pTCgEjAXizLbv2rVLS05W+x4qOTk5WQJxKzSdys+aSN2K5fo+bvrAd9qyilsVhLerfzfHMp9Uu/h1o9qbh8DtdioF+IpUPk+ykXeBFLn9GzduVCNAyWklEEcmUNLE+OzZw8qH0XZTbnYchRXxDbqIBUtKmhqxz7Dt1ZWXy1XVFvqpOG8IC2JvBAvxAzdYtX3dunVqBCg57QTiuBHQfTBeMV15/33My8ljNe+x2nXUrLi+56fHo2ohbJxYOfZulOH0aO66NXMFs7EUHPqTJsp7x3HL+BgQrwik5JtMID63GB+ur/dXvzTHCBpY7fPmZEX4ClSQpeoXk1j9+nXYkOQBY/5k5brZbKHl6Z3VZPdTyALgbLt2KwIpOS0ECh0rbQZE3OLrV62c6u1XUKcvIYj6Ly/kGcvB+X7X3OrwZQzR/AUHTiLsDVfx3eFwIXdz8rxlNe9RBFJy2gkU3FTSDCj61LB9b2dPQpen4bqFY/7bP/ryA6PkJyoSkm5ZciILPD5tJfaSy41kORWBlJweAm3f1gzYp1qrfvbXGgIHXTCQp2BQB071X6iz3I+uW8LCynFjM0Mej6YIpORMJJAGAvHNDEfQZh6tRSC+R/dkLB9PxFa/WsjnVQRScsYSyNxCqhB4Dqg/xeRZDlzJN5QHgTRFICXfFgJxdAauAOYD1S1IGj7PehcYKe6BrQik5NtGIBPn0F9MeBJ4/yTIxHdEnQtcB6TK91EEUvJtJZCJjvRX7S4HRgMvAKuAj4CDwh/rKgX2AiVAETAeuAHIBs6yu74ikJJvPIEUFBScoTpBQUERSEFBEUhBQRFIQUERSEFBwRX+C04PbvwK7mxYAAAAAElFTkSuQmCC">
  </p>

  <h1 class="formtitle">Release Notes for the MPLAB<font size="-3"><sup>&reg;</sup></font> XC32 C/C++
  Compiler for SAM and PIC32 MCUs</h1>

  <h2>v4.35<br>
  August 28 2023</h2>

  <h1 class="formtitle"><a name="ToC" id="ToC">Table of Contents</a></h1>

  <ol class="c10">
    <li><a href="#Overview">Overview</a></li>

    <li><a href="#GPL">GNU General Public License</a></li>

    <li><a href="#SystemRequirements">System Requirements</a></li>

    <li><a href="#Devices">Devices Supported</a></li>

    <li><a href="#Install">Installation</a></li>

    <li><a href="#FusaDocument">Functional Safety Manual</a></li>

    <li><a href="#Document">Compiler Documentation</a></li>

    <li><strong><em><b><a href="#WhatsNew">What's New</a></b></em></strong></li>

    <li><strong><a href="#Migration">Migration Issues</a></strong></li>

    <li><a href="#DocUpdate">Documentation Updates</a></li>

    <li><a href="#Fixes">Fixed Issues</a></li>

    <li><a href="#Limits">Known Issues</a></li>

    <li><a href="#CompilerLicensing">Compiler Licensing</a></li>

    <li><a href="#Support">Customer Support</a></li>
  </ol>
  <hr>
  <br>

  <ol class="c10">
    <li class="Heading0">
      <h1><a name="Overview" id="Overview">Overview</a></h1>

      <p class="c1">The MPLAB<font size="-3"><sup>&reg;</sup></font> XC32 language toolsuite for PIC32 and
      SAM MCUs consists of a C compilation driver (<tt>xc32-gcc</tt>), a C++ compilation driver
      (<tt>xc32-g++</tt>), an assembler (<tt>xc32-as</tt>), a linker (<tt>xc32-ld</tt>), and an archiver/
      librarian (<tt>xc32-ar</tt>). Additional tools distributed with this release include a binary to
      Intel[intl] Hex converter (<tt>xc32-bin2hex</tt>) and miscellaneous binary utilities
      (<tt>xc32-strip</tt>, <tt>xc32-objdump</tt>, <tt>xc32-readelf</tt>, etc). For more information on these
      tools, see the <a href="#Document">compiler documentation</a>.</p>

      <p class="c1">As described in the user's guides, all of the language tools are sensitive to letter case
      on the command line, including the case of file names. In particular, the compilation drivers (
      <tt>xc32-gcc</tt> &amp; <tt>xc32-g++</tt>) require that C source files be named on the command-line
      with a lower-case .c extension. If an upper-case .C filename extension is used, the compiler assumes
      that the file is a C++ file. Microchip recommends the lower-case .cpp extension for C++ source files.
      Similarly, the compilation driver passes a file with an upper-case .S filename extension through the C
      preprocessor before passing it to the assembler, but it passes a file with a lower-case .s extension
      directly to the assembler.</p>

      <p class="c1">An MPLAB<font size="-3"><sup>&reg;</sup></font> XC32 Functional Safety Compiler release
      must be activated with a functional safety license purchased from Microchip. The compiler will not
      operate without this license. Once activated, you can select any optimization level and use all the
      compiler features.</p>
    </li>

    <li class="Heading0">
      <h1><a name="GPL" id="GPL">GNU General Public License</a></h1>

      <p class="c1">The <em>MPLAB<font size="-3"><sup>&reg;</sup></font> XC32 Compiler for PIC32 MCUs</em>
      tools are written and distributed under the GNU General Public License (GPL) which means that its
      source code is freely distributed and available to the public.</p>

      <p class="c1">The source for the tools under the GNU GPL may be downloaded separately from the
      Microchip website. You may read the GNU GPL in the file named COPYING3.GPL located the docs
      subdirectory of your install directory. A general discussion of principles underlying the GPL may be
      found at <a href="http://www.gnu.org/copyleft" target="external">www.gnu.org/copyleft</a>.</p>

      <p class="c1">Support code provided for the header files, linker scripts, and runtime libraries are
      proprietary code and not covered under the GPL. See the full <em>MPLAB<font size=
      "-3"><sup>&reg;</sup></font> XC32 Compiler for PIC32 MCUs</em> License Agreement for details.</p>
    </li>

    <li class="Heading0">
      <h1><a name="SystemRequirements" id="SystemRequirements">System Requirements</a></h1>

      <ul>
        <li>
          <p class="c1">The MPLAB&reg; XC32 compiler and the licensing software it utilizes are available for
          a variety of operating systems, including 64-bit versions of the following: Professional editions
          of Microsoft&reg; Windows&reg; 10; Ubuntu&reg; 18.04; and MacOS&reg; 10.15.1 Catalina. Binaries for
          Windows have been code-signed. Binaries for MacOS have been code-signed and notarized.</p>
        </li>

        <li>
          <p class="c1">The MPLAB&reg; XC Network License Server is available for a variety of 64-bit
          operating systems, including Microsoft&reg; Windows&reg; 10 and above; Ubuntu&reg; 18.04 and above;
          or MacOS&reg; 10.15 and above. The server may also run on various other operating systems including
          Windows Server, Linux distributions, such as Oracle&reg; Enterprise Linux&reg; and Red Hat&reg;
          Enterprise Linux as well as older versions of supported operating systems. However, the MPLAB XC
          Network License server is not tested on these operating systems. The MPLAB XC Network License
          Server can be run on Virtual Machines of the supported OS using a virtual machine license for
          network licenses (<a href="https://www.microchip.com/en-us/development-tool/SW006021-VM" target=
          "external">SW006021-VM</a>). 32-bit versions of the MPLAB XC Network Server are discontinued
          starting from version 3.00.</p>
        </li>
      </ul>

      <div style="list-style: none; margin-left: 2em">
        <center>
          <font size="+1">[ <a href="#ToC">Table of Contents</a> ] [ <a href="#WhatsNew">What's new</a> ] [
          <a href="#Migration">Migration Issues</a> ] [ <a href="#Fixes">Fixed Issues</a> ] [ <a href=
          "#Limits">Known Issues</a> ]</font>
        </center>
      </div>
    </li>

    <li class="Heading0">
      <h1><a name="Devices" id="Devices">Devices Supported</a></h1>

      <div class="ImportantNote">
        <table summary="Part Support via Device Family Packs (DFPs)">
          <tr>
            <td>
              <p class="c1"><strong>Part Support via <em>Device Family Packs (DFPs)</em></strong> -- For now,
              part support files such as the default device-specific startup code and linker script are
              packaged with the compiler. However, when building a project in MPLAB X v5.30 and later, these
              files are packaged in a "pack", known as a <a target="external" href=
              "https://microchipdeveloper.com/mplabx:projects-packs">Device Family Pack (DFP)</a>. This means
              that part-support files are decoupled from an XC32 compiler toolchain release and can therefore
              be added and updated for bug fixes and improvements outside of a full XC32 release. The DFP
              location is passed to XC32 via the <tt>-mdfp=</tt><em>path</em> option. See the pack manager in
              MPLAB X for details about available DFPs. You can also download DFPs outside of MPLAB X by
              visiting <a target="external" href=
              "https://packs.download.microchip.com/">https://packs.download.microchip.com</a> in your
              favorite web browser.</p>
            </td>
          </tr>
        </table>
      </div>

      <p class="c1">The following Microchip <a href="https://www.microchip.com/design-centers/32-bit" target=
      "external">32-bit target devices</a> are supported as arguments to the compiler's <tt>-mprocessor</tt>
      option. Check the pack manager in MPLAB X for the latest additions and updates.</p>

      <h3><u>Supported parts [Arm]</u></h3>

      <div class="SupportedDevices">
                    <table>
                <tr>
                    <td>ATSAM9X60</td>
                    <td>ATSAM9X60D1G</td>
                    <td>ATSAM9X60D5M</td>
                    <td>ATSAM9X60D6K</td>
                    <td>ATSAM9X70</td>
                    <td>ATSAM9X72</td>
                </tr>
                <tr>
                    <td>ATSAM9X75</td>
                    <td>ATSAM9X75D1G</td>
                    <td>ATSAM9X75D2G</td>
                    <td>ATSAM9X75D5M</td>
                    <td>ATSAMA5D21</td>
                    <td>ATSAMA5D22</td>
                </tr>
                <tr>
                    <td>ATSAMA5D225CD1M</td>
                    <td>ATSAMA5D23</td>
                    <td>ATSAMA5D24</td>
                    <td>ATSAMA5D26</td>
                    <td>ATSAMA5D27</td>
                    <td>ATSAMA5D27CD1G</td>
                </tr>
                <tr>
                    <td>ATSAMA5D27CD5M</td>
                    <td>ATSAMA5D27CLD1G</td>
                    <td>ATSAMA5D27CLD2G</td>
                    <td>ATSAMA5D28</td>
                    <td>ATSAMA5D28CD1G</td>
                    <td>ATSAMA5D28CLD1G</td>
                </tr>
                <tr>
                    <td>ATSAMA5D28CLD2G</td>
                    <td>ATSAMA5D29</td>
                    <td>ATSAMA7G54</td>
                    <td>ATSAMA7G54D1G</td>
                    <td>ATSAMA7G54D2G</td>
                    <td>ATSAMA7G54D4G</td>
                </tr>
                <tr>
                    <td>ATSAMC20E15A</td>
                    <td>ATSAMC20E16A</td>
                    <td>ATSAMC20E17A</td>
                    <td>ATSAMC20E18A</td>
                    <td>ATSAMC20G15A</td>
                    <td>ATSAMC20G16A</td>
                </tr>
                <tr>
                    <td>ATSAMC20G17A</td>
                    <td>ATSAMC20G18A</td>
                    <td>ATSAMC20J15A</td>
                    <td>ATSAMC20J16A</td>
                    <td>ATSAMC20J17A</td>
                    <td>ATSAMC20J17AU</td>
                </tr>
                <tr>
                    <td>ATSAMC20J18A</td>
                    <td>ATSAMC20J18AU</td>
                    <td>ATSAMC20N17A</td>
                    <td>ATSAMC20N18A</td>
                    <td>ATSAMC21E15A</td>
                    <td>ATSAMC21E16A</td>
                </tr>
                <tr>
                    <td>ATSAMC21E17A</td>
                    <td>ATSAMC21E18A</td>
                    <td>ATSAMC21G15A</td>
                    <td>ATSAMC21G16A</td>
                    <td>ATSAMC21G17A</td>
                    <td>ATSAMC21G18A</td>
                </tr>
                <tr>
                    <td>ATSAMC21J15A</td>
                    <td>ATSAMC21J16A</td>
                    <td>ATSAMC21J17A</td>
                    <td>ATSAMC21J17AU</td>
                    <td>ATSAMC21J18A</td>
                    <td>ATSAMC21J18AU</td>
                </tr>
                <tr>
                    <td>ATSAMC21N17A</td>
                    <td>ATSAMC21N18A</td>
                    <td>ATSAMD09C13A</td>
                    <td>ATSAMD09D14A</td>
                    <td>ATSAMD10C13A</td>
                    <td>ATSAMD10C14A</td>
                </tr>
                <tr>
                    <td>ATSAMD10D13AM</td>
                    <td>ATSAMD10D13AS</td>
                    <td>ATSAMD10D14AM</td>
                    <td>ATSAMD10D14AS</td>
                    <td>ATSAMD10D14AU</td>
                    <td>ATSAMD11C14A</td>
                </tr>
                <tr>
                    <td>ATSAMD11D14AM</td>
                    <td>ATSAMD11D14AS</td>
                    <td>ATSAMD11D14AU</td>
                    <td>ATSAMD20E14</td>
                    <td>ATSAMD20E14B</td>
                    <td>ATSAMD20E15</td>
                </tr>
                <tr>
                    <td>ATSAMD20E15B</td>
                    <td>ATSAMD20E15BU</td>
                    <td>ATSAMD20E16</td>
                    <td>ATSAMD20E16B</td>
                    <td>ATSAMD20E16BU</td>
                    <td>ATSAMD20E17</td>
                </tr>
                <tr>
                    <td>ATSAMD20E18</td>
                    <td>ATSAMD20G14</td>
                    <td>ATSAMD20G14B</td>
                    <td>ATSAMD20G15</td>
                    <td>ATSAMD20G15B</td>
                    <td>ATSAMD20G16</td>
                </tr>
                <tr>
                    <td>ATSAMD20G16B</td>
                    <td>ATSAMD20G17</td>
                    <td>ATSAMD20G17U</td>
                    <td>ATSAMD20G18</td>
                    <td>ATSAMD20G18U</td>
                    <td>ATSAMD20J14</td>
                </tr>
                <tr>
                    <td>ATSAMD20J14B</td>
                    <td>ATSAMD20J15</td>
                    <td>ATSAMD20J15B</td>
                    <td>ATSAMD20J16</td>
                    <td>ATSAMD20J16B</td>
                    <td>ATSAMD20J17</td>
                </tr>
                <tr>
                    <td>ATSAMD20J18</td>
                    <td>ATSAMD21E15A</td>
                    <td>ATSAMD21E15B</td>
                    <td>ATSAMD21E15BU</td>
                    <td>ATSAMD21E15CU</td>
                    <td>ATSAMD21E15L</td>
                </tr>
                <tr>
                    <td>ATSAMD21E16A</td>
                    <td>ATSAMD21E16B</td>
                    <td>ATSAMD21E16BU</td>
                    <td>ATSAMD21E16CU</td>
                    <td>ATSAMD21E16L</td>
                    <td>ATSAMD21E17A</td>
                </tr>
                <tr>
                    <td>ATSAMD21E17D</td>
                    <td>ATSAMD21E17DU</td>
                    <td>ATSAMD21E17L</td>
                    <td>ATSAMD21E18A</td>
                    <td>ATSAMD21G15A</td>
                    <td>ATSAMD21G15B</td>
                </tr>
                <tr>
                    <td>ATSAMD21G15L</td>
                    <td>ATSAMD21G16A</td>
                    <td>ATSAMD21G16B</td>
                    <td>ATSAMD21G16L</td>
                    <td>ATSAMD21G17A</td>
                    <td>ATSAMD21G17AU</td>
                </tr>
                <tr>
                    <td>ATSAMD21G17D</td>
                    <td>ATSAMD21G17L</td>
                    <td>ATSAMD21G18A</td>
                    <td>ATSAMD21G18AU</td>
                    <td>ATSAMD21J15A</td>
                    <td>ATSAMD21J15B</td>
                </tr>
                <tr>
                    <td>ATSAMD21J16A</td>
                    <td>ATSAMD21J16B</td>
                    <td>ATSAMD21J17A</td>
                    <td>ATSAMD21J17D</td>
                    <td>ATSAMD21J18A</td>
                    <td>ATSAMD51G18A</td>
                </tr>
                <tr>
                    <td>ATSAMD51G19A</td>
                    <td>ATSAMD51J18A</td>
                    <td>ATSAMD51J19A</td>
                    <td>ATSAMD51J20A</td>
                    <td>ATSAMD51N19A</td>
                    <td>ATSAMD51N20A</td>
                </tr>
                <tr>
                    <td>ATSAMD51P19A</td>
                    <td>ATSAMD51P20A</td>
                    <td>ATSAMDA1E14B</td>
                    <td>ATSAMDA1E15B</td>
                    <td>ATSAMDA1E16B</td>
                    <td>ATSAMDA1G14B</td>
                </tr>
                <tr>
                    <td>ATSAMDA1G15B</td>
                    <td>ATSAMDA1G16B</td>
                    <td>ATSAMDA1J14B</td>
                    <td>ATSAMDA1J15B</td>
                    <td>ATSAMDA1J16B</td>
                    <td>ATSAME51G18A</td>
                </tr>
                <tr>
                    <td>ATSAME51G19A</td>
                    <td>ATSAME51J18A</td>
                    <td>ATSAME51J19A</td>
                    <td>ATSAME51J20A</td>
                    <td>ATSAME51N19A</td>
                    <td>ATSAME51N20A</td>
                </tr>
                <tr>
                    <td>ATSAME53J18A</td>
                    <td>ATSAME53J19A</td>
                    <td>ATSAME53J20A</td>
                    <td>ATSAME53N19A</td>
                    <td>ATSAME53N20A</td>
                    <td>ATSAME54N19A</td>
                </tr>
                <tr>
                    <td>ATSAME54N20A</td>
                    <td>ATSAME54P19A</td>
                    <td>ATSAME54P20A</td>
                    <td>ATSAME70J19B</td>
                    <td>ATSAME70J20B</td>
                    <td>ATSAME70J21B</td>
                </tr>
                <tr>
                    <td>ATSAME70N19B</td>
                    <td>ATSAME70N20B</td>
                    <td>ATSAME70N21B</td>
                    <td>ATSAME70Q19B</td>
                    <td>ATSAME70Q20B</td>
                    <td>ATSAME70Q21B</td>
                </tr>
                <tr>
                    <td>ATSAMG51G18</td>
                    <td>ATSAMG51N18</td>
                    <td>ATSAMG53G19</td>
                    <td>ATSAMG53N19</td>
                    <td>ATSAMG54G19</td>
                    <td>ATSAMG54J19</td>
                </tr>
                <tr>
                    <td>ATSAMG54N19</td>
                    <td>ATSAMG55G19</td>
                    <td>ATSAMG55J19</td>
                    <td>ATSAMHA0E14AB</td>
                    <td>ATSAMHA0E15AB</td>
                    <td>ATSAMHA0E16AB</td>
                </tr>
                <tr>
                    <td>ATSAMHA0G14AB</td>
                    <td>ATSAMHA0G15AB</td>
                    <td>ATSAMHA0G16AB</td>
                    <td>ATSAMHA0G17AB</td>
                    <td>ATSAMHA1E14AB</td>
                    <td>ATSAMHA1E15AB</td>
                </tr>
                <tr>
                    <td>ATSAMHA1E16AB</td>
                    <td>ATSAMHA1G14A</td>
                    <td>ATSAMHA1G14AB</td>
                    <td>ATSAMHA1G15A</td>
                    <td>ATSAMHA1G15AB</td>
                    <td>ATSAMHA1G16A</td>
                </tr>
                <tr>
                    <td>ATSAMHA1G16AB</td>
                    <td>ATSAMHA1G17AB</td>
                    <td>ATSAML10D14A</td>
                    <td>ATSAML10D15A</td>
                    <td>ATSAML10D16A</td>
                    <td>ATSAML10E14A</td>
                </tr>
                <tr>
                    <td>ATSAML10E15A</td>
                    <td>ATSAML10E16A</td>
                    <td>ATSAML11D14A</td>
                    <td>ATSAML11D15A</td>
                    <td>ATSAML11D16A</td>
                    <td>ATSAML11E14A</td>
                </tr>
                <tr>
                    <td>ATSAML11E15A</td>
                    <td>ATSAML11E16A</td>
                    <td>ATSAML21E15B</td>
                    <td>ATSAML21E16B</td>
                    <td>ATSAML21E17B</td>
                    <td>ATSAML21E18A</td>
                </tr>
                <tr>
                    <td>ATSAML21E18B</td>
                    <td>ATSAML21G16B</td>
                    <td>ATSAML21G17B</td>
                    <td>ATSAML21G18A</td>
                    <td>ATSAML21G18B</td>
                    <td>ATSAML21J16B</td>
                </tr>
                <tr>
                    <td>ATSAML21J17B</td>
                    <td>ATSAML21J17BU</td>
                    <td>ATSAML21J18A</td>
                    <td>ATSAML21J18B</td>
                    <td>ATSAML21J18BU</td>
                    <td>ATSAML22G16A</td>
                </tr>
                <tr>
                    <td>ATSAML22G17A</td>
                    <td>ATSAML22G18A</td>
                    <td>ATSAML22J16A</td>
                    <td>ATSAML22J17A</td>
                    <td>ATSAML22J18A</td>
                    <td>ATSAML22N16A</td>
                </tr>
                <tr>
                    <td>ATSAML22N17A</td>
                    <td>ATSAML22N18A</td>
                    <td>ATSAMR30E18A</td>
                    <td>ATSAMR30G18A</td>
                    <td>ATSAMR34J16B</td>
                    <td>ATSAMR34J17B</td>
                </tr>
                <tr>
                    <td>ATSAMR34J18B</td>
                    <td>ATSAMR35J16B</td>
                    <td>ATSAMR35J17B</td>
                    <td>ATSAMR35J18B</td>
                    <td>ATSAMRH707F18A</td>
                    <td>ATSAMRH71F20C</td>
                </tr>
                <tr>
                    <td>ATSAMS70J19B</td>
                    <td>ATSAMS70J20B</td>
                    <td>ATSAMS70J21B</td>
                    <td>ATSAMS70N19B</td>
                    <td>ATSAMS70N20B</td>
                    <td>ATSAMS70N21B</td>
                </tr>
                <tr>
                    <td>ATSAMS70Q19B</td>
                    <td>ATSAMS70Q20B</td>
                    <td>ATSAMS70Q21B</td>
                    <td>ATSAMV70J19B</td>
                    <td>ATSAMV70J20B</td>
                    <td>ATSAMV70N19B</td>
                </tr>
                <tr>
                    <td>ATSAMV70N20B</td>
                    <td>ATSAMV70Q19B</td>
                    <td>ATSAMV70Q20B</td>
                    <td>ATSAMV71J19B</td>
                    <td>ATSAMV71J20B</td>
                    <td>ATSAMV71J21B</td>
                </tr>
                <tr>
                    <td>ATSAMV71N19B</td>
                    <td>ATSAMV71N20B</td>
                    <td>ATSAMV71N21B</td>
                    <td>ATSAMV71Q19B</td>
                    <td>ATSAMV71Q20B</td>
                    <td>ATSAMV71Q21B</td>
                </tr>
                <tr>
                    <td>CEC1702</td>
                    <td>CEC1712H_B2_SX</td>
                    <td>CEC1712H_N2_SX</td>
                    <td>CEC1712H_S2_SX</td>
                    <td>CEC1734_S0_2HW</td>
                    <td>CEC1734_S0_2ZW</td>
                </tr>
                <tr>
                    <td>CEC1736_S0_2HW</td>
                    <td>CEC1736_S0_2ZW</td>
                    <td>DEC1501H_B0_Z2</td>
                    <td>DEC1515H_D0_Z2</td>
                    <td>DEC1541K_D0_SZ</td>
                    <td>DEC1547K_D0_SZ</td>
                </tr>
                <tr>
                    <td>EEC1005_SX1</td>
                    <td>EEC1005_WC</td>
                    <td>EEC1727_2GW</td>
                    <td>LAN9255ZMX018</td>
                    <td>LAN9255ZMX019</td>
                    <td>LAN9255ZMX020</td>
                </tr>
                <tr>
                    <td>MEC1501H_B0_SZ</td>
                    <td>MEC1501H_B0_TF</td>
                    <td>MEC1501H_B0_Z2</td>
                    <td>MEC1503H_L1_3Y</td>
                    <td>MEC1503H_L1_SZ</td>
                    <td>MEC1507H_B0_SZ</td>
                </tr>
                <tr>
                    <td>MEC1507H_B0_TF</td>
                    <td>MEC1515H_D0_NB</td>
                    <td>MEC1521H_B0_2MW</td>
                    <td>MEC1521H_B0_SZ</td>
                    <td>MEC1521H_B0_TF</td>
                    <td>MEC1521H_B0_Z2</td>
                </tr>
                <tr>
                    <td>MEC1523H_B0_SZ</td>
                    <td>MEC1523H_L1_3Y</td>
                    <td>MEC1523H_L1_SZ</td>
                    <td>MEC1527H_B0_SZ</td>
                    <td>MEC1527H_B0_TF</td>
                    <td>MEC1701H</td>
                </tr>
                <tr>
                    <td>MEC1701Q</td>
                    <td>MEC1703K</td>
                    <td>MEC1703Q</td>
                    <td>MEC1704Q</td>
                    <td>MEC1705Q</td>
                    <td>MEC1721N_B0_LJ</td>
                </tr>
                <tr>
                    <td>MEC1721N_B0_SZ</td>
                    <td>MEC1723N_B0_LJ</td>
                    <td>MEC1723N_B0_SZ</td>
                    <td>MEC1723N_F0_SZ</td>
                    <td>MEC1723N_P0_9Y</td>
                    <td>MEC1724N_B0_LJ</td>
                </tr>
                <tr>
                    <td>MEC1724N_B0_SZ</td>
                    <td>MEC1725N_B0_LJ</td>
                    <td>MEC1727N_B0_SZ</td>
                    <td>PIC32CM1216LE00032</td>
                    <td>PIC32CM1216LE00048</td>
                    <td>PIC32CM1216LS00032</td>
                </tr>
                <tr>
                    <td>PIC32CM1216LS00048</td>
                    <td>PIC32CM1216MC00032</td>
                    <td>PIC32CM1216MC00048</td>
                    <td>PIC32CM2532JH00032</td>
                    <td>PIC32CM2532JH00048</td>
                    <td>PIC32CM2532JH00064</td>
                </tr>
                <tr>
                    <td>PIC32CM2532JH00100</td>
                    <td>PIC32CM2532JH01032</td>
                    <td>PIC32CM2532JH01048</td>
                    <td>PIC32CM2532JH01064</td>
                    <td>PIC32CM2532JH01100</td>
                    <td>PIC32CM2532LE00048</td>
                </tr>
                <tr>
                    <td>PIC32CM2532LE00064</td>
                    <td>PIC32CM2532LE00100</td>
                    <td>PIC32CM2532LS00048</td>
                    <td>PIC32CM2532LS00064</td>
                    <td>PIC32CM2532LS00100</td>
                    <td>PIC32CM5164JH00032</td>
                </tr>
                <tr>
                    <td>PIC32CM5164JH00048</td>
                    <td>PIC32CM5164JH00064</td>
                    <td>PIC32CM5164JH00100</td>
                    <td>PIC32CM5164JH01032</td>
                    <td>PIC32CM5164JH01048</td>
                    <td>PIC32CM5164JH01064</td>
                </tr>
                <tr>
                    <td>PIC32CM5164JH01100</td>
                    <td>PIC32CM5164LE00048</td>
                    <td>PIC32CM5164LE00064</td>
                    <td>PIC32CM5164LE00100</td>
                    <td>PIC32CM5164LS00048</td>
                    <td>PIC32CM5164LS00064</td>
                </tr>
                <tr>
                    <td>PIC32CM5164LS00100</td>
                    <td>PIC32CM5164LS60048</td>
                    <td>PIC32CM5164LS60064</td>
                    <td>PIC32CM5164LS60100</td>
                    <td>PIC32CM6408MC00032</td>
                    <td>PIC32CM6408MC00048</td>
                </tr>
                <tr>
                    <td>PIC32CX0525SG12084</td>
                    <td>PIC32CX0525SG12144</td>
                    <td>PIC32CX1012BZ24032</td>
                    <td>PIC32CX1012BZ25048</td>
                    <td>PIC32CX1025MTC128</td>
                    <td>PIC32CX1025MTC128S1</td>
                </tr>
                <tr>
                    <td>PIC32CX1025MTG128</td>
                    <td>PIC32CX1025MTG64</td>
                    <td>PIC32CX1025MTSH128</td>
                    <td>PIC32CX1025MTSH128S1</td>
                    <td>PIC32CX1025SG41100</td>
                    <td>PIC32CX1025SG41128</td>
                </tr>
                <tr>
                    <td>PIC32CX1025SG60100</td>
                    <td>PIC32CX1025SG60128</td>
                    <td>PIC32CX1025SG61100</td>
                    <td>PIC32CX1025SG61128</td>
                    <td>PIC32CX2051MTC128</td>
                    <td>PIC32CX2051MTC128S1</td>
                </tr>
                <tr>
                    <td>PIC32CX2051MTG128</td>
                    <td>PIC32CX2051MTG64</td>
                    <td>PIC32CX2051MTSH128</td>
                    <td>PIC32CX2051MTSH128S1</td>
                    <td>PIC32CX5112MTC128</td>
                    <td>PIC32CX5112MTC128S1</td>
                </tr>
                <tr>
                    <td>PIC32CX5112MTG128</td>
                    <td>PIC32CX5112MTSH128</td>
                    <td>PIC32CX5112MTSH128S1</td>
                    <td>PIC32CZ2051CA80100</td>
                    <td>PIC32CZ2051CA80144</td>
                    <td>PIC32CZ2051CA80176</td>
                </tr>
                <tr>
                    <td>PIC32CZ2051CA80208</td>
                    <td>PIC32CZ2051CA90100</td>
                    <td>PIC32CZ2051CA90144</td>
                    <td>PIC32CZ2051CA90176</td>
                    <td>PIC32CZ2051CA90208</td>
                    <td>PIC32CZ4010CA80100</td>
                </tr>
                <tr>
                    <td>PIC32CZ4010CA80144</td>
                    <td>PIC32CZ4010CA80176</td>
                    <td>PIC32CZ4010CA80208</td>
                    <td>PIC32CZ4010CA90100</td>
                    <td>PIC32CZ4010CA90144</td>
                    <td>PIC32CZ4010CA90176</td>
                </tr>
                <tr>
                    <td>PIC32CZ4010CA90208</td>
                    <td>PIC32CZ8110CA80100</td>
                    <td>PIC32CZ8110CA80144</td>
                    <td>PIC32CZ8110CA80176</td>
                    <td>PIC32CZ8110CA80208</td>
                    <td>PIC32CZ8110CA90100</td>
                </tr>
                <tr>
                    <td>PIC32CZ8110CA90144</td>
                    <td>PIC32CZ8110CA90176</td>
                    <td>PIC32CZ8110CA90208</td>
                    <td>SAM9X70</td>
                    <td>SAM9X72</td>
                    <td>SAM9X75</td>
                </tr>
                <tr>
                    <td>SAM9X75D1G</td>
                    <td>SAM9X75D2G</td>
                    <td>SAM9X75D5M</td>
                    <td>SAMA7G54</td>
                    <td>SAMA7G54D1G</td>
                    <td>SAMA7G54D2G</td>
                </tr>
                <tr>
                    <td>SAMA7G54D4G</td>
                    <td>WBZ450</td>
                    <td>WBZ451</td>
                    <td>WLR089U0</td>
                    <td></td>
                    <td></td>
                </tr>
            </table>

      </div>

      <h3><u>Supported parts [MIPS]</u></h3>

      <div class="SupportedDevices">
                    <table>
                <tr>
                    <td>32MK0128MCA028</td>
                    <td>32MK0128MCA032</td>
                    <td>32MK0128MCA048</td>
                    <td>32MK0256GPG048</td>
                    <td>32MK0256GPG064</td>
                    <td>32MK0256GPH048</td>
                </tr>
                <tr>
                    <td>32MK0256GPH064</td>
                    <td>32MK0256MCJ048</td>
                    <td>32MK0256MCJ064</td>
                    <td>32MK0512GPD064</td>
                    <td>32MK0512GPD100</td>
                    <td>32MK0512GPE064</td>
                </tr>
                <tr>
                    <td>32MK0512GPE100</td>
                    <td>32MK0512GPG048</td>
                    <td>32MK0512GPG064</td>
                    <td>32MK0512GPH048</td>
                    <td>32MK0512GPH064</td>
                    <td>32MK0512GPK064</td>
                </tr>
                <tr>
                    <td>32MK0512GPK100</td>
                    <td>32MK0512GPL064</td>
                    <td>32MK0512GPL100</td>
                    <td>32MK0512MCF064</td>
                    <td>32MK0512MCF100</td>
                    <td>32MK0512MCH064</td>
                </tr>
                <tr>
                    <td>32MK0512MCJ048</td>
                    <td>32MK0512MCJ064</td>
                    <td>32MK0512MCM064</td>
                    <td>32MK0512MCM100</td>
                    <td>32MK1024GPD064</td>
                    <td>32MK1024GPD100</td>
                </tr>
                <tr>
                    <td>32MK1024GPE064</td>
                    <td>32MK1024GPE100</td>
                    <td>32MK1024GPK064</td>
                    <td>32MK1024GPK100</td>
                    <td>32MK1024GPL064</td>
                    <td>32MK1024GPL100</td>
                </tr>
                <tr>
                    <td>32MK1024MCF064</td>
                    <td>32MK1024MCF100</td>
                    <td>32MK1024MCM064</td>
                    <td>32MK1024MCM100</td>
                    <td>32MM0016GPL020</td>
                    <td>32MM0016GPL028</td>
                </tr>
                <tr>
                    <td>32MM0016GPL036</td>
                    <td>32MM0032GPL020</td>
                    <td>32MM0032GPL028</td>
                    <td>32MM0032GPL036</td>
                    <td>32MM0064GPL020</td>
                    <td>32MM0064GPL028</td>
                </tr>
                <tr>
                    <td>32MM0064GPL036</td>
                    <td>32MM0064GPM028</td>
                    <td>32MM0064GPM036</td>
                    <td>32MM0064GPM048</td>
                    <td>32MM0064GPM064</td>
                    <td>32MM0128GPM028</td>
                </tr>
                <tr>
                    <td>32MM0128GPM036</td>
                    <td>32MM0128GPM048</td>
                    <td>32MM0128GPM064</td>
                    <td>32MM0256GPM028</td>
                    <td>32MM0256GPM036</td>
                    <td>32MM0256GPM048</td>
                </tr>
                <tr>
                    <td>32MM0256GPM064</td>
                    <td>32MX110F016B</td>
                    <td>32MX110F016C</td>
                    <td>32MX110F016D</td>
                    <td>32MX120F032B</td>
                    <td>32MX120F032C</td>
                </tr>
                <tr>
                    <td>32MX120F032D</td>
                    <td>32MX120F064H</td>
                    <td>32MX130F064B</td>
                    <td>32MX130F064C</td>
                    <td>32MX130F064D</td>
                    <td>32MX130F128H</td>
                </tr>
                <tr>
                    <td>32MX130F128L</td>
                    <td>32MX130F256B</td>
                    <td>32MX130F256D</td>
                    <td>32MX150F128B</td>
                    <td>32MX150F128C</td>
                    <td>32MX150F128D</td>
                </tr>
                <tr>
                    <td>32MX150F256H</td>
                    <td>32MX150F256L</td>
                    <td>32MX151F128H</td>
                    <td>32MX154F128B</td>
                    <td>32MX154F128D</td>
                    <td>32MX155F128B</td>
                </tr>
                <tr>
                    <td>32MX155F128D</td>
                    <td>32MX170F256B</td>
                    <td>32MX170F256D</td>
                    <td>32MX170F512H</td>
                    <td>32MX170F512L</td>
                    <td>32MX174F256B</td>
                </tr>
                <tr>
                    <td>32MX174F256D</td>
                    <td>32MX175F256B</td>
                    <td>32MX175F256D</td>
                    <td>32MX210F016B</td>
                    <td>32MX210F016C</td>
                    <td>32MX210F016D</td>
                </tr>
                <tr>
                    <td>32MX220F032B</td>
                    <td>32MX220F032C</td>
                    <td>32MX220F032D</td>
                    <td>32MX230F064B</td>
                    <td>32MX230F064C</td>
                    <td>32MX230F064D</td>
                </tr>
                <tr>
                    <td>32MX230F128H</td>
                    <td>32MX230F128L</td>
                    <td>32MX230F256B</td>
                    <td>32MX230F256D</td>
                    <td>32MX250F128B</td>
                    <td>32MX250F128C</td>
                </tr>
                <tr>
                    <td>32MX250F128D</td>
                    <td>32MX250F256H</td>
                    <td>32MX250F256L</td>
                    <td>32MX251F128E</td>
                    <td>32MX251F128H</td>
                    <td>32MX254F128B</td>
                </tr>
                <tr>
                    <td>32MX254F128D</td>
                    <td>32MX255F128B</td>
                    <td>32MX255F128D</td>
                    <td>32MX270F256B</td>
                    <td>32MX270F256D</td>
                    <td>32MX270F256DB</td>
                </tr>
                <tr>
                    <td>32MX270F512H</td>
                    <td>32MX270F512L</td>
                    <td>32MX274F256B</td>
                    <td>32MX274F256D</td>
                    <td>32MX275F256B</td>
                    <td>32MX275F256D</td>
                </tr>
                <tr>
                    <td>32MX320F032H</td>
                    <td>32MX320F064H</td>
                    <td>32MX320F128H</td>
                    <td>32MX320F128L</td>
                    <td>32MX330F064H</td>
                    <td>32MX330F064L</td>
                </tr>
                <tr>
                    <td>32MX340F128H</td>
                    <td>32MX340F128L</td>
                    <td>32MX340F256H</td>
                    <td>32MX340F512H</td>
                    <td>32MX350F128H</td>
                    <td>32MX350F128L</td>
                </tr>
                <tr>
                    <td>32MX350F256H</td>
                    <td>32MX350F256L</td>
                    <td>32MX360F256L</td>
                    <td>32MX360F512L</td>
                    <td>32MX370F512H</td>
                    <td>32MX370F512L</td>
                </tr>
                <tr>
                    <td>32MX420F032H</td>
                    <td>32MX430F064H</td>
                    <td>32MX430F064L</td>
                    <td>32MX440F128H</td>
                    <td>32MX440F128L</td>
                    <td>32MX440F256H</td>
                </tr>
                <tr>
                    <td>32MX440F512H</td>
                    <td>32MX450F128H</td>
                    <td>32MX450F128L</td>
                    <td>32MX450F256H</td>
                    <td>32MX450F256HB</td>
                    <td>32MX450F256L</td>
                </tr>
                <tr>
                    <td>32MX460F256L</td>
                    <td>32MX460F512L</td>
                    <td>32MX470F512H</td>
                    <td>32MX470F512L</td>
                    <td>32MX470F512LB</td>
                    <td>32MX530F128H</td>
                </tr>
                <tr>
                    <td>32MX530F128L</td>
                    <td>32MX534F064H</td>
                    <td>32MX534F064L</td>
                    <td>32MX550F256H</td>
                    <td>32MX550F256L</td>
                    <td>32MX564F064H</td>
                </tr>
                <tr>
                    <td>32MX564F064L</td>
                    <td>32MX564F128H</td>
                    <td>32MX564F128L</td>
                    <td>32MX570F512H</td>
                    <td>32MX570F512L</td>
                    <td>32MX575F256H</td>
                </tr>
                <tr>
                    <td>32MX575F256L</td>
                    <td>32MX575F512H</td>
                    <td>32MX575F512L</td>
                    <td>32MX664F064H</td>
                    <td>32MX664F064L</td>
                    <td>32MX664F128H</td>
                </tr>
                <tr>
                    <td>32MX664F128L</td>
                    <td>32MX675F256H</td>
                    <td>32MX675F256L</td>
                    <td>32MX675F512H</td>
                    <td>32MX675F512L</td>
                    <td>32MX695F512H</td>
                </tr>
                <tr>
                    <td>32MX695F512L</td>
                    <td>32MX764F128H</td>
                    <td>32MX764F128L</td>
                    <td>32MX775F256H</td>
                    <td>32MX775F256L</td>
                    <td>32MX775F512H</td>
                </tr>
                <tr>
                    <td>32MX775F512L</td>
                    <td>32MX795F512H</td>
                    <td>32MX795F512L</td>
                    <td>32MXGENERIC</td>
                    <td>32MZ0512EFE064</td>
                    <td>32MZ0512EFE100</td>
                </tr>
                <tr>
                    <td>32MZ0512EFE124</td>
                    <td>32MZ0512EFE144</td>
                    <td>32MZ0512EFF064</td>
                    <td>32MZ0512EFF100</td>
                    <td>32MZ0512EFF124</td>
                    <td>32MZ0512EFF144</td>
                </tr>
                <tr>
                    <td>32MZ0512EFK064</td>
                    <td>32MZ0512EFK100</td>
                    <td>32MZ0512EFK124</td>
                    <td>32MZ0512EFK144</td>
                    <td>32MZ1024ECG064</td>
                    <td>32MZ1024ECG100</td>
                </tr>
                <tr>
                    <td>32MZ1024ECG124</td>
                    <td>32MZ1024ECG144</td>
                    <td>32MZ1024ECH064</td>
                    <td>32MZ1024ECH100</td>
                    <td>32MZ1024ECH124</td>
                    <td>32MZ1024ECH144</td>
                </tr>
                <tr>
                    <td>32MZ1024ECM064</td>
                    <td>32MZ1024ECM100</td>
                    <td>32MZ1024ECM124</td>
                    <td>32MZ1024ECM144</td>
                    <td>32MZ1024EFE064</td>
                    <td>32MZ1024EFE100</td>
                </tr>
                <tr>
                    <td>32MZ1024EFE124</td>
                    <td>32MZ1024EFE144</td>
                    <td>32MZ1024EFF064</td>
                    <td>32MZ1024EFF100</td>
                    <td>32MZ1024EFF124</td>
                    <td>32MZ1024EFF144</td>
                </tr>
                <tr>
                    <td>32MZ1024EFG064</td>
                    <td>32MZ1024EFG100</td>
                    <td>32MZ1024EFG124</td>
                    <td>32MZ1024EFG144</td>
                    <td>32MZ1024EFH064</td>
                    <td>32MZ1024EFH100</td>
                </tr>
                <tr>
                    <td>32MZ1024EFH124</td>
                    <td>32MZ1024EFH144</td>
                    <td>32MZ1024EFK064</td>
                    <td>32MZ1024EFK100</td>
                    <td>32MZ1024EFK124</td>
                    <td>32MZ1024EFK144</td>
                </tr>
                <tr>
                    <td>32MZ1024EFM064</td>
                    <td>32MZ1024EFM100</td>
                    <td>32MZ1024EFM124</td>
                    <td>32MZ1024EFM144</td>
                    <td>32MZ1025DAA169</td>
                    <td>32MZ1025DAA176</td>
                </tr>
                <tr>
                    <td>32MZ1025DAA288</td>
                    <td>32MZ1025DAB169</td>
                    <td>32MZ1025DAB176</td>
                    <td>32MZ1025DAB288</td>
                    <td>32MZ1025DAG169</td>
                    <td>32MZ1025DAG176</td>
                </tr>
                <tr>
                    <td>32MZ1025DAH169</td>
                    <td>32MZ1025DAH176</td>
                    <td>32MZ1025DAK169</td>
                    <td>32MZ1025DAK176</td>
                    <td>32MZ1025DAL169</td>
                    <td>32MZ1025DAL176</td>
                </tr>
                <tr>
                    <td>32MZ1025DAR169</td>
                    <td>32MZ1025DAR176</td>
                    <td>32MZ1025DAS169</td>
                    <td>32MZ1025DAS176</td>
                    <td>32MZ1025W104132</td>
                    <td>32MZ1064DAA169</td>
                </tr>
                <tr>
                    <td>32MZ1064DAA176</td>
                    <td>32MZ1064DAA288</td>
                    <td>32MZ1064DAB169</td>
                    <td>32MZ1064DAB176</td>
                    <td>32MZ1064DAB288</td>
                    <td>32MZ1064DAG169</td>
                </tr>
                <tr>
                    <td>32MZ1064DAG176</td>
                    <td>32MZ1064DAH169</td>
                    <td>32MZ1064DAH176</td>
                    <td>32MZ1064DAK169</td>
                    <td>32MZ1064DAK176</td>
                    <td>32MZ1064DAL169</td>
                </tr>
                <tr>
                    <td>32MZ1064DAL176</td>
                    <td>32MZ1064DAR169</td>
                    <td>32MZ1064DAR176</td>
                    <td>32MZ1064DAS169</td>
                    <td>32MZ1064DAS176</td>
                    <td>32MZ2025DAA169</td>
                </tr>
                <tr>
                    <td>32MZ2025DAA176</td>
                    <td>32MZ2025DAA288</td>
                    <td>32MZ2025DAB169</td>
                    <td>32MZ2025DAB176</td>
                    <td>32MZ2025DAB288</td>
                    <td>32MZ2025DAG169</td>
                </tr>
                <tr>
                    <td>32MZ2025DAG176</td>
                    <td>32MZ2025DAH169</td>
                    <td>32MZ2025DAH176</td>
                    <td>32MZ2025DAK169</td>
                    <td>32MZ2025DAK176</td>
                    <td>32MZ2025DAL169</td>
                </tr>
                <tr>
                    <td>32MZ2025DAL176</td>
                    <td>32MZ2025DAR169</td>
                    <td>32MZ2025DAR176</td>
                    <td>32MZ2025DAS169</td>
                    <td>32MZ2025DAS176</td>
                    <td>32MZ2048ECG064</td>
                </tr>
                <tr>
                    <td>32MZ2048ECG100</td>
                    <td>32MZ2048ECG124</td>
                    <td>32MZ2048ECG144</td>
                    <td>32MZ2048ECH064</td>
                    <td>32MZ2048ECH100</td>
                    <td>32MZ2048ECH124</td>
                </tr>
                <tr>
                    <td>32MZ2048ECH144</td>
                    <td>32MZ2048ECM064</td>
                    <td>32MZ2048ECM100</td>
                    <td>32MZ2048ECM124</td>
                    <td>32MZ2048ECM144</td>
                    <td>32MZ2048EFG064</td>
                </tr>
                <tr>
                    <td>32MZ2048EFG100</td>
                    <td>32MZ2048EFG124</td>
                    <td>32MZ2048EFG144</td>
                    <td>32MZ2048EFH064</td>
                    <td>32MZ2048EFH100</td>
                    <td>32MZ2048EFH124</td>
                </tr>
                <tr>
                    <td>32MZ2048EFH144</td>
                    <td>32MZ2048EFM064</td>
                    <td>32MZ2048EFM100</td>
                    <td>32MZ2048EFM124</td>
                    <td>32MZ2048EFM144</td>
                    <td>32MZ2064DAA169</td>
                </tr>
                <tr>
                    <td>32MZ2064DAA176</td>
                    <td>32MZ2064DAA288</td>
                    <td>32MZ2064DAB169</td>
                    <td>32MZ2064DAB176</td>
                    <td>32MZ2064DAB288</td>
                    <td>32MZ2064DAG169</td>
                </tr>
                <tr>
                    <td>32MZ2064DAG176</td>
                    <td>32MZ2064DAH169</td>
                    <td>32MZ2064DAH176</td>
                    <td>32MZ2064DAK169</td>
                    <td>32MZ2064DAK176</td>
                    <td>32MZ2064DAL169</td>
                </tr>
                <tr>
                    <td>32MZ2064DAL176</td>
                    <td>32MZ2064DAR169</td>
                    <td>32MZ2064DAR176</td>
                    <td>32MZ2064DAS169</td>
                    <td>32MZ2064DAS176</td>
                    <td>MEC1404</td>
                </tr>
                <tr>
                    <td>MEC1406</td>
                    <td>MEC1408</td>
                    <td>MEC1414</td>
                    <td>MEC1416</td>
                    <td>MEC1418</td>
                    <td>MEC1428</td>
                </tr>
                <tr>
                    <td>MGC3140</td>
                    <td>MGC3430</td>
                    <td>MGC3431</td>
                    <td>MGC3450</td>
                    <td>MGC3451</td>
                    <td>MTCH6303</td>
                </tr>
                <tr>
                    <td>USB49XX</td>
                    <td>USB70XX</td>
                    <td>USB72XX</td>
                    <td>USB72XXA0</td>
                    <td>WFI32E01</td>
                    <td></td>
                </tr>
            </table>

      </div>

      <div class="c1">
        <p class="c1">Notes:<br>
        1. <b>PIC32MZ</b> devices require MPLAB<font size="-3"><sup>&reg;</sup></font> XC32 Compiler for
        PIC32 MCUs <b>v1.30</b> or newer<br>
        2. <b>MEC14xx</b> devices require MPLAB<font size="-3"><sup>&reg;</sup></font> XC32 Compiler for
        PIC32 MCUs <b>v1.33</b> or newer<br>
        3. <b>PIC32MM</b> devices require MPLAB<font size="-3"><sup>&reg;</sup></font> XC32 Compiler for
        PIC32 MCUs <b>v1.34</b> or newer<br>
        4. <b>MGC34xx</b> devices require MPLAB<font size="-3"><sup>&reg;</sup></font> XC32 Compiler for
        PIC32 MCUs <b>v1.34</b> or newer<br>
        5. <b>PIC32WKxx</b> devices require MPLAB<font size="-3"><sup>&reg;</sup></font> XC32 Compiler for
        PIC32 MCUs <b>v1.41</b> or newer<br>
        6. <b>USBxxxx</b> devices require MPLAB<font size="-3"><sup>&reg;</sup></font> XC32 Compiler for
        PIC32 MCUs <b>v1.43</b> or newer<br>
        7. <b>CEC1702</b> devices require MPLAB<font size="-3"><sup>&reg;</sup></font> XC32 Compiler for
        PIC32 MCUs <b>v2.05</b> or newer<br>
        8. <b>ATSAMx7</b> devices require MPLAB<font size="-3"><sup>&reg;</sup></font> XC32 Compiler for
        PIC32 MCUs <b>v2.10</b> or newer<br>
        9. <b>ATSAMA5xx</b> devices require MPLAB<font size="-3"><sup>&reg;</sup></font> XC32 Compiler for
        PIC32 MCUs <b>v2.20</b> or newer<br></p>
      </div>
    </li>

    <li class="Heading0">
      <h1><a name="Install" id="Install">Installation</a></h1>

      <p class="c1">Once installed, the compiler should report its build date as: <tt>August 28 2023</tt></p>

      <p class="c1">If you are using <a href="https://www.microchip.com/mplabx" target=
      "external">MPLAB<font size="-3"><sup>&reg;</sup></font> X IDE</a>, be sure to install MPLAB<font size=
      "-3"><sup>&reg;</sup></font> X v5.50 (or later) before installing this language toolsuite.</p>

      <p class="c1">For detailed installation instructions, please see the <a href=
      "https://www.microchip.com/mplabxclicenseinstall" target="external">compiler installation guide</a>.
      This section is intended to provide a brief overview.</p>

      <p class="c1">To install the <em>MPLAB<font size="-3"><sup>&reg;</sup></font> XC32 Compiler for PIC32
      MCUs</em> tools, perform the following steps:</p>

      <ol class="c3">
        <li>
          <p>Locate the installation program for your host operating system (Windows<font size=
          "-3"><font size="-3"><sup>&reg;</sup></font></font>, Mac, Linux).</p>
        </li>

        <li>
          <p>If you have purchased a workstation compiler license, locate the activation key and have it
          ready for the install process. You may also wish to obtain a <em>free</em> C++ activation key if
          your purchased license includes only C/ASM language support. Visit <a href=
          "https://www.microchip.com/MPLABXCCompilers" target=
          "external">https://www.microchip.com/MPLABXCCompilers</a> for more information on <em>free</em> and
          paid compiler licenses for C and C++.</p>
        </li>

        <li>
          <p>Verify that your computer is connected to the Internet and run the installation program.</p>
        </li>

        <li>
          <p>Follow the directions on the screen. On the final screen of the installer, you will be presented
          with several web links that you can use to activate your license.</p>
        </li>
      </ol>

      <p class="c1">MPLAB X may not be able to automatically locate the installation if it is not installed
      into the default directory.</p>
    </li>

    <li class="Heading0">
      <h1><em><a name="FusaDocument" id="FusaDocument">Functional Safety Manual</a></em></h1>

      <p class="c1">A Functional Safety Manual for the MPLAB<font size="-3"><sup>&reg;</sup></font> XC
      compilers is available in the documentation package when you purchase a functional safety license.</p>
    </li>

    <li class="Heading0">
      <h1><em><a name="Document" id="Document">Compiler Documentation</a></em></h1>

      <p class="c1">The following documents pertain to the MPLAB<font size="-3"><sup>&reg;</sup></font> XC32
      Compiler for PIC32 MCUs. They may be installed in the compiler's doc subdirectory, but you should check
      <strong><a href=
      "https://www.microchip.com/en-us/tools-resources/develop/mplab-xc-compilers/downloads-documentation#XC32D"
      target="external">Microchip's website</a></strong> for the latest revisions.</p>

      <ul class="c5">
        <li><cite><a href="https://onlinedocs.microchip.com/?find=50002799" target=
        "external">MPLAB<font size="-3"><sup>&reg;</sup></font> XC32 C/C++ Compiler User's Guide for PIC32M
        MCUs</a></cite> (DS50002799)</li>

        <li><cite><a href="https://onlinedocs.microchip.com/?find=50002895" target=
        "external">MPLAB<font size="-3"><sup>&reg;</sup></font> XC32 C/C++ Compiler User's Guide for
        PIC32C/SAM MCUs</a></cite> (DS50002895)</li>

        <li><cite><a href=
        "https://www.microchip.com/en-us/tools-resources/develop/mplab-xc-compilers/downloads-documentation#XC32D"
        target="external">MPLAB<font size="-3"><sup>&reg;</sup></font> XC32 C/C++ Compiler User's Guide for
        Embedded Engineers</a></cite>(DS50002509)</li>

        <li><a href="https://onlinedocs.microchip.com/?find=50003209" target="doc"><cite>Microchip Unified
        Standard Library Reference Guide</cite></a> (DS50003209)</li>

        <li><a href=
        "https://ww1.microchip.com/downloads/aemDocuments/documents/DEV/ProductDocuments/UserGuides/MPLAB-ASMLINK32-User-Guide.pdf"
        target="doc"><cite>MPLAB<font size="-3"><sup>&reg;</sup></font> XC32 Assembler, Linker and Utilities
        User's Guide</cite></a> (DS50002186)</li>
      </ul>

      <p class="c1">Additional documentation on the GNU Assembler and Linker is available on the <a href=
      "https://sourceware.org/binutils/docs-2.32/" target="external">GNU Binutils v2.32
      website</a>.</p><a name="newXC32249target" id="newXC32249target"></a>

      <p class="c1">There is also a series of short-form videos describing Microchip Development Tool
      features.<br>
      <iframe width="280" height="158" src="https://www.youtube.com/embed/HDkApCxujec" title=
      "YouTube video player" frameborder="0" allow=
      "accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture"
      allowfullscreen=""></iframe><br>
      The full playlist is <a href="https://www.youtube.com/playlist?list=PLtQdQmNK_0DQE-rI2zybh2xzNA23Fvni4"
      target="external">available here</a>.</p>

      <center>
        <a name="WhatsNew" id="WhatsNew"></a> <font size="+1">[ <a href="#ToC">Table of Contents</a> ] [
        <a href="#Migration">Migration Issues</a> ] [ <a href="#DocUpdate">Documentation Updates</a> ] [
        <a href="#Fixes">Fixed Issues</a> ] [ <a href="#Limits">Known Issues</a> ]</font>
      </center>
    </li>

    <li class="Heading0">
      <h1>What's New</h1>

      <div class="ImportantNote">
        <table summary="IMPORTANT">
          <tr>
            <td>
              <p><strong>IMPORTANT: Upcoming change to <tt>-fno-common</tt> as the default</strong> -- A
              future MPLAB XC32 release will change the default for the C compiler from <tt>-fcommon</tt> to
              <tt>-fno-common</tt>. We recommend changing your projects to use <tt>-fno-common</tt> now to
              prepare for this upcoming change. The <tt>-fno-common</tt> option inhibits the merging of
              tentative definitions by the linker so you get a multiple-definition error if the same variable
              is accidentally defined in more than one compilation unit. In MPLAB X v6.10, you can find this
              option under [ Project Properties &raquo; xc32-gcc &raquo; Option categories: Optimization
              &raquo; Use common tentative definitions: Disable ]. See the <strong><a href=
              "#fno_common_default">Migration Issue</a></strong> section for additional information.</p>
            </td>
          </tr>

          <tr>
            <td>
              <p><strong>NOTE: MPLAB<font size="-3"><sup>&reg;</sup></font> X v6.15 Performance
              Improvement</strong> -- The MPLAB X <strong>v6.15</strong> release introduced a significant
              improvement to the loading speed of MPLAB XC32 output ELF files with DWARF debugging
              information. Download the latest MPLAB X release <a href=
              "https://www.microchip.com/en-us/tools-resources/develop/mplab-x-ide#tabs" target=
              "external">here</a>.</p>
            </td>
          </tr>
        </table>
      </div>

      <ul>
        <li style="list-style: none">
          <h2><a href="#newXC435target" onclick="shoh('newXC435');">New Features in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v4.35</a></h2>

          <div style="display: block;" id="newXC435">
            <ul class="c5">
              <li>
                <p><strong>Runtime-Performance Optimization Heuristics for Cortex-M Thumb-2 code</strong> --
                This release introduces new runtime-performance optimization heuristics. <font color=
                "#A0A0A0" size="-1">(XC32-2459)</font></p>

                <ol>
                  <li>
                    <p>Substitution of a 'load + increment' sequence with a 'load-with-pre-inc' instruction
                    <font color="#A0A0A0" size="-1">(XC32-2460)</font><br>
                    For example, a sequence such as</p>

                    <div class="code panel" style="border-width: 1px; margin: 0px">
                      <div class="codeContent panelContent" style="padding: 4px; margin: 4px">
                        <pre class="codeContent" style="padding: 1px; margin: 1px">
ldrb r2, [r3, #1]
adds r3, #1
</pre>
                      </div>
                    </div>can be rewritten using a single pre-inc instruction such as

                    <div class="code panel" style="border-width: 1px; margin: 0px">
                      <div class="codeContent panelContent" style="padding: 1px; margin: 1px">
                        <pre class="codeContent" style="padding: 4px; margin: 4px">
ldrb.w r2, [r3, #1]!
</pre>
                      </div>
                    </div>This optimization heuristic is enabled at optimization levels <tt>-O2</tt> and
                    <tt>-O3</tt> but can also be controled via the <tt>-mauto-indexing</tt> option.
                  </li>

                  <li>
                    <p>Mark loop-exiting edges as very unlikely. In applications that we have analyzed, loops
                    are often exited via a conditional statement. Since the loop-exit condition is typically
                    the more unlikely case, we now optimize performance for the non-exit case. This
                    optimization heuristic is enabled at <tt>-O2</tt> and <tt>-O3</tt> but can also be
                    controlled via the <tt>-madj-exiting-edge-prob</tt> option. <font color="#A0A0A0" size=
                    "-1">(XC32-2464)</font></p>
                  </li>

                  <li>
                    <p>Rename registers in low-pressure loops. This optimization replaces all uses and
                    defines of a high register (referenced inside a loop) with an unused-in-loop low
                    register. The renaming will allow for more CBZ/CBNZ insnstructions to be generated. This
                    results in a tighter loop. This optimization is enabled at <tt>-O2</tt> and <tt>-O3</tt>
                    but can also be controlled via the <tt>-mloop-rename-registers</tt> option. <font color=
                    "#A0A0A0" size="-1">(XC32-2465)</font></p>
                  </li>

                  <li>
                    <p>Additional reduced register pressure when using loop-invariant motion for the
                    Cortex-M0+ core. Continued improvements in this area improve loop performance
                    specifically for the Cortex-M0+ core. <font color="#A0A0A0" size=
                    "-1">(XC32-2496)</font></p>
                  </li>
                </ol>
              </li>

              <li>
                <p><strong>Code-Size Optimization [ARM] - Improved cost modeling for addressing
                modes</strong> -- The compiler will now more intelligently choose thumb/2 instructions that
                can be encoded in 16 bits rather than 32 bits due to the addressing mode. <font color=
                "#A0A0A0" size="-1">(XC32-2213)</font></p>
              </li>

              <li>
                <p><strong>Faster <tt>memcpy()</tt></strong> -- The default <tt>memcpy()</tt> and related
                string functions from the Standard C Library are now faster for both MIPS and ARM target
                devices. Note that due to this improvement in speed, there is an incremental code-size
                tradeoff. <font color="#A0A0A0" size="-1">(ML-391)</font></p>
              </li>

              <li>
                <p><strong>Improved resizing of dinit section after compression [ARM]</strong> -- After dinit
                compression or merging, the linker can now reclaim more unused flash space for use by the
                application. <font color="#A0A0A0" size="-1">(XC32-2519)</font></p>
              </li>

              <li>
                <p><strong>Assembler Improvements for Cortex-M4 with FPU</strong> -- The assembler now
                accepts the following instruction mnemonics for devices featuring the the Cortex-M4 core with
                FPU:</p>

                <ol>
                  <li><tt><strong>vdiv.f32 sn, sm</strong></tt>&nbsp; &nbsp;<font color="#404040">(short-form
                  syntax)</font>&nbsp;<font color="#A0A0A0" size="-1">(XC32-2507)</font></li>

                  <li><tt><strong>vmov.32 rt, dn[x]</strong></tt> <font color="#A0A0A0" size=
                  "-1">(XC32-2508)</font></li>

                  <li><tt><strong>vpush/vpop {s0-s31}</strong></tt> <font color="#A0A0A0" size=
                  "-1">(XC32-2509)</font></li>
                </ol>
              </li>

              <li>
                <p><strong>Assembler quoted section flags accepted</strong> -- Quoted section flags are now
                fully supported in the assembler for SAM and PIC32C target devices with an Arm Cortex-M/A
                core. The deprecation warning for this feature has been removed. This change is based on the
                feedback from our clients who appreciate quoted section flags when porting code from other
                assemblers. <font color="#A0A0A0" size="-1">(XC32-2520)</font></p>
              </li>

              <li>
                <p><strong>XCLM License Manager upgraded to v3.14</strong> -- The XCLM license manager now
                executes faster on MacOS when running on Apple Silicon.</p>
              </li>

              <li>
                <p><strong>Improved known C++14 issues documentation</strong> -- The <a href="#Limits">Known
                Issues</a> section of this Readme (Release Notes) now describes known issues with C++14
                support. <font color="#A0A0A0" size="-1">(XC32-2518)</font></p>
              </li>
            </ul>
          </div>

          <center>
            <font size="+1">[ <a href="#ToC">Table of Contents</a> ] [ <a href="#Migration">Migration
            Issues</a> ] [ <a href="#DocUpdate">Documentation Updates</a> ] [ <a href="#Fixes">Fixed
            Issues</a> ] [ <a href="#Limits">Known Issues</a> ]</font>
          </center>
        </li>

        <li style="list-style: none">
          <h2><a href="#newXC430target" onclick="shoh('newXC430');">New Features in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v4.30</a></h2>

          <div style="display: block;" id="newXC430">
            <ul class="c5">
              <li>
                <p><strong><a name="SmartIOv3" id="SmartIOv3">Smart-IO Improvements</a></strong> -- The
                existing Smart-IO feature of MPLAB XC32 reduces code size by analyzing your application code
                and providing a reduced-functionality variant of printf/scanf that meets your application
                requirements. The full versions of these functions are large because they support many format
                specifiers. This release further improves code-size reduction by providing additional
                reduced-functionality variants, increasing their granularity. This feature is enabled by
                default but can be disabled with the <tt>-mno-smart-io</tt> or <tt>-msmart-io=0</tt> option.
                Also, see these <a href="#Migration_SmartIO_v3">notes on potential migration issues</a>.
                <font color="#A0A0A0" size="-1">(XC32-2282 &amp; XC32-2270)</font></p>
              </li>

              <li>
                <p><strong>Memory-Usage Report by Module</strong> -- The linker-generated memory-usage
                report, enabled by passing <tt>--report-mem</tt> to the linker, now shows memory usage by
                object-file module (in addition to memory-usage by section/region). This information can be
                useful when you are trying to analyze which modules are consuming flash and/or RAM in your
                application. This report is generated in the map file as well as optionally to
                <tt>stdout</tt> when linking. You can enable this option for your MPLAB X project by opening
                the project properties and going to xc32-ld &raquo; Option categories: "Diagnostics" &raquo;
                Enable "Display memory usage". <font color="#A0A0A0" size="-1">(XC32-1277)</font></p>

                <h4>Simplified Example Report</h4>

                <div class="code panel" style="border-width: 1px; margin: 4px;">
                  <div class="codeContent panelContent">
                    <pre class="codeContent">
<tt>Microchip PIC32 Memory-Usage Report By Module

    text    data     bss     dec     hex    basename                    filename
--------------------------------------------------------------------------------
   52356       0       0   52356    cc84    internal.o               build/pic32mz_w1_curiosity_freertos/.../internal.o
   34552       4    3814   38370    95e2    vco_msi_silvus.o         pic32mzw1.a
       .       .       .       .       .    .                        .
       .       .       .       .       .    .                        .
       0       4       0       4       4    xc32_uart.o              libpic32.a
       0       4       0       4       4    s_lib_ver.o              libm.a
       0       0       1       1       1    crypt_pukcl_functions.o  build/pic32mz_w1_curiosity_freertos/.../crypt_pukcl_functions.o
--------------------------------------------------------------------------------
  709392    1904   65145  776441   bd8f9    dist/pic32mz_w1_curiosity_freertos/.../pic32mz_w1_curiosity_freertos.X.production.elf
</tt>
</pre>
                  </div>
                </div>
              </li>

              <li>
                <p><strong>Selection of Kahan or Newton sqrt() algorithm</strong> -- This release introduces
                a new mechanism to choose the <tt>sqrt()</tt> algorithm. When optimization level -Os is
                passed to xc32-gcc at link time, the Newton algorithm is selected. This results in smaller
                executable code. For all other optimization levels, the Kahan algorithm is selected. This
                results in bigger but faster executable code. The <tt>sqrt()</tt> results for some values
                might differ slightly based on the algorithm chosen, but in both cases, they will be within
                allowed tolerances. <font color="#A0A0A0" size="-1">(XC32-2263)</font></p>
              </li>

              <li>
                <p><strong>Adaptive Calls for ARM Thumb/2</strong> -- The MPLAB XC32 compiler defaults to
                using short, PC-relative function calls. In most cases, these short calls are sufficient to
                cover the entire Flash-memory space, since an Arm Thumb/2 PC-relative branch has a range of
                &plusmn;16 MB. However, when calling a function allocated to RAM or ITCM from Flash (or vice
                versa), this &plusmn;16 MB range may not be sufficient. Normally, you would add the
                <tt>long_call</tt> attribute to your function prototype to tell the compiler that the call's
                target address will be out of range of a short call. However, there may be some cases where
                you do not know in advance if the function being called will be within range. In such cases,
                the linker will now adapt the short call by adding a stub that can reach the target address.
                It will then iterate the best-fit allocation (BFA) process to account for this added stub.
                <em>This adaptation happens automatically and does not require you to modify your code or
                your project.</em></p>This feature is especially useful when calling a precompiled library
                function from a different memory region from where it was allocated.<br>
                <font color="#A0A0A0" size="-1">(XC32-XC32-2447 &amp; XC32-2316 &amp; XC32-2059 &amp;
                XC32-1808 &amp; XC32-1774 &amp; XC32-1546 )</font>
              </li>

              <li>
                <p><strong>Data-Initialization Improvements</strong> -- The MPLAB XC32 v4.20 release
                introduced improvements to the way that data is initialized. These improvements result in
                smaller flash usage for most projects. However, because there were some cases where these
                changes could increase flash usage rather than reduce it, this feature was disabled by
                default. Starting in the v4.30 release, the linker now automatically detects when section
                merging and/or compression will be profitable for your project. In addition, the dinit
                compression heuristic is now applied to the entire application's data rather than on each
                data section, resulting in further improvements to flash usage. This change may increase or
                decrease the startup time of your application. <font color="#A0A0A0" size="-1">(XC32-2422
                &amp; XC32-2341 &amp; XC32-2292 &amp; XC32-2255 &amp; XC32-2223)</font></p>

                <p>Linker options for Dinit Flash Reduction</p>

                <table summary="Dinit flash-reduction linker options">
                  <tr>
                    <td width="30%"><strong><tt>--dinit-compression=0</tt></strong></td>

                    <td>Legacy Data Init</td>
                  </tr>

                  <tr>
                    <td><strong><tt>--dinit-compression=1</tt></strong></td>

                    <td>Merge data-section entries in .dinit when possible</td>
                  </tr>

                  <tr>
                    <td><strong><tt>--dinit-compression=2</tt></strong></td>

                    <td>Optimize entries with repeated values, fall back to 1 for sections that cannot be
                    optimized</td>
                  </tr>

                  <tr>
                    <td><strong><tt>--dinit-compression=3</tt> (default)</strong></td>

                    <td>Enable compression on .dinit section, fall back to level 2 or 1 when compression is
                    not profitable</td>
                  </tr>
                </table>
              </li>

              <li>
                <p><strong>Code-Size Optimization - Reduced Register pressure for Loop Invariant
                Motion</strong> -- Previously, the loop-invariant motion optimization extracted many
                instructions out of a loop. This can sometimes lead to more operands being live at the same
                time and if so, more registers are required. This could lead to additional code size because
                an operation that uses a high-numbered register requires a larger instruction encoding. MPLAB
                XC32 v4.30 now more accurately estimates the registers to be used in a loop so that the
                compiler can more accurately optimize for code size. This change may affect the timing of a
                loop in your application. <font color="#A0A0A0" size="-1">(XC32-2230)</font></p>
              </li>

              <li>
                <p><strong><tt>region</tt> pragma in multiple files with LTO enabled [MIPS]</strong> --
                Previously, using <tt>#pragma region</tt> for a new application-specific memory region was
                not usable when compiling with Link-Time Optimizations. This combination is now allowed.
                <font color="#A0A0A0" size="-1">(XC32-2232)</font></p>
              </li>

              <li>
                <p><strong>Added multilib for the Cortex-A7 core</strong> -- For the SAMA7G5 MPU, we now
                provide a precompiled library variant that can take advantage of the more features of this
                core. Specifically, integer division on this device is now faster. <font color="#A0A0A0"
                size="-1">(XC32-2268)</font></p>
              </li>

              <li>
                <p><strong>New pragmas for default section names</strong> -- This release introduces two new
                pragmas that can be used to specify the default section names for variables and functions in
                your C source unit. While these new pragmas, <tt>default_variable_attributes</tt> and
                <tt>default_function_attributes</tt>, change the default for variables and functions,
                <strong>they do not replace the section attribute</strong>, which should be used to specify
                the section name for specific variables and functions. This mechanism is intended primarily
                to assist in porting code from other toolchains that use this pragma mechanism. We recommend
                that new code use the existing section attribute. <font color="#A0A0A0" size=
                "-1">(XC32-2027)</font></p>

                <p>Note that using the <tt>default_variable_attributes</tt> pragma may cause uninitialized
                and initialized variables to be placed into the same section. This typically results in less
                efficient data-initialization code, which can waste some flash space and also increase
                data-initalization time at application startup. <font color="#A0A0A0" size=
                "-1">(XC32-2492)</font></p>

                <h4>Example Code</h4>

                <div class="code panel" style="border-width: 1px; margin: 4px; padding: 2px;">
                  <div class="codeContent panelContent">
                    <pre class="codeContent">
#include &lt;stdint.h&gt;
  
#pragma default_variable_attributes = @ ".mega64"
#pragma default_function_attributes = @ ".jojika"
  
uint64_t var_0 = 0x10000000EFBEADDE; /* variable placed in section named ".mega64" */
int jak(void)                        /* function placed in section named ".jojika" */
{
    __builtin_software_breakpoint();
}
</pre>
                  </div>
                </div>
              </li>

              <li>
                <p><strong>XCLM 3.12 with workaround for MacOS Ventura USB-dongle issue</strong> -- USB
                Dongle licenses now work as expected on hosts running MacOS Ventura 13. <font color="#A0A0A0"
                size="-1">(XC32-2357)</font></p>
              </li>
            </ul>
          </div>

          <center>
            <font size="+1">[ <a href="#ToC">Table of Contents</a> ] [ <a href="#Migration">Migration
            Issues</a> ] [ <a href="#DocUpdate">Documentation Updates</a> ] [ <a href="#Fixes">Fixed
            Issues</a> ] [ <a href="#Limits">Known Issues</a> ]</font>
          </center>
        </li>

        <li style="list-style: none">
          <h2><a href="#newXC421target" onclick="shoh('newXC421');">New Features in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v4.21</a></h2>

          <div style="display: block;" id="newXC421">
            <ul class="c5">
              <li>
                <p><strong>Bug fix for xc32-bin2hex when generating a large C source file [Arm]</strong> --
                The XC32 v4.20 release introduced a new feature to <a href="#bin2hex-mistral">generate a C
                source file from an ELF file</a>. For larger ELF files, the v4.20 release would have
                generated an incomplete C file. The XC32 v4.21 release fixes this issue. <font color=
                "#A0A0A0" size="-1">(XC32-2319)</font></p>
              </li>

              <li><a><strong>Bug fix for linker error when the <tt>.dinit</tt> section is mapped to a
              <tt>.text</tt> or code section in a custom linker script</strong> -- The XC32 v4.20 release
              introduced a</a> <a href="#dinit-compress">new feature to reduce the flash memory required for
              data initialization</a>. This feature greatly reduces the amount of flash memory required by
              your application, if your application uses a significant amount of initialized data. However,
              when you used a custom linker script to map the linker-generated <tt>.dinit</tt> section to a
              code output section such as <tt>.text</tt>, this could have caused an internal linker error
              referencing "<tt>pic32-dinit.c: in set_dinit_content</tt>". This problem has been fixed in XC32
              v4.21. <font color="#A0A0A0" size="-1">(XC32-2320)</font></li>
            </ul>
          </div>
        </li>

        <li style="list-style: none">
          <h2><a href="#newXC420target" onclick="shoh('newXC420');">New Features in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v4.20</a></h2>

          <div style="display: block;" id="newXC420">
            <ul class="c5">
              <li>
                <p><strong>Microchip Unified Standard C Library for C++ projects</strong> -- This Standard C
                library, introduced for C projects in the XC32 v4.00 release, is now also used as the
                Standard C library for C++ projects. <font color="#A0A0A0" size="-1">(XC32-1778)</font></p>
              </li>

              <li>
                <p><strong>Improved software floating-point library for C++ projects [Arm]</strong> -- This
                smaller and faster floating-point math library, introduced for C projects in the XC32 v4.00
                release, is now also used as the software floating-point library for C++ projects.
                <font color="#A0A0A0" size="-1">(XC32-1778)</font></p>
              </li>

              <li>
                <p><strong><tt>__builtin_software_breakpoint()</tt> for the ARM Instruction Set
                [Arm]</strong> -- The <tt>__builtin_software_breakpoint()</tt> built-in function now works
                when compiling for a Cortex-A target devices in the ARM ISA mode. Previously this function
                worked only when compiling for the the Thumb or Thumb-2 Instruction Set (as used on the
                Cortex-M cores). <font color="#A0A0A0" size="-1">(XC32-1352)</font></p>

                <h4>Usage example</h4>

                <div class="code panel" style="border-width: 1px; margin: 2px;">
                  <div class="codeContent panelContent">
                    <pre class="codeContent">
<tt> int32_t express (int32_t pineapple)
 {
    if (pineapple &lt; 0xB1A23)
    {
      <strong>__builtin_software_breakpoint();</strong>
      return ERROR1337;
    }
    return CORN;
 }</tt>
</pre>
                  </div>
                </div>
              </li>

              <li>
                <p><strong>Code-Size Improvements</strong> -- This release features several new enhancements
                to improve code size when building with optimizations enabled. These enhancements
                include:</p>

                <ul>
                  <li>
                    <a name="dinit-compress" id="dinit-compress"></a>

                    <p><strong>Data-Initialization Template Flash-Usage Improvements</strong> -- As described
                    in the XC32 User's Guides, XC32 uses a linker-generated data-initialization template to
                    copy initialization values from flash to RAM for initialized variables. This same
                    mechanism clears uninitialized variables. This data-init template is generated in an
                    output section named .dinit <font color="#A0A0A0" size="-1">(XC32-1948)</font>.</p>

                    <p>Since the .dinit section contains an initialization template for every <tt>.data</tt>
                    or <tt>.bss</tt> input section, it can grow large when your application has many of these
                    sections. If your application has many modules or uses the <tt>-fdata-sections</tt>
                    option, this can result in many templates.</p>

                    <p>This release of XC32 introduces a new mechanism, <tt>--dinit-compression=1</tt>, that
                    will attempt to merge <tt>.data</tt> sections together into a single .data section. The
                    sections initialized with the same value will be compressed. This typically results in a
                    smaller <tt>.dinit</tt> section and therefore reduced Flash memory usage. It can do the
                    same for <tt>.bss</tt> sections. This feature can be disabled by passing the
                    <tt>--dinit-compression=0</tt> or enabled by passing the <tt>--dinit-compression=1</tt>
                    to xc32-gcc at <em>link time</em>.</p>

                    <p>In our testing on various example applications that use a lot of initialized data, we
                    have seen savings of several KB of flash. However, in applications that do not utilize
                    initialized data, this option can increase code size by approximately 140 bytes due to
                    added code required to decompress the section. We recommend experimenting with
                    <tt>--dinit-compression=0</tt> and <tt>--dinit-compression=1</tt> to see which option
                    works best for your particular application.</p>
                  </li>

                  <li><strong>Tuning of function inlining decisions</strong> -- XC32's function inlining
                  mechanisms will now make more intelligent decisions about when to inline a function when
                  optimizing for size. <font color="#A0A0A0" size="-1">(XC32-2079, XC32-2083,
                  XC32-2095)</font></li>

                  <li>
                    <p><strong>Improved Store Merging</strong> -- The Store Merging optimization can now find
                    additional cases where consecutive byte loads &amp; stores can be merged into a single
                    32-bit load / store. In addition, an alignment restriction on store merging has been
                    relaxed when allowed on the target device. <font color="#A0A0A0" size="-1">(XC32-1996,
                    XC32-2022)</font></p>
                  </li>

                  <li>
                    <p><strong>Immediate-Offset addressing optimization [Arm]</strong> -- Added a new
                    optimization to reduce the immediate-offset value for load / store instructions that use
                    the <tt>[areg, #imm_offset]</tt> addressing mode. <em>This option is disabled by
                    default.</em> Use the compiler's <tt>-mopt-imm-offset</tt> option to enable it for your
                    application.<font color="#A0A0A0" size="-1">(XC32-1841)</font></p>
                  </li>

                  <li>
                    <p><strong>Avoid negative immediate offsets [Arm]</strong> -- The induction variable
                    optimizations have been improved to avoid negative offsets as a negative offset requires
                    a 32-bit instruction encoding, while a positive offset can typically use a 16-bit
                    encoding. In addition, the instruction scheduler has also been improved to avoid
                    instructions using a negative immediate offset. <font color="#A0A0A0" size=
                    "-1">(XC32-2046, XC32-2084, XC32-2187)</font></p>
                  </li>

                  <li>
                    <p><strong>Tuned <tt>-Os</tt> optimization level</strong> -- The <tt>-Os</tt> (Optimize
                    for size) optimization level has been tuned to more aggressively optimize for size
                    specifically for Harmony-based projects. <font color="#A0A0A0" size=
                    "-1">(XC32-2090)</font></p>
                  </li>

                  <li>
                    <p><strong>Continued reduction in the software floating-point math library [Arm]</strong>
                    -- The math library introduced in XC32 v4.00 has been further improved for incremental
                    code-size reduction. <font color="#A0A0A0" size="-1">(XC32-2096)</font></p>

                    <ul>
                      <li>
                        <p><strong>New double-precision <tt>sqrt()</tt> for Cortex-M [Arm]</strong> -- The
                        double-precision <tt>sqrt()</tt> function for the Cortex-M family of devices now uses
                        the Newton algorithm for square root rather than the Kahan algorithm used in XC32
                        v4.00, v4.09, and v4.10. The Newton algorithm is smaller and typically faster than
                        the Kahan algorithm. This implementation of Newton's algorithm initially guesses that
                        the square root of n is n and iteratively refines that guess until it is within an
                        allowed tolerance. This method of calculation typically yields an answer faster
                        albeit with a smaller number of decimal digits. <font color="#A0A0A0" size=
                        "-1">(XC32-1945)</font></p>
                      </li>
                    </ul>
                  </li>
                </ul>
              </li>

              <li>
                <a name="bin2hex-mistral" id="bin2hex-mistral"></a>

                <p><strong>xc32-bin2hex generation of C source [Arm]</strong> -- The xc32-bin2hex tool can
                now optionally generate the image into a C source file. This feature can be useful when one
                application needs to load the image of another application into RAM. Once such use case would
                be for a multicore device where one or more of the cores executes out of SRAM. For the
                multi-core image use case, the image from the application executing out of SRAM could be
                packaged into the flash image of the other core. <font color="#A0A0A0" size="-1">(XC32-2060,
                XC32-2228)</font></p>

                <p>New xc32-bin2hex command-line options:</p>

                <ul>
                  <li><tt>-I, --image</tt> &lt;elf-file&gt;</li>

                  <li style="list-style: none; display: inline">
                    <ul>
                      <li>Generate .c and .h files rather than an Intel hex file. Specify the name of an ELF
                      executable to generate .c and .h files. The generated .c and .h files will be named
                      after executable unless you specify another name with <tt>--image-generated-c</tt>
                      and/or <tt>--image-generated-h</tt>. The generated .c file will contain the
                      secondary-core image and optionally helper functions to copy the secondary image to its
                      target memory address. The generated .h file may contain function prototypes and struct
                      definitions .</li>
                    </ul>
                  </li>

                  <li><tt>-M, --image-copy-mode</tt> &lt;mode&gt;, where &lt;mode&gt; is <tt>auto</tt> or
                  <tt>manual</tt></li>

                  <li style="list-style: none; display: inline">
                    <ul>
                      <li>Pass auto or manual in lowercase. This option must be used in conjunction with the
                      <tt>--image</tt> option.</li>

                      <li style="list-style: none; display: inline">
                        <ul>
                          <li><strong><tt>auto</tt></strong> is set by default if this option is not
                          specified and indicates that the standard data-init mechanism will copy the image
                          to SRAM. When using the auto mode, you may need to configure the secondary core
                          before the data-initialization occurs. In this case, the <a href=
                          "https://onlinedocs.microchip.com/pr/GUID-BE362C91-6400-481F-9D86-10A1C40CA77C-en-US-1/index.html?GUID-6AFF7D6D-3488-45EC-BD5B-199158DDF791"
                          target="external"><tt>__on_reset()</tt> hook called from the default device startup
                          code</a> may be useful. In your primary-core project, you can provide an
                          implementation of this function that performs the necessary configuration of the
                          secondary core.</li>

                          <li><strong><tt>manual</tt></strong> mode means only the contents of the secondary
                          core image are generated, thus the application code is responsible for copying the
                          secondary image contents to its relevant memory. The generated .h file contains
                          function prototypes and a struct definition that can be used for the manual
                          copy.</li>
                        </ul>
                      </li>
                    </ul>
                  </li>

                  <li><tt>-A, --image-offset</tt> &lt;addr-offset&gt;</li>

                  <li style="list-style: none; display: inline">
                    <ul>
                      <li>Specify the address offset translation from the secondary core to the primary code.
                      This option must be used in conjunction with the <tt>--image</tt> option.</li>
                    </ul>
                  </li>

                  <li><tt>-C, --image-generated-c</tt> &lt;path&gt;</li>

                  <li style="list-style: none; display: inline">
                    <ul>
                      <li>Pass a filename or path. Specify the filename of a .c file to generate for the
                      <tt>--image</tt> option. This option must be used in conjunction with the
                      <tt>--image</tt> option.</li>
                    </ul>
                  </li>

                  <li><tt>-H, --image-generated-h</tt> &lt;path&gt;</li>

                  <li style="list-style: none; display: inline">
                    <ul>
                      <li>Pass a filename or path. Specify the filename of a .h file to generate for the
                      <tt>--image</tt> option. This option must be used in conjunction with the
                      <tt>--image</tt> option.</li>
                    </ul>
                  </li>
                </ul>

                <p>You can then add the generated source file from the secondary core image to the project
                for the primary core.</p>
              </li>

              <li>
                <p><strong>Compile-Time Improvements</strong> -- Large projects with many C or C++ source
                files now compile faster. The performance improvement is most noticeable on Linux, but you
                should also see improvements on MacOS and Windows. <font color="#A0A0A0" size=
                "-1">(XC32-2220, XC32-2173)</font></p>
              </li>

              <li>
                <p><strong>Improved access to data-init for devices with no Flash memory</strong> -- Some
                devices that do not use Flash memory may still need the data-initialization mechanism. You
                can now specify the linker option <tt>--data-init</tt> for these cases.</p>
              </li>

              <li>
                <p><strong>Version string now consistent</strong> -- The version string printed using the
                <tt>--version</tt> option is now more consistent between the PIC32C and PIC32M compilation
                drivers. <font color="#A0A0A0" size="-1">(XC32-1917)</font></p>
              </li>

              <li>
                <p><strong>Improved code size and performance for <tt>sqrt()</tt> [MIPS]</strong> --
                <em>(This improvement was made in the XC32 v4.00 release, but was erroneously omitted from
                the v4.00 release notes.)</em> Repeated calls to the <tt>sqrt()</tt> function on MIPS targets
                that pass the same parameter value can now be optimized. Instead of repeatedly re-calculating
                the return value, the generated code can now re-use the previously calculated result.
                <font color="#A0A0A0" size="-1">(XC32-1821)</font></p>
              </li>

              <li>
                <p><strong>MPLAB Analysis Tool Suite</strong> -- The MPLAB Code Coverage tool is now part of
                the MPLAB Analysis ToolSuite. For more information: <a href=
                "https://www.microchip.com/en-us/tools-resources/qualify/mplab-analysis-tool-suite" target=
                "coverage">https://www.microchip.com/en-us/tools-resources/qualify/mplab-analysis-tool-suite</a></p>
              </li>
            </ul>
          </div>
        </li>

        <li style="list-style: none">
          <h2><em><a href="#newXC410target" onclick="shoh('newXC410');">New Features in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v4.10</a></em></h2>

          <div style="display: block;" id="newXC410">
            <ul class="c5">
              <li>
                <p><strong>Backwards compatibility for <tt>stdin</tt> with <tt>_mon_getc()</tt></strong> --
                The preferred way to handle stdout/stdin with the Microchip Unified Standard C Library
                introduced with MPLAB XC32 v4.00 is to provide a application-specific <tt>write()/read()</tt>
                routines. We <em>strongly encourage</em> you to migrate to this new preferred mechanism in
                your application as described <a href=
                "https://onlinedocs.microchip.com/pr/GUID-07E1F2AB-C1A0-411C-966F-8738802C42B9-en-US-1/index.html?GUID-0194E372-D2AE-4E25-BCB7-42426D234F6C"
                target="doc">here</a>. However, this release introduces a stub implementation of
                <tt>read()</tt> that calls <tt>_mon_getc()</tt>, so that applications written for the legacy
                <tt>_mon_getc()</tt> mechanism will continue to work as intended. <font color="#A0A0A0" size=
                "-1">(XC32-1966, XC32-1943)</font></p>
              </li>

              <li>
                <p><strong>Improved ELF load times in MPLAB X [MIPS]</strong> -- This release introduces a
                new default command-line option <tt>-feliminate-unused-debug-symbols</tt>. This option causes
                the compiler to produce only debugging information for symbols that are actually used in the
                C/C++ source file, which can result in less debugging information to be loaded into MPLAB X.
                The improvement is mainly evident for PIC32M target devices, where the xc.h and processor
                header files may contain a lot of structs for the peripheral registers. <font color="#A0A0A0"
                size="-1">(XC32-1971, XC32-2044)</font></p>
              </li>

              <li>
                <p><strong>Combining Initialized and Uninitialized variables in the same section
                [Arm]</strong> -- The compiler and linker now allow combining initialized (data) and
                uninitialized (bss) variables into the same output section. Generally, keeping data and bss
                in separate sections will result in a smaller image size. However, combining them into a
                single section can be convenient when configuring a Memory Protection Unit (MPU) on some
                target devices. When using this feature, ensure that your variables are initialized as you
                expect after entering <tt>main()</tt>. <font color="#A0A0A0" size="-1">(XC32-1886)</font></p>
              </li>

              <li>
                <p><strong>Byte Addressable <tt>config</tt> pragma [Arm]</strong> -- Some new target devices
                use configuration regions (also called "config bits") that must be addressed at the byte
                level instead of the word level (4-byte memory regions). The config pragma has been updated
                to support config bytes in addition to config words. When using the config pragma, as an
                application developer, you must ensure that your expected config-bit values, as specified in
                your code, are properly reflected in the MPLAB X config-bit window after building and loading
                the project. <font color="#A0A0A0" size="-1">(XC32-1973)</font></p>
              </li>

              <li>
                <p><strong>Arm ISA precompiled libraries for Cortex-A5 &amp; A7 target MPUs</strong> --
                Previously XC32 always used the Thumb2 ISA for the precompiled libraries for these target
                MPUs. Arm ISA versions of these libraries are now available. Select the library ISA by
                passing <tt>-marm</tt> or <tt>-mthumb</tt> to xc32-gcc at link time. <font color="#A0A0A0"
                size="-1">XC32-2081</font></p>
              </li>

              <li>
                <p><strong>Support for Cortex-M33 with FPU [Arm]</strong> - The toolchain now supports
                building projects for target devices featuring the Cortex-M33 core with an FPU. This support
                was previous introduced in v4.09 for only Functional Safety applications built with the
                Functional Safety release toolchain. <font color="#A0A0A0" size="-1">(XC32-1994)</font></p>
              </li>

              <li>
                <p><strong>Pure Code [Arm]</strong> -- The toolchain adds a new <tt>-mpure-code</tt> compiler
                option for Arm Cortex-M23 and Cortex-M0+ based target devices. This support was previous
                introduced in v4.09 for only Functional Safety applications built with the Functional Safety
                release toolchain. See <a href="#PureCode">these notes</a> for important information about
                this new feature. <font color="#A0A0A0" size="-1">(XC32-1791)</font></p>
              </li>
            </ul>
          </div>
        </li>

        <li style="list-style: none">
          <h2><a href="#newXC409target" onclick="shoh('newXC409');">New Features in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v4.09 (Functional Safety Release)</a></h2>

          <div style="display: block;" id="newXC409">
            <ul class="c5">
              <li>
                <p><strong>Functional Safety</strong> -- The v4.09 release of the Microchip MPLAB&reg; XC32
                Compiler is a <a href="https://www.microchip.com/en-us/solutions/functional-safety" target=
                "external">functional safety</a> compiler. As a functional safety compiler, this compile
                release requires a functional safety license in order to operate. Once activated, all
                optimization levels and compiler features are available. See the Functional Safety Manual,
                provided in the documentation package available when you purchase a functional safety
                license, for more information. <em>Also see the release notes packaged with MPLAB XC32 v4.09
                (FuSa).</em> <font color="#A0A0A0" size="-1">(XC32-1947, XC32-1964)</font></p>
              </li>

              <li>
                <p><strong>Network Server License</strong> --The v4.09 release of the MPLAB XC Functional
                Safety Compiler supports the Network Server License. <font color="#A0A0A0" size=
                "-1">(XCLM-176, XC32-1983)</font></p>
              </li>

              <li>
                <a name="CortexM33" id="CortexM33"></a>

                <p><strong>Support for Cortex-M33 with FPU</strong> - The toolchain now supports building
                projects for target devices featuring the Cortex-M33 core with an FPU. <font color="#A0A0A0"
                size="-1">(XC32-1994)</font></p>
              </li>

              <li>
                <a name="PureCode" id="PureCode"></a>

                <p><strong>Pure Code [Arm]</strong> -- This release introduces the <tt>-mpure-code</tt>
                compiler option for Arm Cortex-M23 and Cortex-M0+ based target devices. This option instructs
                the compiler to not allow constant data to be placed in a code section. When combined with
                eXecute-Only Memory (XOM) on a supported target device, this feature can help protect your
                firmware from 3rd parties attempting to steal or reverse engineer the firmware. Consult your
                specific target device's datasheet to determine whether your target device supports XOM and
                for more information on its usage.</p>

                <p>To map the compiler-generated pure-code input section to an XOM memory region, use a
                custom linker script to map the input section to a new output section. Then, map the output
                section to the desired memory region. For example:</p>

                <p><tt>SECTIONS<br>
                {<br>
                &nbsp;&nbsp;.purecode :<br>
                &nbsp;&nbsp;{<br>
                &nbsp;&nbsp;&nbsp;&nbsp;INPUT_SECTION_FLAGS (SHF_ARM_PURECODE) *(.text .text.*)<br>
                &nbsp;&nbsp;} &gt; purecode_memory<br>
                }</tt></p>

                <p>In this example, input sections matching the name <tt>.text</tt> or <tt>.text.*</tt> with
                the <tt>SHF_ARM_PURCODE</tt> section flag set, will be placed in the <tt>.purecode</tt>
                output section. That <tt>.purecode</tt> output section will be mapped to a memory region
                named <tt>purecode_memory</tt>, which must have previously been defined using the
                <tt>MEMORY</tt> command. For more information on linker scripts, see the "MPLAB XC32
                Assembler, Linker, and Utilities User's Guide" (DS50002186).</p>

                <p>Because longer instruction sequences are required to access constant data, using this
                option will <em>increase code size</em> and also timing of the code that accesses the
                constant data. When enabling this option, be sure to verify that the increased code for
                constant-data access still meets your application's timing requirements. <font color=
                "#A0A0A0" size="-1">(XC32-1791)</font></p>

                <div class="ImportantNote">
                  <table summary="IMPORTANT">
                    <tr>
                      <td>
                        <p><strong>NOTE 1:</strong> The precompiled libraries provided with MPLAB XC32, such
                        as the Standard C library, are not built for Pure Code. Do not map these functions to
                        an eXecute-Only Memory (XOM) region in your application linker script.</p>
                      </td>
                    </tr>

                    <tr>
                      <td>
                        <p><strong>NOTE 2:</strong> Microchip recommends against combining the
                        <tt>-mpure-code</tt> option with the <tt>-ffunction-sections</tt> option. With this
                        combination of options, the compiler-generated code will still be correct, but the
                        generated input section will be named according to the rules of the
                        <tt>-ffunction-sections</tt> option, making it more difficult to map to an
                        eXecute-Only Memory (XOM) region in a custom linker script. In this case, you can't
                        rely on the <tt>SHF_ARM_PURECODE</tt> flag; Map the section by name instead.</p>
                      </td>
                    </tr>

                    <tr>
                      <td>
                        <p><strong>NOTE 3:</strong> Take care when combining the <tt>-mpure-code</tt> option
                        with function attributes that may directly or indirectly affect the placement of the
                        function. These function attributes include <tt>tcm</tt>, <tt>ramfunc</tt>,
                        <tt>address()</tt>, <tt>always_inline</tt>, &amp; others. In this case, map the
                        section by name in the custom linker script rather than using the
                        <tt>SHF_ARM_PURECODE</tt> section flag. These attributes will work as designed, but
                        you may inadvertently subvert your efforts to protect your firmware.</p>
                      </td>
                    </tr>

                    <tr>
                      <td>
                        <p><strong>NOTE 4:</strong> When combining <tt>-mpure-code</tt> with the procedural
                        abstraction optimization (<tt>-mpa</tt>), keep in mind that instruction sequences may
                        be abstracted out of the pure-code section. The generated code will still be separate
                        from constant data, but the input section will need to be mapped appropriately in a
                        custom linker script.</p>
                      </td>
                    </tr>

                    <tr>
                      <td>
                        <p><strong>NOTE 5:</strong> The <tt>-mpure-code</tt> feature should be used when
                        compiling for a target device featuring only the Cortex-M23 or Cortex-M0+ core. In
                        addition, this feature is currently not available when using the MPLAB Code Coverage
                        feature. You will get an error from the compiler indicating that these options are
                        not compatible. <font color="#A0A0A0" size="-1">(XC32-1984)</font></p>
                      </td>
                    </tr>
                  </table>
                </div>
              </li>
            </ul>
          </div>
        </li>

        <li style="list-style: none">
          <h2><a href="#newXC400target" onclick="shoh('newXC400');">New Features in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v4.00</a></h2>

          <div style="display: block;" id="newXC400">
            <ul class="c5">
              <li>
                <p><strong>C99 Standard</strong> -- MPLAB<font size="-3"><sup>&reg;</sup></font> XC32 is now
                C99 compliant. Some exclusions for C99 features that do not apply to bare-metal embedded
                systems apply. Also some extensions to the language standard are enabled, allowing for
                improved ease of use when developing for Microchip microcontrollers, microprocessors, and
                embedded controllers. See the MPLAB XC32 User's Guides [<a href=
                "https://onlinedocs.microchip.com/?find=DS50002799" target="external">PIC32M</a> | <a href=
                "https://onlinedocs.microchip.com/?find=DS50002895" target="external">SAM/PIC32C</a>] for
                more information on these features. <font color="#A0A0A0" size="-1">(XC32-1725)</font></p>
              </li>

              <li>
                <p><strong>Microchip Unified Standard C Library</strong> -- All Microchip MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC Compilers now share a Microchip Unified Standard C Library.
                This change makes the library implementation uniform across all architectures supported by
                the MPLAB XC compilers. The library is a Microchip customized version of the MUSL
                LibC.</p>Information on the standard functions in this library can be found in the
                <em>Microchip Unified Standard Library Reference Guide</em>. Check <a href=
                "https://www.microchip.com/mplab/compilers" target=
                "external">https://www.microchip.com/mplab/compilers</a> for the current document revision.

                <p>This library will be linked when compiling and linking a C-only project with
                <tt>xc32-gcc</tt>. When you build an application that contains C++ code with
                <tt>xc32-g++</tt>, the Newlib Standard C library will be linked. A future XC32 release will
                switch from Newlib to the new Unified Library. <font color="#A0A0A0" size="-1">(XC32-1724,
                XC32-1725, XC32-1746)</font></p>

                <div class="ImportantNote">
                  <table summary="IMPORTANT">
                    <tr>
                      <td>
                        <p><strong>NOTE:</strong> Some <em>non-standard</em> functions and macros are not
                        available in the new Standard C Library. Application code written to use these
                        non-standard functions/macros must be updated to provide their own
                        implementation.</p>

                        <p>In addition, <em>non-standard</em> header files have been removed. Namely, many
                        files in the <tt>sys</tt> and <tt>machine</tt> subdirectories have been removed.
                        Where possible, use the header files specified in the official C standard.</p>
                      </td>
                    </tr>
                  </table>
                </div>
              </li>

              <li>
                <p><strong>Improved software floating-point library [Arm]</strong> -- This XC32 release
                introduces a new floating-point arithmetic library for Cortex-M targets that do not feature a
                hardware Floating-Point Unit (FPU). This library is highly optimized for small code size and
                increased execution performance on bare-metal embedded systems. You will see this improvement
                on C projects. Improvements on C++ projects will be added in a future release. <font color=
                "#A0A0A0" size="-1">(XC32-1750)</font></p>

                <div class="ImportantNote">
                  <table summary="IMPORTANT">
                    <tr>
                      <td>
                        <p><strong>NOTE:</strong> Because of this new floating-point library, many functions,
                        such as but not limited to the exp, log, and trig functions, may return a slightly
                        different but accurate result.</p>

                        <p>In addition, the library provides functions compliant with the Arm runtime AEABI,
                        but these functions should not be called directly by your application code. The
                        compiler automatically generates calls to these functions.</p>
                      </td>
                    </tr>
                  </table>
                </div>
              </li>

              <li>
                <p><strong>Procedural Abstraction Code-Size Optimization Improvements</strong> -- This
                release features improvements to the Procedural Abstraction code-size optimization (which is
                enabled with the <tt>-mpa</tt> compiler option). The PA optimization is now: <font color=
                "#A0A0A0" size="-1">(XC32-1715, XC32-1558, XC32-1759, XC32-1559)</font></p>

                <ul>
                  <li>useable when linking with Response Files,</li>

                  <li>compatible with the Link-Time Optimization (<tt>-flto</tt>) feature enabled. Combine
                  LTO with PA for reduced code size, and</li>

                  <li>disable-able at the function level using a new <tt>nopa</tt> function attribute (e.g.
                  <tt>void __attribute__((nopa)) f1 (void) {}</tt>).</li>
                </ul>

                <p>The procedural abstraction optimization typically improves code size at the cost of some
                runtime performance. Verify that the runtime performance meets your application's timing
                constraints.</p>
              </li>

              <li>
                <p><strong>Fully qualified config pragma [Arm]</strong> -- The config pragma now allows you
                to optionally specify the fully qualified name of a config bitfield. This helps in cases
                where specifying the bitfield name only would be ambiguous. Existing Device Family Packs
                (DFPs) and projects are not affected. However for devices where a bitfield name is not
                unique, the compiler will now emit an error indicating the the fully qualified name is
                required.</p>

                <p>For example, there is a config word called <tt>ASEQNUM</tt> at both <tt>0x0A00_0020</tt>
                and <tt>0x0A00_8020</tt>. Using the old <tt>#pragma config ASEQNUM</tt> would be ambiguous as
                to which address should be programmed. With the new fully qualified names, you would specify
                them separately as:<br>
                <tt>&nbsp;&nbsp;&nbsp;#pragma config FUSES_USERCFG<strong>1</strong>_FSEQ_ASEQNUM</tt><br>
                <tt>&nbsp;&nbsp;&nbsp;#pragma config
                FUSES_USERCFG<strong>2</strong>_FSEQ_ASEQNUM</tt><br></p>

                <p>If the old format was specified, the compiler error would also generate fix-it hints and
                appear as follows:</p><tt>&nbsp;&nbsp;&nbsp;fully_qualified_config_pragmas.c:1:9: error:
                unknown configuration setting: 'ASEQNUM'<br>
                &nbsp;&nbsp;&nbsp;fully_qualified_config_pragmas.c:1:9: note: Did you mean:
                'FUSES_USERCFG2_AFSEQ_ASEQNUM' with word address of 0xa008020?<br>
                &nbsp;&nbsp;&nbsp;fully_qualified_config_pragmas.c:1:9: note: Or maybe :
                'FUSES_USERCFG1_AFSEQ_ASEQNUM' with word address of 0xa000020?</tt>

                <p>The Configuration-Bit Window in a future release of MPLAB X will generate these new fully
                qualified names when it can detect that the bitfield-only names would be ambiguous.
                <font color="#A0A0A0" size="-1">(XC32-1731)</font></p>
              </li>

              <li>
                <p><strong>Improved code size and performance for <tt>sqrt()</tt> [MIPS]</strong> -- Repeated
                calls to the <tt>sqrt()</tt> function on MIPS targets that pass the same parameter value can
                now be optimized. Instead of repeatedly re-calculating the return value, the generated code
                can now re-use the previously calculated result. <em>(This improvement was made in the XC32
                v4.00 release, but was erroneosly omitted from the v4.00 release notes.)</em><font color=
                "#A0A0A0" size="-1">(XC32-1821)</font></p>
              </li>
            </ul>
          </div>
        </li>

        <li style="list-style: none">
          <h2><a href="#newXC301target" onclick="shoh('newXC301');">New Features in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v3.01</a></h2>

          <div style="display: block;" id="newXC301">
            <ul class="c5">
              <li>
                <p><strong>Support for the LAN9255</strong> -- This release features required changes for the
                <a href="https://www.microchip.com/wwwproducts/en/LAN9255" target="external">LAN9255</a>
                EtherCAT Device with an integrated Cortex-M4 with FPU Microcontroller. To build a project for
                this device, download and use the corresponding Device Family Pack using the MPLAB X packs
                manager. <font color="#A0A0A0" size="-1">(BUS-64301)</font></p>
              </li>
            </ul>
          </div>
        </li>

        <li style="list-style: none">
          <h2><a href="#newXC300target" onclick="shoh('newXC300');">New Features in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v3.00</a></h2>

          <div style="display: block;" id="newXC300">
            <ul class="c5">
              <li>
                <p><strong>Upgrade to GCC and Binutils base technology [Arm][MIPS]</strong> -- The MPLAB XC32
                compiler is now based on the GNU Compiler Collection (GCC) v8.3.1 and Binutils v2.32 for both
                MIPS-based and Arm-based targets. This is an update that may affect backwards compatibility
                in some cases. <font color="#A0A0A0" size="-1">(XC32-1229, XC32-1336, XC32-1229, XC32-1312,
                XC32-1270, XC32-1307)</font></p>

                <p>Most applications will see an improvement in both reduced code size and increased runtime
                performance. Verify that the increased runtime performance meets your application's timing
                requirements and that your application does not have hidden dependencies on timing that is
                negatively impacted by this improvement in the compiler.</p>

                <div class="ImportantNote">
                  <table summary="IMPORTANT">
                    <tr>
                      <td>
                        <p><strong>NOTE:</strong> See the <a href="#Migration"><strong>Migration
                        Issues</strong></a> section for important information that may affect your
                        application.</p>
                      </td>
                    </tr>
                  </table>
                </div>
              </li>

              <li>
                <p><strong><em>IMPORTANT</em>: The <tt>double</tt> type is now a 64-bit floating-point type
                [MIPS]</strong> -- This release of XC32 changes the <tt>double</tt> type to be 64 bits wide.
                To use a reduced-precision 32-bit floating-point type, convert your code to use the
                <tt>float</tt> type instead. <em>The <tt>-fshort-double</tt> option is no longer
                available.</em> It was deprecated for several XC32 releases.</p>
              </li>

              <li>
                <p><strong>Stack-Usage Guidance [Arm][MIPS]</strong> -- MPLAB XC32 now provides a feature to
                estimate the stack size required by an application. This estimate is based on static analysis
                of the application. The linker generates a human-readable report that you can use to
                determine an appropriate amount of data RAM to reserve for the stack. See the <a href=
                "#DocUpdate"><strong>Documentation Updates</strong></a> section for important information on
                how to use this feature effectively. <font color="#A0A0A0" size="-1">(XC32-1436)</font></p>
              </li>

              <li>
                <p><strong><tt>ramfunc</tt> Function Attribute [Arm]</strong> -- This <tt>ramfunc</tt>
                function attribute is now available for SAM and PIC32C (Arm) target devices. (It was
                previously available only for PIC32M (MIPS) target devices.) This attribute causes the
                function to be located in RAM rather than Flash on devices that normally execute from Flash.
                The compiler's default startup code uses the data-initialization template to copy the code
                from Flash to RAM at startup. Since RAM on most devices is out of address range for a call
                from flash, combine this attribute with the <tt>long_call</tt> when calling a ramfunc
                function from a flash function and vice versa. The <tt>sys/attribs.h</tt> header file
                provides a <tt>__longramfunc__</tt> macro that is useful for this purpose.</p>

                <p>Using this attribute to place a function in RAM rather than Flash can increase code size
                as well as startup time, as these functions are copied from Flash to RAM at startup. It may
                also have an impact on runtime performance, depending on your target device. Verify that your
                application meets your startup timing constraints. Also verify that the increased runtime
                performance meets your application's timing requirements and that your application does not
                have hidden dependencies on timing that is negatively impacted by this improvement in the
                compiler. <font color="#A0A0A0" size="-1">(XC32-1317)</font></p>
              </li>

              <li>
                <p><strong>C++ Application Binary Interface correction [Arm]</strong> -- Earlier releases of
                XC32 v2.xx were affected by a bug that affects conformance to the <a href=
                "http://infocenter.arm.com/help/topic/com.arm.doc.ihi0042e/IHI0042E_aapcs.pdf" target=
                "arm">Arm Architecture Procedure Call Standard</a> (AAPCS). The bug affects some C++ code
                where class objects are passed by value to functions and could result in incorrect or
                inconsistent code being generated. This is an ABI change. The compiler will emit a diagnostic
                note for code that might be affected. <em>IMPORTANT:</em> This means that object-file
                compatibility will break for C++ projects. Object files and libraries that use C++ will need
                to be recompiled from C++ source code using this compiler release. This code must also be
                re-validated in your application. <font color="#A0A0A0" size="-1">(XC32-1312)</font></p>
              </li>

              <li>
                <p><strong>C++11 Standard C++ Library Support [MIPS]</strong> -- The Standard C++ Library for
                MIPS is now based on the GNU C++ Library rather than Dinkumware and it support C++11
                features. The Standard C++ Library is now more consistent between MIPS and Arm based target
                devices. <font color="#A0A0A0" size="-1">(XC32-1554)</font></p>
              </li>

              <li>
                <p><strong>Standard C++ Library <em>without</em> C++ Exception and Runtime Type
                Information</strong> -- If your C++ application does not require support for C++ exceptions
                (<tt>-fno-exceptions</tt>) and Runtime Type Information (<tt>-fno-rtti</tt>), disable these
                features in your MPLAB X project properties. Starting with XC32 v3.00, these features will
                also be removed from the Standard C++ Library, resulting in a smaller and faster application
                image. Verify that this improved performance does not cause issues due to timing dependencies
                in your application. <font color="#A0A0A0" size="-1">(XC32-1554)</font></p>
              </li>

              <li>
                <p><strong>Improved code diagnostics [Arm][MIPS]</strong> -- The compiler will now detect and
                emit warnings for several suspicious constructs, such as (but not limited to): <font color=
                "#A0A0A0" size="-1">(XC32-1229, XC32-1336, XC32-1229, XC32-1294, XC32-1375)</font></p>

                <ul>
                  <li>Enabled with <tt>-Wall</tt>

                    <ul>
                      <li><tt>-Wmultistatement-macros</tt> - Warns for unsafe macro expansion as a body of a
                      statement such as if, else, while, switch, or for</li>

                      <li><tt>-Wsizeof-pointer-div</tt> - Warns for suspicious divisions of the size of a
                      pointer by the size of the elements it points to, which looks like the usual way to
                      compute the array size but won't work out correctly with pointers.</li>

                      <li><tt>-Warray-bounds</tt> - When combined with <tt>-O2</tt> or greater, warns for
                      many instances of out-of-bounds array indices and pointer offsets. This feature cannot
                      detect all cases.</li>
                    </ul>
                  </li>
                </ul>
              </li>

              <li>
                <p><strong>Fix-It Hints</strong> - The compiler now emits new fix-it hints. For instance, the
                compiler will emit a more useful diagnostic message for missing semicolons and missing
                standard C header-file includes. It will also provide more helpful information for missing
                parenthesis and braces. <font color="#A0A0A0" size="-1">(XC32-1229, XC32-1336,
                XC32-1229)</font></p>
              </li>
            </ul>
          </div>
        </li>

        <li style="list-style: none">
          <p><a href="#hide_old_whats_new" onclick="shoh('old_whats_new');">[Show/Hide older
          releases]</a></p>

          <div style="display: none;" id="old_whats_new">
            <ul>
              <li style="list-style: none">
                <h2><a href="#newXC250target" onclick="shoh('newXC250');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v2.50</a></h2>

                <div style="display: block;" id="newXC250">
                  <ul class="c5">
                    <li>
                      <p><strong>Stack Smashing Protector for Arm targets [Arm]</strong> -- "Smashing the
                      stack" is a type of security attack that attempts to corrupt the execution stack by
                      writing past the end of a local buffer array. The Stack Smashing Protector (SSP)
                      compiler feature helps detect a stack buffer overrun through runtime detection of
                      changes to a secret value. The feature helps the application developer to identify such
                      application bugs and vulnerabilities and it also helps mitigate against stack-smashing
                      security attacks. See the <a href="#DocUpdate">Documentation Updates</a> section for
                      further information on this feature. <font color="#A0A0A0" size=
                      "-1">(XC32-1266)</font></p>

                      <p>When functions are instrumented using this feature, both code size and execution
                      time increases. Verify that the increased execution time meets your application's
                      timing constraints.</p>
                    </li>

                    <li>
                      <p><strong>Path to Linker Script in use</strong> -- Upon linking your project, the
                      linker now prints an informative message indicating the linker script that is currently
                      being used. This path is useful when you want to copy the linker script to your project
                      for application-specific customizations. <font color="#A0A0A0" size=
                      "-1">(XC32-1295)</font></p>
                    </li>

                    <li>
                      <p><strong>Code size improvements [Arm]</strong> -- This release introduces incremental
                      code-size improvements for some types of struct initializers and some memset/memclr
                      operations. For code that utilizes struct initializers or the memset/memclr library
                      functions, verify that the improved code meets your application's timing
                      requirements.<font color="#A0A0A0" size="-1">(XC32E-285, XC32E-642, XC32E-465,
                      XC32E-640)</font></p>
                    </li>

                    <li>
                      <p><strong>CMSE import libraries for TrustZone [Arm]</strong> -- This release removes
                      some extraneous data from generated TrustZone import libraries, resulting in smaller
                      on-disk file sizes. TrustZone functionality is unchanged. <font color="#A0A0A0" size=
                      "-1">(XC32E-648)</font></p>
                    </li>
                  </ul>
                </div>
              </li>

              <li style="list-style: none">
                <h2><a href="#newXC249target" onclick="shoh('newXC249');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v2.49 (Functional Safety Release)</a></h2>

                <div style="display: block;" id="newXC249">
                  <ul class="c5">
                    <li>
                      <p><strong>Prototypes for builtin functions</strong> -- Generic device-support include
                      file xc.h now includes a header file that contains prototypes for all XC32 special
                      compiler builtins.</p>
                    </li>
                  </ul>
                </div>
              </li>

              <li style="list-style: none">
                <h2><a href="#newXC241target" onclick="shoh('newXC241');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v2.41</a></h2>

                <div style="display: block;" id="newXC241">
                  <ul class="c5">
                    <li>
                      <p><strong>XC32-1167</strong> -- This release fixes a critical issue where an address
                      attributed variable may overlap with other variables when linking for a MIPS target.
                      This issue affected the Linux and MacOS host releases of XC32 v2.40. The Windows
                      release is not affected.</p>
                    </li>

                    <li>
                      <p><strong>Part Support via <em>Device Family Packs (DFPs)</em> in MPLAB<font size=
                      "-3"><sup>&reg;</sup></font> X v5.30 and later</strong> -- When building a project in
                      MPLAB X v5.30 and later, the part-support files are packaged in a "pack", known as a
                      <a target="external" href="https://microchipdeveloper.com/mplabx:projects-packs">Device
                      Family Pack (DFP)</a>. A copy of these part-support files is included with the compiler
                      for convenience.</p>
                    </li>
                  </ul>
                </div>
              </li>

              <li style="list-style: none">
                <h2><a href="#newXC240target" onclick="shoh('newXC240');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v2.40</a></h2>

                <div style="display: block;" id="newXC240">
                  <ul class="c5">
                    <li>
                      <p><strong>64-bit Host Operating Systems Only</strong> -- This release of the Microchip
                      MPLAB<font size="-3"><sup>&reg;</sup></font> XC32 Compiler will run only 64-bit (x64)
                      releases of Microsoft Windows<font size="-3"><font size=
                      "-3"><sup>&reg;</sup></font></font>, macOS (including macOS Catalina 10.15), and Linux
                      without 32-bit compatibility libraries. This also means that the default install
                      location on Windows is "<tt>C:/Program Files/Microchip/xc32</tt>" rather than
                      "<tt>C:/Program Files (x86)/Microchip/xc32</tt>". This version of XC32 will not run on
                      32-bit (x86) operating systems.</p>
                    </li>

                    <li>
                      <p><strong>Procedural Abstraction Code-Size Optimization for Cortex<font size=
                      "-3"><sup>&reg;</sup></font>-M devices [PRO]</strong> -- This release introduces a new
                      code-size optimization known as "Procedural Abstraction". This optimization can be
                      enabled on the PRO compiler by passing the <tt>-mpa</tt> option to <tt>xc32-gcc</tt>
                      when compiling and linking.</p>

                      <p>Procedural Abstraction finds common blocks of code instructions and factors them out
                      into a new procedure. It then replaces each instance of the block of instructions with
                      a call to this new procedure.</p>

                      <p>IMPORTANT: Procedural Abstraction is an aggressive code-size optimization. As such,
                      there is a negative impact to both debug-ability and performance of the compiled
                      application. Since this optimization typically improves code size at the cost of some
                      runtime performance. Verify that the runtime performance meets your application's
                      timing constraints.</p>
                    </li>

                    <li>
                      <p><strong>Part Support via <em>Device Family Packs (DFPs)</em> in MPLAB<font size=
                      "-3"><sup>&reg;</sup></font> X v5.30 and later</strong> -- For now, part support files
                      such as the default device-specific startup code and linker script are packaged with
                      the compiler. However, when building a project in MPLAB X v5.30 and later, these files
                      are packaged in a "pack", known as a <a target="external" href=
                      "https://microchipdeveloper.com/mplabx:projects-packs">Device Family Pack (DFP)</a>.
                      This means that part-support files are decoupled from an XC32 compiler toolchain
                      release and can therefore be updated for bug fixes and improvements outside of a full
                      XC32 release. The DFP location is passed to XC32 via the <tt>-mdfp=</tt><em>path</em>
                      option.See the pack manager in MPLAB X for details about available DFPs. You can also
                      download DFPs outside of MPLAB X by visiting <a target="external" href=
                      "https://packs.download.microchip.com/">https://packs.download.microchip.com</a> in
                      your favorite web browser.</p>
                    </li>

                    <li>
                      <p><strong>Removal of legacy part-support header files (SAM MCUs)</strong> -- The
                      older, legacy, part-support header files for most SAM microcontrollers have been
                      removed from this release. Use the new header-file format. This new header-file format
                      is compatible with projects created with <a target="external" href=
                      "https://www.microchip.com/mplab/mplab-harmony">MPLAB<font size=
                      "-3"><sup>&reg;</sup></font> Harmony</a>.</p>
                    </li>

                    <li>
                      <p><strong>Newlib-Nano for Cortex<font size="-3"><sup>&reg;</sup></font>-M
                      devices</strong> -- XC32 now uses the Newlib-nano standard C library as the default C
                      library for Cortex-M devices. Applications that use Standard C Library functions may
                      benefit from the reduced code and data size. To select the full Newlib implementation,
                      pass the <tt>-mno-newlib-nano</tt> option when compiling and linking.</p>
                    </li>

                    <li>
                      <p><strong><em>IMPORTANT</em>: Default to 64-bit doubles in preparation for removal of
                      32-bit doubles (PIC32M MIPS MCUs)</strong> -- This release of XC32 changes the
                      <tt>double</tt> type to be 64 bits wide. To use a reduced-precision 32-bit
                      floating-point type, convert your code to use the <tt>float</tt> type instead. <em>The
                      <tt>-f(no-)short-double</tt> option is still available for now but will be removed in a
                      future release.</em></p>
                    </li>

                    <li>
                      <p><strong>Issues Fixed</strong> -- See the <a href="#Fixes"><em>Fixed Issues</em></a>
                      section for information on bug fixes addressed in this release.</p>
                    </li>
                  </ul>
                </div>
              </li>

              <li style="list-style: none">
                <h2><a href="#newXC239target" onclick="shoh('newXC239');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v2.39 (Functional Safety Release)</a></h2>

                <div style="display: block;" id="newXC239">
                  <ul class="c5">
                    <li>
                      <p><strong>Functional Safety</strong> -- This release of the Microchip MPLAB<font size=
                      "-3"><sup>&reg;</sup></font> XC32 Compiler is a <a href=
                      "https://www.microchip.com/design-centers/functional-safety" target="_blank">functional
                      safety</a> compiler. As a functional safety compiler, this compiler requires a
                      functional safety license in order to operate. Once activated, all optimization levels
                      and compiler features are available.</p>
                    </li>
                  </ul>
                </div>
              </li>

              <li style="list-style: none">
                <h2><a href="#newXC220target" onclick="shoh('newXC230');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v2.30</a></h2>

                <div style="display: block;" id="newXC230">
                  <ul class="c5">
                    <li>
                      <p><strong>New Part Support</strong> -- This release introduces initial support for
                      additional SAM Microcontrollers, PIC32M Microcontrollers, as well as the DEC15 embedded
                      controller.</p>
                    </li>

                    <li>
                      <p><strong>MPLAB<font size="-3"><sup>&reg;</sup></font> Code Coverage with
                      MPLAB<font size="-3"><sup>&reg;</sup></font> X IDE</strong> -- This release introduces
                      <strong>MPLAB<font size="-3"><sup>&reg;</sup></font> Code Coverage</strong> as part of
                      the MPLAB Analysis Tool Suite. Passing the new <tt>-mcodecov</tt> option to the
                      compiler causes it to instrument the generated assembly-instruction blocks with
                      information that the MPLAB X IDE can then use to perform a code-coverage analysis. The
                      compiler uses call-tree analysis to minimize the number of instrumentation points in
                      your application. A basic coverage analysis is available for free. More advanced
                      coverage analysis at the generated assembly-instruction level is also available. Visit
                      <a href=
                      "https://www.microchip.com/en-us/tools-resources/qualify/mplab-analysis-tool-suite"
                      target=
                      "coverage">https://www.microchip.com/en-us/tools-resources/qualify/mplab-analysis-tool-suite</a>
                      for more information on this feature. This feature requires MPLAB X IDE v5.25 or
                      later.</p>
                    </li>

                    <li>
                      <p><strong><tt>persistent</tt> attribute for SAM and PIC32C Microcontrollers</strong>
                      -- This release adds support for the <tt>persistent</tt> attribute for variables. This
                      attribute prevents the startup code's data-initialization code from initializing the
                      variable. This behavior can be useful when you want to preserve the value across a soft
                      reset. <em>Caveat:</em> Note that on microcontrollers featuring an L1 cache, cache
                      reinitialization may cause the runtime value of the variable to change. For devices
                      with an L1 cache and a Memory Protection Unit (MPU), you may choose to use the Memory
                      Protection Unit to create an uncached region of RAM and place the persistent variable
                      into that region.</p>
                    </li>

                    <li>
                      <p><strong><tt>tcm</tt> attribute for Tightly Coupled Memory on devices featuring
                      CMCC</strong> -- Some SAM microcontrollers based on the Cortex&reg;-M4, such as the
                      <strong>SAMD5x</strong>, feature a CMCC cache peripheral. With CMCC, a part of the
                      cache can be used as Tightly Coupled Memory (TCM) for deterministic code performance by
                      loading the critical code in a WAY and locking it. Use the <tt>-mtcm=<em>size</em></tt>
                      option with the <tt>tcm</tt> function and variable attributes to place those functions
                      and variables into TCM.</p>
                    </li>

                    <li>
                      <p><strong>Issues Fixed</strong> -- See the <a href="#Fixes"><em>Fixed Issues</em></a>
                      section for information on bug fixes addressed in this release.</p>
                    </li>

                    <li>
                      <p><strong>64-bit executables coming soon</strong> -- A future release of XC32 will be
                      provided only as 64-bit executables for Windows x64, Linux x64, and MacOS x64. We will
                      no longer provide 32-bit executables.</p>
                    </li>

                    <li>
                      <p><strong>Deprecation of <tt>-fno-short-double</tt> for MIPS PIC32M devices</strong>
                      -- A future release of XC32 will drop support for the (currently default)
                      <tt>-fno-short-double</tt> option. At that time, only support for the 64-bit double
                      type will be provided. To use a 32-bit floating-point type, convert your code to use
                      the <tt>float</tt> type instead.</p>
                    </li>
                  </ul>
                </div>
              </li>

              <li style="list-style: none">
                <h2><a href="#newXC220target" onclick="shoh('newXC220');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v2.20</a></h2>

                <div style="display: block;" id="newXC220">
                  <ul class="c5">
                    <li>
                      <p><strong>New Part Support</strong> -- This release introduces initial support for
                      additional SAM Microcontrollers as well as new PIC32M Microcontrollers.</p>
                    </li>

                    <li>
                      <p><strong><tt>tcm</tt> attribute for Tightly Coupled Memory on devices featuring
                      CMCC</strong> -- Some SAM microcontrollers based on the Cortex&reg;-M4, such as the
                      SAME54 or SAMD51, feature a CMCC cache peripheral. With CMCC, a part of the cache can
                      be used as Tightly Coupled Memory (TCM) for deterministic code performance by loading
                      the critical code in a WAY and locking it. Use the <tt>-mtcm=<em>size</em></tt> option
                      with the <tt>tcm</tt> function and variable attributes to place those functions and
                      variables into TCM.</p>
                    </li>

                    <li>
                      <p><strong>Disallow partial config words for SAM/PIC32C devices</strong> -- MPLAB XC32
                      now disallows specifying a partial config word when targeting SAM or PIC32C devices
                      with the config pragma. Within a single translation unit, use the config pragma to
                      specify all fields within a configuration word. Use the
                      <tt>-mallow-partial-config-words</tt> option to allow the specification of partial
                      config words.</p>
                    </li>

                    <li>
                      <p><strong>SAML11 with Arm&reg; TrustZone&reg; Technology</strong> -- SAM L11 MCUs
                      integrate chip-level security and Arm TrustZone technology to help protect from both
                      physical and remote attacks.</p>

                      <p>XC32 v2.20 supports the Arm v8-M CMSE security extension using the <tt>-mcmse</tt>
                      option. Linking TrustZone applications, both secure and non-secure, requires passing
                      extra arguments to the linker to describe memory region sizes. Secure applications must
                      also pass linker options to create the secure gateway veneers. Applications written
                      that take advantage of TrustZone are really two applications, compiled and linked
                      separately.</p>

                      <ul>
                        <li>
                          <h3>Armv8-M Security Extensions</h3>

                          <p>On TrustZone enabled devices, memory is partitioned into two zones: secure and
                          non-secure. Access to secure memory in the non-secure state is done by way of
                          function calls. Such a call originates in non-secure memory and transitions to
                          executing in secure memory. The transition is done by way of a veneer found in
                          another special zone of memory: non-secure callable (NSC). Non-secure callable has
                          various restrictions on how it must be constructed and is populated by the linker.
                          It is always found at the end of the secure memory area.</p>

                          <p>The <tt>-mcmse</tt> option enables the Armv8-M Security Extensions as described
                          in <a target="_blank" href=
                          "http://infocenter.arm.com/help/topic/com.arm.doc.ecm0359818/ECM0359818_armv8m_security_extensions_reqs_on_dev_tools_1_0.pdf">
                          Armv8-M Security Extensions: Requirements on Development Tools Engineering
                          Specification</a>.</p>

                          <p>As part of the Security Extensions XC32 implements two new function attributes:
                          <tt>cmse_nonsecure_entry</tt> and <tt>cmse_nonsecure_call</tt>. XC32 also
                          implements the intrinsics below. FPTR is used here to mean any function pointer
                          type.</p>

                          <dl>
                            <dt><tt><strong>cmse_address_info_t cmse_TT (void *)</strong></tt></dt>

                            <dd>Generates a <tt>TT</tt> instruction</dd>

                            <dt><tt><strong>cmse_address_info_t cmse_TT_fptr (FPTR)</strong></tt></dt>

                            <dd>Generates a <tt>TT</tt> instruction. The argument <tt>FPTR</tt> can be any
                            function pointer type.</dd>

                            <dt><tt><strong>cmse_address_info_t cmse_TTT (void *)</strong></tt></dt>

                            <dd>Generates a <tt>TT</tt> instruction with the <tt>T</tt> flag.</dd>

                            <dt><tt><strong>cmse_address_info_t cmse_TTT_fptr (FPTR)</strong></tt></dt>

                            <dd>Generates a <tt>TT</tt> instruction with the <tt>T</tt> flag. The argument
                            <tt>FPTR</tt> can be any function pointer type.</dd>

                            <dt><tt><strong>cmse_address_info_t cmse_TTA (void *)</strong></tt></dt>

                            <dd>Generates a <tt>TT</tt> instruction with the <tt>A</tt> flag.</dd>

                            <dt><tt><strong>cmse_address_info_t cmse_TTA_fptr (FPTR)</strong></tt></dt>

                            <dd>Generates a <tt>TT</tt> instruction with the <tt>A</tt> flag. The argument
                            <tt>FPTR</tt> can be any function pointer type.</dd>

                            <dt><tt><strong>cmse_address_info_t cmse_TTAT (void *)</strong></tt></dt>

                            <dd>Generates a <tt>TT</tt> instruction with the <tt>T</tt> and <tt>A</tt>
                            flag.</dd>

                            <dt><tt><strong>cmse_address_info_t cmse_TTAT_fptr (FPTR)</strong></tt></dt>

                            <dd>Generates a <tt>TT</tt> instruction with the <tt>T</tt> and <tt>A</tt> flag.
                            The argument <tt>FPTR</tt> can be any function pointer type.</dd>

                            <dt><tt><strong>void * cmse_check_address_range (void *, size_t,
                            int)</strong></tt></dt>

                            <dd>Perform permission checks on C objects</dd>

                            <dt><tt><strong>typeof(p) cmse_nsfptr_create (FPTR)</strong></tt></dt>

                            <dd>Returns the value of <tt>p</tt> with its LSB cleared. The argument
                            <tt>FPTR</tt> can be any function pointer type.</dd>

                            <dt><tt><strong>intptr_t cmse_is_nsfptr (FPTR)</strong></tt></dt>

                            <dd>Returns non-zero if <tt>p</tt> has LSB unset, zero otherwise. The argument
                            <tt>FPTR</tt> can be</dd>

                            <dt><tt><strong>int cmse_nonsecure_caller (void)</strong></tt></dt>

                            <dd>Returns non-zero if entry function is called from non-secure state and zero
                            otherwise.</dd>
                          </dl>
                        </li>

                        <li>
                          <h3>Linker Macros controlling memory regions for TrustZone</h3>

                          <p>Linking either the secure or non-secure application requires that the linker
                          know the address and length of secure, non-secure, and non-secure callable memory
                          regions. The following are the preprocessor definitions that are used to set and
                          control memory zones for TrustZone when linking TrustZone applications. They are
                          passed as <tt>-Wl,-DNAME[=value]</tt>.</p>

                          <p>When building a non-secure application, the following preprocessor definitions
                          affect the linker script.</p>

                          <ul>
                            <li><tt>BOOTPROT=<em>size</em></tt> (optional): Defines the boot protections size
                            in bytes. The default value is 0 if not provided.</li>

                            <li><tt>AS=<em>size</em></tt> (recommended): Defines the flash secure application
                            size, in bytes. Defaults to 50% of ROM if not provided.</li>

                            <li><tt>RS=<em>size</em></tt> (recommended): Defines the size of secure RAM, in
                            bytes. Defaults to 50% of RAM if not provided.</li>
                          </ul>

                          <p>When building a secure application, the following preprocessor definitions
                          affect the linker script.</p>

                          <ul>
                            <li><tt>SECURE</tt> (required): Use the memory layout for a secure
                            application.</li>

                            <li><tt>BOOTPROT=<em>size</em></tt> (optional): Defines the boot protections size
                            in bytes. The default value is 0 if not provided.</li>

                            <li><tt>AS=<em>size</em></tt> (recommended): Defines the flash application secure
                            size, in bytes. Defaults to 50% of ROM is not provided.</li>

                            <li><tt>ANSC=<em>size</em></tt> (recommended): Defines the flash application
                            non-secure callable size, in bytes. Defaults to 0 if not provided.</li>

                            <li><tt>RS=<em>size</em></tt> (recommended): Defines the size of secure RAM, in
                            bytes. Defaults to 50% of RAM if not provided.</li>
                          </ul>

                          <p>In all cases, if a recommended value is not provided it will result in a warning
                          message from the linker preprocessor.</p>

                          <p><strong>IMPORTANT</strong>: The memory region sizes must match those programmed
                          in the device configuration bits in NVM User Row (UROW) and NVM Boot Configuration
                          Row (BOCOR). These can be set as configuration bits via <tt>#pragma config</tt> in
                          the source code. If that is done, the values in the config bits must match up with
                          the values in the linker scripts dictating the memory regions in order to
                          facilitate proper operation. See the normal config pragma documentation for the
                          names of the fields and values.</p>
                        </li>
                      </ul>
                    </li>

                    <li>
                      <p><strong>SAMA5Dx MPU support</strong> -- This release introduces initial bare-metal
                      support for the <a href=
                      "https://www.microchip.com/design-centers/32-bit-mpus/microprocessors/sama5/sama5d2-series"
                      target="external">SAMA5D2x Microprocessor Series</a> featuring the Arm&reg; Cortex-A5
                      core.In this initial support release, controls for memory layout/usage and stack
                      allocation are provided via preprocessor definitions to be used by the linker scripts
                      and (compiled) startup.</p>

                      <ul>
                        <li>
                          <h3>Linker script</h3>

                          <p>The linker script identifies three regions: rom (qspi), ram (ddr), and sram
                          (internal ram).</p>

                          <p>The origin and length of each region may be set via macros, e.g.
                          <tt>ROM_ORIGIN</tt>, <tt>SRAM_LENGTH</tt>. A length of 0 indicates the memory is
                          not present. Default values are given in the following table: <tt><br>
                          <strong>region</strong>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<strong>origin</strong>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<strong>length</strong><br>

                          rom&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0xD0000000&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0x00000000<br>

                          ram&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0x20000000&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0x20000000<br>

                          sram&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0x00200000&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0x00020000<br>
                          </tt></p>

                          <p>The default values are intended to represent a configuration with no rom, with
                          the application code loaded into ram (i.e. DDR).</p>

                          <p>Additional macros control the placement of code/data and the vector table as
                          follows:</p>

                          <p><tt>CODE_REGION</tt> may be defined to the region name (e.g. ram) for
                          code/rodata. <tt>DATA_REGION</tt> is the region name for data/bss.
                          <tt>VECTOR_REGION</tt> is the region name for the vector table.
                          <tt>CODE_REGION</tt> defaults to 'rom', if <tt>ROM_LENGTH</tt> is non-zero, else
                          'ram'. <tt>DATA_REGION</tt> defaults to 'ram'. <tt>VECTOR_REGION</tt> by default is
                          the same as <tt>CODE_REGION</tt>.</p>
                        </li>

                        <li>
                          <h3>Stack allocation</h3>

                          <p>In this build all stacks are allocated as a single section to be partitioned
                          based on minimum stack sizes. The linker symbol <tt>_min_stack_size</tt> determines
                          the minimum size for this combined stack area as usual.</p>

                          <p>Individual stack sizes may be set in a few ways. The stack size macro names
                          are:</p>

                          <ul>
                            <li><tt>IRQ_STACK_SIZE</tt></li>

                            <li><tt>FIQ_STACK_SIZE</tt></li>

                            <li><tt>SYS_STACK_SIZE</tt></li>

                            <li><tt>ABT_STACK_SIZE</tt></li>

                            <li><tt>UND_STACK_SIZE</tt></li>

                            <li><tt>C_STACK_SIZE</tt></li>
                          </ul>

                          <p>In anticipation that all non-C stacks will be of some common small size, there
                          are additional macros used for the default sizes for non-C stacks:</p>

                          <ul>
                            <li><tt>INTERRUPT_STACK_SIZE</tt> (default 0x60) is the default size for the IRQ,
                            FIQ and SYS stacks.</li>

                            <li><tt>EXCEPTION_STACK_SIZE</tt> (default 0x40) is the default size for the ABT
                            and UND stacks.</li>
                          </ul>

                          <p>The <tt>C_STACK_SIZE</tt> may either be defined directly, in which case the
                          total stack size is the sum of all sizes, and the user must ensure
                          <tt>_min_stack_size</tt> is at least that value.</p>

                          <p>Alternatively, you can define <tt>MIN_STACK_SIZE</tt> (&gt;=
                          <tt>_min_stack_size</tt>), and the <tt>C_STACK_SIZE</tt> is the remainder of
                          <tt>MIN_STACK_SIZE</tt> after subtracting the other stack sizes. There will be a
                          preprocessor error or warning if one defines both <tt>MIN_STACK_SIZE</tt> and
                          <tt>C_STACK_SIZE</tt>, or if <tt>MIN_STACK_SIZE</tt> is insufficient to allocate
                          any space for the C stack.</p>
                        </li>

                        <li>
                          <h3>Startup code</h3>

                          <p>The startup provides generic <tt>fiq_handler</tt> and <tt>irq_handler</tt>
                          functions. The other handlers are defined as weak symbols defaulting to a
                          Dummy_Handler (breakpoint/busy wait), which are:</p>

                          <ul>
                            <li><tt>undefined_instruction_irq_handler</tt></li>

                            <li><tt>software_interrupt_irq_handler</tt></li>

                            <li><tt>data_abort_irq_handler</tt></li>

                            <li><tt>prefetch_abort_irq_handler</tt></li>
                          </ul>

                          <p>The startup follows the same sequence, roughly, as the MCU devices:</p>

                          <ol>
                            <li>initialize stack pointers</li>

                            <li>call <tt>_on_reset</tt>, if defined</li>

                            <li>enable fpu if needed</li>

                            <li>call <tt>__pic32c_data_initialization</tt> for init</li>

                            <li>call <tt>__libc_init_array</tt> to init C library</li>

                            <li>call <tt>_on_bootstrap</tt> if defined</li>

                            <li>call <tt>main</tt></li>
                          </ol>

                          <p>AXIMX remapping is not attempted unless <tt>__XC32_REMAP_SRAM</tt> is defined,
                          which will simply set <tt>AXIMX_REMAP</tt> to <tt>REMAP0</tt>.</p>
                        </li>
                      </ul>
                    </li>

                    <li>
                      <p><strong>Issues Fixed</strong> -- See the <a href="#Fixes"><em>Fixed Issues</em></a>
                      section for information on bug fixes addressed in this release.</p>
                    </li>

                    <li>
                      <p><strong>64-bit executables coming soon</strong> -- A future release of XC32 will be
                      provided only as 64-bit executables for Windows x64, Linux x64, and MacOS x64. We will
                      no longer provide 32-bit executables.</p>
                    </li>

                    <li>
                      <p><strong>Deprecation of <tt>-fno-short-double</tt> for MIPS PIC32M devices</strong>
                      -- A future release of XC32 will drop support for the (currently default)
                      <tt>-fno-short-double</tt> option. At that time, only support for the 64-bit double
                      type will be provided. To use a 32-bit floating-point type, convert your code to use
                      the <tt>float</tt> type instead.</p>
                    </li>
                  </ul>
                </div>
              </li>

              <li style="list-style: none">
                <h2><a href="#newXC215target" onclick="shoh('newXC215');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v2.15</a></h2>

                <div style="display: block;" id="newXC215">
                  <ul class="c5">
                    <li>
                      <p><strong>New Part Support</strong> -- This release introduces initial support for the
                      MEC15xx family of Embedded Controllers as well as the ATSAMx7, ATSAME54/D51, and
                      ATSAMC2x/D2x families of 32-bit microcontrollers.</p>
                    </li>

                    <li>
                      <p><strong>Tightly-Coupled Memory (TCM) on SAMx7 MCUs</strong> -- The SAM family
                      features a low-latency SRAM interface called Tightly-Coupled Memory (TCM). To support
                      this interface, XC32 provides a new <tt>tcm</tt> attribute. You can apply this
                      attribute to a function or variable and it will be placed into instruction or data TCM
                      as appropriate. (e.g. <tt>uint32_t __attribute__((tcm)) var;</tt>)</p>

                      <p>To enable TCM, pass the <tt>-mitcm=&lt;size_in_bytes&gt;</tt> and the
                      <tt>-mdtcm=&lt;size_in_bytes&gt;</tt> options to <tt>xc32-gcc/g++</tt> both when
                      compiling and when linking. (See the device datasheet for the size values supported by
                      your target device.) The device-specific startup code and the device-specific linker
                      script then work together to set up, initialize, and enable TCM at startup, before your
                      <tt>main()</tt> function is called. With this option enabled, the linker allocates the
                      vector table to ITCM, improving both interrupt latency and latency determinism.</p>

                      <p>Also for improved determinism, you may also choose to move your stack to DTCM by
                      passing the <tt>-mstack-in-tcm</tt> option to <tt>xc32-gcc/g++</tt> at compile and link
                      time. The linker will allocate a stack to DTCM and the startup code will transfer the
                      stack from System SRAM to DTCM before calling your <tt>main()</tt> function.</p>
                    </li>

                    <li>
                      <p><strong>Issues Fixed</strong> -- See the <a href="#Fixes"><em>Fixed Issues</em></a>
                      section for information on bug fixes addressed in this release.</p>
                    </li>

                    <li>
                      <p><strong>64-bit executables coming soon</strong> -- A future release of XC32 will be
                      provided only as 64-bit executables for Windows x64, Linux x64, and MacOS x64. We will
                      no longer provide 32-bit executables.</p>
                    </li>

                    <li>
                      <p><strong>Deprecation of <tt>-fno-short-double</tt> for MIPS devices</strong> -- A
                      future release of XC32 drop support for the (currently default)
                      <tt>-fno-short-double</tt> option. At that time, only support for the 64-bit double
                      type will be provided. To use a 32-bit floating-point type, convert your code to use
                      the <tt>float</tt> type instead.</p>
                    </li>
                  </ul>
                </div>
              </li>

              <li style="list-style: none">
                <h2><a href="#newXC210target" onclick="shoh('newXC210');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v2.10</a></h2>

                <div style="display: block;" id="newXC210">
                  <ul class="c5">
                    <li>
                      <p><strong>New Part Support</strong> -- This release introduces initial support for the
                      MEC170x family of Embedded Controllers as well as the ATSAMx7 family of 32-bit
                      microcontrollers.</p>
                    </li>

                    <li>
                      <p><strong>Issues Fixed</strong> -- See the <a href="#Fixes"><em>Fixed Issues</em></a>
                      section for information on bug fixes addressed in this release.</p>
                    </li>
                  </ul>
                </div>
              </li>

              <li style="list-style: none"><a name="newXC32205target" id="newXC32205target"></a></li>

              <li style="list-style: none">
                <h2><a href="#newXC205target" onclick="shoh('newXC205');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v2.05</a></h2>

                <div style="display: block;" id="newXC205">
                  <ul class="c5">
                    <li>
                      <p><strong>New Part Support</strong> -- This release introduces support for the CEC1702
                      microcontroller. The CEC1702 is a full-featured Arm&reg; Cortex&reg; -M4-based
                      microcontroller with a complete hardware cryptography-enabled solution in a single
                      package. When passing the <tt>-mprocessor=CEC1702</tt> option to the <tt>xc32-gcc</tt>
                      executable, the XC32 toolchain will build for the CEC1702 target device including the
                      Thumb2 instruction set. It will also link the Newlib Standard C Library built for the
                      Thumb2 instruction set. Note that some compiler features are available only when
                      building for the PIC32M architecture and are not yet available when building for the
                      CEC1702 target.</p>
                    </li>

                    <li>
                      <p><strong>Issues Fixed</strong> -- See the <a href="#Fixes"><em>Fixed Issues</em></a>
                      section for information on bug fixes addressed in this release.</p>
                    </li>
                  </ul>
                </div>
              </li>

              <li style="list-style: none">
                <h2><a href="#newXC200target" onclick="shoh('newXC200');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v2.00</a></h2>

                <div style="display: block;" id="newXC200">
                  <ul class="c5">
                    <li>
                      <p><strong>Internal release only</strong> -- This release was made available for
                      internal Microchip MPLAB Harmony developers only.</p>
                    </li>
                  </ul>
                </div>
              </li>

              <li style="list-style: none">
                <h2><a href="#newXC144target" onclick="shoh('newXC144');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v1.44</a></h2>

                <div style="display: block;" id="newXC144">
                  <ul class="c5">
                    <li>
                      <p><strong>Issues Fixed</strong> -- See the <a href="#Fixes"><em>Fixed Issues</em></a>
                      section for information on bug fixes addressed in this release.</p>
                    </li>
                  </ul>
                </div>
              </li>

              <li style="list-style: none">
                <h2><a href="#newXC143target" onclick="shoh('newXC143');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v1.43</a></h2>

                <div style="display: block;" id="newXC143">
                  <ul class="c5">
                    <li>
                      <p><strong>New Part Support</strong> -- Support for several new <a href=
                      "https://www.microchip.com/pagehandler/en-us/family/32bit/" target="external">PIC32
                      MCUs</a> was added for this release. See <a href="#Devices">Devices Supported</a> for a
                      full list of devices.</p>
                    </li>

                    <li>
                      <p><strong>Special Function Register (SFR) Access Efficiency</strong> -- This feature
                      adds the address attribute to Peripheral SFRs defined in the processor header file.
                      With this added information, a new compiler optimization reduces the number of
                      registers required to access multiple SFRs within a single function. This also allows
                      the compiler to remove redundant load instructions. Enabled by default at optimization
                      levels -O2, -Os, &amp; -O3. <strong>NOTE:</strong> If you are building a static library
                      that accesses an SFR and you want that same prebuilt library to work across devices
                      that may have the SFRs located at a different address (e.g. TMR1 is at different
                      addresses on device A and device B), compile your library with the
                      <tt>-mno-hi-addr-opt</tt> option. This will result in larger code, but the SFR address
                      will be determined at link time.</p>
                    </li>

                    <li>
                      <p><strong>Improved <tt>coherent</tt> attribute</strong> -- The linker now groups all
                      <tt>coherent</tt> attributed variables together and aligns them on a cache-line
                      boundary.</p>
                    </li>

                    <li>
                      <p><strong>64-bit long double handing in stdio</strong> -- This release adds support
                      for the 'L' and 'll' size specifiers for 64-bit long doubles in stdio.</p>
                    </li>

                    <li>
                      <p><strong>Multilib variant for <tt>-fno-short-double</tt></strong> -- There is now a
                      copy of the standard Lib C prebuilt for 64-bit doubles. Passing
                      <tt>-fno-short-double</tt> to the linker as part of the additional
                      <strong>driver</strong> options causes system libraries built with 64-bit double
                      support to be linked instead of the default <tt>-fshort-double</tt> libraries. Be sure
                      to pass the same <tt>-fno-short-double</tt>/<tt>-fshort-double</tt> option to <em>both
                      the compiler and the linker</em>.</p>
                    </li>

                    <li>
                      <p><strong>C++ Exception Support in standard Libraries</strong> -- C++ exceptions are
                      now enabled by default in the system libraries. You can still disable exceptions for
                      your application code in the xc32-g++ project properties.</p>
                    </li>

                    <li>
                      <p><strong>Function Replacement Prologue</strong> -- This feature allows the
                      application to redirect one function to another implementation at runtime without
                      replacing the existing function. This is achieved by changing the method of invoking
                      functions through a function replacement table instead of from a linker-resolved
                      address. Initially the function address in the table points to the location of the
                      entry point of the original function's prologue. The application can then replace the
                      table entry with the new function address. Now, during the program execution, the
                      control will pass to the new function address and returns to the caller function. This
                      feature adds a new <tt><strong>function_replacement_prologue</strong></tt> function
                      attribute. To redirect the function, modify the corresponding Function Replacement
                      Table entry at runtime.</p>

                      <p><strong>Example C code:</strong><br>
                      <tt>int a, b, c, d;<br>
                      int __attribute__((<strong>function_replacement_prologue</strong>)) foo (void)<br>
                      {<br>
                      &nbsp;&nbsp; a = b + c;<br>
                      &nbsp;&nbsp; return (a);<br>
                      }<br>
                      int main()<br>
                      {<br>
                      &nbsp;&nbsp; d = foo();<br>
                      &nbsp;&nbsp; return 0;<br>
                      }</tt></p>

                      <p><strong>Example generated assembly code:</strong><br>
                      <tt><strong># Function Replacement Table entries, located in <em>data</em>
                      memory</strong><br>
                      &nbsp;&nbsp; <strong>.section .fixtable, data</strong><br>
                      <font color="green"><strong>fixtable.foo</strong></font>:<br>
                      &nbsp;&nbsp; .word &nbsp;&nbsp;&nbsp;&nbsp;<strong><font color=
                      "blue">cont.foo</font></strong> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <strong># By
                      default, populate the table with the address</strong><br>
                      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                      <strong># of the original implementation. Redirect to</strong><br>
                      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                      <strong># another implementation by overwriting this</strong><br>
                      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                      <strong># location with the address of the new implementation.</strong><br>
                      <br>
                      &nbsp;&nbsp; <strong>.section .text, code</strong><br>
                      &nbsp;&nbsp; .globl foo<br>
                      &nbsp;&nbsp; .ent foo<br>
                      &nbsp;&nbsp; .type foo, @function<br>
                      foo:<br>
                      &nbsp;&nbsp; # Begin Function Replacement Table Prologue<br>
                      &nbsp;&nbsp; lui $25,%hi(<font color="green"><strong>fixtable.foo</strong></font>)
                      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <strong># Load address from .fixtable
                      above</strong><br>
                      &nbsp;&nbsp; lw $25,%lo(<font color=
                      "green"><strong>fixtable.foo</strong></font>)($25)<br>
                      &nbsp;&nbsp; j $25
                      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <strong># Jump to address loaded
                      from table</strong><br>
                      &nbsp;&nbsp; nop<br>
                      <strong><font color="blue">cont.foo</font>:</strong><br>
                      &nbsp;&nbsp; # End Function Replacement Table Prologue<br>
                      &nbsp;&nbsp; addiu $sp,$sp,-8<br>
                      &nbsp;&nbsp; sw $fp,4($sp)<br>
                      &nbsp;&nbsp; move $fp,$sp<br>
                      &nbsp;&nbsp; lw $3,%gp_rel(b)($28)<br>
                      &nbsp;&nbsp; ...........<br>
                      &nbsp;&nbsp; j $31<br>
                      &nbsp;&nbsp; nop<br></tt></p>
                    </li>

                    <li>
                      <p><strong>Optional Newlib Standard C Library</strong> -- You may now optionally select
                      the Newlib Standard C Library rather than the Legacy LibC, HTC LibC, or Dinkumware
                      LibC. Pass the new <tt>-mnewlib-libc</tt> option to <tt>xc32-gcc</tt> or
                      <tt>xc32-g++</tt> both when compiling and linking. This option is primarily intended
                      for applications being ported to XC32 from other compilers that use the Newlib Standard
                      C Library.</p>
                    </li>

                    <li>
                      <p><strong>Free C++ Licensing</strong> -- Previous releases of the C++ compiler
                      required you to fill out a web form to obtain a free C++ license. This step is no
                      longer required for the free C++ license. You can still purchase a Pro C++ license for
                      High Priority Access (HPA) and full optimizations. For more information, visit <a href=
                      "https://www.microchip.com/mplab/compilers" target=
                      "new">https://www.microchip.com/mplab/compilers</a></p>
                    </li>

                    <li>
                      <p><strong><tt>IPL<em>n</em>SAVEALL</tt> interrupt priority specifier</strong> -- This
                      release adds a new <tt>IPL<em>n</em>SAVEALL</tt> specifier for use with the
                      <tt>interrupt</tt> attribute. Use this new specifier in place of
                      <tt>IPL<em>n</em>SOFT</tt> to force software context saving of all software-saved
                      general registers even if they are not used within the Interrupt Service Routine (ISR).
                      This attribute can be useful for some RTOS implementations.</p>
                    </li>

                    <li>
                      <p><strong><tt>keep_interrupts_masked</tt> function attribute</strong> -- The attribute
                      <tt>keep_interrupts_masked</tt> can be combined with the <tt>interrupt</tt> attribute.
                      This attribute causes the Interrupt Service Routine (ISR) prologue code to not
                      re-enable interrupts. Application code may then choose whether and when to re-enable
                      interrupts in the ISR.</p>
                    </li>

                    <li>
                      <p><strong>Library source now provided as pic32-libs.zip</strong> -- The library source
                      code, previously provided in the pic32-libs sub directory, is now provided as a zip
                      file. When you need to inspect this source code, extract the files from the zip
                      file.</p>
                    </li><!--          
          <li>
            <p><strong>Early support for Co-resident Linking</strong> == This preview feature allows you to
            share program and data memory space between multiple applications without having to manually
            manage placement. You can link one application on top of another. 
            </p>

            <div style="display: block;" id="newXC143coresident">
              <ul class="c5">
                <li>
                  <p><strong>New co-resident linker options</strong> == This feature introduces the following
                  linker options:<br></p>

                  <dl>
                    <dt><strong><tt>==coresident</tt></strong></dt>

                    <dd>informs the linker that the built executable is a coresident one (slave)</dd>

                    <dt><strong><tt>==application-id=&lt;prefix_str&gt;</tt></strong></dt>

                    <dd>causes the linker to create alias names for each external symbol. The provided
                    prefix_str is prepended to the normal symbol name; prefix_str should be C
                    appropriate.</dd>

                    <dt><strong><tt>==pad-flash=&lt;value&gt;</tt></strong></dt>

                    <dd>pad the output segment in flash to the specified value.</dd>

                    <dt><strong><tt>==memory-usage</tt></strong></dt>

                    <dd>causes the linker to create information about the static memory usage for the linked
                    application space. This information is represented in the executable as a null-terminated
                    sequence of pairs of start and end addresses for program and data memory usage.</dd>
                  </dl>
                </li>

                <li>
                  <p><strong>New <tt>shared</tt> function and variable attribute</strong> == The
                  <tt>shared</tt> attribute is used with co-resident applications. The variable may be used
                  outside of the application. A data item will be initialized at startup of any application
                  in the co-resident set.</p>
                </li>

                <li>
                  <p><strong>Incremental build</strong> == The build of the finally executable, which is
                  loaded on the target MCU, is done incrementally.<br>
                  Build the slave project:<br>
                  &nbsp;&nbsp;<tt>xc32-gcc ... -Wl,==coresident,==application-id=<em>&lt;app1&gt;</em> *.c -o
                  <em>&lt;slave_x&gt;</em>.elf</tt><br>
                  Build the final project with the slave executable:<br>
                  &nbsp;&nbsp;<tt>xc32-gcc ... <em>&lt;master&gt;</em>.o <em>&lt;slave_x&gt;</em>.elf -o
                  <em>&lt;final&gt;</em>.elf</tt></p>
                </li>
              </ul>
            </div>
          </li>-->
                  </ul>
                </div>
              </li>

              <li style="list-style: none">
                <h2><a href="#newXC142target" onclick="shoh('newXC142');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v1.42</a></h2>

                <div style="display: block;" id="newXC142">
                  <ul class="c5">
                    <li>
                      <p><strong>New Part Support</strong> -- Support for several new <a href=
                      "https://www.microchip.com/pagehandler/en-us/family/32bit/" target="external">PIC32
                      MCUs</a> was added for this release. See <a href="#Devices">Devices Supported</a> for a
                      full list of devices.</p>
                    </li>

                    <li>
                      <p><strong>Position-Independent Embedded Executables</strong> -- The XC32 toolchain now
                      supports optionally building an application as a Position Independent Embedded
                      Executable (PIE). An application built for PIE will be position independent but self
                      contained. In a PIE application, every global symbol is accessed via a Global Offset
                      Table (GOT). This table maps symbol references to absolute addresses. To build a PIE,
                      build the application project with the <tt>-mgen-pie-static</tt> xc32-gcc option. Pass
                      this option to xc32-gcc when compiling, assembling, and linking.</p>This feature
                      requires a runtime ELF loader, which runs on the target device. This ELF loader:

                      <ol>
                        <li>reads an ELF file,</li>

                        <li>allocates memory,</li>

                        <li>resolves relocations and populates the GOT,</li>

                        <li>loads the application into executable RAM, and</li>

                        <li>transfers control to the application.</li>
                      </ol>

                      <p>More details on Position-Independent Embedded Executables and the required runtime
                      ELF Loader will be available on the Microchip website after the release of XC32
                      v1.42.</p>
                    </li>

                    <li>
                      <p><strong>Expanded information on Fixed-Point Arithmetic</strong> -- The <a href=
                      "https://www.microchip.com/mymicrochip/filehandler.aspx?ddocname=en611463" target=
                      "external">MPLAB<sup>&reg;</sup> XC32 Compiler for PIC32 MCUs User's Guide</a> now
                      contains additional information regarding fixed-point arithmetic including native data
                      types, SIMD variables and operations, DSP intrinsics, mixed-mode operations, and auto
                      vectorization.</p>
                    </li>
                  </ul>
                </div>
              </li>

              <li style="list-style: none">
                <h2><a href="#newXC141target" onclick="shoh('newXC141');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v1.41</a></h2>

                <div style="display: block;" id="newXC141">
                  <ul class="c5">
                    <li>
                      <p><strong>New Part Support</strong> -- Support for several new <a href=
                      "https://www.microchip.com/pagehandler/en-us/family/32bit/" target="external">PIC32
                      MCUs</a> was added for this release. See <a href="#Devices">Devices Supported</a> for a
                      full list of devices.</p>
                    </li>

                    <li>
                      <p><strong>Legacy LibC default</strong> -- The legacy Standard C Lib is now the default
                      libc when compiling from a command line. It is also the default for new projects in
                      MPLAB X. The legacy libC implementation offers improved functionality for stdio
                      functions such as <tt>printf()</tt> and <tt>scanf()</tt>. The legacy libC library has
                      been enhanced to support XC32's Smart IO v2 feature. In addition, the legacy libC
                      implementation offers a more robust <tt>malloc()</tt> algorithm including
                      anti-fragmentation and improved locality mechanisms. If you wish to use the non-legacy
                      libC, pass the new <tt>-no-legacy-libc</tt> option to the xc32-gcc at both compile and
                      link times.</p>
                    </li>

                    <li>
                      <p><strong><tt>__conditional_software_breakpoint(exp)</tt> added to assert.h</strong>
                      -- This function-like macro is a lightweight variant of <tt>assert(exp)</tt> that
                      causes only a software breakpoint when the assertion fails rather than printing a
                      message. This macro is disabled if, at the moment of including
                      <tt>&lt;assert.h&gt;</tt>, a macro with the name <tt>NDEBUG</tt> has already been
                      defined of if a macro with the name <tt>__DEBUG</tt> has not been defined.</p>

                      <p>Example usage: <tt>__conditional_software_breakpoint (myPtr!=NULL);</tt></p>
                    </li>

                    <li>
                      <p><strong>Part-support version numbers in xc.h</strong> -- The xc.h include file now
                      contains two macros for the part-support version number.</p>

                      <p><tt>#ifndef __XC32_PART_SUPPORT_VERSION<br>
                      #define __XC32_PART_SUPPORT_VERSION 1410<br>
                      #endif<br>
                      #ifndef __XC32_PART_SUPPORT_UPDATE<br>
                      #define __XC32_PART_SUPPORT_UPDATE A<br>
                      #endif</tt></p>
                    </li>

                    <li>
                      <p><strong>Coverity<font size="-3"><sup>&reg;</sup></font> static-analysis
                      compiler-support files</strong> -- Compiler support files for the <a target="external"
                      href="http://www.coverity.com/products/coverity-save/">Coverity SAVE</a> tool are now
                      distributed in the /etc/coverity directory under the MPLAB XC32 install.</p>
                    </li>

                    <li>
                      <p><strong>serial_mem memory region support</strong> -- The linker now supports options
                      allowing code initialization in RAM. You can use these options to copy code from
                      external SPI/SQI Flash to internal SRAM for execution.</p>

                      <ul class="c5">
                        <li>
                          <p><tt>--(no-)code-in-dinit</tt> -- Add (do not add) code sections (in addition to
                          data sections) to the data-initialiation template. The linker also places the value
                          of the entry-point symbol after the dinit template's NULL terminator. See the XC32
                          User's Guide for more information on the dinit template.</p>
                        </li>

                        <li>
                          <p><tt>--(no-)dinit-in-serial-mem</tt> -- Allocate (do not allocate) the .dinit
                          section, which contains the data-initialization template, in the
                          <tt>serial_mem</tt> region as defined in the linker script. Note that the
                          <tt>serial_mem</tt> region must be defined in the linker script.</p>
                        </li>

                        <li>
                          <p><tt>space(serial_mem)</tt> variable attribute -- This attribute allows you to
                          allocate constants to the new <tt>serial_mem</tt> region defined in the linker
                          script. Note that the <tt>serial_mem</tt> region must be defined in the linker
                          script. Variables attributed with <tt>space(serial_mem)</tt> must also be
                          <tt>const</tt> qualified.</p>

                          <p>Example usage:<br>
                          <tt><strong>const</strong> char __attribute__((<strong><font color=
                          "green">space(serial_mem)</font></strong>)) my_constant = 1;</tt></p>
                        </li>
                      </ul>
                    </li>
                  </ul>
                </div>
              </li>

              <li style="list-style: none">
                <h2><a href="#newXC140target" onclick="shoh('newXC140');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v1.40</a></h2>

                <div style="display: block;" id="newXC140">
                  <ul class="c5">
                    <li>
                      <p><strong>New Part Support</strong> -- Support for several new <a href=
                      "https://www.microchip.com/pagehandler/en-us/family/32bit/" target="external">PIC32
                      MCUs</a> was added for this release. See <a href="#Devices">Devices Supported</a> for a
                      full list of devices.</p>
                    </li>

                    <li>
                      <p><strong>New license manager and installers</strong> -- XCLM 2.0 has been updated to
                      the latest version of the Reprise License software. The status display option, <tt>xclm
                      -status</tt>, has been updated to display additional information. During compilation
                      you will now receive a warning when your are within 14 days of the end of your HPA
                      subscription or demo period. The XC Network License Server is now a separate installer
                      and is no longer included in the single-user compiler installer.</p>
                    </li>

                    <li>
                      <p><strong>Upgrade to GCC 4.8.3 base technology</strong> -- The MPLAB<font size=
                      "-3"><sup>&reg;</sup></font> XC32 compiler is now based on the GNU Compiler Collection
                      (GCC) v4.8.3. This GCC update addresses a number of general compiler problem reports.
                      It also adds several new optimization features.</p>
                    </li>

                    <li>
                      <p><strong>Application-Defined Memory Regions</strong> -- This new feature allows you
                      to add a new memory region to your application in C/C++ source code using a new region
                      pragma. You can then allocate variables and functions to your region by using the new
                      region attribute. This feature is useful for defining a new memory region for external
                      memory connected to the DDR2, EBI, or SQI interfaces.</p>

                      <ul class="c5">
                        <li>
                          <strong><tt>#pragma region name=<em>name</em> origin=<em>address</em>
                          size=<em>bytes</em></tt></strong><br>
                          Define an application-defined memory region, with the origin and the size in bytes
                          using the <tt>region</tt> pragma. The argument <tt><em>name</em></tt> is a quoted
                          string containing the name of the region, <tt><em>address</em></tt> is the starting
                          address of the region, and <tt><em>bytes</em></tt> is the size in bytes of the
                          region.

                          <p>Example:<br>
                          <tt>#pragma region name="<strong><font color="green">ext_mem</font></strong>"
                          origin=0xC0000000 size=0x1000</tt></p>
                        </li>

                        <li>
                          <strong><tt>__attribute__((region("<em>region_name</em>")))</tt></strong><br>
                          Allocate the variable or function in the previously defined region. The region must
                          be previously defined with the region pragma.

                          <p>Example:<br>
                          <tt>int ext_array[256] __attribute__((region("<strong><font color=
                          "green">ext_mem</font></strong>")));<br>
                          signed int ea1 __attribute__((region("<strong><font color=
                          "green">ext_mem</font></strong>")));<br>
                          unsigned int ea2 __attribute__((region("<strong><font color=
                          "green">ext_mem</font></strong>")));</tt></p>
                        </li>

                        <li>
                          <strong><tt>void _on_reset(void)</tt></strong><br>
                          The default runtime start-up code provides an _on_reset() weak hook. This routine
                          is called after initializing a minimum 'C' context but before data initialization.
                          You can provide your memory-interface configuration code in this hook. This allows
                          you to ensure that your memory interface is properly initialized before the startup
                          code attempts to initialize your variables.

                          <p>Example:<br>
                          <tt>/* The _on_reset() function will be called by the default<br>
                          &nbsp;&nbsp;&nbsp;runtime start-up code prior to data initialization.
                          &nbsp;&nbsp;*/<br>
                          void _on_reset (void)<br>
                          {<br>
                          &nbsp;&nbsp;/* Call a function that configures the EBI control<br>
                          &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registers for the target board. &nbsp;&nbsp;*/<br>
                          &nbsp;&nbsp;configure_ebi_sram();<br>
                          }</tt></p>
                        </li>
                      </ul>
                    </li>

                    <li>
                      <p><strong>Floating-Point Unit (FPU) Support</strong> -- Many of the new PIC32 MCUs
                      support an IEEE 754 compliant Floating-Point Unit (FPU) that provides support for both
                      32- and 64-bit precision data formats. This XC32 release automatically generates code
                      to take advantage of the FPU when you use the <tt>-mprocessor=</tt> option to select an
                      FPU-enabled PIC32 MCU. The compiler can generate FPU code for either the MIPS32 or
                      MicroMIPS Instruction Set. The default startup code enables the FPU in FR64 mode, which
                      defines 32 64-bit floating-point general registers (FPRs) with all formats supported in
                      each register.</p>

                      <ul class="c5">
                        <li>
                          <p><strong>New Math Library</strong><br>
                          The compiler now provides a new libmfd.a math library that contains math functions
                          (math.h) that take advantage of the FPU. The xc32-gcc compilation driver will link
                          this new math library automatically when you use the <tt>-mprocessor=</tt> option
                          to select an FPU-enabled PIC32 MCU. The relaxed-compliance math library is not
                          provided for the FPU-enabled PIC32 MCUs and hence --relaxed-math option cannot be
                          used with these devices.</p>
                        </li>

                        <li>
                          <p><strong>Interrupt context saving and
                          <tt>__attribute__((no_fpu))</tt></strong><br>
                          By default, the compiler saves the FPU general registers and the FCSR register on
                          the stack as required for <tt>interrupt()</tt> attributed functions. This includes
                          functions that use the <tt>__ISR(vector,priority)</tt> macro. As always, to
                          minimize the required context saving for an interrupt service routine (ISR), avoid
                          making a function call from the ISR. When your ISR does not call other functions,
                          the compiler generates code for only the registers used within the ISR.</p>

                          <p>For an application that must call another function, XC32 also recognizes the
                          <tt><strong>no_fpu</strong></tt> function attribute. This attribute causes the
                          compiler to suppress context saving of the FPU. It also causes the compiler to
                          disable the FPU in the ISR prologue. This means that any use of the FPU from within
                          the ISR context would result in a general exception. The FPU-enable bit is restored
                          to its original state in the <tt>no_fpu</tt> function's epilogue code. This means
                          that nested ISRs should also not use the FPU without first re-enabling the FPU in
                          application code.</p>

                          <p>Example:<br>
                          <tt>void
                          __attribute__((interrupt(IPL7SRS),vector(_CORE_TIMER_VECTOR),<strong>no_fpu</strong>))
                          ct_isr(void) { foo(); }</tt></p>
                        </li>
                      </ul>
                    </li>

                    <li>
                      <p><strong>Operating mode fall back</strong> -- A new option, <tt>--nofallback</tt>,
                      has been implemented to ensure that the compiler is not executed with lesser
                      optimizations than requested. If the compiler has been requested to run with
                      optimizations that the current license activation does not allow, an error will be
                      produced and compilation terminated when this option is used. Without this option, the
                      compiler will fall back to either the Standard or Free optimizations if it is not
                      activated to run with the greater optimization levels.</p>
                    </li>
                  </ul>
                </div><a name="newXC32134target" id="newXC32134target"></a>

                <h2><a href="#newXC134target" onclick="shoh('newXC134');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v1.34</a></h2>

                <div style="display: block;" id="newXC134">
                  <ul class="c5">
                    <li>
                      <p><strong>New Part Support</strong> -- Support for several new <a href=
                      "https://www.microchip.com/pagehandler/en-us/family/32bit/" target="external">PIC32MZ,
                      PIC32MX, and PIC32MM MCUs</a> was added for this release. See <a href=
                      "#Devices">Devices Supported</a> for a full list of devices.</p>
                    </li>

                    <li>
                      <p><strong>Linker-Script Preprocessing</strong> -- A linker script is now passed to the
                      C preprocessor before actual linking begins. This feature provides an opportunity to
                      substitute macro definitions and to include conditional blocks of code. The C
                      preprocessor is well-known by programmers and documentation for the preprocessor is
                      widely available.</p>

                      <p>Linker preprocessor options are listed in the sections below. When linking via the
                      xc32-gcc driver, pass these options to the linker <strong>via the <tt>-Wl</tt> option
                      (e.g. <tt>-Wl,-DMYMACRO=1</tt>)</strong>.</p>

                      <ul class="c5">
                        <li><strong><tt>-D&lt;macro&gt;[=value]</tt></strong><br>
                        Define a macro (with optional value) to the preprocessor. Macros can be used to
                        substitute literal values into a script, such as for the origin or length of memory
                        regions. They can also be used to select conditional blocks of code using directives
                        such as <tt>#ifdef</tt>, <tt>#endif</tt>.</li>

                        <li><strong><tt>--no-cpp</tt></strong><br>
                        Do not preprocess linker scripts. Linker script preprocessing is enabled by default.
                        This option can be used to disable preprocessing. Take care when selecting this
                        option. If a linker script requires preprocessing (such as for conditional blocks of
                        text), using this option will cause a processing error.</li>

                        <li><strong><tt>--save-gld</tt></strong><br>
                        Save preprocessed linker scripts. By default the result of preprocessing is a
                        temporary file. This option can be used to save the preprocessed linker script. A
                        filename is automatically generated based on the linker-script filename (e.g.
                        <tt>p32MZ2048ECH100.ld.00</tt>) and located in your current working directory.</li>
                      </ul>
                    </li>

                    <li>
                      <p><strong>Added support for fixed-point operations</strong> -- This release contains
                      support for native C fixed-point datatypes. Native C arithmetic operations are
                      supported. See <a href="#CompDocUpdate">Compiler Documentation Updates</a> section for
                      more details.</p>
                    </li>
                  </ul>
                </div>

                <h2><a href="#newXC133target" onclick="shoh('newXC133');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v1.33</a></h2>

                <div style="display: block;" id="newXC133">
                  <ul class="c5">
                    <li>
                      <p><strong>New Part Support</strong> -- Support for several new <a href=
                      "https://www.microchip.com/pagehandler/en-us/family/32bit/" target="external">PIC32MX
                      MCUs</a> was added for this release. In addition, this release introduces support for
                      the <a href=
                      "https://www.microchip.com/pagehandler/en-us/technology/embeddedkeyboardcontrollers/home.html"
                      target="external">MEC1404</a> embedded controller. See <a href="#Devices">Devices
                      Supported</a> for a full list of devices.</p>
                    </li>
                  </ul>
                </div>

                <h2><a href="#newXC132target" onclick="shoh('newXC132');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v1.32</a></h2>

                <div style="display: block;" id="newXC132">
                  <ul class="c5">
                    <li>
                      <p><strong>Relaxed-compliance math library</strong> -- This release introduces a
                      relaxed-compliance math library, enabled with the <tt>-relaxed-math</tt> xc32-gcc
                      command-line option at link. This library provides alternative floating-point support
                      routines that are faster and smaller than the default math routines, but make some
                      sacrifices in compliance. For instance, it does not do all of the infinity, overflow
                      and NaN checking, etc. of a fully compliant library. It does not return all of the
                      detailed feedback from that checking. However, this reduced compliance is usually
                      sufficient for most applications.</p>
                    </li>

                    <li>
                      <p><strong>Inlining of microMIPS and MIPS16 code</strong> -- The compiler now allows
                      function inlining of microMIPS and MIPS16 code. Inlining will automatically be enabled
                      at the -O1 and greater optimization levels.</p>
                    </li>

                    <li>
                      <p><strong>Debug reserved memory</strong> -- When building your project for debugging
                      in MPLAB X, the IDE now passes the -mreserve option to the toolchain in order to
                      reserve memory for use by the debug executive. This mechanism replaces the hard-coded
                      reserved memory regions in the linker script.</p>

                      <div class="ImportantNote">
                        <table summary="IMPORTANT">
                          <tr>
                            <td>
                              <p>NOTE: As part of this feature, the tool executables are moved to the bin/bin
                              subdirectory. The bin directory now contains shell executables that call the
                              corresponding toolchain executable located in the bin/bin directory (e.g. The
                              bin/xc32-gcc shell calls the bin/bin/xc32-gcc tool).</p>
                            </td>
                          </tr>
                        </table>
                      </div>
                    </li>

                    <li>
                      <p><strong>Migration to MPLAB<font size="-3"><sup>&reg;</sup></font> Harmony from
                      Legacy Peripheral Libraries</strong> -- All the Peripheral Library (PLIB) functions,
                      usually included by plib.h, will be removed from future releases of MPLAB XC32 C/C++
                      Compiler. Please refer to the MPLAB Harmony Libraries for new projects. For legacy
                      support, these PLIB Libraries will be available for download from: <a href=
                      "https://www.microchip.com/pic32_peripheral_lib" target=
                      "external">https://www.microchip.com/pic32_peripheral_lib</a>.</p>

                      <div class="ImportantNote">
                        <table summary="IMPORTANT">
                          <tr>
                            <td>
                              <p>NOTE: The peripheral library header files now contain a #warning message:
                              "The PLIB functions and macros in this file will be removed from the MPLAB XC32
                              C/C++ Compiler in future releases". To suppress this warning, define the
                              preprocessor macro <strong><tt>_SUPPRESS_PLIB_WARNING</tt></strong> before
                              #include'ing a plib header file. You can define this symbol in your MPLAB X
                              project settings or you can use a <tt>#define _SUPPRESS_PLIB_WARNING 1</tt> in
                              your code before the <tt>#include</tt> directive.</p>
                            </td>
                          </tr>
                        </table>
                      </div>
                    </li>

                    <li>
                      <p><strong>Issues Fixed</strong> -- See the <a href="#Fixes"><em>Fixed Issues</em></a>
                      section for information on bug fixes addressed in this release.</p>
                    </li>
                  </ul>
                </div>

                <h2><a href="#newXC131target" onclick="shoh('newXC131');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v1.31</a></h2>

                <div style="display: block;" id="newXC131">
                  <ul class="c5">
                    <li>
                      <p><strong>Issues Fixed</strong> -- See the <a href="#Fixes"><em>Fixed Issues</em></a>
                      section for information on bug fixes addressed in this release.</p>
                    </li>
                  </ul>
                </div>

                <h2><a href="#newXC130target" onclick="shoh('newXC130');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v1.30</a></h2><a name="newXC130target" id=
                "newXC130target"></a>

                <div style="display: block;" id="newXC130">
                  <ul class="c5">
                    <li>
                      <p><strong>MPLAB<font size="-3"><sup>&reg;</sup></font> Harmony introduction</strong>
                      -- MPLAB <font size="-3"><sup>&reg;</sup></font> Harmony is a fully integrated firmware
                      framework with associated libraries, example applications, and related collateral
                      supporting features of PIC32 microcontrollers. One of the many layers that MPLAB
                      Harmony provides is a next-generation peripheral library. Visit
                      https://www.microchip.com/harmony for more information on this new framework.</p>

                      <p>Because the next-generation peripheral libraries are provided with MPLAB Harmony,
                      Microchip will move the legacy peripheral libraries from the XC32 compiler installer to
                      a separate package available for download from the Microchip website. This transition
                      will take place in a future XC32 release.</p>
                    </li>

                    <li>
                      <p><strong>Software reset in default exception/interrupt handlers</strong> -- The
                      default exception &amp; interrupt handlers now cause a software reset when building a
                      release image and a software debug breakpoint when compiling a debug image. In
                      addition, the __builtin_software_breakpoint() function will cause a software reset when
                      building a release image.</p>
                    </li>

                    <li>
                      <p><strong>Initial support for PIC32MZ family</strong> -- This release introduces the
                      first PIC32MZ microcontrollers, which feature the MIPS microAptiv core.</p>
                    </li>

                    <li>
                      <p><strong>PIC32MZ config pragmas</strong> -- This release adds the new
                      <tt>config_alt</tt>, <tt>config_bf1</tt>, <tt>config_abf1</tt>, <tt>config_bf2</tt>,
                      &amp; <tt>config_abf2</tt> pragmas to support placing config-bit values into the
                      alternate, boot flash 1, alternate boot flash 1, boot flash 2, alternate boot flash 2
                      PIC32 MZ memory regions, respectively.<br>
                      (e.g. <tt>#pragma config_bf2 FWDTEN=off)</tt></p>
                    </li>

                    <li>
                      <p><strong>Integer values for config pragmas</strong> -- The config and
                      config_<em>region</em> pragmas now accept an integer for the value.<br>
                      <tt>#pragma config_bf2 TSEQ = 1<br>
                      #pragma config USERID = 0x1234u</tt></p>
                    </li>

                    <li>
                      <p><strong>PIC32MZ Interrupt vector-table support</strong> -- The PIC32MZ family
                      features variable offsets for vector spacing. The compiler and linker work together to
                      treat the <tt>OFF<em>nnn</em></tt> Special Function Registers as initialized data so
                      that they are initialized at startup. This means that there is no need for application
                      code to initialize the <tt>OFF<em>nnn</em></tt> SFRs. This also means that it is often
                      more efficient to place the ISR within the vector table rather than using a dispatch
                      function.</p>

                      <p>Example Interrupt Service Routine:</p>

                      <div style="margin-bottom:14px;">
                        <div style="font-family:Menlo,Consolas,Monaco,lucida consolas">
                          <span style="color:#004080;">#include&nbsp;</span><span style=
                          "color:#a31515;">&lt;xc.h&gt;</span>
                        </div>

                        <div style="font-family:Menlo,Consolas,Monaco,lucida consolas">
                          <span style="color:#004080;">#include&nbsp;</span><span style=
                          "color:#a31515;">&lt;sys/attribs.h&gt;</span>
                        </div>

                        <div style="font-family:Menlo,Consolas,Monaco,lucida consolas">
                          <span style="color:#0000ff;">void</span>
                        </div>

                        <div style="font-family:Menlo,Consolas,Monaco,lucida consolas">
                          <span style=
                          "color:#000000;"><strong>__ISR_AT_VECTOR(_CORE_TIMER_VECTOR,&nbsp;IPL7SRS)</strong></span>
                        </div>

                        <div style="font-family:Menlo,Consolas,Monaco,lucida consolas">
                          <span style="color:#000000;">CoreTimerHandler(</span><span style=
                          "color:#0000ff;">void</span><span style="color:#000000;">)</span>
                        </div>

                        <div style="font-family:Menlo,Consolas,Monaco,lucida consolas">
                          <span style="color:#000000;">{</span>
                        </div>

                        <div style="font-family:Menlo,Consolas,Monaco,lucida consolas">
                          <span style="color:#000000;">&nbsp;&nbsp;&nbsp;&nbsp;</span><span style=
                          "color:#008000;">//&nbsp;ISR&nbsp;code&nbsp;here</span>
                        </div>

                        <div style="font-family:Menlo,Consolas,Monaco,lucida consolas">
                          <span style="color:#000000;">}</span>
                        </div>

                        <div style="margin-bottom:14px;"></div>
                      </div>
                    </li>

                    <li>
                      <p><strong>Single-file linker script</strong> -- The linker script for PIC32MZ devices
                      are now contained within a single file (e.g.
                      <tt>pic32mx/lib/proc/32MZ2048ECH100/p32MZ2048ECH100.ld</tt>). This eliminates the
                      dependency on two files (<tt>elf32pic32mx.x</tt> and <tt>procdefs.ld</tt>) used by the
                      older PIC32MX model. Like before, the xc32-gcc compilation driver will pass the
                      device-specific linker script to the linker when building with
                      <tt>-mprocessor=<em>device</em></tt> option. Please note that an essential addition is
                      an output section to populate the PIC32MZ interrupt vector table.</p>

                      <p>For backwards compatibility reasons, the PIC32MX devices will continue to use the
                      two-file linker script, but a single-file linker script is available for customization
                      purposes. That is, the dual-file script will be the default, but the single-file script
                      will be available. You can then take the single-file script, customize it, and add it
                      to your project.</p>
                    </li>

                    <li>
                      <p><strong>MicroMIPS Compressed ISA function attribute</strong> -- The PIC32MZ family
                      introduces the microMIPS compressed instruction-set architecture. You can now use the
                      <tt>micromips</tt> function attribute to compile the function for the microMIPS
                      compressed mode. This compressed ISA generally results in a ~30% reduction in overall
                      application code size at the expense of ~2% in performance. The microcontroller can
                      switch between the MIPS32 and microMIPS modes on a function call. Consult your device
                      datasheet to determine if your target device supports the microMIPS ISA.</p>

                      <p>Example function: <tt><br>
                      &nbsp;#include &lt;xc.h&gt;<br>
                      &nbsp;void<br>
                      &nbsp;<strong>__attribute__((micromips))</strong><br>
                      &nbsp;peanut(void)<br>
                      &nbsp;{<br>
                      &nbsp;&nbsp;&nbsp;// function code here<br>
                      &nbsp;}</tt></p>

                      <div class="ImportantNote">
                        <table summary="IMPORTANT">
                          <tr>
                            <td>
                              <p><strong><em>IMPORTANT:</em></strong> Standard function calls can switch
                              between MIPS32 and microMIPS modes. However, when calling a MIPS32 library
                              function from a microMIPS function, the compiler may generate a compressed
                              <tt>jals</tt> instruction to call the library function. A <tt>jals</tt>
                              instruction cannot change modes to MIPS32 and upon linking, you may receive an
                              error, "<em><strong>Unsupported jump between ISA modes; consider recompiling
                              with interlinking enabled.</strong></em>" In that case, add the
                              <tt><strong>-mno-jals</strong></tt> option to the Alternate Options field in
                              your project properties for xc32-gcc so that it is passed to the compiler.</p>
                            </td>
                          </tr>
                        </table>
                      </div>
                    </li>

                    <li>
                      <p><strong>Device-specific startup code</strong> -- The C/C++ runtime startup code is
                      now device specific. The xc32-gcc and xc32-g++ compilation drivers will select the
                      appropriate startup code when linking using the -mprocessor=<em>device</em> option.</p>

                      <ul class="c5">
                        <li>The startup code initializes the L1 cache when available.</li>

                        <li>It enables the DSPr2 engine when available.</li>

                        <li>It also initializes the Translation Lookaside Buffer (TLB) of the Memory
                        Management Unit (MMU) for the External Bus Interface (EBI) or Serial Quad Interface
                        (SQI) when available. The device-specific linker script creates a table of TLB
                        initialization values that the startup code then uses to initialize the TLB at
                        startup.</li>
                      </ul>

                      <div class="ImportantNote">
                        <table summary="IMPORTANT">
                          <tr>
                            <td>
                              <p><strong><em>IMPORTANT:</em></strong> When your target MCU is configured to
                              use the microMIPS compressed ISA at startup and for interrupts/exceptions, be
                              sure to pass the <tt>-mmicromips</tt> option to xc32-gcc when linking and also
                              use the the <tt>micromips</tt> function attribute on all of your Interrupt
                              Service Routines (ISRs). Using the <tt>-mmicromips</tt> option and the
                              <tt>micromips</tt> attribute ensures that your startup code and ISR code are
                              compiled for the microMIPS ISA when the <strong><tt>BOOTISA</tt> configuration
                              bit is set to micromips</strong>. Likewise, be sure that you link with the
                              MIPS32 startup code and that your ISRs are not <tt>micromips</tt> attributed
                              when the BOOTISA bit is set to MIPS32.</p>
                            </td>
                          </tr>
                        </table>
                      </div>
                    </li>

                    <li>
                      <p><strong>Variables allocated to L1 cached memory</strong> -- For devices featuring an
                      L1 data cache, data variables are now allocated to the KSEG0 data-memory region
                      (<tt>kseg0_data_mem</tt>) making it accessible through the L1 cache. Likewise, the
                      linker-allocated heap and stack are allocated to the KSEG0 region.</p>

                      <p>There is a new <tt>coherent</tt> variable attribute that allows you to create a DMA
                      buffer allocated to the kseg1_data_mem region.</p><tt>unsigned int
                      __attribute__((<strong>coherent</strong>)) buffer[1024];</tt>

                      <p>When combining the <tt>coherent</tt> attribute with the <tt>address</tt> attribute,
                      be sure to use the default data-memory region address for the device. On devices
                      featuring an L1 data cache, the default data-memory region is
                      kseg0_data_mem.</p><tt>unsigned int
                      __attribute__((<strong>coherent,address(<em>0x80001000</em>)</strong>))
                      buffer[1024];</tt>

                      <p>This release also features new <tt>__pic32_alloc_coherent(size_t)</tt> and
                      <tt>__pic32_free_coherent(void*)</tt> functions to allocate and free memory from the
                      uncached kseg1_data_mem region. Since the default stack is allocated to the cached
                      kseg0_data_mem region, but you may want to create an uncached DMA buffer, you can use
                      these new functions to allocate an uncached buffer. These functions call the standard
                      malloc()/free() functions, but the pointers that they use are translated from kseg0 to
                      kseg1.</p>

                      <div style="margin-bottom:14px;">
                        <div style="font-family:Menlo,Consolas,Monaco,lucida consolas">
                          <span style="color:#004080;">#include&nbsp;</span><span style=
                          "color:#a31515;">&lt;xc.h&gt;</span>
                        </div>

                        <div style="font-family:Menlo,Consolas,Monaco,lucida consolas">
                          <span style="color:#0000ff;">void</span><span style=
                          "color:#000000;">&nbsp;jak(</span><span style=
                          "color:#0000ff;">void</span><span style="color:#000000;">)&nbsp;{</span>
                        </div>

                        <div style="font-family:Menlo,Consolas,Monaco,lucida consolas">
                          <span style="color:#000000;">&nbsp;&nbsp;&nbsp;&nbsp;</span><span style=
                          "color:#0000ff;">char</span><span style=
                          "color:#000000;">*&nbsp;buffer&nbsp;=&nbsp;<strong>__pic32_alloc_coherent(</strong><span style="color:#400080;">1024</span>
                          <span style="color:#000000;">)</span>;</span>
                        </div>

                        <div style="font-family:Menlo,Consolas,Monaco,lucida consolas">
                          <span style="color:#000000;">&nbsp;&nbsp;&nbsp;&nbsp;</span><span style=
                          "color:#0000ff;">if</span><span style="color:#000000;">&nbsp;(buffer)&nbsp;{</span>
                        </div>

                        <div style="font-family:Menlo,Consolas,Monaco,lucida consolas">
                          <span style=
                          "color:#000000;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span style="color:#008000;">/*&nbsp;do&nbsp;something&nbsp;*/</span>
                        </div>

                        <div style="font-family:Menlo,Consolas,Monaco,lucida consolas">
                          <span style="color:#000000;">&nbsp;&nbsp;&nbsp;&nbsp;}</span>
                        </div>

                        <div style="font-family:Menlo,Consolas,Monaco,lucida consolas">
                          <span style="color:#000000;">&nbsp;&nbsp;&nbsp;&nbsp;</span><span style=
                          "color:#0000ff;">else</span><span style="color:#000000;">&nbsp;{</span>
                        </div>

                        <div style="font-family:Menlo,Consolas,Monaco,lucida consolas">
                          <span style=
                          "color:#000000;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span style="color:#008000;">/*&nbsp;handle&nbsp;error&nbsp;*/</span>
                        </div>

                        <div style="font-family:Menlo,Consolas,Monaco,lucida consolas">
                          <span style="color:#000000;">&nbsp;&nbsp;&nbsp;&nbsp;}</span>
                        </div>

                        <div style="font-family:Menlo,Consolas,Monaco,lucida consolas">
                          <span style="color:#000000;">&nbsp;&nbsp;&nbsp;&nbsp;</span><span style=
                          "color:#0000ff;">if</span><span style="color:#000000;">&nbsp;(buffer)&nbsp;{</span>
                        </div>

                        <div style="font-family:Menlo,Consolas,Monaco,lucida consolas">
                          <span style=
                          "color:#000000;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<strong>__pic32_free_coherent(<em>buffer</em>)</strong>;</span>
                        </div>

                        <div style="font-family:Menlo,Consolas,Monaco,lucida consolas">
                          <span style="color:#000000;">&nbsp;&nbsp;&nbsp;&nbsp;}</span>
                        </div>

                        <div style="font-family:Menlo,Consolas,Monaco,lucida consolas">
                          <span style="color:#000000;">}</span>
                        </div>

                        <div style="margin-bottom:14px;"></div>
                      </div>
                    </li>

                    <li>
                      <p><strong>PIC32MZ predefined macros</strong> -- When compiling for a PIC32MZ device
                      using the -mprocessor= <em>device</em> option, the compiler defines the following new
                      predefined macros:</p><tt>#define __PIC32MZ 1</tt><br>
                      <tt>#define __32MZ2048ECH100__ 1</tt><br>
                      <tt>#define __PIC32_FLASH_SIZE 2048 &nbsp; <font color="gray">/*
                      PIC32MZ</font><strong>2048</strong><font color="gray">ECH100 */</font></tt><br>
                      <tt>#define __PIC32_FEATURE_SET "EC" &nbsp;<font color="gray">/*
                      PIC32MZ2048</font><strong>EC</strong><font color="gray">H100 */</font></tt><br>
                      <tt>#define __PIC32_FEATURE_SET0 69 &nbsp; <font color="gray">/*
                      PIC32MZ2048</font><strong>E</strong><font color="gray">CH100 */</font></tt><br>
                      <tt>#define __PIC32_FEATURE_SET1 67 &nbsp; <font color="gray">/*
                      PIC32MZ2048E</font><strong>C</strong><font color="gray">H100 */</font></tt><br>
                      <tt>#define __PIC32_PRODUCT_GROUP 72 &nbsp;<font color="gray">/*
                      PIC32MZ2048EC</font><strong>H</strong><font color="gray">100 */</font></tt><br>
                      <tt>#define __PIC32_PIN_COUNT 100 &nbsp;&nbsp;&nbsp; <font color="gray">/*
                      PIC32MZ2048ECH</font><strong>100</strong> <font color="gray">*/</font></tt>
                    </li>

                    <li>
                      <p><strong>Builtin functions for hardware DSPr2 engine support</strong> -- When
                      compiling for a PIC32MZ device that supports the hardware DSPr2 engine, the compiler
                      supports several new builtin functions allowing access to the DSP instructions
                      directly.</p>

                      <p>The SCOUNT and POS bits of the DSP control register are global. The WRDSP, EXTPDP,
                      EXTPDPV and MTHLIP instructions modify the SCOUNT and POS bits. During optimization,
                      the compiler will not delete these instructions and it will not delete calls to
                      functions containing these instructions.</p>

                      <p>At present, XC32 provides support only for operations on 32-bit vectors. The vector
                      type associated with 8-bit integer data is usually called v4i8, the vector type
                      associated with Q7 is usually called v4q7, the vector type associated with 16-bit
                      integer data is usually called v2i16, and the vector type associated with Q15 is
                      usually called v2q15. They can be defined in C as follows:</p>
                      <pre>
     typedef signed char v4i8 __attribute__ ((vector_size(4)));
     typedef signed char v4q7 __attribute__ ((vector_size(4)));
     typedef short v2i16 __attribute__ ((vector_size(4)));
     typedef short v2q15 __attribute__ ((vector_size(4)));
</pre>

                      <p>v4i8, v4q7, v2i16 and v2q15 values are initialized in the same way as aggregates.
                      For example:</p>
                      <pre>
     v4i8 a = {1, 2, 3, 4};
     v4i8 b;
     b = (v4i8) {5, 6, 7, 8};

     v2q15 c = {0x0fcb, 0x3a75};
     v2q15 d;
     d = (v2q15) {0.1234 * 0x1.0p15, 0.4567 * 0x1.0p15};
</pre>

                      <p>Note: When packing, the first value is the least significant and the last value is
                      the most significant. For example, the code above will set the lowest byte of a to
                      1.</p>

                      <p>Note: Q7, Q15 and Q31 values must be initialized with their integer representation.
                      As shown in this example, the integer representation of a Q7 value can be obtained by
                      multiplying the fractional value by 0x1.0p7. The equivalent for Q15 values is to
                      multiply by 0x1.0p15. The equivalent for Q31 values is to multiply by 0x1.0p31.</p>

                      <p>The table below lists the v4i8 and v2q15 operations for which hardware support
                      exists. a and b are v4i8 values, and c and d are v2q15 values.</p>
                      <pre>
C code  PIC32 DSP instruction
a + b   addu.qb
c + d   addq.ph
a - b   subu.qb
c - d   subq.ph
</pre>

                      <p>The table below lists the v2i16 operation. e and f are v2i16 values.</p>
                      <pre>
C code  PIC32 DSP instruction
e * f   mul.ph
</pre>It is easier to describe the DSP built-in functions if we first define the following types:
                      <pre>
     typedef int q31;
     typedef int i32;
     typedef unsigned int ui32;
     typedef long long a64;
</pre>

                      <p>q31 and i32 are actually the same as int, but we use q31 to indicate a Q31
                      fractional value and i32 to indicate a 32-bit integer value. Similarly, a64 is the same
                      as long long, but we use a64 to indicate values that will be placed in one of the four
                      DSP accumulators ($ac0, $ac1, $ac2 or $ac3).</p>

                      <p>Also, some built-in functions prefer or require immediate numbers as parameters,
                      because the corresponding DSP instructions accept both immediate numbers and register
                      operands, or accept immediate numbers only. The immediate parameters are listed as
                      follows.</p>
                      <pre>
     imm0_3: 0 to 3.
     imm0_7: 0 to 7.
     imm0_15: 0 to 15.
     imm0_31: 0 to 31.
     imm0_63: 0 to 63.
     imm0_255: 0 to 255.
     imm_n32_31: -32 to 31.
     imm_n512_511: -512 to 511.
</pre>

                      <p>The following built-in functions map directly to a particular DSP instruction.
                      Please refer to the family reference manual for a description of the DSP operation.</p>
                      <pre>
     a64 __builtin_mips_dpa_w_ph (a64, v2i16, v2i16);
     a64 __builtin_mips_dpaq_s_w_ph (a64, v2q15, v2q15)
     a64 __builtin_mips_dpaq_sa_l_w (a64, q31, q31)
     a64 __builtin_mips_dpaqx_s_w_ph (a64, v2q15, v2q15);
     a64 __builtin_mips_dpaqx_sa_w_ph (a64, v2q15, v2q15);
     a64 __builtin_mips_dpau_h_qbl (a64, v4i8, v4i8)
     a64 __builtin_mips_dpau_h_qbr (a64, v4i8, v4i8)
     a64 __builtin_mips_dpax_w_ph (a64, v2i16, v2i16);
     a64 __builtin_mips_dps_w_ph (a64, v2i16, v2i16);
     a64 __builtin_mips_dpsq_s_w_ph (a64, v2q15, v2q15)
     a64 __builtin_mips_dpsq_sa_l_w (a64, q31, q31)
     a64 __builtin_mips_dpsqx_s_w_ph (a64, v2q15, v2q15);
     a64 __builtin_mips_dpsqx_sa_w_ph (a64, v2q15, v2q15);
     a64 __builtin_mips_dpsu_h_qbl (a64, v4i8, v4i8)
     a64 __builtin_mips_dpsu_h_qbr (a64, v4i8, v4i8)
     a64 __builtin_mips_dpsx_w_ph (a64, v2i16, v2i16);
     a64 __builtin_mips_madd (a64, i32, i32);
     a64 __builtin_mips_maddu (a64, ui32, ui32);
     a64 __builtin_mips_maq_s_w_phl (a64, v2q15, v2q15)
     a64 __builtin_mips_maq_s_w_phr (a64, v2q15, v2q15)
     a64 __builtin_mips_maq_sa_w_phl (a64, v2q15, v2q15)
     a64 __builtin_mips_maq_sa_w_phr (a64, v2q15, v2q15)
     a64 __builtin_mips_msub (a64, i32, i32);
     a64 __builtin_mips_msubu (a64, ui32, ui32);
     a64 __builtin_mips_mthlip (a64, i32)
     a64 __builtin_mips_mulsa_w_ph (a64, v2i16, v2i16);
     a64 __builtin_mips_mulsaq_s_w_ph (a64, v2q15, v2q15)
     a64 __builtin_mips_mult (i32, i32);
     a64 __builtin_mips_multu (ui32, ui32);
     a64 __builtin_mips_shilo (a64, i32)
     a64 __builtin_mips_shilo (a64, imm_n32_31)
     i32 __builtin_mips_addsc (i32, i32)
     i32 __builtin_mips_addwc (i32, i32)
     i32 __builtin_mips_append (i32, i32, imm0_31);
     i32 __builtin_mips_balign (i32, i32, imm0_3);
     i32 __builtin_mips_bitrev (i32)
     i32 __builtin_mips_bposge32 (void)
     i32 __builtin_mips_cmpgdu_eq_qb (v4i8, v4i8);
     i32 __builtin_mips_cmpgdu_le_qb (v4i8, v4i8);
     i32 __builtin_mips_cmpgdu_lt_qb (v4i8, v4i8);
     i32 __builtin_mips_cmpgu_eq_qb (v4i8, v4i8)
     i32 __builtin_mips_cmpgu_le_qb (v4i8, v4i8)
     i32 __builtin_mips_cmpgu_lt_qb (v4i8, v4i8)
     i32 __builtin_mips_extp (a64, i32)
     i32 __builtin_mips_extp (a64, imm0_31)
     i32 __builtin_mips_extpdp (a64, i32)
     i32 __builtin_mips_extpdp (a64, imm0_31)
     i32 __builtin_mips_extr_r_w (a64, i32)
     i32 __builtin_mips_extr_r_w (a64, imm0_31)
     i32 __builtin_mips_extr_rs_w (a64, i32)
     i32 __builtin_mips_extr_rs_w (a64, imm0_31)
     i32 __builtin_mips_extr_s_h (a64, i32)
     i32 __builtin_mips_extr_s_h (a64, imm0_31)
     i32 __builtin_mips_extr_w (a64, i32)
     i32 __builtin_mips_extr_w (a64, imm0_31)
     i32 __builtin_mips_insv (i32, i32)
     i32 __builtin_mips_lbux (void *, i32)
     i32 __builtin_mips_lhx (void *, i32)
     i32 __builtin_mips_lwx (void *, i32)
     i32 __builtin_mips_modsub (i32, i32)
     i32 __builtin_mips_prepend (i32, i32, imm0_31);
     i32 __builtin_mips_raddu_w_qb (v4i8)
     i32 __builtin_mips_rddsp (imm0_63)
     q31 __builtin_mips_absq_s_w (q31)
     q31 __builtin_mips_addq_s_w (q31, q31)
     q31 __builtin_mips_addqh_r_w (q31, q31);
     q31 __builtin_mips_addqh_w (q31, q31);
     q31 __builtin_mips_muleq_s_w_phl (v2q15, v2q15)
     q31 __builtin_mips_muleq_s_w_phr (v2q15, v2q15)
     q31 __builtin_mips_mulq_rs_w (q31, q31);
     q31 __builtin_mips_mulq_s_w (q31, q31);
     q31 __builtin_mips_preceq_w_phl (v2q15)
     q31 __builtin_mips_preceq_w_phr (v2q15)
     q31 __builtin_mips_shll_s_w (q31, i32)
     q31 __builtin_mips_shll_s_w (q31, imm0_31)
     q31 __builtin_mips_shra_r_w (q31, i32)
     q31 __builtin_mips_shra_r_w (q31, imm0_31)
     q31 __builtin_mips_subq_s_w (q31, q31)
     q31 __builtin_mips_subqh_r_w (q31, q31);
     q31 __builtin_mips_subqh_w (q31, q31);
     v2i16 __builtin_mips_addu_ph (v2i16, v2i16);
     v2i16 __builtin_mips_addu_s_ph (v2i16, v2i16);
     v2i16 __builtin_mips_mul_ph (v2i16, v2i16);
     v2i16 __builtin_mips_mul_s_ph (v2i16, v2i16);
     v2i16 __builtin_mips_precr_sra_ph_w (i32, i32, imm0_31);
     v2i16 __builtin_mips_precr_sra_r_ph_w (i32, i32, imm0_31);
     v2i16 __builtin_mips_shrl_ph (v2i16, i32);
     v2i16 __builtin_mips_shrl_ph (v2i16, imm0_15);
     v2i16 __builtin_mips_subu_ph (v2i16, v2i16);
     v2i16 __builtin_mips_subu_s_ph (v2i16, v2i16);
     v2q15 __builtin_mips_absq_s_ph (v2q15)
     v2q15 __builtin_mips_addq_ph (v2q15, v2q15)
     v2q15 __builtin_mips_addq_s_ph (v2q15, v2q15)
     v2q15 __builtin_mips_addqh_ph (v2q15, v2q15);
     v2q15 __builtin_mips_addqh_r_ph (v2q15, v2q15);
     v2q15 __builtin_mips_muleu_s_ph_qbl (v4i8, v2q15)
     v2q15 __builtin_mips_muleu_s_ph_qbr (v4i8, v2q15)
     v2q15 __builtin_mips_mulq_rs_ph (v2q15, v2q15)
     v2q15 __builtin_mips_mulq_s_ph (v2q15, v2q15);
     v2q15 __builtin_mips_packrl_ph (v2q15, v2q15)
     v2q15 __builtin_mips_pick_ph (v2q15, v2q15)
     v2q15 __builtin_mips_precequ_ph_qbl (v4i8)
     v2q15 __builtin_mips_precequ_ph_qbla (v4i8)
     v2q15 __builtin_mips_precequ_ph_qbr (v4i8)
     v2q15 __builtin_mips_precequ_ph_qbra (v4i8)
     v2q15 __builtin_mips_preceu_ph_qbl (v4i8)
     v2q15 __builtin_mips_preceu_ph_qbla (v4i8)
     v2q15 __builtin_mips_preceu_ph_qbr (v4i8)
     v2q15 __builtin_mips_preceu_ph_qbra (v4i8)
     v2q15 __builtin_mips_precrq_ph_w (q31, q31)
     v2q15 __builtin_mips_precrq_rs_ph_w (q31, q31)
     v2q15 __builtin_mips_repl_ph (i32)
     v2q15 __builtin_mips_repl_ph (imm_n512_511)
     v2q15 __builtin_mips_shll_ph (v2q15, i32)
     v2q15 __builtin_mips_shll_ph (v2q15, imm0_15)
     v2q15 __builtin_mips_shll_s_ph (v2q15, i32)
     v2q15 __builtin_mips_shll_s_ph (v2q15, imm0_15)
     v2q15 __builtin_mips_shra_ph (v2q15, i32)
     v2q15 __builtin_mips_shra_ph (v2q15, imm0_15)
     v2q15 __builtin_mips_shra_r_ph (v2q15, i32)
     v2q15 __builtin_mips_shra_r_ph (v2q15, imm0_15)
     v2q15 __builtin_mips_subq_ph (v2q15, v2q15)
     v2q15 __builtin_mips_subq_s_ph (v2q15, v2q15)
     v2q15 __builtin_mips_subqh_ph (v2q15, v2q15);
     v2q15 __builtin_mips_subqh_r_ph (v2q15, v2q15);
     v4i8 __builtin_mips_addu_qb (v4i8, v4i8)
     v4i8 __builtin_mips_addu_s_qb (v4i8, v4i8)
     v4i8 __builtin_mips_adduh_qb (v4i8, v4i8);
     v4i8 __builtin_mips_adduh_r_qb (v4i8, v4i8);
     v4i8 __builtin_mips_pick_qb (v4i8, v4i8)
     v4i8 __builtin_mips_precr_qb_ph (v2i16, v2i16);
     v4i8 __builtin_mips_precrq_qb_ph (v2q15, v2q15)
     v4i8 __builtin_mips_precrqu_s_qb_ph (v2q15, v2q15)
     v4i8 __builtin_mips_repl_qb (i32)
     v4i8 __builtin_mips_repl_qb (imm0_255)
     v4i8 __builtin_mips_shll_qb (v4i8, i32)
     v4i8 __builtin_mips_shll_qb (v4i8, imm0_7)
     v4i8 __builtin_mips_shra_qb (v4i8, i32);
     v4i8 __builtin_mips_shra_qb (v4i8, imm0_7);
     v4i8 __builtin_mips_shra_r_qb (v4i8, i32);
     v4i8 __builtin_mips_shra_r_qb (v4i8, imm0_7);
     v4i8 __builtin_mips_shrl_qb (v4i8, i32)
     v4i8 __builtin_mips_shrl_qb (v4i8, imm0_7)
     v4i8 __builtin_mips_subu_qb (v4i8, v4i8)
     v4i8 __builtin_mips_subu_s_qb (v4i8, v4i8)
     v4i8 __builtin_mips_subuh_qb (v4i8, v4i8);
     v4i8 __builtin_mips_subuh_r_qb (v4i8, v4i8);
     v4q7 __builtin_mips_absq_s_qb (v4q7);
     void __builtin_mips_cmp_eq_ph (v2q15, v2q15)
     void __builtin_mips_cmp_le_ph (v2q15, v2q15)
     void __builtin_mips_cmp_lt_ph (v2q15, v2q15)
     void __builtin_mips_cmpu_eq_qb (v4i8, v4i8)
     void __builtin_mips_cmpu_le_qb (v4i8, v4i8)
     void __builtin_mips_cmpu_lt_qb (v4i8, v4i8)
     void __builtin_mips_wrdsp (i32, imm0_63)
</pre>
                    </li><!-- Add Documentation of __builtin_mips_cache -->
                  </ul>
                </div>

                <h2><a href="#newXC122target" onclick="shoh('newXC122');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v1.22</a></h2>

                <div style="display: block;" id="newXC122">
                  <ul class="c5">
                    <li>
                      <p><strong>Part-support file improvements</strong> -- Several of the part-support files
                      (e.g. header files, linker scripts, peripheral libraries) have been corrected. See the
                      <a href="http://bit.ly/XC32Forum">MPLAB XC32 web forum</a> for a full list of
                      changes.</p>
                    </li>

                    <li>
                      <p><strong>Issues Fixed</strong> -- See the <a href="#Fixes"><em>Fixed Issues</em></a>
                      section for information on bug fixes addressed in this release.</p>
                    </li>
                  </ul>
                </div>

                <h2><a href="#newXC121target" onclick="shoh('newXC121');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v1.21</a></h2>

                <div style="display: block;" id="newXC121">
                  <ul class="c5">
                    <li>
                      <p><strong>Part-support file improvements</strong> -- Several of the part-support files
                      (e.g. header files, linker scripts, peripheral libraries) have been corrected. See the
                      <a href="http://bit.ly/XC32Forum">MPLAB XC32 web forum</a> for a full list of
                      changes.</p>
                    </li>
                  </ul>
                </div>

                <h2><a href="#newXC120target" onclick="shoh('newXC120');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v1.20</a></h2>

                <div style="display: block;" id="newXC120">
                  <ul class="c5">
                    <li>
                      <p><strong>Upgrade to GCC 4.5.2 base technology</strong> -- The MPLAB<font size=
                      "-3"><sup>&reg;</sup></font> XC32 compiler is now based on the GNU Compiler Collection
                      (GCC) v4.5.2. This GCC update addresses a number of general compiler <a href=
                      "http://bit.ly/T275hf" target="doc">problem reports</a>. It also generates more
                      efficient code than earlier XC32 releases based on GCC v4.5.1.</p>
                    </li>

                    <li>
                      <p><strong>Frame-Header Optimization</strong> -- This feature, enabled with the
                      <strong><tt>-mframe-header-opt</tt></strong> command-line option, allows the compiler
                      to omit a few instructions for each function that does not use its incoming frame
                      header. This feature is expected to improve both execution speed and code size for many
                      applications. This option is disabled by default.</p>
                    </li>

                    <li>
                      <p><strong>Use Caller Save</strong> -- This feature, enabled with the
                      <strong><tt>-fuse-caller-save</tt></strong> command-line option, allows the compiler to
                      use the caller-save register model. With this model, the compiler generates more
                      efficient code for many applications. This option is disabled by default.</p>
                    </li>

                    <li>
                      <p><strong>Optionally disable default ISR vectors</strong> -- The XC32 v1.11 release
                      added a new default interrupt handler feature that populates the interrupt vector table
                      with calls to the default handler. The v1.20 release adds a new option to disable the
                      automatic population of the vector table. To use this option, pass the
                      <strong><tt>-mno-default-isr-vectors</tt></strong> option when calling xc32-gcc for
                      linking. This can be useful for applications that use the unused vector space for other
                      purposes.</p>
                    </li>

                    <li>
                      <p><strong>Builtin function for a software breakpoint</strong> -- The
                      <strong><tt>__builtin_software_breakpoint()</tt></strong> function allows you to place
                      a software breakpoint into your source code programmatically. Use this builtin function
                      when debugging using the MPLAB REAL ICE, MPLAB ICD3, or MPLAB X simulator for generated
                      MIPS32r2 code. <em>You should disable calls to this builtin function when you are not
                      debugging.</em> See the example below.</p>
                      <pre>
/*
 * When __DEBUG is defined, debug_break() resolves to an MPLAB XC32 builtin
 * function, which creates a MIPS32 software debug-breakpoint (sddbp 0) instruction.
 */
#if defined(__DEBUG)
 #define debug_break() __builtin_software_breakpoint()
#else
 #define debug_break() ((void)0)
#endif

int kaibab(int coconino)
{
  int retval = 0;
  if (coconino)
    {
      debug_break();
      retval = 1;
    }
  return retval;
}
</pre>
                    </li>

                    <li>
                      <p><strong>xclm <tt>-licensepath</tt></strong> -- The new
                      <strong><tt>-licensepath</tt></strong> xclm option causes the license manager to print
                      the license path that it is using for license files.</p>
                    </li>
                  </ul>
                </div>

                <h2><a href="#newXC111target" onclick="shoh('newXC111');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v1.11</a></h2>

                <div style="display: block;" id="newXC111">
                  <ul class="c5">
                    <li>
                      <p><strong>New Part Support</strong> - Support for several new PIC32MX devices was
                      added for this release. See <a href="#Devices">Devices Supported</a> for a full list of
                      devices.</p>
                    </li>

                    <li>
                      <p><strong>Default Interrupt Handler</strong> - For all interrupt vectors without
                      specific handlers, a default interrupt handler will be installed. The default interrupt
                      handler is supplied by the libpic32.a library and will cause a debug breakpoint and
                      reset the device. An application may override the default handler and provide an
                      application-specific default interrupt handler by declaring an interrupt function with
                      the name <tt>_DefaultInterrupt</tt>.</p>
                    </li>

                    <li>
                      <p><strong>New builtin functions</strong> - The compiler introduces several new builtin
                      functions.</p>

                      <ul>
                        <li>
                          <p>The following builtins get run-time information about section addresses and
                          sizes:</p>

                          <ul>
                            <li><tt>unsigned long __builtin_section_begin(quoted-section-name)</tt></li>

                            <li><tt>unsigned long __builtin_section_size(quoted-section-name)</tt></li>
                          </ul>
                        </li>

                        <li>
                          <p>The following builtins inspect or manipulate the current CPU interrupt
                          state:</p>

                          <ul>
                            <li><tt>unsigned int __builtin_get_isr_state(void)</tt></li>

                            <li><tt>void __builtin_set_isr_state(unsigned int)</tt></li>

                            <li><tt>void __builtin_disable_interrupts(unsigned int)</tt></li>

                            <li><tt>void __builtin_enable_interrupts(unsigned int)</tt></li>
                          </ul>
                        </li>
                      </ul>
                    </li>

                    <li>
                      <p><strong>Keep function attribute</strong> - The <tt>__attribute__((keep))</tt> may be
                      applied to a function. The <tt>keep</tt> attribute will prevent the linker from
                      removing the function with <tt>--gc-sections</tt>, even if it is unused. See the linker
                      user's guide for more information on section garbage collection using the
                      <tt>--gc-sections</tt> option.</p>
                    </li>

                    <li>
                      <p><strong>Optimize function attribute</strong> - You can now use the optimize
                      attribute to specify different optimization options for various functions within a
                      source file. Arguments can either be numbers or strings. Numbers are assumed to be an
                      optimization level. Strings that begin with O are assumed to be an optimization option.
                      This feature can be used for instance to have frequently executed functions compiled
                      with more aggressive optimization options that produce faster and larger code, while
                      other functions can be called with less aggressive options.</p>

                      <p><tt>int <strong>__attribute__((optimize("-O3")))</strong> pandora (void)<br>
                      {<br>
                      &nbsp;&nbsp;if (maya &gt; axton) return 1;<br>
                      &nbsp;&nbsp;return 0;<br>
                      }</tt></p>
                    </li>
                  </ul>
                </div>

                <h2><a href="#newXC110target" onclick="shoh('newXC110');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v1.10</a></h2>

                <div style="display: block;" id="newXC110">
                  <ul class="c5">
                    <li>
                      <p><strong>Support for C++</strong> - This release introduces support for the C++
                      programming language with run-time type identification features
                      (`<tt>dynamic_cast</tt>' and ` <tt>typeid</tt>') and C++ exceptions. When building an
                      application with a C++ source file (.cpp) from the command line, use the
                      <tt>xc32-g++</tt> compilation driver. MPLAB X IDE v1.41 (or later), will automatically
                      handle C++ source files with the .cpp file extension. For more information on compiling
                      a C++ project, see the MPLAB XC32 C/C++ Compiler User's Guide. C++ support in MPLAB
                      XC32 requires a free or PRO C++ license, which must be activated. Visit <a href=
                      "https://www.microchip.com/MPLABXCCompilers">https://www.microchip.com/MPLABXCCompilers</a>
                      to obtain a free or PRO C++ license</p>
                    </li>

                    <li>
                      <p><strong>Standard C++ Library</strong> - This release provides a full Standard C++
                      Library, including Standard Template Library (STL), matching the ISO C++ standard as of
                      2003. When linking your application with the <tt>xc32-g++</tt> driver, the linker will
                      automatically link this Standard C++ Library. In addition, when compiling and linking
                      an application with <tt>xc32-g++</tt>, the toolchain will link the C++ libc for
                      seamless compatibility with the Standard C++ library.</p>

                      <p><strong>NOTE:</strong> Do <em>not</em> specify an MPLAB XC32 system include
                      directory (e.g. <tt>/pic32mx/include/</tt>) in your project properties. The
                      <tt>xc32-gcc</tt> and <tt>xc32-g++</tt> compilation drivers automatically select the
                      default C libc or the C++ libc and their respective include-file directory for you.
                      Manually adding a system include file path may disrupt this mechanism and cause the
                      incorrect libc include files to be compiled into your project, causing a conflict
                      between the include files and the library. Note that adding a system include path to
                      your project properties has never been a recommended practice.</p>
                    </li>

                    <li>
                      <p><strong>Roaming Licenses</strong> - The XC License Manager (xclm) now supports
                      roaming of a network-server license. Aimed at mobile users, this feature allows a
                      floating license to go off network for a short period of time. Using this feature, you
                      can disconnect from the network and still use your MPLAB XC compiler. See the XC
                      License Manager User's Guide for more information.</p>
                    </li>

                    <li>
                      <p><strong>Heap-required diagnostic</strong> - The linker will now emit an error when
                      it determines that the application requires a heap, but a heap size is not defined in
                      the linker script or in the linker options. When building from the command line, pass
                      the <tt>--defsym=_min_heap_size=&lt;size&gt;</tt> option to the linker. When building
                      from MPLAB X, set an <em>application-specifc heap size</em> on the <tt>xc32-ld</tt>
                      node of the project properties. <strong>Note that many C++ applications require a heap
                      due to use of the <tt>new</tt> operator, but the minimum size is determined by the
                      application's usage of <tt>malloc()</tt> and the C++ <tt>new</tt>
                      operator.</strong></p>
                    </li>
                  </ul>
                </div>

                <h2><a href="#newXC100target" onclick="shoh('newXC100');">New Features in MPLAB<font size=
                "-3"><sup>&reg;</sup></font> XC32 v1.00</a></h2>

                <div style="display: block;" id="newXC100">
                  <ul class="c5">
                    <li>
                      <p><strong>Mac OS X and Linux releases</strong> - The MPLAB<font size=
                      "-3"><sup>&reg;</sup></font> XC Compilers are now officially released for
                      Windows<font size="-3"><sup>&reg;</sup></font>, Mac OS X, and Linux x86.</p>
                    </li>

                    <li>
                      <p><strong>Flexible licensing options</strong> - The MPLAB XC PRO compiler produces the
                      most highly optimized code with support for the MIPS16 ISA mode, while the Standard
                      compiler offers a low-cost option with many optimization features. The Free compiler
                      provides a zero-cost toolchain, while still providing a level of optimization that is
                      suitable for many applications.</p>

                      <p>PRO and standard compilers are available with workstation licenses or network-server
                      licenses. Visit the <a href=
                      "https://www.microchip.com/MPLABXCcompilers">https://www.microchip.com/MPLABXCcompilers</a>
                      website for more information on MPLAB XC compiler licensing.</p>
                    </li>

                    <li>
                      <p><strong>Fill Unused Program Memory</strong> -- The following command-line option is
                      now recognized by the compiler and implemented by the linker.</p>

                      <p><tt>--fill=[wn:]expression[@address[:end_address] | unused]</tt></p>

                      <p><em>address</em> &amp; <em>end_address</em> will specify the range of program memory
                      addresses to fill. If <em>end_address</em> is not provided then the expression will be
                      written to the specific memory location at address <em>address</em>. The optional
                      literal value <em>unused</em> may be specified to indicate that all unused memory will
                      be filled. If none of the location parameters are provided, all unused memory will be
                      filled. <em>expression</em> will describe how to fill the specified memory. The
                      following options are available:</p>

                      <ul>
                        <li><strong>a single value;</strong> <tt>xc32-ld --fill=0x12345678@unused</tt></li>

                        <li><strong>range of values;</strong> <tt>xc32-ld
                        --fill=1,2,3,4,097@0x9d000650:0x9d000750</tt></li>

                        <li><strong>an incrementing value;</strong> <tt>xc32-ld
                        --fill=7+=911@unused</tt></li>
                      </ul>

                      <p>By default, the linker will fill using data that is instruction-word length. For
                      PIC32, the default fill width is 32 bits. However, you may specify the value width
                      using [w <strong>n</strong>:], where n is the fill value's width and n belongs to
                      [1,2,4,8].</p>

                      <p>Multiple fill options may be specified on the command line; The linker will always
                      process fill options at specific locations first.</p>

                      <p>The fill feature is handled by the linker, but passing the option to the
                      <tt>xc32-gcc</tt> compilation driver will cause them to be passed to the linker. When
                      passing the option to <tt>xc32-gcc</tt>, be sure to pass it directly to
                      <tt>xc32-gcc</tt> rather than using a -Xlinker or -Wl option.</p>
                    </li>

                    <li>
                      <p><a name="OPTIONAL_directive" id="OPTIONAL_directive"><strong>Linker-Script
                      <tt>OPTIONAL</tt> directive</strong></a> - The <tt>OPTIONAL</tt> directive specifies an
                      object file or library archive that should be opened if available. If the object or
                      library file cannot be found, the link will continue without error unless there are
                      unresolved references in the application.</p>
                    </li>

                    <li>
                      <p><strong>Predefined macros</strong> - The MPLAB<font size=
                      "-3"><sup>&reg;</sup></font> XC compilers provide predefined macros to be used for
                      conditional compilation. They are equivalent to:</p>

                      <ul>
                        <li><tt>#define __XC 1</tt></li>

                        <li><tt>#define __XC32 1</tt></li>

                        <li><tt>#define __XC32_VERSION</tt> <em>&lt;version*1000&gt;</em><br>
                        where &lt;version*1000&gt; is the compiler's version number multiplied by 1000 (e.g.
                        1230 for v1.23)</li>
                      </ul>
                    </li>

                    <li>
                      <p><strong>UART1 or UART2 default for stdout/stderr</strong> - By default the stdout
                      and stderr streams (used by functions such as printf) output to UART2. This is useful
                      on many Microchip demo boards such as the Explorer 16. Often times, however, you may
                      wish to use UART1. The MPLAB <font size="-3"><sup>&reg;</sup></font> XC32 compiler
                      provides a __XC_UART variable that you may use to switch the default to UART 1. After
                      including the xc.h header file, just add the following statement to your code in one of
                      your functions such as main(): <tt>__XC_UART = 1;</tt> Currently, only UART1 and UART2
                      are supported by this mechanism. To write to another peripheral, provide a custom
                      <tt>void _mon_putc (char c)</tt> implementation in your project as described in the
                      32-bit Libraries Guide.</p>
                    </li>

                    <li>
                      <p><strong>PIC32 Starter Kit Debug IO</strong> - The PIC32 Starter Kit IO mechanism
                      using DBINIT, DBPRINTF, and related functions is now line buffered. This change greatly
                      improves output speed but the stream will be flushed only when printing a line feed
                      ('\n') character.</p>
                    </li>

                    <li>
                      <p><strong><tt>#pragma message <em>string</em></tt></strong> - Prints <em>string</em>
                      as a compiler message on compilation. The message is informational only, and is neither
                      a compilation warning nor an error.</p>
                      <pre>
#pragma message "Compiling " __FILE__ "..."
</pre>

                      <p><em>string</em> may be parenthesized, and is printed with location information. For
                      example,</p>
                      <pre>
          #define DO_PRAGMA(x) _Pragma (#x)
          #define TODO(x) DO_PRAGMA(message ("TODO - " #x))

          TODO(Remember to fix this)
</pre>

                      <p>prints `<tt>/tmp/file.c:4: note: #pragma message: TODO - Remember to fix
                      this</tt>'.</p>
                    </li>

                    <li>
                      <p><strong>Part-support file licensing</strong> - The part-support header files (e.g.
                      pic32mx/include/proc/p32mx110f016b.h) are now released under the open-source BSD
                      3-Clause License. See the comments in each file for the license text. In addition, the
                      source code for the processor SFR definition module is released under the BSD 3-Clause
                      License. The files are located with the library source files in the pic32-libs/proc
                      directory (e.g. /pic32-libs/proc/32MX775F256H/p32mx775f256h.S) .</p>
                    </li>
                  </ul>
                </div>

                <center>
                  <font size="-1">[ <a href="#ToC">Table of Contents</a> ] [ <a href="#WhatsNew">What's
                  new</a> ] [ <a href="#Migration">Migration Issues</a> ] [ <a href="#Fixes">Fixed Issues</a>
                  ] [ <a href="#Limits">Known Issues</a> ]</font>
                </center>

                <h2><a href="#addedinmplabc32" onclick="shoh('newmplabc32');">Features added in prior
                MPLAB<font size="-3"><sup>&reg;</sup></font> C32 releases</a></h2>

                <div style="display: block;" id="newmplabc32">
                  <ul class="c5">
                    <li>
                      <h2><a href="#new201target" onclick="shoh('new201');">Features added in
                      MPLAB<font size="-3"><sup>&reg;</sup></font> C32 v2.01</a></h2>

                      <div style="display: block;" id="new201">
                        <ul class="c5">
                          <li>
                            <p><strong>New device support</strong> -- This release introduces support for
                            several new PIC32MX1 and MX2 devices.</p>
                          </li>

                          <li>
                            <p><strong>unsupported(message) attribute</strong> -- Use the
                            unsupported(message) attribute to emit a message whenever an unsupported function
                            or variable is used.</p>

                            <p><tt>__attribute__((unsupported("this feature is not supported on this
                            device"))) void function(void);</tt></p>
                          </li>
                        </ul>
                      </div>
                    </li>

                    <li>
                      <h2><a href="#newXC111target" onclick="shoh('new200');">Features added in
                      MPLAB<font size="-3"><sup>&reg;</sup></font> C32 v2.00</a></h2>

                      <div style="display: block;" id="new200">
                        <ul class="c5">
                          <li>
                            <p><strong>Upgrade to GCC 4.5.1 technology</strong> -- The MPLAB<font size=
                            "-3"><sup>&reg;</sup></font> C compiler is now based on the GNU Compiler
                            Collection (GCC) v4.5.1. This new base technology introduces a new optimization
                            framework that allows for significantly improved generated code efficiency,
                            resulting in both an improved code-size footprint and a faster execution
                            speed.</p>
                          </li>

                          <li>
                            <p><strong>Upgrade to Binutils 2.20</strong> -- The MPLAB<font size=
                            "-3"><sup>&reg;</sup></font> ASM32 assembler, LINK32 linker, and binary utilities
                            are now based on GNU Binutils 2.20.</p>
                          </li>

                          <li>
                            <p><strong><tt>address</tt>(<em>addr</em>) C Attribute for functions and
                            variables</strong> -- The <tt>address</tt> attribute specifies an absolute
                            virtual address for the function or variable. Be sure to specify the address
                            attribute using an appropriate virtual address. For data variables, the address
                            is typically in the range [0xA0000000,0xA00FFFFC]. For program functions, the
                            address is typically in the range [0x9D000000,0x9D0FFFFC]. A linker relocation
                            error may indicate an out-of-range address.</p>

                            <p>This attribute can be used in conjunction with a <tt>section</tt> attribute.
                            This can be used to start a group of variables at a specific address:<br>
                            <tt>int foo __attribute__((section("mysection"),address(0xA0001000)));<br>
                            int bar __attribute__((section("mysection")));<br>
                            int baz __attribute__((section("mysection")));<br>
                            __attribute__((address(0x9D00800))) void funky (char* parm)</tt></p>

                            <p>Note that the "small" data and bss (.sdata, .sbss, etc.) sections used for
                            GP-relative addressing are mapped in the built-in linker script. This is because
                            "small" data variables must be grouped together so that they are within range of
                            the more efficient GP-relative addressing mode. <em>To avoid conflict with these
                            linker-script mapped sections, choose high addresses for your absolute-address
                            variables.</em></p>

                            <p><a href="#addressforvariables" onclick=
                            "shoh('new200_ADDRVAR_READMORE');">[Show/Hide]</a></p>

                            <div style="display: block;" id="new200_ADDRVAR_READMORE">
                              <ul>
                                <li>
                                  <p><strong>Notes</strong></p>

                                  <ul>
                                    <li>
                                      <p><tt><strong>GP-Relative addressing</strong></tt> -- The compiler
                                      will not use gp-relative addressing for variable attributed with an
                                      absolute address. This means that the compiler may generate slightly
                                      less efficient code to access these variables.</p>
                                    </li>

                                    <li>
                                      <p><tt><strong>Error checking</strong></tt> -- There is no error
                                      checking on the address. The section will be located at the specified
                                      address regardless of the memory-region ranges specified in the linker
                                      script or the actual ranges on the target device. The application code
                                      is responsible for ensuring that the address is valid for the target
                                      device.</p>
                                    </li>

                                    <li>
                                      <p><tt><strong>Common</strong></tt> -- Variables with the address
                                      attribute will not be located in the standard common section.</p>
                                    </li>
                                  </ul>
                                </li>
                              </ul>
                            </div>
                          </li>

                          <li>
                            <p><strong><tt>space</tt>(<em>space</em>) C Attribute for Variables</strong> --
                            Normally, the compiler allocates variables in general data space. Use the space
                            attribute to direct the compiler to allocate a variable in a specific memory
                            space. In this release, the compiler accepts two space attributes: <tt>prog</tt>
                            and <tt>data</tt>. The <tt>prog</tt> space tells the toolchain to allocate the
                            variable to the program memory space (the memory region named
                            kseg0_program_memory in the linker script). The <tt>data</tt> space tells the
                            toolchain to allocate the variable to the data memory space (region
                            kseg1_data_mem).</p>

                            <p>Note that when combining the space attribute with the address attribute, the
                            section will be placed at the address specified in the address attribute, but the
                            generated code will use the specified space attribute. The application code must
                            ensure that the combination makes sense for the application.</p><tt>unsigned int
                            foo __attribute__((space(prog))) = 1;<br>
                            unsigned int vb __attribute__((space(data))) = 2;<br>
                            unsigned int baz __attribute__((space(data)));<br></tt>
                          </li>

                          <li>
                            <p><strong><tt>ramfunc</tt> C Attribute for Functions</strong> -- This new
                            attribute places a function into data memory. Previous releases relied on a magic
                            section name, .ramfunc, and data-memory mapping in the linker script. The new
                            ramfunc attribute places the function at the highest appropriately aligned
                            address. Note that due to ramfunc alignment and placement requirements, the
                            address attribute should not be used with the ramfunc attribute. The presence of
                            a ramfunc section causes the linker to emit the symbols necessary for the crt0.S
                            startup code to initialize the bus matrix appropriately. Use this new attribute
                            along with the far/longcall attribute.</p>

                            <p><tt>__attribute__((ramfunc,section(".ramfunc"),far,unique_section)) unsigned
                            int myramfunct (void)<br>
                            {<br>
                            &nbsp;&nbsp;// code<br>
                            }<br></tt></p>

                            <p>A macro in the sys/attribs.h header file makes the attributes simple to
                            use:<br>
                            <tt>#include &lt;sys/attribs.h&gt;<br>
                            __longramfunc__ unsigned int myramfunct (void)<br>
                            {<br>
                            &nbsp;&nbsp;// code<br>
                            }<br></tt></p>
                          </li>

                          <li>
                            <p><strong><tt>persistent</tt> C Attribute for Variables</strong> -- The new
                            <tt>persistent</tt> attribute specifies that the variable should not be
                            initialized or cleared at startup. Use a variable with the <tt>persistent</tt>
                            attribute to store state information that will remain valid after a device reset.
                            The persistent attribute causes the compiler to place the variable in special
                            .bss-like section that does not get cleared by the default startup code. Because
                            the section is always in data space, this attribute is not compatible with the
                            space() attribute.</p>

                            <p><tt>int last_mode __attribute__((persistent));</tt></p>
                          </li>

                          <li>
                            <p><strong><tt>-mtext=</tt>"<em>scn-name</em>" Compiler Command-line
                            Option</strong> -- Specifying <tt>-mtext=</tt><em>scn-name</em> will cause text
                            (program code) to be placed in a section named <em>scn-name</em> rather than the
                            default .text section. No white spaces should appear around the =. This command
                            can be useful when developing a bootloader.</p>

                            <p><tt>pic32-gcc bootloader.c -mtext="MySectionName,address(0x9D001000)"
                            -mprocessor=32MX795F512L</tt></p>
                          </li>

                          <li>
                            <p><strong>New <tt>.section</tt> Assembly-code Directive</strong> -- The .section
                            directive now accepts a list of attributes rather than a set of quoted flags.
                            Quoted section flags are now deprecated.</p>

                            <p><a href="#linkerallocation" onclick=
                            "shoh('new200_ASMSECTIONDIRECTIVE_READMORE');">[Show/Hide]</a></p>

                            <div style="display: block;" id="new200_ASMSECTIONDIRECTIVE_READMORE">
                              <p>Syntax: <strong><tt>.section</tt> <em>name</em> <tt>[</tt><em>,
                              attr1</em><tt>[</tt><em>,...,attr</em><sub>n</sub><tt>]]</tt></strong><br></p>

                              <p>Currently supported section-type attributes:</p>

                              <ul>
                                <li>code - Executable code or constant data in program memory</li>

                                <li>data - Initialized storage in data memory</li>

                                <li>bss - Uninitialized storage in data memory</li>

                                <li>persist - Persistent storage in data memory</li>

                                <li>ramfunc - Executable code in data memory</li>
                              </ul>

                              <p>Currently supported modifier attributes:</p>

                              <ul>
                                <li>address(<em>a</em>) - Locate at absolute address <em>a</em></li>

                                <li>info - Do not allocate or load</li>
                              </ul>
                            </div>
                          </li>

                          <li>
                            <p><strong>Linker Allocation Algorithm</strong> -- In order to effectively make
                            use of memory with the presence of absolute sections, the linker now uses a
                            best-fit allocator. Note that many standard sections, previously mapped in the
                            default built-in linker script, are now handled by the best-fit allocator. Please
                            see the <a href="#Migration">Migration Issues</a> topic below for important
                            information regarding application-specific linker scripts and startup code.</p>

                            <p>Linker allocation steps</p>

                            <ol>
                              <li>Mapping input sections to output sections</li>

                              <li>Assigning output sections to regions</li>

                              <li>Allocating unmapped sections</li>
                            </ol>

                            <p><a href="#linkerallocation" onclick=
                            "shoh('new200_LINKERALLOCATON_READMORE');">[Show/Hide]</a></p>

                            <div style="display: block;" id="new200_LINKERALLOCATON_READMORE">
                              <p>Steps 1 and 2 are performed by the sequential memory allocator. Input
                              sections which appear in the linker script are assigned to specific memory
                              regions in the target devices. Addresses within a memory region are allocated
                              sequentially, beginning with the lowest address and growing upwards.</p>

                              <p>Step 3 is performed by a best-fit memory allocator. Input sections that do
                              not appear in the linker script are assigned to memory regions according to
                              their attributes. The best-fit allocator makes efficient use of any remaining
                              memory, including gaps between output sections that may have been left by the
                              sequential allocator.</p>

                              <p>Ramfunc attributed sections are allocated by the best-fit allocator in step
                              3. Sections designated with the ramfunc attribute should not appear in the
                              linker script as there are special location and alignment requirements for
                              executable code in RAM.</p>

                              <p><strong>Absolute sections</strong> - When specifying an absolute section
                              (using either the C or assembly address attribute), the application code must
                              take care not to use the same memory as a section mapped in the linker script.
                              This would result in a linker error.</p>

                              <p>To help avoid this situation, the default linker script no longer maps most
                              standard sections such as the .text, .data, .bss, or .ramfunc section. By not
                              mapping these sections in the linker script, we allow these sections to be
                              allocated using the new best-fit allocator rather than the sequential
                              allocator.</p>

                              <p>The exception is the "small" data sections used for gp-relative addressing.
                              Because these sections must be grouped together, they are mapped in the linker
                              script. A future toolchain release may allow the "small" data sections to be
                              allocated by the best-fit allocator.</p>
                            </div>
                          </li>

                          <li>
                            <p><strong>Data Initialization using a Template and Updated Startup Code</strong>
                            -- The linker now generates a data-initialization template (.dinit section) that
                            the startup code uses to initialize variables in data sections. In previous
                            releases, initialized data sections were sequentially allocated so a simple block
                            copy was sufficient. However, since this release supports variables at absolute
                            addresses, a new data-initialization template is required to initialize
                            non-contiguous data sections.</p>

                            <p>The linker places the initialization template in the .dinit section. The
                            crt0.S startup code has been updated to initialize data using the new template
                            rather than a block copy. <strong>The old startup code will not initialize data
                            properly using this version of the language tools.</strong></p>
                          </li>

                          <li>
                            <p><strong>Stack and heap allocation</strong> -- The stack and heap are now
                            dynamically generated. Previous releases used output sections specified in the
                            linker script to allocate the stack and heap. The linker now finds the largest
                            available gap in memory and uses that gap for the heap and stack.</p>

                            <p>As in earlier versions, the <tt>_min_stack_size</tt> and
                            <tt>_min_heap_size</tt> linker symbols define the minimum size of the stack and
                            the size of the heap. The size specified for the heap is the exact size to be
                            allocated while the size allocated for the stack is the minimum size
                            allocated.</p>

                            <p>The linker-generated memory usage report now displays these dynamically
                            allocated stack and heap areas. Because the stack expands in size to use the
                            entire gap, the total is not added in to the total data memory usage. Only the
                            minimum stack size specified by the application is added to the
                            total.</p><tt>pic32-gcc sourcecode.c
                            -Wl,--defsym,_min_stack_size=2048,--defsym,_min_heap_size=1024</tt>

                            <p><tt>pic32-gcc object1.o object2.o
                            -Wl,--defsym,_min_heap_size=1024,--report-mem -omyproject.elf</tt></p>
                          </li>
                        </ul>
                      </div>
                    </li>

                    <li>
                      <h2><a href="#new112target" onclick="shoh('new112');">Features added in
                      MPLAB<font size="-3"><sup>&reg;</sup></font> C32 v1.12</a></h2>

                      <div style="display: none;" id="new112">
                        <ul class="c5">
                          <li>
                            <p><strong>Default short double type</strong> -- The compiler now uses a 32-bit
                            double type by default. This change makes the PIC32 compiler more consistent with
                            the compiler for PIC24 MCUs and dsPIC DSCs. You can restore the 64-bit double
                            type using the <tt>-fno-short-double</tt> compiler option.</p>
                          </li>

                          <li>
                            <p><strong>Standard C Library</strong> -- This release introduces a new version
                            of Lib C that features a generally smaller footprint than previous the lib C.
                            Microchip is in the process of standardizing on one lib C implementation across
                            all first-party compilers. This standardization will smooth your migration path
                            both up and down the Microchip MCU product line, allowing you to more easily move
                            between MCU product lines as your application requirements evolve. The compiler
                            uses the new lib C by default. See the <a href="#Migration">Migration Issues</a>
                            topic for more information.</p>
                          </li>

                          <li>
                            <p><strong>Smart IO v2</strong> -- Previous compiler releases detected
                            floating-point and non-floating point conversion specifiers in calls to formatted
                            IO functions. The toolchain then linked either a full function or an integer-only
                            function as appropriate for your application.</p>

                            <p>Version 2 of the smart-IO feature now differentiates between additional types
                            of conversion specifiers. This allows the toolchain to provide a more finely
                            tuned implementation of the formatted IO function that closely matches your
                            application's requirements thereby resulting in in additional code-size
                            improvements.</p>
                          </li>

                          <li>
                            <p><strong>stdout to UART 1</strong> -- The C32 stdio library also now support
                            C30-style UART output. By default stdin/out goes to UART2 for use on the Explorer
                            16 board or other boards that may use UART2. The application may now use
                            <tt>__C32_UART = 1;</tt> to have stdin/out redirected to use UART1 instead.
                            Currently, the mechanism supports only UART1 and UART2.</p>

                            <p>For stdout, the application may provide an application-specific implementation
                            of write(), _mon_write(), or _mon_putc(). Likewise for stdin, the application may
                            provide an application- specfic implementation of read() or _mon_getc(). The
                            default source files for these functions are provided in pic32-libs\libc\stubs.
                            You may wish to extend or customize the code by adding a copy to your
                            project.</p>
                          </li>
                        </ul>
                      </div>
                    </li>

                    <li>
                      <h2><a href="#new111btarget" onclick="shoh('new111b');">Features added in
                      MPLAB<font size="-3"><sup>&reg;</sup></font> C32 v1.11(b)</a></h2>

                      <div style="display: none;" id="new111b">
                        <ul class="c5">
                          <li>
                            <p><strong>Part-Support Update</strong> -- The v1.11(b) release is a part-support
                            update only. The part-support files (header files, linker scripts, processor
                            libraries) for several devices have been updated. In addition, this release
                            contains updated peripheral libraries. See the peripheral-library documentation
                            for further details.</p>
                          </li>
                        </ul>
                      </div>
                    </li>

                    <li>
                      <h2><a href="#new111target" onclick="shoh('new111');">Features added in
                      MPLAB<font size="-3"><sup>&reg;</sup></font> C32 v1.11(a)</a></h2>

                      <div style="display: none;" id="new111">
                        <ul class="c5">
                          <li>
                            <p><strong>Builtin functions for CP0 register access</strong> -- This release
                            introduces a few new compiler builtin functions that simplify access to the PIC32
                            coprocessor 0 (CP0) registers. Combine these new builtin functions with macros
                            defined in the cp0defs.h and p32xxxx.h header files for easy access to the
                            various CP0 registers.</p>

                            <p>In earlier compiler releases, the p32xxxx.h header file defined _mfc0/_mtc0
                            preprocessor macros that utilized extended inline assembly to generate the mfco
                            and mtc0 instructions. These _mfc0 and _mtc0 macros are updated to utilize the
                            new builtin funtions instead of inline assembly.</p>

                            <p>NOTE: To access these CP0 registers, the compiler must generate assembly
                            instructions (mfc0 &amp; mtc0) that are supported in only the mips32 ISA mode.
                            Therefore, when calling one of these functions from a mips16 function, the
                            compiler must generate extra code to switch from mips16 mode back to the base
                            mips32 mode before executing the instruction and then back to mips16 mode after
                            executing the instruction.</p>

                            <p><a href="#new111_CP0_builtinfunctions" onclick=
                            "shoh('new111_CP0_builtinfunctions');">[Show/Hide]</a></p>

                            <div style="display: block;" id="new111_CP0_builtinfunctions">
                              <ul>
                                <li>
                                  <dl class="c9">
                                    <dt><tt><strong>unsigned int __builtin_mfc0(reg,sel)</strong></tt></dt>

                                    <dd>
                                      Returns the value from the CP0 register <tt>reg,sel</tt>. (Move From
                                      Coprocessor 0.) Both <tt>reg</tt> and <tt>sel</tt> must be immediate
                                      values.

                                      <p>Example 1:<br>
                                      <tt>val = <strong>__builtin_mfc0 (12,0)</strong>;</tt></p>

                                      <p>Example 2:<br>
                                      <tt>#include &lt;cp0defs.h&gt;<br>
                                      void funct (void) {<br>
                                      &nbsp;&nbsp; unsigned int val;<br>
                                      &nbsp;&nbsp; val = <strong>__builtin_mfc0
                                      (_CP0_STATUS,_CP0_STATUS_SELECT)</strong>;<br>
                                      }</tt></p>
                                    </dd>
                                  </dl>
                                </li>

                                <li>
                                  <dl class="c9">
                                    <dt><tt><strong>void __builtin_mtc0(reg,sel,value)</strong></tt></dt>

                                    <dd>
                                      Move <tt>value</tt> into the CP0 register<tt>reg,sel</tt>. (Move To
                                      Coprocessor 0.) Both <tt>reg</tt> and <tt>sel</tt> must be immediate
                                      values.

                                      <p>Example 1:<br>
                                      <tt><strong>__builtin_mtc0 (12,0,0x00100000u)</strong>;</tt></p>

                                      <p>Example 2:<br>
                                      <tt>#include &lt;cp0defs.h&gt;<br>
                                      void funct (void) {<br>
                                      &nbsp;&nbsp; unsigned int val;<br>
                                      &nbsp;&nbsp; /* code here */<br>
                                      &nbsp;&nbsp; <strong>__builtin_mtc0
                                      (_CP0_STATUS,_CP0_STATUS_SELECT,val)</strong>;<br>
                                      }</tt></p>
                                    </dd>
                                  </dl>
                                </li>

                                <li>
                                  <dl class="c9">
                                    <dt><tt><strong>unsigned int
                                    __builtin_mxc0(reg,sel,value)</strong></tt></dt>

                                    <dd>
                                      Exchange/Swap <tt>value</tt> and the CP0 register <tt>reg,sel</tt>.
                                      Move <tt>value</tt> to the CP0 register <tt>reg,sel</tt> and return the
                                      previous value. Both <tt>reg</tt> and <tt>sel</tt> must be immediate
                                      values.

                                      <p>Example 1:<br>
                                      <tt>oldval = <strong>__builtin_mxc0
                                      (12,0,0x00100000u)</strong>;</tt></p>

                                      <p>Example 2:<br>
                                      <tt>#include &lt;cp0defs.h&gt;<br>
                                      void funct (void) {<br>
                                      &nbsp;&nbsp; unsigned int newval, oldval;<br>
                                      &nbsp;&nbsp; /* code here */<br>
                                      &nbsp;&nbsp; oldval = <strong>__builtin_mxc0
                                      (_CP0_STATUS,_CP0_STATUS_SELECT,newval)</strong>;<br>
                                      }</tt></p>
                                    </dd>
                                  </dl>
                                </li>

                                <li>
                                  <dl class="c9">
                                    <dt><tt><strong>unsigned int
                                    __builtin_bcc0(reg,sel,clr)</strong></tt></dt>

                                    <dd>
                                      Bit clear non-zero bits from <tt>clr</tt> in the CP0 register
                                      <tt>reg,sel</tt> and return the previous value of the CP0 register.
                                      Both <tt>reg</tt> and <tt>sel</tt> must be immediate values.

                                      <p>Example:<br>
                                      <tt>#include &lt;cp0defs.h&gt;<br>
                                      void funct (void) {<br>
                                      &nbsp;&nbsp; unsigned int clear, oldval;<br>
                                      &nbsp;&nbsp; /* code here */<br>
                                      &nbsp;&nbsp; oldval = <strong>__builtin_bcc0
                                      (_CP0_STATUS,_CP0_STATUS_SELECT,clear)</strong>;<br>
                                      }</tt></p>

                                      <p>This is equivalent to<br>
                                      <tt>&nbsp;&nbsp; oldval = __builtin_mfc0
                                      (_CP0_STATUS,_CP0_STATUS_SELECT);<br>
                                      &nbsp;&nbsp; __builtin_mtc0 (_CP0_STATUS,_CP0_STATUS_SELECT, oldval
                                      &amp; ~(clear));</tt><br>
                                      but the bcc0 builtin may generate more efficient code, especially when
                                      called from mips16 mode.</p>
                                    </dd>
                                  </dl>
                                </li>

                                <li>
                                  <dl class="c9">
                                    <dt><tt><strong>unsigned int
                                    __builtin_bsc0(reg,sel,set)</strong></tt></dt>

                                    <dd>
                                      Bit set non-zero bits from <tt>set</tt> in the CP0 register
                                      <tt>reg,sel</tt> and return the previous value of the CP0 register.
                                      Both <tt>reg</tt> and <tt>sel</tt> must be immediate values.

                                      <p>Example:<br>
                                      <tt>#include &lt;cp0defs.h&gt;<br>
                                      void funct (void) {<br>
                                      &nbsp;&nbsp; unsigned int set, oldval;<br>
                                      &nbsp;&nbsp; /* code here */<br>
                                      &nbsp;&nbsp; oldval = <strong>__builtin_bsc0
                                      (_CP0_STATUS,_CP0_STATUS_SELECT,set)</strong>;<br>
                                      }</tt></p>

                                      <p>This is equivalent to<br>
                                      <tt>&nbsp;&nbsp; oldval = __builtin_mfc0
                                      (_CP0_STATUS,_CP0_STATUS_SELECT);<br>
                                      &nbsp;&nbsp; __builtin_mtc0 (_CP0_STATUS,_CP0_STATUS_SELECT, oldval |
                                      (set));</tt><br>
                                      but the bsc0 builtin may generate more efficient code, especially when
                                      called from mips16 mode.</p>
                                    </dd>
                                  </dl>
                                </li>

                                <li>
                                  <dl class="c9">
                                    <dt><tt><strong>unsigned int
                                    __builtin_bcsc0(reg,sel,clr,set)</strong></tt></dt>

                                    <dd>
                                      Bit clear non-zero bits from <tt>clr</tt> and bit set non-zero bits
                                      from <tt>set</tt> in the CP0 register <tt>reg,sel</tt>. Return the
                                      previous value of the CP0 register. Both <tt>reg</tt> and <tt>sel</tt>
                                      must be immediate values.

                                      <p>Example:<br>
                                      <tt>#include &lt;cp0defs.h&gt;<br>
                                      void funct (void) {<br>
                                      &nbsp;&nbsp; unsigned int clr, set, oldval;<br>
                                      &nbsp;&nbsp; /* code here */<br>
                                      &nbsp;&nbsp; oldval = <strong>__builtin_bcsc0
                                      (_CP0_STATUS,_CP0_STATUS_SELECT,clr,set)</strong>;<br>
                                      }</tt></p>

                                      <p>This is equivalent to<br>
                                      <tt>&nbsp;&nbsp; oldval = __builtin_mfc0
                                      (_CP0_STATUS,_CP0_STATUS_SELECT);<br>
                                      &nbsp;&nbsp; __builtin_mtc0 (_CP0_STATUS,_CP0_STATUS_SELECT, (oldval
                                      &amp; ~(clr)) | (set));</tt><br>
                                      but the bcsc0 builtin may generate more efficient code, especially when
                                      called from mips16 mode.</p>
                                    </dd>
                                  </dl>
                                </li>
                              </ul>
                            </div>
                          </li>

                          <li>
                            <p><strong>Upgrade to binutils v2.19</strong> -- The MPLAB<font size=
                            "-3"><sup>&reg;</sup></font> Assembler, Linker, and Utilities for PIC32 MCUs are
                            now based on GNU Binutils v2.19. This platform upgrade includes a few new
                            features and bug fixes.</p>

                            <ul>
                              <li>
                                <strong>Assembler</strong>

                                <ul>
                                  <li>Macros with a variable number of arguments are now supported. See the
                                  <a href=
                                  "http://sourceware.org/binutils/docs-2.20/as/Macro.html#Macro">Binutils
                                  documentation</a> for more information.</li>

                                  <li>A redefinition of a macro now results in an error.</li>

                                  <li>The assembler sources are now released under version 3 of the GNU
                                  General Public License.</li>
                                </ul>
                              </li>

                              <li>
                                <strong>Linker</strong>

                                <ul>
                                  <li>Added a new linker command-line switch, <tt>--sort-section
                                  name|alignment</tt>, to sort sections by section name or maximum
                                  alignment.</li>

                                  <li>Added <tt>SORT_BY_NAME</tt> and <tt>SORT_BY_ALIGNMENT</tt> to the
                                  linker script language to permit sorting sections by section name or
                                  section maximum alignment.</li>

                                  <li>New switch: <tt>--print-gc-sections</tt> to list any sections removed
                                  by garabge collection.</li>

                                  <li>Addded a new command-line option '<tt>--default-script=FILE</tt>' or
                                  '<tt>-dT FILE</tt>' which specifies a replacement for the built-in, default
                                  linker script.</li>

                                  <li>Linker scripts support a new <tt>INSERT</tt> command that makes it
                                  easier to augment the default script.</li>

                                  <li>Linker-script input-section filespecs may now specify a file within an
                                  archive by writing "archive:file".</li>

                                  <li>The <tt>--sort-common</tt> switch now has an optional argument which
                                  specifies the direction of sorting.</li>

                                  <li>The Linker sources are now released under version 3 of the GNU General
                                  Public License.</li>
                                </ul>
                              </li>

                              <li>
                                <strong>Binary Utilities</strong>

                                <ul>
                                  <li>pic32-readelf can now display address ranges from .debug_range
                                  sections. This happens automatically when a DW_AT_range attribute is
                                  encountered. The command line switch <tt>--debug-dump=Ranges</tt> (or
                                  <tt>-wR</tt>) can also be used to display the contents of the .debug_range
                                  section.</li>

                                  <li>pic32-objcopy recognizes two new options,
                                  <tt>--strip-unneeded-symbol</tt> and <tt>--strip-unneeded-symbols</tt>,
                                  namely for use together with the wildcard matching the original
                                  <tt>--strip-symbol</tt>/<tt>--strip-symbols</tt> provided, but retaining
                                  any symbols matching but needed by relocations.</li>

                                  <li>Added <tt>-g</tt>/<tt>--section-groups</tt> to pic32-readelf to display
                                  section groups.</li>

                                  <li>Added <tt>--globalize-symbol &lt;name&gt;</tt> and
                                  <tt>--globalize-symbols &lt;filename&gt;</tt> switches to pic32-objcopy to
                                  convert local symbols into global symbols.</li>

                                  <li>Added <tt>-t</tt>/<tt>--section-details</tt> to pic32-readelf to
                                  display section details</li>

                                  <li>Added <tt>-W</tt>/<tt>--dwarf</tt> to pic32-objdump to display the
                                  contents of the DWARF debug sections.</li>

                                  <li>Added <tt>-wL</tt> switch to dump decoded contents of .debug_line.</li>

                                  <li>Added <tt>-F</tt> switch to pic32-objdump to include file offsets in
                                  the disassembly.</li>

                                  <li>Added <tt>-c</tt> switch to pic32-readelf to allow string dumps of
                                  archive symbol index.</li>

                                  <li>Added <tt>-p</tt> switch to pic32-readelf to allow string dumps of
                                  sections.</li>

                                  <li>The Binutils sources are now released under version 3 of the GNU
                                  General Public License.</li>
                                </ul>
                              </li>
                            </ul>
                          </li>

                          <li>
                            <p><strong>RIPL Interrupt Priority Level specifier</strong> -- The v1.10 release
                            introduced new Interrupt Priority Level specifiers. It also introduced a new
                            default IPL behavior when the IPL specifier was omitted from the interrupt
                            attribute. (See <a href="#ISR_Context_improvements" onclick=
                            "shoh('new106'); shoh('new106_IPL_READMORE');">Features added in MPLAB<font size=
                            "-3"><sup>&reg;</sup></font> C32 v1.10</a> below for more information.)</p>

                            <p>The v1.11 release introduces an explicit specifier (RIPL) for this default
                            behavior. You may use this RIPL specifier in either the interrupt pragma or the
                            interrupt attribute to tell the compiler to use the runtime Requested Interrupt
                            Priority Level from the CAUSE register as the new IPL.</p>

                            <ul>
                              <li>Example 1:

                                <p><tt>#pragma interrupt Timer1IntHandler RIPL vector 4</tt></p>
                              </li>

                              <li>Example 2:

                                <p><tt>void <strong>__attribute__((interrupt(RIPL), vector(1)))</strong>
                                myISR (void)) { /* code */ }</tt></p>
                              </li>
                            </ul>
                          </li>
                        </ul>
                      </div>
                    </li>

                    <li>
                      <h2><a href="#new106target" onclick="shoh('new106');">Features added in
                      MPLAB<font size="-3"><sup>&reg;</sup></font> C32 v1.10</a></h2>

                      <div style="display: none;" id="new106">
                        <ul class="c5">
                          <li>
                            <strong>Smart I/O</strong> -- This release introduces a new
                            <strong><tt>-msmart-io=[0|1|2]</tt></strong> command-line option. This feature
                            attempts to statically analyze format strings passed to <tt>printf</tt>,
                            <tt>scanf</tt>, and the 'f' and 'v' variations of these functions. Uses of non
                            floating-point format arguments will be converted to use an integer-only
                            variation of the library function. For many applications, this feature can reduce
                            program-memory usage.

                            <p><tt>-msmart-io=0</tt> disables this option, while <tt>-msmart-io=2</tt> causes
                            the compiler to be optimistic and convert function calls with variable or unknown
                            format arguments. <tt>-msmart-io=1</tt> is the safe default and will convert only
                            when the compiler can prove that floating-point support is not required.</p>
                          </li>

                          <li>
                            <strong><a name="ISR_Context_improvements" id=
                            "ISR_Context_improvements">Interrupt Context-Saving Improvements</a></strong> --
                            New PIC32 devices introduced in this release (PIC32MX5, PIC32MX6, PIC3MX7) allow
                            us to select, via configuration fuses, which priority will use the shadow
                            register set. (Refer to the device datasheet to determine if your PIC32 device
                            supports this feature.) This means that we must specify which context-saving
                            mechanism to use for each interrupt service routine. We specify the mechanism as
                            part of the IPL specifier passed in the interrupt attribute,
                            <strong><tt>__attribute__((interrupt( [IPLn(AUTO|SOFT|SRS)] )))</tt></strong>,
                            where n is in the range of 0..7, inclusive.

                            <p><strong>NOTE</strong>: An incorrect <tt>IPL<em>n</em></tt> value can cause
                            incorrect nesting of interrupts, which could result in a stack overflow and
                            eventually a bus-error exception. If you experience a bus-error exception related
                            to an interrupt, double check that your <tt>IPL<em>n</em></tt> value matches the
                            IPL value set for the interrupt source.</p>

                            <p><a href="#ISR_Context_improvements" onclick=
                            "shoh('new106_IPL_READMORE');">[Show/Hide]</a></p>

                            <div style="display: block;" id="new106_IPL_READMORE">
                              <ul>
                                <li>
                                  <p><strong>IPL Specifiers</strong></p>

                                  <ul>
                                    <li>
                                      <p><tt><strong>IPL<em>n</em>AUTO</strong></tt> -- The compiler supports
                                      an <tt>IPL<em>n</em>AUTO</tt> IPL specifier that uses the runtime value
                                      in <tt>SRSCTL</tt> to determine whether it should use software or SRS
                                      context saving. The interrupt context-saving code generated for this
                                      specifier has a slightly higher latency, compared to
                                      <tt>IPL<em>n</em>SOFT</tt> or <tt>IPL<em>n</em>SRS</tt>, due to the
                                      instructions required to test the <tt>SRSCTL</tt> value. Example:<br>
                                      <tt>void <strong>__attribute__((interrupt(IPL6AUTO),
                                      vector(1)))</strong> myISR (void)) { /* code */ }</tt></p>
                                    </li>

                                    <li>
                                      <p><strong><tt>IPL<em>n</em>SOFT</tt></strong> -- The compiler will use
                                      software context saving for the <tt>IPL<em>n</em>SOFT</tt> specifier.
                                      Application code is responsible for applying the correct <em>n</em>
                                      interrupt-source priority value to the matching handler routine.
                                      Example:<br>
                                      <tt>void <strong>__attribute__((interrupt(IPL6SOFT),
                                      vector(1)))</strong> myISR (void)) { /* code */ }</tt></p>
                                    </li>

                                    <li>
                                      <p><tt><strong>IPL<em>n</em>SRS</strong></tt> -- The compiler will
                                      generate interrupt prologue and epilogue code utilizing shadow-register
                                      context saving for <tt>IPL<em>n</em>SRS</tt>. This IPL specifier
                                      results in the shortest interrupt context-saving latency. However, when
                                      using <tt>IPL<em>n</em>SRS</tt>, you must configure the corresponding
                                      interrupt source to use a shadow register set. On some devices, the
                                      shadow register set is tied to IPL7. On other devices, the shadow
                                      register set is configurable in a device configuration register
                                      (DEVCFG). Example:<br>
                                      <tt>void <strong>__attribute__((interrupt(IPL6SRS),
                                      vector(1)))</strong> myISR (void)) { /* code */ }</tt><br></p>
                                    </li>

                                    <li>
                                      <p><strong><tt>single</tt></strong> -- For single-vector interrupt
                                      mode, use <tt>single</tt> as the IPL parameter passed to the interrupt
                                      attribute. Example:<br>
                                      <tt>void <strong>__attribute__((interrupt(single), vector(1)))</strong>
                                      myISR (void)) { /* code */ }</tt></p>
                                    </li>

                                    <li>
                                      <p><strong><em>Default</em></strong> -- The compiler defaults to
                                      selecting the IPL value and shadow-register usage at runtime when the
                                      IPL specifier is omitted from the interrupt() attribute. Omitting the
                                      IPL specifier results in slightly larger interrupt context-saving
                                      latency. <em>For mult-vector interrupt mode where the requested IPL
                                      value may change at runtime, use this default behavior</em>.
                                      Example:<br>
                                      <tt>void <strong>__attribute__((interrupt(), vector(1)))</strong> myISR
                                      (void)) { /* code */ }</tt></p>
                                    </li>
                                  </ul>
                                </li>

                                <li>
                                  <p><strong>Updated __ISR Macro</strong> -- The IPL specifier argument to
                                  the <tt>__ISR()</tt> macro, defined in <tt>&lt;sys/attribs.h&gt;</tt>, is
                                  now optional. With the IPL specifier omitted, the compiler defaults to
                                  selecting the IPL value and shadow-register usage at runtime.</p>

                                  <ul>
                                    <li>
                                      <p><strong>Example 1</strong><br>
                                      <tt>void <strong>__ISR(_CORE_SOFTWARE_0_VECTOR, IPL3SRS)</strong>
                                      CoreSoftwareInt0Handler(void)</tt><br>
                                      This example creates an interrupt handler function for the core
                                      software interrupt 0 that has an interrupt priority level of three. The
                                      compiler places a dispatch function at the associated vector location.
                                      To reach this function, the core software interrupt flag and enable
                                      bits must be set, and the interrupt priority should be set to a level
                                      of three. The device configuration fuses must assign Shadow Register
                                      Set 1 to interrupt priority level three. The compiler generates code
                                      that assumes that register context will be saved in SRS1.</p>
                                    </li>

                                    <li>
                                      <p><strong>Example 2</strong><br>
                                      <tt>void <strong>__ISR(_CORE_SOFTWARE_0_VECTOR)</strong>
                                      CoreSoftwareInt0Handler(void)</tt><br>
                                      This example creates an interrupt handler function for the core
                                      software-interrupt 0 and uses the interrupt priority level from the
                                      runtime-requested IPL value. The compiler generates code that
                                      determines, at runtime, whether context should be saved on the stack by
                                      software or context was already saved in a shadow register set.</p>
                                    </li>
                                  </ul>
                                </li>

                                <li>
                                  <p><strong>Latency improvements</strong> -- The interrupt context saving
                                  code has also been modified to improve latency. For instance, the HI/LO
                                  register saving code, when required, now appears later in the ISR prologue.
                                  This helps reduce stalls when an interrupt occurs during a DIV (divide)
                                  instruction.</p>
                                </li>
                              </ul>
                            </div>
                          </li>

                          <li>
                            <strong><a name="APPIOReadMore" id="APPIOReadMore">APPIN/APPOUT Debugging
                            Support</a></strong> -- New PIC32 devices being introduced in v1.10 (PIC32MX5,
                            MX6, MX7) support the APPIN/APPOUT debugging feature. This PIC32 feature allows
                            the target application to write text or data to an MPLAB<font size=
                            "-3"><sup>&reg;</sup></font> IDE window without halting the target device.
                            Similarly, you may use the display window to send text or data back to the target
                            PIC32 device. This feature requires an <a href=
                            "https://www.microchip.com/realice" target="external">MPLAB<font size=
                            "-3"><sup>&reg;</sup></font> REAL ICE</a> emulator or an <a href=
                            "https://www.microchip.com/icd3" target="external">MPLAB<font size=
                            "-3"><sup>&reg;</sup></font> ICD 3</a> debugger.<br>

                            <p><a href="#APPIOReadMore" onclick=
                            "shoh('new106_APPIOReadMore');">[Show/Hide]</a></p>

                            <div style="display: block;" id="new106_APPIOReadMore">
                              <ul>
                                <li><strong><tt>-mappio-debug</tt></strong> -- Use this command-line option
                                to enable the APPIN/APPOUT debugging library functions for the ICD 3 debugger
                                and REAL ICE emulator. This feature allows you to use the DBPRINTF and
                                related functions and macros. Enable this option only when using a target
                                PIC32 device that supports the APPIN/APPOUT feature.</li>

                                <li>
                                  <strong>Example Code</strong> --

                                  <div class="code panel" style="border-width: 1px; margin: 2px;">
                                    <div class="codeContent panelContent">
                                      <pre class="codeContent">
<tt>#include &lt;p32xxxx.h&gt;
int main (void)
{
    int num;
    char buf[256] ={0};
    DBINIT();

    while(1)
    {
      DBPRINTF ("Hello there!\n");
      DBPRINTF ("Enter a string\n");
#if defined(__APPIO_DEBUG)
      DBSCANF ("%s", &amp;buf[0]);
#elif defined(PIC32_STARTER_KIT)
      DBGETS  (&amp;buf[0],128);
#endif
      DBPRINTF ("Entered \"%s\"\n\n", &amp;buf[0]);

      printf ("Prints to UART2 by default or APPO when enabled\n");
    }
  return 0;
}</tt>
</pre>
                                    </div>
                                  </div>
                                </li>
                              </ul>
                            </div>
                          </li>

                          <li>
                            <strong><a name="SPLIMReadMore" id="SPLIMReadMore">Stack Limit symbol in built-in
                            linker script</a></strong> -- The default linker script now provides an _SPLIM
                            symbol that you can use from code to help detect a stack overflow at runtime.
                            This symbol is associated with the lowest address of the space reserved for the
                            stack.

                            <p><a href="#SPLIMReadMore" onclick=
                            "shoh('new106_SPLIMReadMore');">[Show/Hide]</a></p>

                            <div style="display: block;" id="new106_SPLIMReadMore">
                              <ul>
                                <li>
                                  <strong>Example Code</strong> --

                                  <div class="code panel" style="border-width: 1px; margin: 2px;">
                                    <div class="codeContent panelContent">
                                      <pre class="codeContent">
<tt>#include &lt;stddef.h&gt;
#define _STACK_DEBUG 1
#if (_STACK_DEBUG)
#define stackcheck() _stackcheck(__FILE__, __LINE__)

static inline __attribute__((always_inline))
ptrdiff_t _stackcheck(const char *filename, unsigned int linenum)
{
  extern void _SPLIM; /* From linker script */

  register void* stackptr __asm__("$sp");

  /* Compare the current stack pointer with the Stack Pointer Limit symbol, _SPLIM */
  if ((ptrdiff_t)stackptr &lt;= (ptrdiff_t)&amp;_SPLIM)
    {
        /* Handle stack overflow */
        while(1);
    }
  return ((ptrdiff_t)stackptr - (ptrdiff_t)&amp;_SPLIM);
}
#else
#define stackcheck() (void)0
#endif

unsigned char foo(unsigned char var);
volatile unsigned int testval;

int main (void)
{
    unsigned char array[0x7A50];
    testval = 0;

    array[0] = 1;
    foo (array[0]);

    testval = 1;
    while(1);
}
unsigned char
foo(unsigned char var)
{
    stackcheck();
    return var+1;
}</tt>
</pre>
                                    </div>
                                  </div>
                                </li>
                              </ul>
                            </div>
                          </li>

                          <li>
                            <strong><a name="FeatureSetMacro" id="FeatureSetMacro">Predefined macro for
                            Feature Set</a></strong> -- The compiler predefines a macro based on the features
                            available for the selected device. These macros are intended to be used when
                            writing code to take advantage of features available on newer devices while
                            maintaining compatibility with older devices.

                            <p><a href="#FeatureSetMacro" onclick=
                            "shoh('new106_FeatureSetMacroReadMore');">[Show/Hide]</a></p>

                            <div style="display: block;" id="new106_FeatureSetMacroReadMore">
                              <ul>
                                <li><strong>Examples</strong><br>
                                PIC32MX <strong>795</strong>F512L would use <tt>__PIC32_FEATURE_SET__ ==
                                795</tt>, and<br>
                                PIC32MX <strong>340</strong>F128H would use <tt>__PIC32_FEATURE_SET__ ==
                                340</tt>.<br>
                                <br></li>

                                <li>
                                  <strong>Example Code</strong> --

                                  <div class="code panel" style="border-width: 1px; margin: 2px;">
                                    <div class="codeContent panelContent">
                                      <pre class="codeContent">
<tt>#if ((__PIC32_FEATURE_SET__ &gt;= 500) &amp;&amp;
     (__PIC32_FEATURE_SET__ &lt;= 799))
   { /* do stuff for 5XX, 6XX, 7XX families */ }
#elif ((__PIC32_FEATURE_SET__ &gt;= 300) &amp;&amp;
       (__PIC32_FEATURE_SET__ &lt;= 499))
   { /* do stuff for 3XX, 4XX families */ }
#elif ((__PIC32_FEATURE_SET__ &gt;= 800) &amp;&amp;
       (__PIC32_FEATURE_SET__ &lt; 1000))
   { /* do stuff for some future family */ }
#endif
</tt>
</pre>
                                    </div>
                                  </div><br>
                                  <br>
                                </li>
                              </ul>
                            </div>
                          </li>
                        </ul>
                      </div>
                    </li>

                    <li>
                      <h2><a href="#new105" onclick="shoh('new105');">Features added in MPLAB<font size=
                      "-3"><sup>&reg;</sup></font> C32 v1.05</a></h2>

                      <div style="display: none;" id="new105">
                        <ul class="c5">
                          <li><strong>Improved 16- and 32-bit FFT functions in the DSP Library</strong> --
                          The FFT functions have been significantly improved and optimized for the PIC32
                          instruction set. See the 32-bit Language Tools Libraries document (DS51685) for
                          more information. Please visit <a href=
                          "https://www.microchip.com/mplab/compilers">Microchip's website</a> for the
                          revision C of this document (DS51685C).</li>

                          <li><strong>Binary Constants</strong> -- A sequence of binary digits preceded by 0b
                          or 0B (the numeral '0' followed by the letter 'b' or 'B') is taken to be a binary
                          integer. The binary digits consist of the numerals '0' and '1'. Note that this
                          binary-constant syntax may not be accepted by other C compilers.</li>

                          <li>
                            <strong>Linker Memory-Usage Report</strong> -- This optional, informational
                            report allows you to easily determine the program- and data-memory usage of your
                            application. It allows you to see how much space is used by the project being
                            linked and how much space is available on the target device. The memory-usage
                            report appears on stdout and in the optional map file.

                            <ul>
                              <li>Using this feature with <strong>MPLAB<font size=
                              "-3"><sup>&reg;</sup></font> IDE 8.30 and earlier</strong> -- On the linker's
                              tab of the project build options, select to <strong>Use Alternate
                              Settings</strong>. Add the <strong><tt>--report-mem</tt></strong> option to the
                              Alternate Settings field. The memory-usage report will appear in the output
                              window after a project build. (This option will appear as a checkbox in later
                              MPLAB <font size="-3"><sup>&reg;</sup></font> IDE releases.)</li>

                              <li>Using this feature on the <strong>command prompt</strong> -- Add the
                              <tt>--report-mem</tt> option to the linker's command line. If you are calling
                              the linker via the compilation driver, use the driver's <tt>-Wl</tt> option to
                              pass the <tt>--report-mem</tt> option to the linker. The memory-usage report
                              will appear on stdout.</li>
                            </ul>
                          </li>

                          <li>
                            <strong>Improved malloc implementation</strong> -- This release contains a new
                            malloc/free/realloc implementation based on the implementation written by Doug
                            Lea and released to the public domain. <em>(Note that C32 v1.12 introduces
                            another implementation.)</em>

                            <ul>
                              <li>This is not the fastest, most space-conserving, most portable, or most
                              tunable malloc ever written. However it is among the fastest while also being
                              among the most space-conserving, portable and tunable. Consistent balance
                              across these factors results in a good general-purpose allocator.</li>

                              <li>For a high-level description, see <a href=
                              "http://g.oswego.edu/dl/html/malloc.html">http://g.oswego.edu/dl/html/malloc.html</a></li>

                              <li>This implementation is also provided with the <a href=
                              "http://sourceware.org/newlib/">Newlib</a> C Library.</li>
                            </ul>
                          </li>

                          <li><strong>Instruction Macros</strong> -- The p32xxxx.h include file now contains
                          a Nop() macro that issues a superscalar SSNOP instruction.</li>

                          <li><strong><tt>gettimeofday()</tt> weak stub</strong> -- The time.h
                          <tt>clock()</tt> and <tt>time()</tt> functions require a user-provided
                          <tt>gettimeofday()</tt> helper function. The compiler's library now provides a weak
                          stub implementation that allows the project link to complete without error, but you
                          should provide your own implementation appropriate for your application.</li>

                          <li><strong>Microchip DSP Compatibility Wrapper functions</strong> -- This release
                          provides new DSP wrapper functions intended to ease the migration from the
                          Microchip DSP library for dsPIC DSCs to the general DSP library for PIC32 MCUs. See
                          the 32-Bit Language Tools Libraries (DS51685C) document for more information on
                          these new wrapper functions.</li>

                          <li><strong>Updated peripheral-library documentation</strong> -- The 32-bit
                          peripheral library document is now distributed as a compiled help file (*.chm)
                          rather than a PDF file.</li>

                          <li><strong>Support for PWP configuration bits</strong> -- The config pragma now
                          supports enabling the Program Write Protect bits. See the <em>PIC32MX Config
                          Settings</em> help file for information on the setting name and available values
                          for each device.</li>
                        </ul>
                      </div>
                    </li>

                    <li>
                      <h2><a href="#new104" onclick="shoh('new104');">Features added in MPLAB<font size=
                      "-3"><sup>&reg;</sup></font> C32 v1.04</a></h2>

                      <div style="display: none;" id="new104">
                        <ul class="c5">
                          <li>
                            <strong>General DSP Library</strong> -- The DSP Library supports a variety of
                            signal processing functions that have applicability in speech compression, echo
                            cancellation, noise cancellation, channel equalization, audio decoding, and many
                            other DSP and media applications. The library is highly optimized for the PIC32
                            MCU instruction set.

                            <ul>
                              <li>The DSP Library expects Q-type fixed-point arguments and produces Q-type
                              results. The MPLAB <font size="-3"><sup>&reg;</sup></font> C Compiler for PIC32
                              MCUs does not currently support converting float or double types to
                              Q-types.</li>

                              <li>See the 32-Bit Language Tools Libraries (DS51685) for documentation on the
                              DSP Library functions.</li>

                              <li>In the near future, a "dsPIC DSC DSP Algorithm Library" compatibility layer
                              will be available. This compatibility layer makes the PIC32 DSP Library
                              backwards compatible with the existing dsPIC DSC DSP Algorithm Library.</li>
                            </ul>
                          </li>

                          <li>
                            <strong>Vector attribute accepts parenthesized list of vector numbers</strong> --
                            The interrupt vector attribute now accepts a parenthesized list of one or more
                            interrupt vector numbers. This means that you can now more easily generate
                            multiple dispatch functions that target a single interrupt service routine as
                            shown in the example below.

                            <div class="code panel" style="border-width: 1px; margin: 10px;">
                              <div class="codeContent panelContent">
                                <tt>#include &lt;p32xxxx.h&gt;<br>
                                #include &lt;sys/attribs.h&gt;<br>
                                void __ISR((_TIMER_1_VECTOR,_TIMER_2_VECTOR,_TIMER_3_VECTOR),ipl6)
                                TimerISR(void);</tt>
                              </div>
                            </div>
                          </li>

                          <li><strong>Interrupt service routines forced to nomips16</strong> -- The compiler
                          will now force functions marked with the interrupt attribute to be nomips16. The
                          compiler will emit a warning if it overrides the mips16 attribute or command-line
                          default. Previous compiler releases stopped compilation with an error and required
                          users to manually add the nomips16 attribute. Note that you should use the __ISR
                          macro from the sys/attribs.h header rather than manually specify the interrupt
                          attribute.</li>

                          <li><strong>Trigonometric function refactorization</strong> -- A few trigonometric
                          functions have been refactored for a smaller code-size footprint.</li>
                        </ul>
                      </div>
                    </li>

                    <li>
                      <h2><a href="#new103" onclick="shoh('new103');">Features added in MPLAB<font size=
                      "-3"><sup>&reg;</sup></font> C32 v1.03</a></h2>

                      <div style="display: none;" id="new103">
                        <ul class="c5">
                          <li><strong>Optimized math library</strong> -- The floating-point math library
                          provided with the compiler has been significantly optimized to take full advantage
                          of the PIC32 MCU instruction set. The improved library provides the greatest
                          benefit for the more complex operations, offering a greater than 5x performance
                          improvement over the 1.02 library for many operations and an even more significant
                          improvement for some operations. In addition, single-precision math library
                          functions are now available, giving users a choice between double- and
                          single-precision operations. See math.h for more information.</li>
                        </ul>

                        <ul class="c5">
                          <li><strong><tt>__C32_VERSION__</tt> predefined macro</strong> -- The C compiler
                          defines the constant <tt>__C32_VERSION__</tt>, giving a numeric value to the
                          version identifier. This macro can be used to construct applications that take
                          advantage of new compiler features while still remaining backward compatible with
                          older versions. The value is based upon the major and minor version numbers of the
                          current release. For example, release version 1.03 will have a
                          <tt>__C32_VERSION__</tt> definition of 103. This macro can be used, in conjunction
                          with standard preprocessor comparison statements, to conditionally include/exclude
                          various code constructs.</li>
                        </ul>

                        <ul class="c5">
                          <li>
                            <strong><tt>__ISR_SINGLE__</tt> and <tt>__ISR_SINGLE_AT_VECTOR__</tt> convenience
                            macros</strong> -- The sys/attribs.h header file now provides two new macros
                            intended to simplify the use of the single-vector interrupt mechanism. See the
                            sys/attribs.h header file for more information.

                            <ul>
                              <li>The <tt>__ISR_SINGLE__</tt> macro specifies a function as an
                              interrupt-service routine in single-vector mode. This will place a jump at the
                              single-vector location to the interrupt handler.</li>

                              <li>The <tt>__ISR_SINGLE_AT_VECTOR__</tt> macro places the entire single-vector
                              interrupt handler at the vector 0 location. The user is responsible for
                              ensuring that the vector spacing is set to accommodate the size of the
                              handler.</li>
                            </ul>
                          </li>
                        </ul>
                      </div>
                    </li>
                  </ul>
                </div>
              </li>
            </ul>
          </div>
        </li>
      </ul><a name="Migration" id="Migration"></a>

      <center>
        <font size="+1">[ <a href="#ToC">Table of Contents</a> ] [ <a href="#WhatsNew">What's new</a> ] [
        <a href="#Fixes">Fixed Issues</a> ] [ <a href="#DocUpdate">Documentation Updates</a> ] [ <a href=
        "#Limits">Known Issues</a> ]</font>
      </center>
    </li>

    <li class="Heading0">
      <h1>Migration Issues</h1>

      <p class="c1">The following changes may affect migration from older versions of the compiler.</p>

      <h2><a href="#Migration435target" onclick="shoh('migrateXC435');">Migrating to MPLAB<font size=
      "-3"><sup>&reg;</sup></font> XC32 v4.35 from earlier versions</a></h2>

      <div style="display: block;" id="migrateXC435">
        <a href="#Migration435target" onclick="shoh('migrateXC435');"></a>

        <ul class="c5">
          <li class="c8">There are no additional known migration issues from v4.30 to v4.35.</li>
        </ul>
      </div>

      <h2><a href="#Migration430target" onclick="shoh('migrateXC430');">Migrating to MPLAB<font size=
      "-3"><sup>&reg;</sup></font> XC32 v4.30 from earlier versions</a></h2>

      <div style="display: block;" id="migrateXC430">
        <a href="#Migration430target" onclick="shoh('migrateXC430');"></a>

        <ul class="c5">
          <li class="c8"><a name="fno_common_default" id="fno_common_default">Tentative Definitions</a></li>

          <li style="list-style: none">
            <ul class="c5">
              <li>
                <p><strong>Upcoming change to <tt>-fno-common</tt> as the default</strong> -- A future MPLAB
                XC32 release will change the default for the C compiler from <tt>-fcommon</tt> to
                <tt>-fno-common</tt>. We recommend changing your projects to use <tt>-fno-common</tt> now to
                prepare for this upcoming change. The <tt>-fno-common</tt> option inhibits the merging of
                tentative definitions by the linker so you get a multiple-definition error if the same
                variable is accidentally defined in more than one compilation unit. In MPLAB X v6.10, you can
                find this option under [ Project Properties &raquo; xc32-gcc &raquo; Option categories:
                Optimization &raquo; Use common tentative definitions: Disable ]</p>

                <h4>Example Problem</h4>

                <div class="code panel" style="border-width: 1px; margin: 4px;">
                  <div class="codeContent panelContent">
                    <pre class="codeContent">
/* a.c */
int a = 42;
</pre>
                  </div>
                </div>

                <div class="code panel" style="border-width: 1px; margin: 4px;">
                  <div class="codeContent panelContent">
                    <pre class="codeContent">
/* main.c */
int a;
int main(){}
</pre>
                  </div>
                </div>

                <div class="code panel" style="border-width: 1px; margin: 4px;">
                  <div class="codeContent panelContent">
                    <pre class="codeContent">
&gt;xc32-gcc a.c main.c -mprocessor=32MX795F512L <font color="green">-fno-common</font> -save-temps
pic32m-ld: main.o:(.sbss+0x0): multiple definition of `a'; a.o:(.sdata+0x0): first defined here
</pre>
                  </div>
                </div>

                <h4>Example Fix</h4>

                <p>Explicitly mark declarations as such and avoid multiple definitions in order to fix the
                bug.</p>

                <div class="code panel" style="border-width: 1px; margin: 4px;">
                  <div class="codeContent panelContent">
                    <pre class="codeContent">
/* a.c */
int a = 42;
</pre>
                  </div>
                </div>

                <div class="code panel" style="border-width: 1px; margin: 4px;">
                  <div class="codeContent panelContent">
                    <pre class="codeContent">
/* main.c */
<font color="green"><strong>extern</strong></font> int a;
int main(){}
</pre>
                  </div>
                </div>
              </li>
            </ul>
          </li>

          <li class="c8"><a name="Migration_SmartIO_v3" id="Migration_SmartIO_v3">Standard C Library</a></li>

          <li style="list-style: none">
            <ul class="c5">
              <li>
                <p><strong>Symbol names for Smart IO [MIPS]</strong> -- As part of the <a href=
                "#SmartIOv3">Smart-IO improvements</a> in MPLAB XC32 v4.30, which increased the number of
                reduced-functionality variants, some of the variant symbol names for MIPS have changed. This
                may affect some precompiled object files or precompiled libraries that call the old Smart-IO
                variants. <em>These precompiled files must be rebuilt from source</em> since they will call
                the older library-function variants that no longer exist in MPLAB XC32 v4.30. The symptom may
                be a linker error indicating an undefined reference to a printf/scanf or related function
                (e.g. <tt>undefined reference to `_printf_cdnopuxX'</tt>)</p>
              </li>
            </ul>
          </li>
        </ul>
      </div>

      <h2><a href="#Migration421target" onclick="shoh('migrateXC421');">Migrating to MPLAB<font size=
      "-3"><sup>&reg;</sup></font> XC32 v4.21 from earlier versions</a></h2>

      <div style="display: block;" id="migrateXC421">
        <a href="#Migration421target" onclick="shoh('migrateXC421');"></a>

        <ul class="c5">
          <li class="c8">There are no additional known migration issues from v4.20 to v4.21.</li>
        </ul>
      </div>

      <h2><a href="#Migration420target" onclick="shoh('migrateXC420');">Migrating to MPLAB<font size=
      "-3"><sup>&reg;</sup></font> XC32 v4.20 from earlier versions</a></h2>

      <div style="display: block;" id="migrateXC420">
        <a href="#Migration420target" onclick="shoh('migrateXC420');"></a>

        <ul class="c5">
          <li class="c8">Standard C/C++ Library</li>

          <li style="list-style: none">
            <ul class="c5">
              <li>
                <p><strong>Removal of nonstandard functions and macros</strong> -- The v4.20 release uses the
                Microchip Unified Standard C Library for C++ projects. This means that nonstandard functions
                and macros such as (but not limited to) <tt>strtof_l()</tt>, <tt>min()</tt>, and
                <tt>max()</tt> have been removed for C++.</p>

                <ul class="c5">
                  <li>
                    <p>This change can expose a faulty assumption in the <a href=
                    "https://github.com/Microchip-MPLAB-Harmony/tflite-micro-apps/blob/master/apps/digit_recognition/firmware/src/third_party/tflite-micro/third_party/flatbuffers/include/flatbuffers/base.h#L237"
                    target="external">FlatBuffers code</a>.</p>

                    <div class="code panel" style="border-width: 1px; margin: 2px;">
                      <div class="codeContent panelContent">
                        <pre class="codeContent">
#ifndef FLATBUFFERS_LOCALE_INDEPENDENT
  // Enable locale independent functions {strtof_l, strtod_l,strtoll_l, strtoull_l}.
  // They are part of the POSIX-2008 but not part of the C/C++ standard.
  // GCC/Clang have definition (_XOPEN_SOURCE&gt;=700) if POSIX-2008.
  #if ((defined(_MSC_VER) &amp;&amp; _MSC_VER &gt;= 1800) || \
       (defined(_XOPEN_SOURCE) &amp;&amp; (_XOPEN_SOURCE&gt;=700)))
     #define FLATBUFFERS_LOCALE_INDEPENDENT 1
  #else
     #define FLATBUFFERS_LOCALE_INDEPENDENT 0
  #endif
#endif // !FLATBUFFERS_LOCALE_INDEPENDENT
</pre>
                      </div>
                    </div>

                    <p>If the project is changed to pass <tt>-DFLATBUFFERS_LOCALE_INDEPENDENT=0</tt> to the
                    C++ compiler, the project builds with XC32 v4.20. It also works if <tt>_GNU_SOURCE</tt>
                    is passed. See <a href="https://github.com/google/flatbuffers/pull/6773" target=
                    "external">this flatbuffers Pull Request</a> for more information.</p>
                  </li>
                </ul>
              </li>
            </ul>
          </li>
        </ul>
      </div>

      <h2><a href="#Migration410target" onclick="shoh('migrateXC410');">Migrating to MPLAB<font size=
      "-3"><sup>&reg;</sup></font> XC32 v4.10 from earlier versions</a></h2>

      <div style="display: block;" id="migrateXC410">
        <a href="#Migration410target" onclick="shoh('migrateXC410');"></a>

        <ul class="c5">
          <li class="c8">There are no additional known migration issues from v4.00 to v4.10.</li>
        </ul>
      </div>

      <h2><a href="#Migration400target" onclick="shoh('migrateXC400');">Migrating to MPLAB<font size=
      "-3"><sup>&reg;</sup></font> XC32 v4.00 from earlier versions</a></h2>

      <div style="display: block;" id="migrateXC400">
        <a href="#Migration400target" onclick="shoh('migrateXC400');"></a>

        <ul class="c5">
          <li class="c8">Standard C Library</li>

          <li style="list-style: none">
            <ul class="c5">
              <li>
                <p><strong>Removal of min/max macros [MIPS]</strong> -- Nonstandard macros and functions such
                as min() and max() are now removed. This removal makes the library more consistent between
                MIPS and Arm. If your application uses one of these nonstandard macros, you can add them to a
                header file in your project.</p>
              </li>

              <li>
                <p><strong><tt>NULL</tt> macro</strong> -- In earlier XC32 releases, the <tt>NULL</tt> macro
                may have been available even when the required <tt>stddef.h</tt> header file was not included
                in the code. In this case, please correct your code to #include <tt>stddef.h</tt>.</p>
              </li>

              <li>
                <p><strong><tt>ssize_t</tt> is now an <tt>int</tt> rather than a <tt>long</tt></strong> --
                This was a bug fix in the header file. However, if your application uses <tt>printf()</tt> or
                a related function to print a variable of type <tt>ssize_t</tt>, you may need to correct your
                code to use the <tt>z</tt> modifier rather than the <tt>l</tt> modifier.</p>
              </li>
            </ul>
          </li>

          <li class="c8">Compiler</li>

          <li style="list-style: none">
            <ul class="c5">
              <li>
                <p><strong>Removal of "Position Independent Executables" options [MIPS]</strong> -- The
                <tt>-fpie</tt>, <tt>-fpic</tt>, <tt>-fPIC</tt>, and <tt>-mabicalls</tt> options for target
                devices featuring a MIPS core are no longer available. These options were never offically
                supported.</p>
              </li>
            </ul>
          </li>
        </ul>
      </div>

      <h2><a href="#Migration301target" onclick="shoh('migrateXC301');">Migrating to MPLAB<font size=
      "-3"><sup>&reg;</sup></font> XC32 v3.01 from earlier versions</a></h2>

      <div style="display: block;" id="migrateXC301">
        <a href="#Migration301target" onclick="shoh('migrateXC301');"></a>

        <ul class="c5">
          <li class="c8">There are no additional known migration issues from v3.00 to v3.01.</li>
        </ul>
      </div>

      <h2><a href="#Migration300target" onclick="shoh('migrateXC300');">Migrating to MPLAB<font size=
      "-3"><sup>&reg;</sup></font> XC32 v3.00 from earlier versions</a></h2>

      <div style="display: block;" id="migrateXC300">
        <a href="#Migration300target" onclick="shoh('migrateXC300');"></a>

        <ul class="c5">
          <li class="c8">Compiler, Assembler, &amp; Linker</li>

          <li style="list-style: none">
            <ul class="c5">
              <li>
                <p><strong>Size of double [MIPS]</strong> -- MPLAB XC32 v3.00 changes the <tt>double</tt>
                type to be 64 bits wide. To use a reduced-precision 32-bit floating-point type, convert your
                code to use the <tt>float</tt> type instead. The <tt>-fshort-double</tt> option is no longer
                available.</p>
              </li>

              <li>
                <p><strong>C99 <tt>inline</tt> keyword [MIPS]</strong> -- The semantics of <tt>extern
                inline</tt> changed between the C89 and C99 standards. Starting with C99, an <tt>extern
                inline</tt> function defined inside a header file (and then included in multiple compilation
                units) might lead to a "multiple definition of &lt;symbol&gt;" linker error. This is because
                in C99 an externally visible function is emitted for each function declared as <tt>extern
                inline</tt>.</p>

                <p>To get around this change in semantics:</p>

                <ul>
                  <li>Replace <tt>extern inline</tt> with <tt>static inline</tt> in your application
                  code.</li>

                  <li>Use the <tt>-fgnu89-inline</tt> compiler option. You can add this option to the
                  "Additional options" field in your MPLAB X project properties.</li>
                </ul>
              </li>

              <li>
                <p><strong>System Calls from the Standard C Library (libc) with Link-Time
                Optimization</strong> -- The weak system-call functions such as <tt>_mon_getc()</tt> and
                <tt>_mon_write()</tt> must be marked with the attribute <tt>used</tt> when redeclared inside
                an application. Not using the <tt>used</tt> attribute will result in a linker error
                'undefined reference to &lt;symbol&gt;' when the project is built with Link-Time Optimization
                enabled (<tt>-flto</tt>).</p>

                <div class="code panel" style="border-width: 1px; margin: 2px;">
                  <div class="codeContent panelContent">
                    <pre class="codeContent">
int  __attribute__((used)) _mon_getc (int canblock);
void __attribute__((used)) _mon_write (const void *buf, int n);
</pre>
                  </div>
                </div>
              </li>

              <li>
                <p><strong><tt>const</tt> keyword becomes mandatory for variables declared using
                <tt>space(prog)</tt> attribute</strong> -- Starting with XC32 v3.00, the <tt>space(prog)</tt>
                attribute, when used to place a variable inside the program memory space, must be paired with
                the <tt>const</tt> qualifier :</p><tt><strong>const</strong> int
                __attribute__((<strong>space(prog)</strong>)) const_symbol;</tt>

                <p>Not doing so will result in a compilation error: the 'space(prog) variable &lt;symbol&gt;
                should be const qualified'.</p>
              </li>

              <li>
                <p><strong>Variables in flash</strong> -- Starting with XC32 v3.00, to explicitly place a
                variable in program space (flash on most target devices) pair the <tt>space(prog)</tt>
                attribute with the <tt>const</tt> qualifier :</p><tt><strong>const</strong> int
                __attribute__((<strong>space(prog)</strong>)) const_symbol;</tt>

                <p><tt>const</tt>-qualified variables may not always be placed in program space depending on
                the combination of the options <tt>-fzero-initialized-in-bss</tt>, <tt>-fdata-sections</tt>,
                <tt>-membedded-data</tt> (MIPS), and <tt>-mpure-code</tt> (Arm). Make it explicit with the
                <tt>space(prog)</tt> attribute and the <tt>const</tt> qualifier. <font color=
                "white">(XC32-1751)</font></p>
              </li>

              <li>
                <p><strong>Error for placing a non-zero value in the .bss section</strong> - Previously the
                assembler/linker ignored the placement of non-zero values into the .bss unintialized data
                section. This is now an error and the erroneous source code must be corrected. <font color=
                "white">(XC32-1614)</font></p>
              </li>

              <li>
                <p><strong>Error when an <tt>always_inline</tt> attributed function cannot be
                inlined</strong> - In some cases, an <tt>always_inline</tt> attributed function cannot be
                inlined into another function. A common cause is attempting to inline a mips16/micromips
                function into a mips32 function. You cannot combine two Instruction Set Architectures (ISAs)
                in a single function. This is now a hard error from the compiler. <font color=
                "white">(XC32-1691)</font></p>
              </li>

              <li>
                <p><strong>NULL macro definition</strong> - In XC32 2.50 the NULL macro is expanded to
                <tt>0</tt>, while in XC32 v3.00 it is expanded to <tt>(void*)0</tt>. An application <em>must
                not assume</em> that NULL will expand to <tt>0</tt>. Code that makes this invalid assumption
                will likely fail either at build time or at runtime. <font color=
                "white">(XC32-1692)</font></p>
              </li>

              <li>
                <p><strong>Debugging with Link-Time Optimization (LTO) enabled</strong> - Use MPLAB X v5.50
                or later to debug an application built with LTO enabled.</p>
              </li>

              <li>
                <p><strong>LDR Thumb2 pseudo-instruction inline assembly code with Link-Time Optimization
                [Arm]</strong> -- When used in a compilation unit optimized using LTO, the LDR
                pseudo-instruction might lead to an assembler error similar to '*.elf.ltrans0.s: Error:
                offset out of range'.</p>

                <div class="code panel" style="border-width: 1px; margin: 2px;">
                  <div class="codeContent panelContent">
                    <pre class="codeContent">
static void prvPortStartFirstTask( void ){
    __asm volatile(
        " <strong>ldr r0, =0xE000ED08</strong> \n"
        " ldr r0, [r0] \n"
        " ldr r0, [r0] \n"
        /* ... */
    );
}
</pre>
                  </div>
                </div>

                <p>In this example, the error occurs when the constant <tt>0xE000ED08</tt> is placed in a
                location that is too far away to be encoded as pc-relative. As can be seen from the following
                Arm documentation page, <a href=
                "https://developer.arm.com/documentation/dui0489/c/arm-and-thumb-instructions/pseudo-instructions/ldr-pseudo-instruction"
                target=
                "arm">https://developer.arm.com/documentation/dui0489/c/arm-and-thumb-instructions/pseudo-instructions/ldr-pseudo-instruction</a>
                the application code must ensure that there is a literal pool within range of the
                instruction.</p>

                <p>The solution to this problem is to insert a ".ltorg" directive at the end of the inline
                asm sequence (more about this assembler directive here <a href=
                "https://developer.arm.com/documentation/101754/0615/armasm-Legacy-Assembler-Reference/armasm-Directives-Reference/LTORG?lang=en"
                target=
                "arm">https://developer.arm.com/documentation/101754/0615/armasm-Legacy-Assembler-Reference/armasm-Directives-Reference/LTORG?lang=en</a>).</p>
              </li>
            </ul>
          </li>

          <li class="c8">Utilities</li>

          <li style="list-style: none">
            <ul class="c5">
              <li>
                <p><strong>xc32-size</strong> -- The <tt>xc32-size</tt> utility no longer supports the
                <tt>-s</tt> option. The .text and .rodata sections are now reported together.</p>
              </li>
            </ul>
          </li>
        </ul>
      </div>

      <p><a href="#hide_migration" onclick="shoh('old_migration_250');">[Show/Hide older releases]</a></p>

      <div style="display: none;" id="old_migration_250">
        <h2><a href="#Migration250target" onclick="shoh('migrateXC250');">Migrating to MPLAB<font size=
        "-3"><sup>&reg;</sup></font> XC32 v2.50 from earlier versions</a></h2>

        <div style="display: block;" id="migrateXC250">
          <a href="#Migration250target" onclick="shoh('migrateXC250');"></a>

          <ul class="c5">
            <li class="c8">None</li>
          </ul>
        </div>

        <h2><a href="#Migration249target" onclick="shoh('migrateXC249');">Migrating to MPLAB<font size=
        "-3"><sup>&reg;</sup></font> XC32 v2.49 from earlier versions</a></h2>

        <div style="display: block;" id="migrateXC249">
          <a href="#Migration249target" onclick="shoh('migrateXC249');"></a>

          <ul class="c5">
            <li class="c8">None</li>
          </ul>
        </div>

        <h2><a href="#Migration240target" onclick="shoh('migrateXC240');">Migrating to MPLAB<font size=
        "-3"><sup>&reg;</sup></font> XC32 v2.40 from earlier versions</a></h2>

        <div style="display: block;" id="migrateXC240">
          <a href="#Migration240target" onclick="shoh('migrateXC240');"></a>

          <ul class="c5">
            <li class="c8">Compiler, Assembler, &amp; Linker</li>

            <li style="list-style: none">
              <ul class="c5">
                <li>
                  <p><strong>Size of double</strong> -- MPLAB XC32 v2.40 changes the <tt>double</tt> type to
                  be 64 bits wide. To use a reduced-precision 32-bit floating-point type, convert your code
                  to use the <tt>float</tt> type instead. The <tt>-f(no-)short-double</tt> option is still
                  available for now but will be removed in a future release.</p>
                </li>

                <li>
                  <p><strong>Removal of legacy part-support header files (SAM MCUs)</strong> -- The older,
                  legacy, part-support header files for most SAM microcontrollers have been removed from the
                  XC32 v2.40 release. Use the new header-file format. This new header-file format is
                  compatible with projects created with <a target="external" href=
                  "https://www.microchip.com/mplab/mplab-harmony">MPLAB<font size=
                  "-3"><sup>&reg;</sup></font> Harmony</a>.</p>
                </li>
              </ul>
            </li>
          </ul>

          <ul class="c5">
            <li class="c8">Target Device Support</li>

            <li style="list-style: none">
              <ul class="c5">
                <li>
                  <p><strong>Path to processor-specific header files</strong> -- The processor-specific
                  header files are now located in family-based subdirectories such as
                  <tt>pic32mx/include/proc/PIC32MZ-EF</tt>. If your application uses <tt>#include</tt> with a
                  processor header file directly, such as <tt>#include
                  &lt;pic32mx/include/proc/p32mx695f512l.h&gt;</tt>, we recommend that you change your
                  application code to <tt>#include &lt;xc.h&gt;</tt> instead. <em>This change to using
                  <tt>xc.h</tt> is essential when using Device Family Packs (DFPs) with MPLAB X IDE.</em></p>
                </li>
              </ul>
            </li>
          </ul>
        </div>

        <h2><a href="#Migration230target" onclick="shoh('migrateXC230');">Migrating to MPLAB<font size=
        "-3"><sup>&reg;</sup></font> XC32 v2.3x from earlier versions</a></h2>

        <div style="display: block;" id="migrateXC230">
          <a href="#Migration230target" onclick="shoh('migrateXC230');"></a>

          <ul class="c5">
            <li class="c8">None</li>
          </ul>
        </div>

        <h2><a href="#Migration220target" onclick="shoh('migrateXC220');">Migrating to MPLAB<font size=
        "-3"><sup>&reg;</sup></font> XC32 v2.2x from earlier versions</a></h2>

        <div style="display: block;" id="migrateXC220">
          <a href="#Migration220target" onclick="shoh('migrateXC220');"></a>

          <ul class="c5">
            <li class="c8">None</li>
          </ul>
        </div>

        <h2><a href="#Migration210target" onclick="shoh('migrateXC210');">Migrating to MPLAB<font size=
        "-3"><sup>&reg;</sup></font> XC32 v2.1x from earlier versions</a></h2>

        <div style="display: block;" id="migrateXC210">
          <a href="#Migration210target" onclick="shoh('migrateXC210');"></a>

          <ul class="c5">
            <li class="c8">None</li>
          </ul>
        </div>

        <h2><a href="#Migration200target" onclick="shoh('migrateXC200');">Migrating to MPLAB<font size=
        "-3"><sup>&reg;</sup></font> XC32 v2.0x from earlier versions</a></h2>

        <div style="display: block;" id="migrateXC200">
          <a href="#Migration200target" onclick="shoh('migrateXC200');"></a>

          <ul class="c5">
            <li class="c8">None</li>
          </ul>
        </div>

        <div style="display: block;" id="old_migration">
          <h2><a href="#Migration141target" onclick="shoh('migrateXC141');">Migrating to MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v1.40 from v1.41</a></h2>

          <div style="display: block;" id="migrateXC141">
            <a href="#Migration141target" onclick="shoh('migrateXC141');"></a>

            <ul class="c5">
              <li class="c8">Compiler, Assembler, &amp; Linker</li>

              <li style="list-style: none">
                <ul class="c5">
                  <li>
                    <p><strong>Object File Compatiblity</strong> -- Objects and libraries built with XC32
                    v1.22 and earlier must be rebuilt with XC32 v1.40 or later. Code sections from XC32 v1.22
                    and earlier may cause XC32 v1.41 or later to place code sections into the serial_mem
                    memory region. This can result in a linker error: "Memory region serial_mem does not
                    exist". Rebuild these object files and libraries with XC32 v1.42.</p>
                  </li>
                </ul>
              </li>
            </ul>
          </div>

          <h2><a href="#Migration140target" onclick="shoh('migrateXC140');">Migrating to MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v1.40 from v1.34</a></h2>

          <div style="display: block;" id="migrateXC140">
            <a href="#Migration140target" onclick="shoh('migrateXC140');"></a>

            <ul class="c5">
              <li class="c8">Compiler</li>

              <li style="list-style: none">
                <ul class="c5">
                  <li>
                    <p><strong>GCC Upgrade</strong> -- GCC 4.8.3 features improved error checking. This means
                    that erroneous code that may have compiled without a compiler diagnostic message in the
                    past may now cause a compiler diagnostic.</p>

                    <p>As a result of GCC upgrade, there is a change in how duplicate members in nested
                    anonymous structures and unions are allowed to be used. Starting from this version, the
                    compiler will issue an error if the duplicate members in nested anonymous structures or
                    unions are not at the same byte-offset within their respective structures or unions. To
                    illustrate, both Example 1 and 2 below would compile without any errors in MPLAB XC32
                    v1.34 and older. However, starting from v1.40, Example 2 would generate a compiler error
                    since the offset of member 'bravo' within the structures containing them do not
                    match.</p>

                    <table summary="Code example">
                      <tr>
                        <td>
                          <h5>Example 1</h5>

                          <div class="code panel" style="border-width: 1px; margin: 2px;">
                            <div class="codeContent panelContent">
                              <pre class="codeContent">
<tt>typedef union __attribute__((packed))
    {
      uint16_t value;
      struct
       {
         unsigned alfa:8;
         unsigned bravo:8;
       };
     struct
      {
         unsigned charlie:4;
         unsigned delta:4;
         unsigned bravo:8;
      };
   } nested_u_1;
   nested_u_1 example1;</tt>       
</pre>
                            </div>
                          </div>
                        </td>

                        <td>
                          <h5>Example 2</h5>

                          <div class="code panel" style="border-width: 1px; margin: 2px;">
                            <div class="codeContent panelContent">
                              <pre class="codeContent">
<tt>typedef union __attribute__((packed))
    {
      uint16_t value;
      struct
        {
          unsigned alfa:8;
          unsigned bravo:8;
        };
      struct
        {
          unsigned charlie:4;
          unsigned delta:2;
          unsigned bravo:8;
        };
    } nested_u_2;
    nested_u_2 example2;</tt>       
</pre>
                            </div>
                          </div>
                        </td>
                      </tr>
                    </table>

                    <p>It is advised against using duplicate member names within nested anonymous structures
                    and unions as future version of the compiler might not support it.</p>
                  </li>
                </ul>
              </li>

              <li class="c8">Libraries</li>

              <li style="list-style: none">
                <ul class="c5">
                  <li>
                    <p><strong>Peripheral Libraries Removed</strong> -- The legacy MPLAB XC32 peripheral
                    libraries (plib.h) provided with earlier versions of XC32 are now no longer installed
                    with the compiler. These peripheral libraries are being replaced with the MPLAB Harmony
                    integrated firmware framework. Visit <a href=
                    "https://www.microchip.com/harmony">https://www.microchip.com/harmony</a> for more
                    information on this new framework.</p>
                  </li>
                </ul>
              </li>
            </ul>
          </div>

          <h2><a href="#Migration134target" onclick="shoh('migrateXC134');">Migrating to MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v1.34 from v1.30</a></h2>

          <div style="display: block;" id="migrateXC134">
            <a href="#Migration134target" onclick="shoh('migrateXC134');"></a>

            <ul class="c5">
              <li class="c8">Compiler</li>

              <li style="list-style: none">
                <ul class="c5">
                  <li>
                    <p><strong>Old-style IPLn specifiers</strong> -- The compiler will now emit a warning for
                    the deprecated IPLn interrupt priority-level specifier passed to the interrupt()
                    attribute. Use the new-style IPLn(AUTO|SOFT|SRS) instead. The old-style specifier works
                    reliably only when the device has a single shadow register set and it is assigned to
                    IPL7, but the new specifier works for all devices.</p>
                  </li>
                </ul>
              </li>

              <li class="c8">Libraries</li>

              <li style="list-style: none">
                <ul class="c5">
                  <li>
                    <p><strong>Peripheral Libraries Moving</strong> -- The MPLAB XC32 peripheral libraries
                    (plib.h) will be removed from the compiler installer in an upcoming XC32 release. When
                    they are removed from the compiler release, they will be available as a separate download
                    from the Microchip website. These peripheral libraries are being replaced with the MPLAB
                    Harmony integrated firmware framework. Visit https://www.microchip.com/harmony for more
                    information on this new framework.</p>
                  </li>
                </ul>
              </li>
            </ul>
          </div>

          <h2><a href="#Migration130target" onclick="shoh('migrateXC130');">Migrating to MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v1.30 from v1.2x</a></h2>

          <div style="display: block;" id="migrateXC130">
            <a href="#Migration130target" onclick="shoh('migrateXC130');"></a>

            <ul class="c5">
              <li class="c8">Assembler/Linker</li>

              <li style="list-style: none">
                <ul class="c5">
                  <li>
                    <p><strong>Section flags</strong> -- Due to an improvement in the way some section flags
                    are handled, your object files and libraries should be recompiled and reassembled.
                    Specifically, the linker may not honor the <tt>keep</tt> section flag for object files
                    built with earlier versions of the toolchain.</p>
                  </li>
                </ul>
              </li>

              <li class="c8">Libraries</li>

              <li style="list-style: none">
                <ul class="c5">
                  <li>
                    <p><strong>Peripheral Libraries Moving</strong> -- The MPLAB XC32 peripheral libraries
                    (plib.h) will be removed from the compiler installer in an upcoming XC32 release. When
                    they are removed from the compiler release, they will be available as a separate download
                    from the Microchip website. These peripheral libraries are being replaced with the MPLAB
                    Harmony integrated firmware framework. Visit https://www.microchip.com/harmony for more
                    information on this new framework.</p>
                  </li>
                </ul>
              </li>
            </ul>
          </div>

          <h2><a href="#Migration120target" onclick="shoh('migrateXC120');">Migrating to MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v1.20 from v1.10</a></h2>

          <div style="display: block;" id="migrateXC120">
            <a href="#Migration120target" onclick="shoh('migrateXC120');"></a>

            <ul class="c5">
              <li class="c8">Compiler</li>

              <li style="list-style: none">
                <ul class="c5">
                  <li>
                    <p><strong>Old-style IPL specifiers</strong> - The old-style IPL specifiers (e.g.
                    ipl0-ipl7) for the interrupt attribute have been deprecated. The compiler will emit a
                    warning for ipl7.</p>For the following code,
                    <pre>
void __attribute__((interrupt(ipl7))) isr_ipl7(void) {}
void __ISR(0,ipl7) isrb_ipl7(void) {}
</pre>The compiler emits a warning:
                    <pre>
warning: Interrupt priority IPL7 is deprecated. Specify as 'IPL7(AUTO|SOFT|SRS)' instead.
</pre>In this case, use IPL7SRS if your shadow register set is assigned to IPL7. Use IP7SOFT if your shadow
register set is assigned to another interrupt priority level. Use IPL7AUTO to have the compiler generate code
that determines the shadow register set assignment at runtime. On most PIC32MX devices, this shadow register
assignment is made in the configuration bits. Consult the device datasheet for more information.
                    <pre>
void __attribute__((interrupt(IPL7SRS))) isr_ipl7(void) {}
void __ISR(0,IPL7SRS) isrb_ipl7(void) {}
</pre>
                  </li>
                </ul>
              </li>
            </ul>
          </div>

          <h2><a href="#Migration110target" onclick="shoh('migrateXC110');">Migrating to MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v1.10 from v1.00</a></h2>

          <div style="display: block;" id="migrateXC110">
            <a href="#Migration110target" onclick="shoh('migrateXC110');"></a>

            <ul class="c5">
              <li class="c8">Compiler</li>

              <li style="list-style: none">
                <ul class="c5">
                  <li>
                    <p><strong>System Include Directories</strong> - Do not specify the MPLAB XC32 a system
                    include directory (e.g. <tt>/pic32mx/include/</tt>) in your project properties. The
                    <tt>xc32-gcc</tt> and <tt>xc32-g++</tt> compilation drivers automatically select between
                    the default C libc and the C++ libc and their respective include-file directory for you.
                    Manually adding a system include file path may disrupt this mechanism and cause the
                    incorrect libc include files to be compiled into your project, causing a conflict between
                    the include files and the library. Note that adding a system include path to your project
                    properties has never been a recommended practice.</p>
                  </li>
                </ul>
              </li>
            </ul>

            <ul class="c5">
              <li class="c8">Assembler and Linker</li>

              <li style="list-style: none">
                <ul class="c5">
                  <li>
                    <p><strong>Default Linker Script</strong> - Previous releases of MPLAB XC32 and MPLAB C32
                    used a linker script built in to the linker as the default linker script. Starting in
                    XC32 v1.00, the compilation drivers <tt>xc32-gcc</tt> and <tt>xc32-g++</tt> pass the
                    equivalent of <tt>-T pic32mx/lib/ldscripts/elf32pic32mx.x</tt> to the linker. This means
                    that this copy of the file is used as the default linker script and changes that you make
                    to this file will have an effect on projects that rely on the default linker script.</p>
                  </li>

                  <li>
                    <p><strong>Linker Script Changes</strong> - There have been many changes to the default
                    linker script for this release. These changes primarily revolve around support for C++
                    initialization, including the mapping of new sections required for C++ static object
                    construction and destruction. In addition, the <tt>_min_heap_size symbol</tt> is no
                    longer provided to be 0 and you must define an application-specific size if your
                    application uses the heap. See the default linker script located at
                    <tt>&lt;<em>install-dir</em>&gt;/pic32mx/lib/ldscripts/elf32pic32mx.x</tt> to review
                    these changes and to see how you might apply them to a custom linker script.</p>
                  </li>
                </ul>
              </li>
            </ul>

            <ul class="c5">
              <li class="c8">XC License Manager</li>

              <li style="list-style: none">
                <ul class="c5">
                  <li>
                    <p><strong>xclm Location</strong> - MPLAB XC32 v1.00 installed the xclm executable into a
                    separate directory. Starting in MPLAB XC32 v1.10, the xclm executable is now located in
                    the compiler's bin directory (e.g. <tt>&lt;<em>install-dir</em>&gt;/bin</tt>). To query
                    the available licenses or to activate a license, use the newer copy of the xclm
                    executable. The older location is no longer used and, if you aren't using it for an older
                    MPLAB XC compiler, you may remove the older copy.</p>
                  </li>
                </ul>
              </li>
            </ul>
          </div>

          <h2><a href="#Migration" onclick="shoh('migrateXC100');">Migrating to MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v1.00 from MPLAB<font size="-3"><sup>&reg;</sup></font> C32
          v2.xx</a></h2>

          <div style="display: block;" id="migrateXC100">
            <ul class="c5">
              <li class="c8">Compiler</li>

              <li style="list-style: none">
                <ul class="c5">
                  <li>
                    <p><strong>Program prefix</strong> - The compilation driver is named <tt>xc32-gcc</tt>
                    rather than pic32-gcc. Update your Make files and MPLAB<font size=
                    "-3"><sup>&reg;</sup></font> IDE projects accordingly.</p>

                    <p>In MPLAB IDE v8.xx, go to Project Menu -&gt; Set Language Tool Locations... -&gt;
                    Microchip PIC32 C-Compiler Toolsuite -&gt; Executables. Since the new MPLAB XC32 compiler
                    is backwards compatible with the MPLAB C Compiler for PIC32 MCUs, point the executables
                    to the new "xc32-" equivalents.</p>

                    <p>In MPLAB X IDE, a new MPLAB XC32 plugin will be provided with the MPLAB X IDE
                    installer.</p>
                  </li>

                  <li>
                    <p><strong>Inclusion of peripheral libraries in build process</strong> - The
                    device-specific peripheral library is now included into the link using the <a href=
                    "#OPTIONAL_directive">OPTIONAL directive</a> in the device-specific procdefs.ld
                    linker-script include file. This is different from the mechanism used with
                    MPLAB<font size="-3"><sup>&reg;</sup></font> C Compiler for PIC32 MCUs, which used the
                    compilation driver to specify the peripheral lib. See the section below regarding "Device
                    Support files" for additional information.</p>
                  </li>

                  <li>
                    <p><strong>Section and address attributes on variables</strong> - While the compiler
                    tries to make a decision about whether to place a named or address attributed section in
                    space(data) or space(prog) based on the 'const' qualifier and the -membedded-data option,
                    when using the section or address attribute, you will likely want to use the space
                    attribute to explicitly place a variable in the data or prog space.</p>
                  </li>
                </ul>
              </li>

              <li class="c8">Assembler/Linker</li>

              <li style="list-style: none">
                <ul class="c5">
                  <li>
                    <p><strong>Program prefix</strong> - The assembler and linker are now named
                    <tt>xc32-as</tt> and <tt>xc32-ld</tt>, respectively. Other utilities also now use 'xc32-'
                    as the program prefix. Update your Make files and MPLAB <font size=
                    "-3"><sup>&reg;</sup></font> IDE projects accordingly.</p>
                  </li>
                </ul>
              </li>

              <li class="c8">Device Support files</li>

              <li style="list-style: none">
                <ul class="c5">
                  <li>
                    <p><strong>xc.h</strong> - The generic device support header file is named xc.h rather
                    than p32xxxx.h. Replace references to p32xxxx.h in your project with <tt>#include
                    &lt;xc.h&gt;</tt>.</p>
                  </li>

                  <li>
                    <p><strong>crt0 Startup code</strong> - The default C startup code has a few changes that
                    may affect your project.</p>

                    <ul class="c5">
                      <li>
                        <p><strong>_startup entry point for bootloaders</strong> - The <tt>_startup</tt>
                        entry-point symbol has moved from the <tt>.startup</tt> section to the
                        <tt>.reset.startup</tt> section. This change makes the startup code utilize boot
                        flash more efficiently, and it is important for PIC32 devices with 4 KB of boot
                        flash. However, if your project uses a bootloader that assumes that the
                        <tt>_startup</tt> symbol will be at a specific address, you may need to either
                        <strong>a)</strong> adjust the bootloader to call the new address or
                        <strong>b)</strong> move the <tt>_startup</tt> symbol back to the address that your
                        bootloader expects.</p>

                        <ol type="a" class="c5">
                          <li>
                            <p><strong>Adjust the bootloader to call the new address</strong> - You can get
                            the new address of the <tt>_startup</tt> symbol from the linker-generated map
                            file. Use that new address in your bootloader code.</p>
                          </li>

                          <li>
                            <p><strong>Move the _startup symbol</strong> - If you cannot change your
                            bootloader to use the new address, you may move the <tt>_startup</tt> entry point
                            back to the address that your bootloader requires. Change the address by either
                            renaming the <tt>.reset.startup</tt> section back to <tt>.startup</tt> in the
                            crt0.S file and adding it to your project or by changing the linker script to map
                            the <tt>.reset.startup</tt> input section to the <tt>.startup</tt> output
                            section.</p>
                          </li>
                        </ol>

                        <p>To prevent the address from changing in the future, you may wish to include a copy
                        of the startup code and full linker script in your project. When adding a copy of the
                        startup code to your project, be sure to set the project to not use the default
                        startup code by specifying the <tt>-nostartfiles</tt> option or enabling the checkbox
                        in the project properties. Then, adjust your custom linker script to map the
                        <tt>.reset.startup</tt> input section to an output section at a specific address as
                        described in the linker user's guide.</p>
                      </li>

                      <li>
                        <p><strong>Data Initialization</strong> - Early MPLAB C32 v1.xx releases used a block
                        copy to initialize data. The startup code copied a single block of values from
                        program memory to data memory. The AT&gt;kseg0_program_mem specified the load address
                        for the section. Basically the linker script told the linker to use the data from the
                        kseg1_data_mem region but to load it in the kseg0_program_mem region.</p>

                        <p>In MPLAB XC32, the linker dynamically generates a .dinit section that contains a
                        data initialization template. This template is necessary since the toolchain supports
                        absolute sections and data is no longer necessarily located in one contiguous block.
                        The startup code interprets the data-initialization template and uses it to copy
                        initialization values from program memory to data memory at startup. If your
                        application uses custom startup code, be sure that it uses the new init template to
                        initialize data. Also, there are implications to output section mapping in the linker
                        script as described below.</p>
                      </li>
                    </ul>
                  </li>

                  <li>
                    <p><strong>Custom linker script</strong> - A project that uses an application-specific
                    linker script should be updated when upgrading from MPLAB<font size=
                    "-3"><sup>&reg;</sup></font> C32 v2.xx to MPLAB<font size="-3"><sup>&reg;</sup></font>
                    <strong>X</strong>C32 v1.00.</p>

                    <p>When the project requires the <strong>peripheral library</strong>, the linker script
                    should use the new <tt>OPTIONAL</tt> linker-script directive to link the device-specific
                    peripheral library. If your project uses an application-specific linker script and the
                    peripheral library, be sure to copy these OPTIONAL directives from the appropriate XC32
                    v1.00 procdefs.ld include file to your linker script. You will find the new linker-script
                    procdefs.ld include file in the pic32mx/lib/proc/&lt;device-name&gt; directory.</p>
                    <pre>
/*************************************************************************
 * Processor-specific peripheral libraries are optional
 *************************************************************************/
OPTIONAL("libmchp_peripheral.a")
OPTIONAL("libmchp_peripheral_32MX795F512L.a")
</pre>

                    <p>If you do not add the peripheral library to your linker script, you may get "undefined
                    reference" errors related to peripheral library functions at link time. At the same time,
                    the OPTIONAL directive means that these libraries are optional. You will receive a linker
                    error only when your project uses a library function or variable. You will not receive an
                    error if the library is missing and your project does not use the library.</p>

                    <p><strong>Important</strong>: Between MPLAB C32 v1.12 and v2.00, there were significant
                    changes to the linker that required notable changes to custom linker scripts. <em>Use the
                    MPLAB XC32 default linker scripts as a guide when creating or updating custom linker
                    scripts for your project.</em> The main linker script is located in
                    <tt>/pic32mx/lib/ldscripts/elf32pic32mx.x</tt> and the processor-specific include file is
                    located in <tt>/pic32mx/lib/proc/&lt;device-name&gt;/procdefs.ld</tt>, where
                    &lt;device-name&gt; is the name of the device being used for the project.</p>In addition
                    to information provided below in the <a href="#MigrationC32v200" onclick=
                    "shoh('migratec32'); shoh('migrate200');">Migrating to MPLAB<font size=
                    "-3"><sup>&reg;</sup></font> C32 v2.00</a> section, some additional potential issues are
                    listed here:

                    <ul class="c5">
                      <li>
                        <p><strong>heap and stack</strong> - The heap and the stack are allocated dynamically
                        by the linker rather than being specified in the linker script. This means that the
                        .heap and .stack sections should no longer be output sections specified in the linker
                        script, as they were in early 'MPLAB C Compiler for PIC32 MCUs' versions. Similarly,
                        the _stack symbol should not be assigned in the linker script. The linker will use
                        the best-fit allocator to find an appropriate memory area for these sections.
                        Continuing to map them in the linker script may cause problems related to heap/stack
                        location and size.</p>
                      </li>

                      <li>
                        <p><strong>Initialized data sections</strong> - Data is initialzed by startup code
                        using a linker-generated data initialization template located in the .dinit section.
                        In early versions of the 'MPLAB C Compiler for PIC32 MCUs', the startup code used a
                        block copy to copy the initialization values from program memory to data memory. This
                        meant that initialized data output sections, such as the .data section, needed to be
                        mapped to both data memory and program memory. Because the MPLAB<font size=
                        "-3"><sup>&reg;</sup></font> XC32 data-initialization template generated by the
                        linker takes care of this for us, we should not map initialized data sections to
                        program memory. Continuing to map these sections to program memory will <strong>waste
                        a significant amount of program memory</strong> by placing values that are never
                        used. The following example shows changes to the .data output section, but the same
                        concepts apply to other data sections such as .sdata, .lit8, &amp; .lit4.</p>
                        <pre>
.data   :
  {
    _data_begin = . ;
    *(.data .data.* .gnu.linkonce.d.*)
    KEEP (*(.gnu.linkonce.d.*personality*))
    *(.data1)
  } &gt;kseg1_data_mem <font color=
"red"><em><strong>/* AT&gt;kseg0_program_mem */</strong></em></font> <strong>/* &lt;-- Do not map to program memory */</strong>
</pre>

                        <p>Ramfunc attributed functions are also allocated by the best-fit allocator and
                        initialized with the data-init template and therefore should not be mapped in a
                        .ramfunc output section in the linker script</p>
                      </li>

                      <li>
                        <p><strong>Input-section mapping</strong> - Along the same lines, in most cases, we
                        do not need to map sections in the linker script. Instead, we can allow the best-fit
                        allocator to map sections. By letting the best-fit allocator handle these sections,
                        we allow them to flow around absolute sections. The following example shows changes
                        to the .data output section, but the same concepts apply to other sections such
                        .text, .bss, &amp; .data.</p>
                        <pre>
.data   :
  {
    <font color="red"><em><strong>/* *(.data .data.*) */</strong></em></font>
    <strong>/* Allow the best-fit allocator to handle these input sections */</strong>
    *(.gnu.linkonce.d.*)
    KEEP (*(.gnu.linkonce.d.*personality*))
    *(.data1)
  } &gt;kseg1_data_mem
</pre>

                        <p>Note that the "small" data and bss (.sdata, .sbss, etc.) sections are still mapped
                        in the built-in linker script. This is because "small" data variables must be grouped
                        together so that they are within range of the more efficient GP-relative addressing
                        mode. To avoid conflict with these linker-script mapped sections, choose high
                        addresses for your absolute-address variables.</p>
                      </li>
                    </ul>
                  </li>
                </ul>
              </li>
            </ul>
          </div>
        </div><a name="MigrationC32v200" id="MigrationC32v200"></a>

        <h2><a href="#MigrationC32" onclick="shoh('migratec32');">Migration issues for MPLAB<font size=
        "-3"><sup>&reg;</sup></font> C32 Releases</a></h2>

        <div style="display: none;" id="migratec32">
          <ul class="c5">
            <li>
              <h2><a href="#MigrationC32v200" onclick="shoh('migrate200');">Migrating to MPLAB<font size=
              "-3"><sup>&reg;</sup></font> C32 v2.00</a></h2>

              <div style="display: block;" id="migrate200">
                <ul class="c5">
                  <li class="c8">Compiler</li>

                  <li style="list-style: none">
                    <ul class="c5">
                      <li>
                        <p><strong>Custom Startup Code</strong> -- This release of the toolchain introduces
                        data initialization using a .dinit template and associated startup code. Previous
                        releases relied on a block copy in the startup code that copied from the .data
                        section located in program memory to the .data section allocated in data memory. If
                        your project uses custom startup code and initialized data, replace the block copy in
                        your custom startup code with initialization code utilizing the .dinit template. A
                        copy of the updated default startup code is located in the
                        /pic32-libs/libc/startup/crt0.S file installed with the compiler.</p>
                      </li>

                      <li>
                        <p><strong>Placement of the <tt>mips16</tt>/<tt>nomips16</tt> Function
                        Attribute</strong> -- The <tt>mips16</tt> and <tt>nomips16</tt> function attributes
                        are now declaration attributes rather than type attributes. This means that they
                        should be placed at the beginning of a declaration rather than on the type. The
                        compiler will emit a warning message if the attribute should be moved.</p>

                        <p><tt><strong>__attribute__((mips16))</strong> unsigned int *funct1 (void) { /* code
                        */ }</tt></p>
                      </li>
                    </ul>
                  </li>

                  <li class="c8">Linker</li>

                  <li style="list-style: none">
                    <ul class="c5">
                      <li>
                        <p><strong>Custom Linker Script</strong> -- To make effective use of absolute
                        sections and the new best-fit allocator, <strong>standard program-memory and
                        data-memory sections should not be mapped in the linker script</strong>. The built-in
                        linker script no longer maps most standard sections such as the .text, .data, .bss,
                        or .ramfunc section. By not mapping these sections in the linker script, we allow
                        these sections to be allocated using the new best-fit allocator rather than the
                        sequential allocator. Sections that are unmapped in the linker script can flow around
                        absolute sections whereas sections that are linker-script mapped are grouped together
                        and allocated sequentially, potentially causing conflicts with absolute sections.</p>

                        <p>Note that the "small" data and bss (.sdata, .sbss, etc.) sections are still mapped
                        in the built-in linker script. This is because "small" data variables must be grouped
                        together so that they are within range of the more efficient GP-relative addressing
                        mode. To avoid conflict with these linker-script mapped sections, choose high
                        addresses for your absolute-address variables.</p>

                        <p><strong>New debug information should be mapped to 0 in the linker script.</strong>
                        The linker script should map the new .debug_ranges, .debug_pubtypes, and
                        .gnu.attributes sections in the linker script so that they do not get allocated to
                        program or data memory. Do this by adding two lines to your custom linker script. In
                        the existing linker script, find the output-section command within the SECTIONS block
                        where the other .debug sections are mapped. Add the two lines for .debug_ranges and
                        .debug_pubtypes.</p>

                        <p><tt>/* SGI/MIPS DWARF 2 extensions */<br>
                        .debug_weaknames 0 : { *(.debug_weaknames) }<br>
                        .debug_funcnames 0 : { *(.debug_funcnames) }<br>
                        .debug_typenames 0 : { *(.debug_typenames) }<br>
                        .debug_varnames 0 : { *(.debug_varnames) }<br>
                        <font color="navy"><em>.debug_pubtypes 0 : { *(.debug_pubtypes) }</em><br>
                        <em>.debug_range &nbsp;&nbsp; 0 : { *(.debug_ranges) }</em><br>
                        <em>.gnu.attributes 0 : { KEEP (*(.gnu.attributes)) }</em></font><br>
                        /DISCARD/ : { *(.rel.dyn) }<br>
                        /DISCARD/ : { *(.note.GNU-stack) }<br></tt></p>

                        <p><strong>A copy of the updated built-in linker script is located in
                        /pic32mx/lib/ldscripts/elf32pic32mx.x</strong>.</p>
                      </li>
                    </ul>
                  </li>

                  <li class="c8">Libraries</li>

                  <li style="list-style: none">
                    <ul class="c5">
                      <li>
                        <p><strong>Peripheral Freeze (FRZ) bits</strong> -- The peripheral-library functions
                        no longer modify the debug freeze bit for the corresponding peripheral. Use an
                        in-circuit debugger or emulator to configure the peripheral to freeze when debugging,
                        if required.</p>
                      </li>
                    </ul>
                  </li>
                </ul>
              </div>
            </li>

            <li>
              <h2><a href="#migrate112" onclick="shoh('migrate112');">Migrating to MPLAB<font size=
              "-3"><sup>&reg;</sup></font> C32 v1.12</a></h2>

              <div style="display: block;" id="migrate112">
                <ul class="c5">
                  <li class="c8">Compiler</li>

                  <li style="list-style: none">
                    <ul class="c5">
                      <li>
                        <p><strong>Default double type</strong> -- As indicated above in the "What's New
                        section, in order to improve the migration path between C30 and C32, this release
                        changes the default size of the <tt>double</tt> type from 64 bits to 32 bits. The
                        <tt>long double</tt> type remains 64 bits. You may also restore default double size
                        to 64 bits by passing the -fno-short-double option to the compiler.</p>

                        <p><strong>Warning:</strong> This change means that the compiler will generate code
                        that is not binary compatible with code generated using the 64-bit double. All object
                        files in a project should be generated with the same double size.</p>
                      </li>
                    </ul>
                  </li>

                  <li class="c8">Libraries</li>

                  <li style="list-style: none">
                    <ul class="c5">
                      <li>
                        <p><strong>Standard C Library</strong> -- This release features a new lib C that can
                        reduce the footprint of applications that make use of these library functions. There
                        are significant differences in the implementation of functions such as printf() and
                        malloc(). In addition, lldiv_t and strtok_r() are not yet supported in this
                        library.</p>

                        <p>For customers wishing to continue to use the version of lib C provided by earlier
                        versions of MPLAB<font size="-3"><sup>&reg;</sup></font> C32, the compiler option
                        <tt>-legacy-libc</tt> makes this easy to manage. Be sure to pass the
                        <tt>-legacy-libc</tt> option to pic32-gcc when both compiling and linking. In MPLAB
                        <font size="-3"><sup>&reg;</sup></font> IDE v8, find a checkbox for this option in
                        the project build options, under the library selection category of the linker
                        tab.</p>
                      </li>
                    </ul>
                  </li>
                </ul>
              </div>
            </li>

            <li>
              <h2><a href="#migrate111" onclick="shoh('migrate111');">Migrating to MPLAB<font size=
              "-3"><sup>&reg;</sup></font> C32 v1.11</a></h2>

              <div style="display: block;" id="migrate111">
                <ul class="c5">
                  <li class="c8">Linker</li>

                  <li style="list-style: none">
                    <ul class="c5">
                      <li>
                        <strong>Allocation of orphan sections</strong> -- Orphan sections are sections
                        present in the input files which are not explicitly placed into the output file by
                        the linker script. The linker will still copy these sections into the output file,
                        but it has to guess as to where they should be placed. The linker uses a simple
                        heuristic to do this. It attempts to place orphan sections after non-orphan sections
                        of the same attribute, such as code vs data, loadable vs non-loadable, etc. If there
                        is not enough room to do this then it places at the end of the file.

                        <p>If an orphaned section's name is representable as a C identifier then the linker
                        will automatically PROVIDE two symbols: __start_SECNAME and __end_SECNAME, where
                        SECNAME is the name of the section. These indicate the start address and end address
                        of the orphaned section respectively. Note: most section names are not representable
                        as C identifiers because they contain a `.' character.</p>

                        <p>Note: In previous releases, the linker allocated orphan sections at a high
                        address, after all other sections had been allocated. This is no longer the case and
                        applications should not rely on orphan sections being uninitialized.</p>
                      </li>
                    </ul>
                  </li>
                </ul>

                <ul class="c5">
                  <li class="c8">Default Linker Script</li>

                  <li style="list-style: none">
                    <ul class="c5">
                      <li><strong>New .persist section</strong> -- The default linker script now provides a
                      .persist section between the .stack section and the .ramfunc section. This section is
                      not initialized or zeroed on startup. If your project used a custom section for this
                      purpose, you can now utilize this new .persist section that is specifically mapped
                      outside of the .bss and .data sections.<br>
                      <br>
                      Example:<br>
                      <tt>unsigned int __attribute__((section(".persist"))) flag;</tt></li>
                    </ul>
                  </li>
                </ul>
              </div>
            </li>

            <li>
              <h2><a href="#migrate106" onclick="shoh('migrate106');">Migrating to MPLAB<font size=
              "-3"><sup>&reg;</sup></font> C32 v1.10</a></h2>

              <div style="display: block;" id="migrate106">
                <ul class="c5">
                  <li class="c8">Interrupt context saving

                    <ul class="c5">
                      <li>
                        <strong>IPL specifier</strong> -- In prior compiler releases, the interrupt
                        service-routine prologue code determined the IPL value from the runtime RIPL value.
                        This meant that the IPL specifier value in the interrupt attribute or interrupt
                        pragma did not have to exactly match the actual IPL value for the interrupt source.
                        The interrupt service routine worked correctly, even when there was a discrepancy in
                        the IPL value.

                        <p>The interrupt prologue code generated by this release of the compiler uses the IPL
                        value as specified in the interrupt attribute or interrupt pragma. An incorrect IPLn
                        value can cause incorrect nesting of interrupts, which could result in a stack
                        overflow and eventually a bus-error exception. If you experience a bus-error
                        exception related to an interrupt, double check that your IPLn value matches the IPL
                        value set for the interrupt source.</p>

                        <p>Some applications may require an interrupt priority that changes at runtime. In
                        this case, omit the IPL specifier from the interrupt attribute as shown in the
                        examples below. e.g.<br>
                        <tt>&nbsp;&nbsp;void __attribute__((interrupt(), vector(1))) myISR1 (void)) { /* code
                        */ }</tt><br>
                        <tt>&nbsp;&nbsp;void __ISR(_CORE_SOFTWARE_0_VECTOR) CoreSoftwareInt0Handler(void) {
                        /* code */ }</tt></p>

                        <p>Currently, the interrupt pragma does not support interrupt priority levels that
                        change at runtime. In this case, convert the interrupt pragma to an interrupt
                        attribute as described above. For instance:</p>

                        <div class="code panel" style="border-width: 1px; margin: 2px;">
                          <div class="codeContent panelContent">
                            <pre class="codeContent">
<tt>#pragma interrupt foo ipl3 vector 4
void foo (void) { /* code */ }</tt>
</pre>
                          </div>
                        </div>becomes

                        <div class="code panel" style="border-width: 1px; margin: 2px;">
                          <div class="codeContent panelContent">
                            <pre class="codeContent">
<tt>void __attribute__((interrupt(), vector(4))) foo (void) { /* code */ }</tt>
</pre>
                          </div>
                        </div>
                      </li>
                    </ul>
                  </li>

                  <li class="c8">STDIO

                    <ul class="c5">
                      <li><strong>BUFSIZ</strong> -- The input buffer size has been reduced from 1024 to 64
                      bytes. Use the setvbuf() function to specify another buffer if your application
                      requires a buffer of another size.</li>

                      <li><strong>STDOUT_BUFSIZ</strong> -- The stdout default-buffer size has been reduced
                      from 128 bytes to 32 bytes. Use the setvbuf() function to specify another buffer if
                      your application requires a buffer of another size.</li>
                    </ul>
                  </li>

                  <li class="c8">Device support

                    <ul class="c5">
                      <li><strong>PIC32MX4xx devices</strong> -- The UPLLIDIV configuration fuse settings
                      were incorrectly named DIV_7 and DIV_8 for several PIC32MX4XX devices. They are now
                      correctly named DIV_10 and DIV_12, respectively. Code using the older names will fail
                      to compile. Update your code to use the new setting names.</li>
                    </ul>
                  </li>

                  <li class="c8">Documentation

                    <ul class="c5">
                      <li><strong>Peripheral Library documentation now provided as a help file</strong> --
                      The peripheral library documentation is now provided as a CHM file rather than a PDF
                      file. Older versions of the compiler installer added a link to the PDF file in
                      MPLAB<font size="-3"><sup>&reg;</sup></font> IDE's online help. To remove this outdated
                      link, run the uninstall facility in Windows Add/Remove Programs to completely uninstall
                      the compiler. Then re-run the v1.10 compiler installer.</li>
                    </ul>
                  </li>
                </ul>
              </div>
            </li>

            <li>
              <h2><a href="#migrate105" onclick="shoh('migrate105');">Migrating to MPLAB<font size=
              "-3"><sup>&reg;</sup></font> C32 v1.05</a></h2>

              <div style="display: none;" id="migrate105">
                <ul class="c5">
                  <li class="c8">DSP Library

                    <ul class="c5">
                      <li><strong>FFT setup functions</strong> -- The FFT setup functions, mips_fft16_setup()
                      and mips_fft32_setup(), are now deprecated. The FFT functions now load precalculated
                      coefficients so these setup functions are no longer required. Please visit <a href=
                      "https://www.microchip.com/mplab/compilers">Microchip's website</a> for the revision C
                      of the 32-bit Libraries document (DS51685C).</li>
                    </ul>
                  </li>
                </ul>
              </div>
            </li>

            <li>
              <h2><a href="#migrate104" onclick="shoh('migrate104');">Migrating to MPLAB<font size=
              "-3"><sup>&reg;</sup></font> C32 v1.04</a></h2>

              <div style="display: none;" id="migrate104">
                <ul class="c5">
                  <li class="c8">Device-support files

                    <ul class="c5">
                      <li><strong>Device specific IRQ macro definitions</strong> -- The IRQ macro
                      definitions, such as <tt>_CORE_TIMER_IRQ</tt>, have moved from the ppic32mx.h header
                      file to the device-specific header file (e.g. proc/p32mx460f512l.h). This change should
                      not affect most applications because they should include the generic p32xxxx.h
                      file.</li>
                    </ul>
                  </li>
                </ul>
              </div>
            </li>

            <li>
              <h2><a href="#migrate103" onclick="shoh('migrate103');">Migrating to MPLAB<font size=
              "-3"><sup>&reg;</sup></font> C32 v1.03</a></h2>

              <div style="display: none;" id="migrate103">
                <ul class="c5">
                  <li class="c8">Peripheral Library

                    <ul class="c5">
                      <li>Modified SYSTEMConfigXXX functions to use revised flash speed of 30 MHz. If you are
                      currently using a SYSTEMConfigXXX function, your application will automatically use the
                      new flash-speed specification.</li>
                    </ul>
                  </li>

                  <li class="c8">Examples

                    <ul class="c5">
                      <li>Modified all plib_examples to use SYSTEMConfig() function. This function allows
                      users to selectively configure certain parameters only.</li>
                    </ul>
                  </li>
                </ul>
              </div>
            </li>

            <li>
              <h2><a href="#migrate102" onclick="shoh('migrate102');">Migrating to MPLAB<font size=
              "-3"><sup>&reg;</sup></font> C32 v1.02</a></h2>

              <div style="display: none;" id="migrate102">
                <ul class="c5">
                  <li>
                    <span class="c6">Processor Header files</span>

                    <ul>
                      <li>Removed Extended Mode (XM bit) in DMA controller</li>
                    </ul>
                  </li>

                  <li class="c8">Peripheral Library - See the <span class="c7">Microchip PIC32MX Peripheral
                  Library</span> compiled help (*.chm) for details<br>

                    <ul class="c5">
                      <li>DMA Extended mode is removed. The maximum transfer length is now 256 bytes, even
                      for memory copy and CRC functions.</li>

                      <li>Symbols DMA_OPEN_NORM and DMA_OPEN_EXT used in the DmaChnOpen() call were removed.
                      A new symbol, DMA_OPEN_DEFAULT was added.<br></li>

                      <li>A new function, DmaGetMaxTcferSize() was added, to return the maximum supported
                      size of a transfer, variant dependent. Right now, only 256 bytes transfer size
                      supported.<br></li>

                      <li>DmaChnSetExtTxfer() was removed, no longer relevant.<br></li>

                      <li>DMA_CTL_EXT_EN was removed from the low level access routines</li>

                      <li>SYSTEMConfig() function was added to enable user-specified configuration for a
                      given system frequency.</li>
                    </ul>
                  </li>
                </ul>
              </div>
            </li>
          </ul>
        </div>
      </div><a name="DocUpdate" id="DocUpdate"></a>

      <center>
        <font size="+1">[ <a href="#ToC">Table of Contents</a> ] [ <a href="#WhatsNew">What's new</a> ] [
        <a href="#Migration">Migration Issues</a> ] [ <a href="#DocUpdate">Documentation Updates</a> ] [
        <a href="#Fixes">Fixed Issues</a> ] [ <a href="#Limits">Known Issues</a> ]</font>
      </center>
    </li>

    <li class="Heading0">
      <h1>Documentation Updates</h1>

      <h2><a name="CompDocUpdate" id="CompDocUpdate"></a>Compiler documentation updates</h2>

      <h3>v4.xx</h3>

      <ul class="c5">
        <li>
          <p>The following documents have been updated recently. Please refer to those documents for the
          latest compiler documentation.</p>

          <ul class="c5">
            <li><cite><a href="https://onlinedocs.microchip.com/?find=DS50002895" target=
            "doc">MPLAB<font size="-3"><sup>&reg;</sup></font> XC32 C/C++ Compiler User's Guide for
            PIC32C/SAM MCUs</a></cite> (DS50002895)</li>

            <li><cite><a href="https://onlinedocs.microchip.com/?find=DS50002799" target="doc">MPLAB
            <font size="-3"><sup>&reg;</sup></font> XC32 C/C++ Compiler User's Guide for PIC32M
            MCUs</a></cite> (DS50002799)</li>

            <li><cite><a href="https://onlinedocs.microchip.com/?find=DS50002186" target="doc">MPLAB
            <font size="-3"><sup>&reg;</sup></font> XC32 Assembler, Linker and Utilities User's
            Guide</a></cite> (DS50002186)</li>

            <li><a href="https://onlinedocs.microchip.com/?find=DS-50003209" target="doc"><cite>Microchip
            Unified Standard Library Reference Guide</cite></a> (DS50003209)</li>
          </ul>
        </li>

        <li>Common Issues in Application Code

          <ul class="c5">
            <li>
              <h4>Functions and/or Data Removed by optimizations or linker garbage collection</h4>

              <p>Code and data pertaining to interrupt service routines (ISR) must be attributed with the
              <tt>used</tt> attribute. The exception table and ISRs must have this <tt>used</tt> attribute or
              the compiler can legally optimize them away.</p>

              <p>Similarly callback functions from library code must also be <tt>used</tt> attributed. When
              functions or variables are required, but they are not actually called or referenced from
              mainline code, add the <tt>used</tt> attribute.</p>

              <p>For applications utilizing FreeRTOS, you can add the <tt>used</tt> attribute to the
              <tt>portDONT_DISCARD</tt> macro. For example:<br>
              <tt>#define portDONT_DISCARD __attribute__((used))</tt></p>
            </li>

            <li>
              <h4>Error: "section of alias 'X' must match section of its target"</h4>

              <p>This error occurs with interrupts because they are all declared as aliases to the dummy
              handler, which has an attribute to put it in its own section. If an interrupt function is
              defined in the body of the source code it will be aliased to a function in a different section,
              which is not allowed.</p>

              <h5>Recommendation</h5>

              <ul class="c5">
                <li>Build the C source containing the ISRs with <tt>-fno-lto</tt>.</li>

                <li>Consider removing the section attribute from <tt>Dummy_Handler</tt>.

                  <ul class="c5">
                    <li>If the code is built with <tt>-ffunction-sections</tt> then the section name is
                    redundant</li>

                    <li>If the code is not built with <tt>-ffunction-sections</tt> the section name is only
                    relevant if the linker script maps it (which requires a custom linker script).</li>

                    <li>If the code is built with <tt>-flto</tt> the section name is redundant unless it is
                    mapped in the linker script.</li>
                  </ul>
                </li>
              </ul>
            </li>

            <li>
              <h4>Error: "inlining failed in call to 'X': optimization level attribute mismatch"</h4>

              <p>Some functions in the PIC32C device start-up code have the <tt>optimize</tt> attribute set
              which results in function inlining not being done, depending on the optimization level used.
              The functions are set with an optimization level of <tt>-O1</tt>. If these functions are
              compiled at a higher optimization level, the compiler could generate warnings when
              <tt>-Winline</tt> is enabled if the functions called from it are declared inline. If
              <tt>-Werror</tt> is also enabled, then the build will fail.</p>

              <p><strong>Recommendation</strong>: Consider removing the <tt>optimize</tt> attribute from all
              functions in the startup code and possibly elsewhere in your application. Alternatively, do not
              use the <tt>-Winline</tt> option.</p>
            </li>

            <li>
              <h4>Assembler Error: "Error: offset out of range"</h4>

              <p>This error can arise when a function written in Arm assembler or inline Arm assembler uses
              the LDR pseudo-instruction with a constant. The LDR instruction documentation says that the
              application-developer is responsible for ensuring that the literal pool is in range.</p>

              <div class="code panel" style="border-width: 1px; margin: 2px;">
                <div class="codeContent panelContent">
                  <pre class="codeContent">
<tt>/* Potentially problematic code */
static void vPortEnableVFP( void )
{
    __asm volatile
    (
        " ldr.w r0, =0xE000ED88 \n"         /* The FPU enable bits are in the CPACR. */
        " ldr r1, [r0] \n"
        " \n"
        " orr r1, r1, #( 0xf &lt;&lt;tt 20 ) \n"  /* Enable CP10 and CP11 coprocessors, then save back. */
        " str r1, [r0] \n"
        " bx r14 \n"
        " .ltorg \n"
    );
}</tt>
</pre>
                </div>
              </div>

              <p><strong>Recommendation</strong>: Rewrite any inline assembly with the LDR pseudo-instruction
              so that it does not rely on the placement of the literal pool. This can be done with local
              labels.</p>

              <div class="code panel" style="border-width: 1px; margin: 2px;">
                <div class="codeContent panelContent">
                  <pre class="codeContent">
<tt>/* Potential fix */
static void vPortEnableVFP( void )
{
    __asm volatile
    (
        " ldr.w r0, 1f \n"           /* Refer to the next local label forward */
        " ldr r1, [r0] \n"
        " \n"
        " orr r1, r1, #( 0xf &lt;&lt;tt 20 ) \n"
        " str r1, [r0] \n"
        " bx r14 \n"
        " .align 2 \n"               /* Ensure the data is word aligned */
        "1:\n"                       /* Define a local label */
        " .word 0xE000ED88\n"        /* Put the constant here */
    );}
    </tt>
</pre>
                </div>
              </div>
            </li>
          </ul>
        </li>
      </ul>

      <h3>v3.0x</h3>

      <ul class="c5">
        <li>
          <h4>Stack Usage Guidance</h4>

          <h5>What is a Stack Overflow?</h5>

          <p>A stack overflow can occur if the stack pointer exceeds the RAM address range reserved for the
          call stack. When the application uses more space than is reserved for the stack, it can overwrite
          and corrupt other data such as statically allocated variables and the heap. In addition, when those
          other variables are accessed, they can corrupt values on the stack. This data corruption can be
          challenging to debug and leads to unpredictable runtime behavior of the application.</p>

          <h5>Estimating Stack Usage</h5>

          <p>In a bare-metal embedded application, the application developer must determine an appropriate
          minimum amount of data RAM to reserve for the stack and pass that value to the XC32 linker. The
          linker then uses this value to ensure that sufficient RAM is reserved for the stack.</p>

          <p>However, due to reasons described later, the exact stack requirements of an application can be
          determined only at runtime. At link time, XC32 can use static analysis to estimate the maximum
          stack size required by the application and provide guidance in a human-readable report. It does
          this by computing the stack usage of each function and then using application's call graph to find
          the largest stack usage.</p>

          <p>Generally speaking, this report cannot provide you with an exact value, but it provides you with
          information that you can use to determine an appropriate size for your stack reservation. Only you
          understand the precise system-level, runtime behavior of your application.</p>

          <h5>Enabling the Stack Usage Report</h5>

          <p>The feature can be used only when a PRO XC32 license is present. The stack-usage report is
          enabled through the <tt>-mchp-stack-usage</tt> command-line option, which is passed to XC32 when
          the Stack Guidance checkbox is enabled in the MPLAB X Project Properties.</p>

          <p>To enable Stack Usage Analysis from MPLAB X, set Stack Guidance in Project Properties &gt; XC32
          &gt; Analysis or pass <tt>-mchp-stack-usage</tt> in command line.</p>

          <p>For example:<br>
          <tt>xc32/&lt;version&gt;/bin/xc32-gcc -mprocessor=ATSAMD51N20A -mchp-stack-usage -O0
          test.c</tt></p>

          <h5>Interpreting the Report</h5>

          <p>The stack-usage report is written:</p>

          <ul>
            <li>directly to standard error, either on terminal for command-line execution or in the MPLAB X
            output window, or to the map file.</li>

            <li>The same information is available in both places, but the map file can serve as a record for
            later review.</li>
          </ul>

          <p>The report contains:<br></p>

          <ul>
            <li>the largest stack usage that could be determined by static analysis,</li>

            <li>a list of reasons that the maximum stack usage couldn't be determined, such as recursion or
            variable adjustment of the stack, and</li>

            <li>a list of disjoint and/or interrupt handler functions, which are not called directly by the
            main flow of the program.</li>
          </ul>

          <p><strong>To determine the an appropriate stack size for your application:</strong></p>

          <p>First, start with the initial value from the reset-handler call graph. In this example, the
          report shows 72 bytes required for the reset-handler call graph.</p>

          <div class="code panel" style="border-width: 1px; margin: 2px;">
            <div class="codeContent panelContent">
              <pre class="codeContent">
============= STACK USAGE GUIDANCE =============
In the call graph beginning at Reset_Handler,
72 bytes of stack are required.
</pre>
            </div>
          </div>

          <p>Second, add the listed stack allowances based on the system-level, runtime behavior of your
          application.</p>

          <div class="code panel" style="border-width: 1px; margin: 2px;">
            <div class="codeContent panelContent">
              <pre class="codeContent">
However, the following cautions exists:
 
The following functions cannot be connected to the main call graph.
This is usually caused by some indirection:
frame_dummy uses 8 bytes
Dummy_Handler uses 0 bytes
__libc_init_array uses 40 bytes
You must add stack allowances for those functions.
================================================
</pre>
            </div>
          </div>

          <p>Third, add stack allowances for your Interrupt handlers (interrupt service routines) as
          described below.</p>

          <p><font size="+1"><strong>MIPS Interrupts</strong></font></p>

          <p>Interrupts increase the stack usage by a variable amount, but the usage for all cases is
          properly reported through <tt>-mchp-stack-usage.</tt></p>

          <p>Although, when nested interrupts are enabled, you should take into account that each exception
          consumes stack. The worst case scenario is computed by determining the ISR with the max stack usage
          each per priority level, then summing those amounts over all priority levels.</p>

          <p><font size="+1"><strong>Arm Cortex-M Interrupts</strong></font></p>

          <p>The Stack Usage Report contains a list of the interrupt handlers defined in the application
          along with their stack consumption, so that the stack overhead generated by interrupts can be
          estimated.</p>

          <p>In this context, use the interrupt function attribute to allow the compiler to identify and
          analyze the function as an interrupt handler and report it as such.</p>

          <div class="ImportantNote">
            <table summary="IMPORTANT">
              <tr>
                <td><strong>No interrupt Attribute</strong></td>

                <td><strong>with <font size="+1"><tt>__attribute__((interrupt))</tt></font></strong></td>
              </tr>

              <tr>
                <td>
                  <div class="code panel" style="border-width: 1px; margin: 2px;">
                    <div class="codeContent panelContent">
                      <pre class="codeContent">
The following functions cannot be connected to the main call graph.
This is usually caused by some indirection:
FstHandler uses 408 bytes
SndHandler uses 408 bytes
</pre>
                    </div>
                  </div>
                </td>

                <td>
                  <div class="code panel" style="border-width: 1px; margin: 2px;">
                    <div class="codeContent panelContent">
                      <pre class="codeContent">
The following functions are interrupt functions:
FstHandler uses 408 bytes
SndHandler uses 408 bytes
</pre>
                    </div>
                  </div>
                </td>
              </tr>
            </table>
          </div>

          <div class="ImportantNote">
            <table summary="IMPORTANT">
              <tr>
                <td>
                  <p><strong>IMPORTANT NOTE:</strong><br>
                  When interrupts occur on a Cortex-M target, the stack estimate should be adjusted by adding
                  the appropriate space for interrupt context saving as described below.</p>

                  <ul>
                    <li>with software floating-point support - 32 bytes (4 bytes * 7 caller saved registers:
                    R0-R3, R12, LR, PC and the address of the next instruction to be execute when exiting an
                    interrupt handler</li>

                    <li>with a hardware Floating-Point Unit (FPU) - 164 bytes (above 32 bytes + 4 bytes * 33
                    floating-point registers) - assuming Lazy Context Save is disabled.</li>
                  </ul>

                  <p>Be sure to add the appropriate value to account for interrupt context saving when
                  estimating stack usage. Interrupt context is saved by the core, not by the compiler.</p>
                </td>
              </tr>
            </table>
          </div>

          <p><font size="+1"><strong>Arm Cortex-A Interrupts</strong></font></p>

          <p>When interrupts occur on a Cortex-A target, the stack guidance should be adjusted by 56 bytes
          (R0-R12 and PC x 4 bytes) in the worst-case scenario.</p>

          <ul>
            <li>Use the <tt>interrupt</tt> function attribute for interrupt handlers so that the compiler can
            identify the function as an Interrupt Service Routine when it generates the stack-usage
            report.</li>

            <li>If nested interrupts are enabled, be sure to take into account the stack usage required by
            interrupt nesting.</li>
          </ul>

          <h5>Limitations</h5>

          <p>Static estimation of the maximum stack usage is inaccurate if the application contains functions
          falling in at least one of the following categories:</p>

          <ul>
            <li>functions for which the stack usage information is not available (not compiled/assembled with
            <tt>-mchp-stack-usage</tt>)</li>

            <li>functions containing indirect calls to other functions (the callees can not be
            identified)</li>

            <li>functions containing variable stack adjustments, inline assembly, or stack-usage information
            generated by the assembler (which might be inaccurate)</li>

            <li>recursive functions (direct or indirect) - only if at least one of the functions in the cycle
            has non-zero stack consumption</li>
          </ul>

          <p>For each of these cases, a list of the involved functions is provided.</p>

          <p>Be aware that the stack-usage estimation for assembly files may be inaccurate if your assembly
          code adjusts the stack. Be sure to take these adjustments into account when estimating your stack
          usage.</p>
        </li>
      </ul>

      <h3>v2.50</h3>

      <ul class="c5">
        <li>
          <h4>Stack Smashing Protector (SSP) for target devices featuring an Arm Cortex core</h4>

          <h5>Background</h5>

          <p>"Smashing the stack" is a term coined by Elias Levy (a.k.a. Aleph One) in a 1996 article in
          Phrack Magazine titled "Smashing the Stack for Fun and Profit." This article is still available
          from various sources online (<a href=
          "https://duckduckgo.com/?q=Smashing+the+Stack+for+Fun+and+Profit+by+aleph+one" target=
          "search">https://duckduckgo.com/?q=Smashing+the+Stack+for+Fun+and+Profit+by+aleph+one</a>)</p>

          <p>In many applications written in C, attackers can corrupt the execution stack by writing past the
          end of a local buffer array using the automatic storage class. An attack overwrites or "smashes"
          critical data on the stack to enable nefarious actions used in a security exploit. The details of a
          stack-smashing attack are beyond the scope of this document.</p>

          <p>The Stack Smashing Protector (SSP) compiler feature helps you detect a stack buffer overrun
          through runtime detection of changes to a secret value, known as the stack canary, located on the
          stack. The feature helps the application developer to identify such application bugs and
          vulnerabilities and it also helps mitigate against stack-smashing security attacks. To help detect
          these types of problems, the compiler instruments the function's prologue code to store the secret
          stack-canary value to the stack before other automatic variables. Then, before returning from the
          function, the function's epilogue code checks the stored stack-canary value. If the function's
          epilogue code determines that the value has been modified, a stack buffer overflow has occurred and
          a failure callback, <tt>__stack_chk_fail()</tt>, is invoked as described in detail below.</p>

          <p><strong>IMPORTANT NOTE:</strong> The Stack Smashing Protector (SSP) feature merely helps to
          detect stack buffer overruns. It does not prevent them. In addition, defeating the detection
          mechanism is possible by preparing the input such that the stack canary is overwritten with the
          correct secret value and thus does not offer perfect protection. Therefore, your first line of
          defense must be to fix your application code to eliminate the possibility of buffer overruns. Do
          not rely on this feature to catch all cases of buffer overruns.</p>

          <p>Since this feature adds code to both the function prologue and epilogue, it increases code size
          and execution time of every affected function. The compiler options listed below allow you to
          specify which types of functions to instrument.</p>

          <h5>Compiler Options</h5>

          <dl>
            <dt><tt><strong>-fstack-protector</strong></tt></dt>

            <dd>
              enables stack protection for vulnerable functions that contain:

              <ul class="c6">
                <li>A character array larger than 8 bytes.</li>

                <li>An 8-bit integer array larger than 8 bytes.</li>

                <li>A call to <tt>alloca()</tt> with either a variable size or a constant size bigger than 8
                bytes.</li>
              </ul>
            </dd>

            <dt><tt><strong>-fstack-protector-explicit</strong></tt></dt>

            <dd>enables stack protection for only those functions that are <tt>stack_protect</tt>
            attributed.</dd>

            <dt><tt><strong>-fstack-protector-strong</strong></tt></dt>

            <dd>
              enables stack protection for vulnerable functions that contain:

              <ul class="c6">
                <li>An array of any size and type.</li>

                <li>A call to <tt>alloca()</tt>.</li>

                <li>An automatic local variable that has its address taken.</li>
              </ul>
            </dd>

            <dt><tt><strong>-fstack-protector-all</strong></tt></dt>

            <dd>adds stack protection to all functions regardless of their vulnerability.</dd>

            <dt><tt><strong>-fno-stack-protector</strong></tt> (Default)</dt>

            <dd>Disable stack protector.</dd>
          </dl>

          <p>If you specify more than one of these options, the last option that is specified takes
          effect.</p>

          <h5>Function Attribute</h5>

          <dl>
            <dt><tt><strong>__attribute__((stack_protect))</strong></tt></dt>

            <dd>This attribute adds stack protection code to the function if one of the following options is
            set: <tt>-fstack-protector</tt>, <tt>-fstack-protector-strong</tt>, or
            <tt>-fstack-protector-explicit</tt>.</dd>
          </dl>

          <p>Optimizations can affect stack protection:</p>

          <ul class="c6">
            <li>Function inlining can affect whether a function is protected.</li>

            <li>Removal of an unused variable can prevent a function from being protected.</li>
          </ul>

          <h5>Usage Example (test_stack_protect.c)</h5>

          <div class="code panel" style="border-width: 1px; margin: 2px;">
            <div class="codeContent panelContent">
              <pre class="codeContent">
<tt class="code-keyword">#include</tt> &lt;stdint.h&gt;
<tt class="code-keyword">int32_t __attribute__((stack_protect))</tt> func1()
{
    <tt class="code-keyword">char</tt> ana[]="Test canary use";
    <tt class="code-keyword">int32_t</tt> i;

    <tt class="code-keyword">if</tt> (ana[1] == ana[14])
      <tt class="code-keyword">return</tt> 1;

    <tt class="code-keyword">return</tt> 0;
}

<tt class="code-keyword">int</tt> main()
{
    <tt class="code-keyword">return</tt> func1();
}
</pre>
            </div>
          </div>

          <p>Compiled with this command line:<br>
          <tt>xc32-gcc -fstack-protector -O2 test_stack_protect.c -o test_p.elf
          -mprocessor=ATSAME70J19</tt></p>

          <p>In this example, function <tt>func1()</tt> would be instrumented with the stack protection code.
          The stack protector feature adds one stack-canary variable on the call stack of <tt>func1()</tt>
          and, at the end of the function, it checks the variable value. If the value is modified, the stack
          was corrupted and the generated code calls the <tt>__stack_chk_fail()</tt> function.</p>

          <h5>Callback Function</h5>

          <p>When the checking code detects that the guard variable on the stack has been modified, it
          notifies the run-time environment by calling the function<br>
          <tt>void __stack_chk_fail(void);</tt></p>

          <p>You must provide a implementation for this function suitable for your application. Normally,
          such a function terminates the program, possibly after reporting a fault.</p>

          <p>XC32 provides a default weak implementation for <tt>__stack_chk_fail()</tt> with a minimal
          footprint. <tt>__stack_chk_fail()</tt> is called when an overflow is detected due to the canary
          being overwritten. This function should not return. If the overflow was caused by an attack, the
          suspended execution is a good way to block it.</p>

          <div class="code panel" style="border-width: 1px; margin: 2px;">
            <div class="codeContent panelContent">
              <pre class="codeContent">
<tt class="code-keyword">void __attribute__((noreturn))</tt> __stack_chk_fail (void)
{
    <tt class="code-comment">// XC32 default weak implementation</tt>
    <tt class="code-keyword">while</tt>(1)
    {
        <tt class="code-comment">// Replace this code with application-specific code</tt>
        __builtin_software_breakpoint();
    }
}
</pre>
            </div>
          </div>

          <h5>Customizing the Stack Canary Value</h5>

          <p>The Stack Smashing Protector implementation relies on a <em>secret</em> value that is placed on
          a protected function's call stack. This value, called the canary, is determined at compile time.
          Your application code can (and should) define an application-specific value. The value must be kept
          secret from any potential attacker.</p>

          <div class="code panel" style="border-width: 1px; margin: 2px;">
            <div class="codeContent panelContent">
              <pre class="codeContent">
<tt class="code-keyword">extern unsigned long</tt> <strong>__stack_chk_guard</strong>;
<tt class="code-keyword">void</tt> <tt class=
"code-keyword">__attribute__</tt>((<strong>constructor, optimize("-fno-stack-protector")</strong>))
my_stack_guard_setup(<tt class="code-keyword">void</tt>)
{
    __stack_chk_guard = 0x12345678; <tt class="code-comment">// the new secret value for the canary</tt>
}
</pre>
            </div>
          </div>

          <ul class="c6">
            <li>The custom setter function must be a constructor to ensure it is called before executing the
            application.</li>

            <li>The attribute <tt>__optimize__ ("-fno-stack-protector")))</tt> disable stack protector option
            for this function to avoid a runtime error in case <tt>-fstack-protector-all</tt> is used.</li>
          </ul>

          <h5>Stack Smash Protection at work</h5>

          <p>Let's see an example of when Stack Smash Protection demonstrates its usefulness.</p>

          <div class="code panel" style="border-width: 1px; margin: 2px;">
            <div class="codeContent panelContent">
              <pre class="codeContent">
<tt class="code-keyword">extern unsigned long</tt> <strong>__stack_chk_guard</strong>;
<tt class="code-keyword">void</tt> <tt class=
"code-keyword">__attribute__</tt>((constructor, optimize("-fno-stack-protector")))
my_stack_guard_setup(<tt class="code-keyword">void</tt>)
{
    __stack_chk_guard = 0xDEADBEEF; <tt class="code-comment">// the new value for the canary</tt>
}

<tt class="code-keyword">void __attribute__((noreturn))</tt> <strong>__stack_chk_fail</strong>(<tt class=
"code-keyword">void</tt>)
{
    <tt class="code-comment">// handle the failure in a way that is appropriate for your application</tt>
    <tt class="code-keyword">while</tt>(1)
    {
      <tt class=
"code-comment">// A software breakpoint is not likely to be an appropriate response to an attack!</tt>
      __builtin_software_breakpoint();
    }
}

<tt class="code-keyword">void</tt> foo (<tt class="code-keyword">char*</tt> ptr)
{
  <tt class="code-keyword">int</tt> retval;
  <tt class="code-keyword">char</tt> buffer[10];       <tt class=
"code-comment">// buffer located on the stack</tt>
  <tt class="code-keyword">char</tt> *dest = buffer;

  <tt class="code-comment">// A buffer overrun here will cause a stack smash</tt>
  <tt class=
"code-comment">// The SSP feature helps you to identify &amp; catch vulnerabilities in your application code.</tt>
  <tt class="code-comment">// It does not prevent them.</tt>
  <tt class="code-keyword">while</tt> (*ptr != 0)
  {
      *dest++ = *ptr++;
  }

  <tt class="code-keyword">return</tt>;
}

<tt class="code-keyword">int</tt> main (void)
{
    <tt class="code-comment">// In a real application, this data may come from an external source,</tt>
    <tt class="code-comment">// making the application vulnerable to an attack.</tt>
    <tt class="code-keyword">char</tt> string[] = "hello world!";

    foo(string);

    <tt class="code-keyword">while</tt>(1);
}
</pre>
            </div>
          </div>

          <p>When the example is build with <tt>-fstack-protector</tt> and debugged on a target device,
          execution should stop at the software breakpoint in the <tt>__stack_chk_fail()</tt> function.</p>
        </li>
      </ul>

      <h3>v2.49</h3>

      <ul class="c5">
        <li>
          <p><b>Builtin Function Prototypes</b></p>

          <p>Generic device support include file <tt>xc.h</tt> now includes a header file that contains
          prototypes for all XC special compiler builtins.</p>
        </li>
      </ul>

      <h3>v1.43</h3>

      <ul class="c5">
        <li>
          <p><b>System include-file path</b></p>

          <p>Some compiler-specific header files are located in the
          <tt>./lib/gcc/pic32mx/4.8.3/include-fixed/limits.h</tt> directory rather than in
          <tt>/pic32mx/include</tt>.</p>
        </li>
      </ul>

      <h3>v1.34</h3>

      <ul class="c5">
        <li>
          <p><b>Support for fixed-point operations</b></p>

          <p>The MPLAB XC32 C compiler supports fixed-point arithmetic according to the N1169 draft of
          ISO/IEC TR 18037, the ISO C99 technical report on Embedded C, available here: <a href=
          "http://www.open-std.org/JTC1/SC22/WG14/www/projects#18037" target=
          "external">http://www.open-std.org/JTC1/SC22/WG14/www/projects#18037</a></p>

          <p>All 12 of the primary fixed-point types and their aliases, described in section 4.1 "Overview
          and principles of the fixed-point data types" of N1169, are supported. Fixed-point data values
          contain fractional and optional integral parts. The format of fixed-point data in XC32 are as
          specified in the table below.</p>

          <div class="SupportedDevices">
            <table summary="List of Supported MCUs">
              <tr>
                <td><b>Type</b></td>

                <td><b>Format</b></td>

                <td><b>Description</b></td>
              </tr>

              <tr>
                <td>short _Fract</td>

                <td>0.7</td>

                <td>1 bit sign, 7 bits fraction</td>
              </tr>

              <tr>
                <td>unsinged short _Fract</td>

                <td>0.8</td>

                <td>8 bits fraction</td>
              </tr>

              <tr>
                <td>_Fract</td>

                <td>0.15</td>

                <td>1 bit sign, 15 bits fraction</td>
              </tr>

              <tr>
                <td>unsigned _Fract</td>

                <td>0.16</td>

                <td>16 bits fraction</td>
              </tr>

              <tr>
                <td>long _Fract</td>

                <td>0.31</td>

                <td>1 bit sign, 31 bits fraction</td>
              </tr>

              <tr>
                <td>unsigned long _Fract</td>

                <td>0.32</td>

                <td>32 bits fraction</td>
              </tr>

              <tr>
                <td>long long _Fract</td>

                <td>0.63</td>

                <td>1 bit sign, 63 bits fraction</td>
              </tr>

              <tr>
                <td>unsigned long long _Fract</td>

                <td>0.64</td>

                <td>64 bits fraction</td>
              </tr>

              <tr>
                <td>short _Accum</td>

                <td>8.7</td>

                <td>1 bit sign, 8 bits integer, 7 bits fraction</td>
              </tr>

              <tr>
                <td>unsigned short _Accum</td>

                <td>8.8</td>

                <td>8 bits integer, 8 bits fraction</td>
              </tr>

              <tr>
                <td>_Accum</td>

                <td>16.15</td>

                <td>1 bit sign, 16 bits integer, 15 bits fraction</td>
              </tr>

              <tr>
                <td>unsigned _Accum</td>

                <td>16.16</td>

                <td>16 bits integer, 16 bits fraction</td>
              </tr>

              <tr>
                <td>long _Accum</td>

                <td>32.31</td>

                <td>1 bit sign,32 bits integer, 31 bits fraction</td>
              </tr>

              <tr>
                <td>unsigned long _Accum</td>

                <td>32.32</td>

                <td>32 bits integer, 32 bits fraction</td>
              </tr>

              <tr>
                <td>long long _Accum</td>

                <td>32.31</td>

                <td>1 bit sign,32 bits integer, 31 bits fraction</td>
              </tr>

              <tr>
                <td>unsigned long long _Accum</td>

                <td>32.32</td>

                <td>32 bits integer, 32 bits fraction</td>
              </tr>
            </table>
          </div>

          <p>The _Sat type specifier, indicating that the values are saturated, may be used with any type as
          described in N1169.</p>

          <p>The representation of unsigned types differ from their corresponding signed types due to the
          fact that one bit is utilized to store the sign. Signed types saturate at the most negative and
          positive numbers representable in the corresponding format. Unsigned types saturate at zero and the
          most positive number representable in the format.</p>

          <p>The default behavior of overflow on signed or unsigned types is saturation. The pragmas
          described in section 4.1.3 "Rounding and Overflow" of N1169 to control the rounding and overflow
          behaviour are not supported.</p>

          <h4>External definitions</h4>

          <p>The MPLAB XC32 C compiler provides an include file, stdfix.h, which provides various
          pre-processor macros related to fixed-point support.</p>

          <p>Fixed-point conversion specifiers for formatted I/O, as described in section 4.1.9 "Formatted
          I/O functions for fixed-point arguments" of N1169, are not supported in the current MPLAB XC32
          standard C libraries. Fixed-point variables may be displayed via (s)printf by casting them to the
          appropriate floating-point representation (float for _Fract, double for long _Fract and _Accum),
          and then displaying the value in that format. To scan a fixed-point number via (s)scanf, first scan
          it as the appropriate float or double floating-point number, and then cast the value obtained to
          the desired fixed-point type.</p>

          <p>The fixed-point functions described in section 4.1.7 of N1169 are not provided in the current
          MPLAB XC32 standard C libraries.</p>

          <p>Fixed-point constants, with suffixes of k (K) and r (R), as described in section 4.1.5 of N1169,
          are supported by the MPLAB XC32 C compiler.</p>

          <h4>Usage example</h4>

          <div class="code panel" style="border-width: 1px; margin: 2px;">
            <div class="codeContent panelContent">
              <pre class="codeContent">
<tt>#include &lt;stdfix.h&gt;

void main () {

    int i;
    fract a[5] = {0.5,0.4,0.2,0.0,-0.1};
    fract b[5] = {0.1,0.8,0.6,0.5,-0.1};

    accum dp = 0;

    /*Calculate dot product of a[] and b[]*/
    
    for (i=0; i&lt;5; i++) {
        dp += a[i] * b[i];
    }
 
}</tt>       
</pre>
            </div>
          </div>
        </li>
      </ul>

      <h3>v1.10</h3>

      <ul class="c5">
        <li>
          <p><b>Installer must run as superuser on Linux:</b></p>

          <p>On both MacOS and Linux, it is necessary to run the installer as root or with superuser
          privilege ("sudo"). On MacOS, if the installer is started without superuser privilege, the
          installer will exit and display an informative message. On Linux, in this case, the installer will
          start and then fail when it attempts to write to directories for which it does not have adequate
          rights, displaying messages related to those access failures. To avoid this failure, run the
          installer via "sudo", or as the root user.</p>
        </li>
      </ul>

      <ul class="c5">
        <li>
          <p><b>PATH environment variable:</b></p>

          <p>On Linux, the installer by default updates the PATH environment variable to include paths to the
          new executables being installed. If the installer is run via "sudo", the default option here will
          update the PATH of the user executing the sudo command. If the installer is run by root, it is not
          necessary to use the sudo command, but the default will update root's PATH, and not the path of
          other users. When installing while logged in as root, a better choice is the option to update all
          user PATH variables, or to skip updating the PATH variable in the installer, and to update the PATH
          variables of users who will use the software, manually.</p>
        </li>
      </ul><a name="Fixes" id="Fixes"></a>

      <center>
        <font size="+1">[ <a href="#ToC">Table of Contents</a> ] [ <a href="#WhatsNew">What's new</a> ] [
        <a href="#Migration">Migration Issues</a> ] [ <a href="#DocUpdate">Documentation Updates</a> ] [
        <a href="#Limits">Known Issues</a> ]</font>
      </center>
    </li>

    <li class="Heading0">
      <h1>Fixed Issues</h1>

      <p class="c1">The following issues have been resolved in this release</p>

      <h2><a href="#Fixes" onclick="shoh('fixedXC435');">Fixed in MPLAB<font size=
      "-3"><sup>&reg;</sup></font> XC32 v4.35</a></h2>

      <div style="display: block;" id="fixedXC435">
        <dl class="c9">
          <dt>XC32-2524</dt>

          <dd>The data-init (<tt>.dinit</tt>) section contains a template that the
          <tt>__pic32_data_init()</tt> function uses to initialize data at startup. In some rare cases where
          sections can be added or removed, such as when using the Adaptive-Calls feature or using the
          <tt>--gc-sections</tt> option, the data-init section padding may be calculated incorrectly. This
          results in the data-init template not being properly null terminated, which causes the
          <tt>__pic32_data_init()</tt> function called from startup to loop indefinitely or trigger a hard
          fault/general exception. This problem, which affected MPLAB XC32 v4.30, has been fixed. Be sure to
          verify that your variables are initialized at <tt>main()</tt> as you expect.</dd>

          <dt>XC32-2506</dt>

          <dd>Enabling data-Initialization compression/merging with Link-Time Optimization (<tt>-flto</tt>)
          will now correctly generate initialization for all variables. In MPLAB XC32 v4.30 variables from
          precompiled libraries not may not have been initialized when building with <tt>-flto</tt>.</dd>

          <dt>XC32-2360</dt>

          <dd>Weak symbols are meant to be overriden by non-weak symbols (functions or variables). In earlier
          MPLAB XC32 releases, this override did not happen when link-time optimization (<tt>-flto</tt>) was
          in effect. In this release, non-weak symbols will now override weak symbols.</dd>

          <dt>XC32-2199 (&amp; XC32-2188 &amp; XC32-2194)</dt>

          <dd>The complimentary error functions such as <tt>erfcf/erfcl/erfc/erff()</tt> are are now
          available for Cortex-M target devices.</dd>
        </dl>
      </div>

      <h2><a href="#Fixes" onclick="shoh('fixedXC430');">Fixed in MPLAB<font size=
      "-3"><sup>&reg;</sup></font> XC32 v4.30</a></h2>

      <div style="display: block;" id="fixedXC430">
        <dl class="c9">
          <dt>XC32-2376 [MIPS]</dt>

          <dd>Coherent-attributed uninitialized data sections (bss) are now grouped together and allocated as
          a group. This grouping prevents a non-coherent variable from being allocated on the same cache line
          as a coherent-attributed variable and corrupting the coherent-attribute variable when the cache is
          flushed.</dd>

          <dt>XC32-2408 [MIPS]</dt>

          <dd>The Smart-IO feature now supports the length subspecifiers: <tt>hh</tt>, <tt>j</tt>,
          <tt>z</tt>, and <tt>t</tt>. Previously functions such as sscanf would not handle these
          subspecifiers and would result in a runtime error.</dd>

          <dt>XC32-2077 [MIPS]</dt>

          <dd>Some large MIPS projects caused a "relocation truncated to fit" error from the linker when
          building with Link-Time Optimizations (<tt>-flto</tt>). This issue has been fixed.</dd>

          <dt>XC32-2078 &amp; XC32-2181 &amp; XC32-2059 [ARM]</dt>

          <dd>The Procedural Abstraction optimization abstracts common code into separate procedures. The
          common code is placed into a new section. Previously the section used the naming convention,
          <tt>__pa_fn_*</tt>, where * is some unique value. Starting in XC32 v4.30, the naming convention for
          the new common code section is <tt>.text.__pa_fn_*</tt>. This should play more nicely with a custom
          linker script that attempts to map the <tt>.text.*</tt> sections to a specific memory region or
          address.</dd>

          <dt>XC32-2227</dt>

          <dd>An <tt>assertion fail eelf32pic32c.c:3980</tt> error when generating the stack-usage report
          <tt>-mchp-stack-usage</tt> has been fixed.</dd>

          <dt>XC32-2234 [ARM]</dt>

          <dd>This release fixes a linker error "<tt>can't load section .text_itcm contents</tt>" related to
          <tt>"dinit_get_section_contents"</tt>.</dd>

          <dt>XC32-2238 &amp; XC32-2273</dt>

          <dd>A linker error related to dinit compression has been fixed. The symptoms were linker errors
          similar to "<tt>section .text%nnn lma 0xXXXXX adjusted to 0xXXXXX</tt>".</dd>

          <dt>XC32-2255</dt>

          <dd>When the .dinit compression feature determines that compressing
          (<tt>--dinit-compression=2</tt>) the initialized data won't be beneficial, it will now fall back to
          trying to handle repeated values in a way similar to how they are processed when using
          <tt>--dinit-compression=1</tt>.</dd>

          <dt>XC32-2245</dt>

          <dd>The documentation for the <tt>--no-data-init</tt> option has been improved in the
          Assembler/Linker/Utilities User's Guide.</dd>

          <dt>XC32-2267</dt>

          <dd>In the unlikely event that a Device Family Pack (DFP) contains corrupt configuration-bit data,
          the toolchain will now emit an error message and exit gracefully. In such a case, please check for
          an updated DFP.</dd>

          <dt>XC32-2295 [Arm]</dt>

          <dd>In earlier releases, combining the <tt>ramfunc</tt> attribute with the
          <tt>-ffunction-sections</tt> option or the <tt>unique_section</tt> attribute would cause an error
          from the assembler indicating that the attributes for the extion conflicted with implied
          attributes. This combination of attributes and options is now accepted.</dd>

          <dt>XC32-2218 [Arm]</dt>

          <dd>The <tt>-mpure-code</tt> option was accepted for devices where it wasn't supported. Use this
          option only when using a device featuring the Cortex-M0+ or the Cortex-M23 core. The compiler will
          now emit an error message when you use this option with an unsupported core.</dd>

          <dt>XC32-2336 [MIPS]</dt>

          <dd>The memory-usage gauge in the MPLAB X Dashboard window did not take <tt>coherent</tt>
          attributed variables into account. Starting in XC32 v4.30, the memory-usage gauge is now more
          accurate when reporting the space used by these variables.</dd>

          <dt>XC32-2353 [MIPS]</dt>

          <dd>The <tt>-mreserve</tt> option now works when combined with response-file linking on Windows.
          Previously, this combination would result in an obscure error, "<tt>Format of option is not correct
          (section)</tt>".</dd>

          <dt>XC32-2365 [Arm]</dt>

          <dd>The compiler now correctly accepts the <tt>--nofallback</tt> option, which prevents the
          compiler from falling back a lesser license when it cannot</dd>

          <dt>XC32-1992</dt>

          <dd>The compiler now correctly handles pragmas and function attributes that affect optimization
          levels.</dd>

          <dt>XC32-2446 [Arm]</dt>

          <dd>The macro <tt>__longcall__</tt> is now defined in the <tt>sys/attribs.h</tt> header file for
          Arm targets.<br>
          <tt>#define __longcall__ __attribute__ ((long_call))</tt></dd>
        </dl>
      </div>

      <h2><a href="#Fixes" onclick="shoh('fixedXC421');">Fixed in MPLAB<font size=
      "-3"><sup>&reg;</sup></font> XC32 v4.21</a></h2>

      <div style="display: block;" id="fixedXC421">
        <dl class="c9">
          <dt>XC32-2319 [Arm]</dt>

          <dd>The XC32 v4.20 release introduced a new feature to <a href="#bin2hex-mistral">generate a C
          source file from an ELF file</a>. For larger ELF files, the v4.20 release would have generated an
          incomplete C file. The XC32 v4.21 release fixes this issue.</dd>

          <dt>XC32-2320</dt>

          <dd>The XC32 v4.20 release introduced a <a href="#dinit-compress">new feature to reduce the flash
          memory required for data initialization</a>. This feature greatly reduces the amount of flash
          memory required by your application, if your application uses a significant amount of initialized
          data. However, when you used a custom linker script to map the linker-generated <tt>.dinit</tt>
          section to a code output section such as <tt>.text</tt>, this could have caused an internal linker
          error referencing "<tt>pic32-dinit.c: in set_dinit_content</tt>". This problem has been fixed in
          XC32 v4.21.</dd>
        </dl>
      </div>

      <h2><a href="#Fixes" onclick="shoh('fixedXC420');">Fixed in MPLAB<font size=
      "-3"><sup>&reg;</sup></font> XC32 v4.20</a></h2>

      <div style="display: block;" id="fixedXC420">
        <dl class="c9">
          <dt>XC32-2105 [MIPS]</dt>

          <dd>Software Interrupt context saving code now preserves the frame-pointer register for cases when
          it is used as a general-purpose register. This can happen when the <tt>-fomit-frame-pointer</tt>
          option is used to build your code.</dd>

          <dt>XC32-2076 [Arm]</dt>

          <dd>A possible compiler segmentation fault related to an internal compiler error during RTL pass
          has been fixed. This issue was related to the crossjumping optimization, enabled at optimization
          level <tt>-O2</tt>.</dd>

          <dt>XC32-1597 [Arm]</dt>

          <dd>When combining the section and persistent attributes, the variable now goes into the specified
          named section rather than the <tt>.pbss</tt> section.</dd>

          <dt>XC32-1654 &amp; XC32-1855</dt>

          <dd>Passing a macro on the compiler's command line, e.g.
          <tt>-DTEST_FILE=\"wdrv_winc_client_api.h\"</tt>, now works correctly when the macro value is
          quoted.</dd>

          <dt>XC32-1887 [MIPS]</dt>

          <dd>Erroneously passing a path to a non-existent Device Family Pack (DFP) via the
          <tt>-mdfp=&lt;path&gt;</tt> option now emits an error about the incorrect argument. In previous
          releases, an invalid path could cause a seg fault from the compiler.</dd>

          <dt>XC32-1927 [MIPS]</dt>

          <dd>Sections with no output section associated with them could cause a seg fault in the linker. In
          this release, the linker now exits with an informative error message.</dd>

          <dt>XC32-1977 [MIPS]</dt>

          <dd>The PIC32M assembler now accepts extended attributes with the <tt>.pushsection</tt> assembler
          directive. Example:<br>
          &nbsp; <tt>.pushsection EZBL_RAM_AT_0x80000200, address(0x80000200), persist, keep</tt></dd>

          <dt>XC32-2034 [Arm]</dt>

          <dd>The <tt>-mstack-in-tcm</tt> option now works correctly even when the project is not linked with
          optimizations enabled.</dd>

          <dt>XC32-2100 [Arm]</dt>

          <dd>A problem causing the error, "'to_string' is not a member of 'std'", for Arm devices on
          building code using <tt>std::to_string(a)</tt> has been fixed.</dd>

          <dt>XC32-2099 [Arm]</dt>

          <dd>A problem causing the error, "'tmpnam' is not a member of 'std'", for Arm devices on building
          code using <tt>std::tmpnam()</tt> has been fixed</dd>

          <dt>XC32-2098</dt>

          <dd>A problem causing the error, "'fexcept_t' was not declared in this scope", on building code
          declaring <tt>fexcept_t</tt> variables has been fixed.</dd>
        </dl>
      </div>

      <h2><a href="#Fixes" onclick="shoh('fixedXC410');">Fixed in MPLAB<font size=
      "-3"><sup>&reg;</sup></font> XC32 v4.10</a></h2>

      <div style="display: block;" id="fixedXC410">
        <dl class="c9">
          <dt>XC32-2055</dt>

          <dd>The MPLAB Code Coverage feature now works with C++ templates. Previously, you could get an
          error about a label being defined in a discarded section.</dd>

          <dt>XC32-2054 [MIPS]</dt>

          <dd>The region pragma for PIC32M target devices now allows you to specify two adjacent memory
          regions. Previously, the linker would erroneously report that the memory regions were
          overlapping.</dd>

          <dt>XC32-2033 [MIPS]</dt>

          <dd>In XC32 v4.00 when building for a PIC32M target device, calling a standard C library function
          that uses software floating-point emulation could result in a circular dependency between the
          Standard C library and the floating-point emulation library. This would result in a link error
          similar to <tt>undefined reference to `__floatsidf'</tt></dd>

          <dt>XC32-2011</dt>

          <dd>Previously, some local variables would not display correctly in the MPLAB X watch or variable
          window when building a project with <em>optimizations disabled</em>. This issue has been corrected
          in the compiler-generated debugging information.</dd>

          <dt>XC32-1919 [MIPS]</dt>

          <dd>In earlier XC32 releases, <tt>coherent</tt> attributed variables did not appear in the "Total
          data memory used" memory-usage report. This omission has been addressed.</dd>

          <dt>XC32-1938 [Arm]</dt>

          <dd>In prior releases, an <tt>-mprocessor</tt> value with a hypen could cause the preprocessor to
          define a malformed macro for the device name. The hyphen is now converted to an underscore in the
          processor macro name.</dd>
        </dl>
      </div>

      <h2><a href="#Fixes" onclick="shoh('fixedXC409');">Fixed in MPLAB<font size=
      "-3"><sup>&reg;</sup></font> XC32 v4.09 (Functional Safety Release)</a></h2>

      <div style="display: block;" id="fixedXC409">
        <dl class="c9">
          <dt>No additional issues have been fixed in this release.</dt>
        </dl>
      </div>

      <h2><a href="#Fixes" onclick="shoh('fixedXC400');">Fixed in MPLAB<font size=
      "-3"><sup>&reg;</sup></font> XC32 v4.00</a></h2>

      <div style="display: block;" id="fixedXC400">
        <dl class="c9">
          <dt>ML-298</dt>

          <dt>The types <tt>stdint.h</tt> types now match the compiler builtin types using macros defined by
          the compiler.</dt>

          <dt>XC32-1760 [MIPS]</dt>

          <dd>The instrumented-trace feature now works correctly for PIC32MX target devices. Using this
          feature in earlier releases could cause an internal compiler error.</dd>

          <dt>XC32-1459 [Arm]</dt>

          <dd>Combining the <tt>-mcodecov -O2 -g3</tt> options now no longer causes an internal compiler
          error.</dd>

          <dt>XC32-1758 [MIPS][Arm]</dt>

          <dd><tt>volatile const __attribute__((space(prog)))</tt> variables are now placed into the
          <tt>.rodata</tt> section. Previously, they would cause <tt>error: incompatible section flags for
          section</tt>.</dd>

          <dt>XC32-1769 [MIPS]</dt>

          <dd>C++ Code that calls sprintf() and/or related functions no longer causes an <tt>error: undefined
          reference to '_sprintf_0'</tt></dd>

          <dt>XC32-1761</dt>

          <dd>Calling <tt>xc32-gcc</tt> with no arguments no longer causes an <tt>error: No such file or
          directory</tt>. You will now see an error related to no input files.</dd>

          <dt>XC32-830 [MIPS]</dt>

          <dd>The MIPS legacy LibC previously had issues with <tt>sprintf</tt> printing formatting strings of
          the form <tt>"% 06.1f"</tt>. This is no longer an issue because XC32 v4.00 and later uses a new
          Standard C Library implementation.</dd>

          <dt>XC32-1680 [MIPS]</dt>

          <dd>The MIPS HTC LibC previously had a potential problem allocating memory on the heap using
          <tt>malloc()</tt>. This is no longer an issue because XC32 v4.00 and later uses a new Standard C
          Library implementation, which includes a more robust implementation of <tt>malloc()</tt>.</dd>

          <dt>XC32-1763 [MIPS][Arm]</dt>

          <dd>In earlier releases, the -mdfp option passed via a response file could cause an error similar
          to <tt>Error: specs file for processor ATSAME70Q21B could not be found at path</tt>. This was
          related to quotes and backslashes in the path to the DFP. This issue has been corrected.</dd>

          <dt>XC32-1762 [Installer]</dt>

          <dd>The Windows installer for the 64-bit Intel architecture now has 'x64' in the filename.</dd>

          <dt>XC32-1788 [MIPS][Arm]</dt>

          <dd>Combining the <tt>persistent</tt> and <tt>address</tt> variable attributes now allowed again.
          XC32 v3.0x emitted an "invalid attribute combination" error.</dd>

          <dt>XC32-1789 [MIPS][Arm]</dt>

          <dd>Combining the <tt>-flto</tt> Link-Time Optimization feature with the <tt>-MMD</tt>
          dependency-file option (as used by MPLAB X) previously caused an internal compiler error. This
          issue has been corrected.</dd>

          <dt>XC32-1186 [MIPS]</dt>

          <dd>The <tt>__pic32_data_init()</tt> routine PIC32M (MIPS) target devices now no longer fails to
          link when linking with the <tt>--no-data-init</tt> option, which tells the linker not to emit the
          data-initialization template.</dd>

          <dt>XC32-1666 [MIPS]</dt>

          <dd>In earlier releases, an extremely large micromips function with a control-flow change could
          cause the compiler to emit an unconditional Branch instruction that was out of range of a 16-bit
          target address. This would result in a link error similar to <tt>relocation truncated to fit:
          R_MICROMIPS_PC16_S1 against `.Lnnnn'</tt>. The compiler will now evaluate the displacement and use
          a larger Jump instruction instead of the Branch instruction.</dd>

          <dt>XC32-1501 [MIPS]</dt>

          <dd>The prototype for <tt>__builtin_mips_bposge32()</tt> was removed from the
          <tt>pic32m-builtins.h</tt> header file.</dd>

          <dt>XC32-1279 [Arm]</dt>

          <dd>Compiler optimizations have been improved to remove some redundant push/pop instructions from
          the function prologue and epilogue code. This results in smaller code size and usually faster
          runtime performance. Verify that the increased runtime performance meets your application's timing
          requirements and that your application does not have hidden dependencies on timing that is
          negatively impacted by this improvement in the compiler.</dd>

          <dt>XC32-1458 [Arm]</dt>

          <dd>The postreload optimization now considers shift / rotate operations when converting&nbsp; move
          instructions with constant inputs. This improvement improves code size and runtime performance.
          Verify that the increased runtime performance meets your application's timing requirements and that
          your application does not have hidden dependencies on timing that is negatively impacted by this
          improvement in the compiler.</dd>

          <dt>XC32-1471 [Arm]</dt>

          <dd>The compiler can now generate more efficient code for some load/store sequences, resulting in
          smaller and faster code. Verify that the increased runtime performance meets your application's
          timing requirements and that your application does not have hidden dependencies on timing that is
          negatively impacted by this improvement in the compiler.</dd>
        </dl>
      </div>

      <h2><a href="#Fixes" onclick="shoh('fixedXC301');">Fixed in MPLAB<font size=
      "-3"><sup>&reg;</sup></font> XC32 v3.01</a></h2>

      <div style="display: block;" id="fixedXC301">
        <dl class="c9">
          <dt>No additional issues have been fixed in this release.</dt>
        </dl>
      </div>

      <h2><a href="#Fixes" onclick="shoh('fixedXC300');">Fixed in MPLAB<font size=
      "-3"><sup>&reg;</sup></font> XC32 v3.00</a></h2>

      <div style="display: block;" id="fixedXC300">
        <dl class="c9">
          <dt>XC32-61 [MIPS]</dt>

          <dd>The cbrt (cube root) function has been corrected to return correct results.</dd>

          <dt>XC32-1166 [MIPS]</dt>

          <dd>The vector-offset OFFxxxx register initialization code is now taken from a Device Family Pack
          (DFP).</dd>

          <dt>XC32-1147</dt>

          <dd>When installing on Linux, the compiler is now installed and owned by the root user and
          group.</dd>

          <dt>XC32-1169 [MIPS]</dt>

          <dd>The <tt>atof()</tt> function has been corrected so that it no longer causes an undefined
          reference to <tt>_dstrod</tt> when using the HTC libc. Note that the "Legacy LibC" project option
          is recommended for new projects.</dd>

          <dt>XC32-1476 [Arm]</dt>

          <dd>The <tt>snprintf()</tt> and related functions now work with the <tt>%f</tt> floating-point
          specifier without adding the linker option <tt>-u _print_float</tt> that is normally required when
          using Newlib-Nano.</dd>

          <dt>XC32-1497 [Arm]</dt>

          <dd>When converting an ELF file to a BIN file using xc32-objcopy, only loadable sections are added
          to the BIN file.</dd>

          <dt>XC32-1519 [MIPS]</dt>

          <dd>Usage of the <tt>__MPROTO()</tt> has been removed from the math.h header file. The 'double'
          type is now always 64 bits wide.</dd>

          <dt>XC32-1658 [Arm]</dt>

          <dd>The Free vs Pro comparision build feature of MPLAB X now works for Arm targets.</dd>

          <dt>XC32-1095 [Arm]</dt>

          <dd>When incorrectly passing multiple -mdfp options to XC32, the compiler now uses the last
          occurance of the the option.</dd>
        </dl>
      </div>

      <p><a href="#hide_old_fixedissues" onclick="shoh('old_fixedissues');">[Show/Hide older
      releases]</a></p>

      <div style="display: none;" id="old_fixedissues">
        <div style="margin-left: 2em">
          <h2><a href="#Fixes" onclick="shoh('fixedXC250');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v2.50</a></h2>

          <div style="display: block;" id="fixedXC250">
            <dl class="c9">
              <dt>XC32-1056 [MIPS][CodeCoverage]</dt>

              <dd>In previous releases, combining C++ template expansion with the the MPLAB Code Coverage
              feature could cause a linker error, "<em>symbol</em> referenced in section '.codecov_info'
              defined in discarded section". This problem has been fixed.</dd>

              <dt>XC32-1086 &amp; XC32-1116</dt>

              <dd>In previous releases, using a response file to link on Windows could cause a link-error
              related to an invalid argument. This issue has been fixed.</dd>

              <dt>XC32-1134 [Arm]</dt>

              <dd>In previous releases, some projects with a long linker command line and the
              procedural-abstraction optimization enabled, could cause a "_spawnvp() failed" error message.
              This issue has been fixed.</dd>

              <dt>XC32-1138 [Arm]</dt>

              <dd>In previous releases, some projects could cause an internal error from the linker: "
              internal error eelf32pic32c.c". This issue has been fixed</dd>

              <dt>XC32-1142 [Arm]</dt>

              <dd>In previous releases, some conditions could cause the __builtin_nop() function to be
              optimized away. This issue has been fixed. Note that using a 'nop' instruction for a delay is
              not advisable due to determinism issues related to a cache and/or a superscale pipeline. Use a
              hardware timer for time sensitive code.</dd>

              <dt>XC32-1162 [MIPS]</dt>

              <dd>The C++ examples provided in the example directory have been corrected to build with the
              current compiler and MPLAB X releases.</dd>

              <dt>XC32-1173 [Arm]</dt>

              <dd>The MPLAB Code Coverage feature has been improved to handle the case where no registers are
              available for use by the instrumentation code. Previously this case would cause a compiler
              error. When using code coverage, always verify that the instrumented code meets your
              application's timing requirements.</dd>

              <dt>XC32-1184 [MIPS]</dt>

              <dd>Previously, adjacent memory regions created with the region pragma could erroneously be
              flagged as overlapping. This problem has been fixed.</dd>

              <dt>XC32-1462 [Arm]</dt>

              <dd>Previously, under some rare conditions, the MPLAB Code Coverage feature could corrupt some
              scratch registers in use by other code. This release handles those cases.</dd>
            </dl>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC249');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v2.49 (Functional Safety Release)</a></h2>

          <div style="display: block;" id="fixedXC249">
            <p class="c1">None</p>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC241');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v2.41</a></h2>

          <div style="display: block;" id="fixedXC241">
            <dl class="c9">
              <dt>XC32-1167 [MIPS]</dt>

              <dd>This release fixes a critical issue where an address attributed variable may overlap with
              other variables when linking for a MIPS target. This issue affected the Linux and MacOS host
              releases of XC32 v2.40. The Windows release is not affected.</dd>
            </dl>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC240');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v2.40</a></h2>

          <div style="display: block;" id="fixedXC240">
            <dl class="c9">
              <dt>XC32-319 [MIPS]</dt>

              <dd>The macro <tt>_dclo(x)</tt> now generates correct output when more than 32 bits are
              set.</dd>

              <dt>XC32-775 [Arm]</dt>

              <dd>An issue that could cause an Internal Compiler Error for the <tt>setjmp()</tt> function has
              been fixed.</dd>

              <dt>XC32-1010 [Arm]</dt>

              <dd>Run-time type information and exception support in C++ code has been restored</dd>

              <dt>XC32-1072 [MIPS]</dt>

              <dd>The dashboard in MPLAB X now displays <tt>coherent</tt> attributed variables in "Data
              Used"</dd>

              <dt>XC32-1117 [Arm]</dt>

              <dd>The <tt>--mno-vectors-in-tcm</tt> option now correctly suppresses the relocation of the
              interrupt vector table to Tightly Coupled Memory (TCM) for all devices where it is
              supported.</dd>
            </dl>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC239');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v2.39 (Functional Safety Release)</a></h2>

          <div style="display: block;" id="fixedXC239">
            <p class="c1">None</p>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC230');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v2.30</a></h2>

          <div style="display: block;" id="fixedXC230">
            <dl class="c9">
              <dt>XC32-477</dt>

              <dd>For macros defined using the <tt>-D</tt> command-line option, quotes specified within the
              macro are now properly recognized.</dd>

              <dt>XC32-800</dt>

              <dd>Previously, the <tt>-T</tt> option for a custom linker script did not work properly for
              projects with "-T" in the project name. This problem has been fixed.</dd>

              <dt>XC32-814 [MIPS]</dt>

              <dd>Sections with the <tt>noload</tt> attribute are now properly allocated to memory but do not
              appear in the output hex file.</dd>

              <dt>XC32-900 [MIPS]</dt>

              <dd>When using the default legacy Standard C Library, the <tt>utoa()</tt> return value has been
              corrected to be the input pointer. Previous versions returned <tt>(char*)(ptr)-1</tt>.</dd>

              <dt>XC32-972 [Arm]</dt>

              <dd>When a section is allocated to the <tt>default</tt> memory region the linker now handles
              the allocation correctly. Previous releases could cause a linker segmentation fault. Note that
              the preferred mechanism for XC32 memory allocation is to use the linker's best-fit allocator to
              allocate sections to the <tt>rom</tt> or <tt>ram</tt> memory region.</dd>

              <dt>XC32-977 [Arm]</dt>

              <dd>For SAML11 MCUs, a linker crash when building code with all BOOTPROT, AS, ANSC, &amp; RS
              values set to 0 has been fixed.</dd>

              <dt>XC32-981 [Arm]</dt>

              <dd>The smart-IO feature is now aware of user-defined stdio functions. For instance, when the
              application provides its own <tt>sprintf()</tt> implementation, the compiler and linker inhibit
              the smart-IO feature inorder to prevent redundant code from being linked.</dd>

              <dt>XC32-982</dt>

              <dd>When concurrently linking multiple projects, the toolchain now correctly preprocesses the
              default device-specific linker script.</dd>

              <dt>XC32-1008 [Arm]</dt>

              <dd>When the linker cannot allocate the requested minimum heap size, the error message now
              prints the requested size.</dd>

              <dt>XC32-1012 [Arm]</dt>

              <dd>When linking a project with the <tt>-save-temps=obj</tt> option, the preprocessed
              device-specific startup code is now handled properly, preventing an error related to an
              undefined reference to 'main'.</dd>

              <dt>XC32-1017 [Arm]</dt>

              <dd>The Arm CMSIS header files for the SAMA5Dx MPU family has been corrected so that it builds
              without error when using the <tt>-std=c99</tt> or <tt>-std=c11</tt> compiler options.</dd>

              <dt>XC32-1058 [MIPS]</dt>

              <dd>XC32 releases v1.40 thru v2.20 had an issue related to branch delay slots and frame-related
              instructions. Under rare conditions, a stack-frame deallocation instruction could get
              incorrectly moved into a branch delay slot. With that instruction in the delay slot, the stack
              could have gotten corrupted when an interrupt occurred on that instruction cycle. This issue
              has been repaired in XC32 v2.30.</dd>
            </dl>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC220');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v2.20</a></h2>

          <div style="display: block;" id="fixedXC220">
            <dl class="c9">
              <dt>XC32-189 [MIPS]</dt>

              <dd>For C++, NULL is now defined to be __null for MIPS. This change allows XC32 to detect and
              emit warnings for improper usages.</dd>

              <dt>XC32-437 [MIPS]</dt>

              <dd>The <tt>rint()</tt> now returns the proper value for MIPS.</dd>

              <dt>XC32-462 [MIPS]</dt>

              <dd>An internal MIPS assembler error because of a function before directive .set noreorder has
              been fixed.</dd>

              <dt>XC32-792 [MIPS]</dt>

              <dd>The <tt>mktime</tt> function for C++ projects has been fixed for MIPS.</dd>

              <dt>XC32-875 [Arm]</dt>

              <dd>When passing the <tt>-mno-unaligned-access</tt> to the driver for Cortex-M7 based devices,
              a variant of the Standard C library compiled with out unaligned accesses will be linked.</dd>

              <dt>XC32-893 [MIPS]</dt>

              <dd>The persistent attribute for MIPS should now work as expected. The .pbss section is no
              longer mapped in the default linker script. The startup code loop that initializes bss is now
              unrolled and will no longer clear out bytes beyond the bss section.</dd>

              <dt>XC32-928</dt>

              <dd>Response files will now work when building on Linux</dd>

              <dt>XC32-932</dt>

              <dd>Multiple instance of the installer running in parallel will now no longer overwrite each
              other's temporary files</dd>

              <dt>XC32-961</dt>

              <dd>32-bit config pragma values will now correctly define the full value. (e.g. <tt>#pragma
              config NVMCTRL_REGION_LOCKS = 0xFFFFFFFF</tt>)</dd>

              <dt>XC32-983 [MIPS]</dt>

              <dd>All symbols now appear in the generated ELF file. Previously an empty section could prevent
              some symbols from being emitted and could result in debugging issues.</dd>
            </dl>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC215');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v2.15</a></h2>

          <div style="display: block;" id="fixedXC215">
            <dl class="c9">
              <dt>XC32-878</dt>

              <dd>The PIC32MK default device linker scripts have been corrected. Duplicate macros have been
              removed.</dd>

              <dt>XC32-872</dt>

              <dd>For MIPS-based devices, the __builtin_section_*() function was loading the wrong data when
              compiling with optimizations and a MIPS branch-delay slot is filled. This error has been
              corrected.</dd>

              <dt>XC32-704</dt>

              <dd>In earlier releases, the MIPS legacy-libc log1pf() and log1p() could return incorrect
              values. This issue has been corrected.</dd>
            </dl>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC210');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v2.10</a></h2>

          <div style="display: block;" id="fixedXC210">
            <dl class="c9">
              <dt>XC32-486</dt>

              <dd>In earlier releases, some expressions such as <tt>if (B&lt;1000) B=1000;</tt> could cause
              the compiler to generate a move instruction that uses the same register as the source and
              destination. The issue could occur when using optimization level <tt>-Os</tt>. This
              code-generation issue has been fixed.</dd>

              <dt>XC32-670</dt>

              <dd>The stdio.h functions such as printf(), now support the <tt>%F</tt> (capital F) conversion
              specifier when using the legacy LibC.</dd>

              <dt>XC32-799</dt>

              <dd>In earlier releases, Code in volatile asm statements may be re-ordered across other
              volatile asm statements by the optimizer. For example, in code such as:<br>
              <tt>asm volatile ("A" :::);<br>
              asm volatile ("B" :::);</tt><br>
              "B" could be moved before "A". Although a volatile asm statement can be moved, it should not be
              moved past another volatile one. This issue is now fixed.</dd>

              <dt>XC32-851</dt>

              <dd>The coherent attribute now sorts all coherent sections by size before allocating the group.
              Alignment of each section is taken into account when calculating the size for the group.</dd>
            </dl>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC205');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v2.00 &amp; v2.05</a></h2>

          <div style="display: block;" id="fixedXC205">
            <dl class="c9">
              <dt>XC32-771</dt>

              <dd>In earlier releases, the system function <tt>sbrk()</tt>, and therefore <tt>malloc()</tt>
              and related standard LibC functions, incorrectly returned NULL for cases where allocation
              should succeed. The <tt>sbrk()</tt> implementation has been corrected to check the end of the
              heap properly.</dd>

              <dt>XC32-713</dt>

              <dd>In some cases, formal function parameters could be passed incorrectly to <tt>noinline</tt>
              functions when building for the MIPS16 ISA with the <tt>-Os</tt> optimization level. This issue
              has been fixed in the compiler. The live-register range checking now considers all live
              registers, not just those used by a call.</dd>

              <dt>XC32-476 / XC32-63</dt>

              <dd>The <tt>persistent</tt> attribute now uses the ".pbss" section name by default. Similarly,
              the <tt>section(".persist")</tt> and <tt>section(".pbss")</tt> attributes now imply the
              <tt>persistent</tt> attribute.</dd>

              <dt>XC32-778</dt>

              <dd>This release fixes linker error 'Internal error, aborting at "binutils/bfd/section.c" at
              line nnnn in bfd_map_over_sections' that could occur in some conditions. This issue tended to
              occur when the linker removed an unused section.</dd>

              <dt>XC32-722</dt>

              <dd>This release fixes a faulty check for non-finite, 32-bit float arguments to
              <tt>printf()</tt> and related functions when using the legacy LibC. The library functions now
              handle NaN and Infinite values.</dd>
            </dl>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC144');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v1.44</a></h2>

          <div style="display: block;" id="fixedXC144">
            <dl class="c9">
              <dt>XC32-720</dt>

              <dd>In the MPLAB XC32 v1.43 release, the linker incorrectly treated all symbols in the input
              object files as weak. This meant that non-weak symbols could not override weak symbols. The
              correct behavior of weak and non-weak symbols has been restored.</dd>

              <dt>XC32-709</dt>

              <dd>When compiling and linking with Smart IO and the Legacy Libc, printf() and related
              functions may print incorrect output. Under some conditions, the format specifier could get
              printed. This issue has been fixed.</dd>

              <dt>XC32-708</dt>

              <dd>In XC32 v1.43 and earlier, When compiling and linking with the Non-Legacy Libc, printf()
              and related functions did not handle the %ll conversion specifier correctly when the value has
              non-zero bits in the upper 32-bit positions.</dd>

              <dt>XC32-707</dt>

              <dd>XC32 v1.43 emitted a linker error when applying the <tt>coherent</tt> attribute to a
              zero-sized section. (Ex: <tt>uint8_t __attribute__((coherent)) ary[0];</tt>) The linker now
              emits an error when it can't allocate only non-zero sized sections.</dd>
            </dl>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC143');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v1.43</a></h2>

          <div style="display: block;" id="fixedXC143">
            <dl class="c9">
              <dt>XC32-662</dt>

              <dd>In previous releases, passing a constant negative parameter to the <tt>memcpy()</tt> or
              memmove() could cause the compiler to crash. The compile now emits an error message for this
              case.</dd>

              <dt>XC32-622</dt>

              <dd>Previously, the <tt>atof()</tt> function from the legacy libc could return an incorrect
              value. This function has been corrected.</dd>

              <dt>XC32-678</dt>

              <dd>For interrupts specified with the IPL7SRS specifier, the compiler generated code to read
              and save the value of the EPC register on the stack. Starting with XC32 v1.43, the compiler no
              longer generates a read or save of the EPC register for IPL7SRS.</dd>

              <dt>XC32-307</dt>

              <dd>The library functions <tt>printf()</tt> and <tt>scanf()</tt> now handle the "%llX", "%llx",
              &amp; "%ull" format specifiers with a 64-bit value.</dd>
            </dl>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC142');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v1.42</a></h2>

          <div style="display: block;" id="fixedXC142">
            <dl class="c9">
              <dt>XC32-612</dt>

              <dd>XC32 v1.40 and v1.41 had a potential problem where an interrupt service routine (ISR)
              specified to use the Shadow Register Set (SRS) for context saving could have essential
              instructions optimized away. Typically, this would result in a general exception shortly after
              returning from the interrupt. This issue has been fixed in XC32 v1.42.</dd>

              <dt>XC32-613 [Mac OS X only]</dt>

              <dd>A sign-extension issue on a function returning a 16-bit integer value has been fixed. This
              issue affected the Mac OS X version of the compiler.</dd>

              <dt>XC32-621 [C only]</dt>

              <dd>The snprintf() function has been updated to return the correct value when the size
              parameter is zero.</dd>

              <dt>XC32-508 [C++ only]</dt>

              <dd>Builtin functions taking no parameters now correctly work from C++ code. This includes
              <tt>__builtin_disable_interrupts(), __builtin_enable_interrupts(),
              __builtin_get_isr_state()</tt> among others.</dd>

              <dt>XC32-640 &amp; XC32-623 &amp; XC32-615 &amp; XC32-387 &amp; XC32-386 &amp; XC32-385 [C++
              only]</dt>

              <dd>The atof() function as well as math functions such as atan() and tan() for C++ projects now
              handle the default <tt>-fshort-double</tt> and optional <tt>-fno-short-double</tt> modes
              correctly. Prior versions returned an incorrect value.</dd>
            </dl>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC141');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v1.41</a></h2>

          <div style="display: block;" id="fixedXC141">
            <dl class="c9">
              <dt>Starter Kit IO</dt>

              <dd>Starter Kit IO now works from C++ code</dd>

              <dt>APPIO with MPLAB REAL ICE</dt>

              <dd>APPIO IO now works from C++ code when using a supported target device</dd>

              <dt>XC32-584</dt>

              <dd>XC32 v1.40 contained an error for the %f stdio conversion when used from a C++ project.
              This error caused the function to print "inf" rather than the floating-point value. This
              release corrects that error.</dd>

              <dt>XC32-582</dt>

              <dd>When unrolling a loop in an interrupt service routine (ISR) with optimization level -O2 or
              greater, XC32 v1.40 failed to preserve some general purpose registers used as temporary values.
              The compiler will now preserve these registers as necessary.</dd>

              <dt>XC32-580</dt>

              <dd>The default standard C library provided with XC32 v1.40 could cause a link error when
              combining <tt>exit()</tt> with stdio functions such as <tt>freopen()</tt> that use full file
              streams. The error message was <tt>multiple definition of `_atexitptr'</tt>. This conflict has
              been corrected in XC32 v1.41.</dd>

              <dt>XC32-574</dt>

              <dd>In XC32 v1.40, the builtin functions <tt>__builtin_section_begin()</tt>,
              <tt>__builtin_section_end()</tt> &amp; <tt>__builtin_section_size()</tt> caused an internal
              compiler error. This error has been fixed.</dd>

              <dt>XC32-547</dt>

              <dd>Previous versions of XC32 did not recognize the sscanf <tt>[^,]</tt> negated-scanset format
              specifier. XC32 v1.41 now uses a different implementation of the standard C library and this
              problem is fixed.</dd>

              <dt>XC32-491, XC32-413, XC32-407</dt>

              <dd>Previous versions of XC32 did not properly recognize stdio conversion length specifiers
              such as <tt>l</tt>, <tt>ll</tt>, <tt>h</tt>, or <tt>L</tt>. This releases uses a different
              implementation of the standard C library and this problem is fixed.</dd>

              <dt>XC32-351</dt>

              <dd>The prototypes of the 64-bit math library functions are now available in math.h. Earlier
              releases were missing prototypes for some functions such as <tt>asinl()</tt>.</dd>
            </dl>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC140');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v1.40</a></h2>

          <div style="display: block;" id="fixedXC140">
            <dl class="c9">
              <dt>XC32-545</dt>

              <dd>The <tt>-mreserve</tt> option for PIC32MM MCUs is now fixed. This option is used by the
              PICkit 3, ICD3, and REAL ICE tools to reserve memory for use by the debugger.</dd>

              <dt>XC32-485</dt>

              <dd>In earlier versions of XC32, subtracting a long double variable from a long long variable
              could result in an incorrect value. This issue is now fixed.</dd>

              <dt>XC32-454</dt>

              <dd>This release uses a new implementation of the <tt>setjmp()</tt> function. The previous
              implementation could corrupt the stack.</dd>
            </dl>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC134');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v1.34</a></h2>

          <div style="display: block;" id="fixedXC134">
            <dl class="c9">
              <dt>XC32-474</dt>

              <dd>Updated order of SRSCtl and Status registers on stack frame of IPLnAUTO code to be
              consistent with IPLnSOFT code</dd>
            </dl>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC132');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v1.32</a></h2>

          <div style="display: block;" id="fixedXC132">
            <dl class="c9">
              <dt>XC32-311</dt>

              <dd>The long-double variants of several math-library functions were missing from math.h. The
              header file has been corrected to automatically convert the double variant of each function to
              the 32-bit float or 64-bit long double variant of the function as appropriate. For instance,
              sin(x) may get converted to sinf(x) or sinl(x) as appropriate for the -fshort-double or
              -fno-short-double compiler option.</dd>

              <dt>XC32-334</dt>

              <dd>The <tt>__builtin_section_size()</tt> function now compiles properly. Earlier releases
              could cause an internal compiler error.</dd>

              <dt>[C++] XC32-372</dt>

              <dd>The toolchain now disallows using the -legacy-libc option with C++ projects. Previously,
              the toolchain accepted this combination, but the library does not work correctly for C++.</dd>

              <dt>XC32-447</dt>

              <dd>The default linker scripts and startup code for the PIC32MZ devices now create 16-MB pages
              for the SQI and EBI memory ranges in the TLB. Previously, the code incorrectly created 32-MB
              pages.</dd>
            </dl>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC131');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v1.31</a></h2>

          <div style="display: block;" id="fixedXC131">
            <dl class="c9">
              <dt>XC32-425</dt>

              <dd>For devices that have a single shadow register set (two total register sets), the startup
              code did not initialize the Global Pointer (GP) register in the shadow register set. This
              results in an incorrect memory access for small global-variable accesses from an Interrupt
              Service Routine (ISR) that uses the SRS context-saving mode. This usually resulted in a general
              exception. The default startup code now properly initializes the GP register in the shadow
              register set.</dd>

              <dt>XC32-333</dt>

              <dd>An internal compiler error "insn does not satisfy its constraints: mul_acc_si" when
              compiling a multiplication operation using accumulators under optimization has been fixed.</dd>

              <dt>Compilation Times</dt>

              <dd>The XC License manager now no longer extraneously checks for a network license server when
              it is not configured as network license client.</dd>

              <dt>MPLAB Harmony demo on Mac OS X</dt>

              <dd>An empty initialization list, as used by the TCP/IP demos in MPLAB Harmony, no longer
              causes an internal compiler error when running under Mac OS X.</dd>
            </dl>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC130');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v1.30</a></h2>

          <div style="display: block;" id="fixedXC130">
            <dl class="c9">
              <dt>XC32-388</dt>

              <dd>The _bcc() macro no longer causes a compiler error in mips16e_output_save_restore when
              building with the -mips16 option.</dd>

              <dt>XC32-401</dt>

              <dd>Compiling with -save-temps now no longer causes problems for MPLAB X's source-level
              tracking on Windows. The generated debugging information now uses forward slashes for the
              directory path rather than escaped backslashes.</dd>
            </dl>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC122');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v1.22</a></h2>

          <div style="display: block;" id="fixedXC122">
            <dl class="c9">
              <dt>XC32-326</dt>

              <dd>In earlier releases, a when a division and mod operation are used together, the mod result
              can get corrupted. The problem arises when compiling for the MIPS16 ISA mode with optimization
              level -O2/-O3/-Os. This release corrects the mod result.</dd>

              <dt>XC32-241</dt>

              <dd>The linker will no longer hang when it is passed an unsupported object file. It will ignore
              the unsupported object file and continue linking.</dd>
            </dl>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC120');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v1.20</a></h2>

          <div style="display: block;" id="fixedXC120">
            <dl class="c9">
              <dt>XC32-299</dt>

              <dd>The installer should now run without error on Microsoft Windows 8.</dd>

              <dt>XC32-295</dt>

              <dd>The compiler now provides more complete error checking on IPL specifiers for the interrupt
              attribute.</dd>

              <dt>XC32-291</dt>

              <dd>The <tt>malloc()</tt> &amp; <tt>free()</tt> functions will now re-use free'd heap space
              before using additional heap space, thereby reducing heap fragmentation for many
              applications.</dd>

              <dt>XC32-285</dt>

              <dd>The <tt>__section_end</tt> function now returns the address following the section rather
              than the last address of the section.</dd>

              <dt>XC32-271</dt>

              <dd>In earlier releases, labels used within an absolute section could be resolved incorrectly
              in the assembler. This could affect internal branches within C functions attributed with the
              address attribute. It could also affect branches within absolute sections in assembly code. The
              symptom would most likely be an address exception when the label is used with a jump
              instruction. This issue is now resolved.</dd>

              <dt>XC32-264</dt>

              <dd>The <tt>scanf()</tt> function now handles strings containing '0' correctly.</dd>

              <dt>XC32-227</dt>

              <dd>The <tt>address</tt> attribute can now be combined with the <tt>-O3</tt> (
              <tt>-fipa-cp-clone</tt>) optimization level.</dd>
            </dl>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC111');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v1.11</a></h2>

          <div style="display: block;" id="fixedXC111">
            <dl class="c9">
              <dt>XC32-260</dt>

              <dd>The interrupt and vector pragmas were not working from within C++ code. They could cause a
              segmentation fault in the compiler or they could cause the ISR to not be correctly identified
              as an interrupt function. This issue has been resolved. Please note that the preferred method
              for marking a function as an ISR is the interrupt attribute rather than the pragma.</dd>
            </dl>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC110');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v1.10</a></h2>

          <div style="display: block;" id="fixedXC110">
            <dl class="c9">
              <dt>XC32-217</dt>

              <dd>When preprocessing a .S assembly-code file, the preprocessor could occasionally generate
              incorrect dependency information causing MPLAB X to require a clean before performing a
              re-build. This issue has been corrected for this release.</dd>

              <dt>XC32-199</dt>

              <dd>The default C libc implementation of the <tt>malloc()</tt> and <tt>calloc()</tt> functions
              attempted to minimize calls to <tt>sbrk()</tt> by allocating more memory than was originally
              requested. This could fail when we were nearing the maximum heap size. Starting in v1.10,
              malloc retries by allocating only the size of memory requested. The legacy-libc implementation
              and the C++ implementation are separate and therefore are not changed for this release.</dd>

              <dt>XC32-157</dt>

              <dd>When combining a variable in a named section with the <tt>-fdata-sections</tt> option, the
              compiler now appends the variable name to the section name to create a new section name. For
              instance, <tt>int __attribute__((section(".myscn"))) var1;</tt> when compiled with
              <tt>-fdata-sections</tt> causes the compiler to place var1 in a section named ".myscn.var1".
              This allows the variable to participate in the linker's <tt>--gc-sections</tt> feature.</dd>

              <dt>XC32-149</dt>

              <dd>The default C libc implementation of the malloc() function always returned NULL for values
              greater than 64 KB regardless of the heap size. This issue has been fixed for v1.10.</dd>

              <dt>XC32-146</dt>

              <dd>Linking a C32 v1.xx object file or library into an XC32 v1.xx project could cause invalid
              section flags. More specifically, sections intended to be placed in code could be placed into
              data and vice versa. The XC32 v1.10 linker now recognizes when a section has an unexpected set
              of section flags and will make an attempt to correct them. It will also print a warning that
              the object file should be recompiled from source using XC32 v1.10 or later.</dd>

              <dt>XC32-145</dt>

              <dd>The default C libc implementation of the sscanf() function now correctly parses hexadecimal
              numbers.</dd>

              <dt>XC32-130</dt>

              <dd>XC32 v1.10 fixes an infinite loop caused by certain conditions in an invalid linker script.
              The linker will now terminate and emit an error.</dd>

              <dt>XC32-129</dt>

              <dd>Linker allocation of ramfunc input section is now much more robust. Sections with the
              ramfunc attribute are now grouped together and allocated sequentially at the end of data memory
              with the proper alignment regardless of the total ramfunc size.</dd>

              <dt>XC32-41</dt>

              <dd>A static mips16 function that could get inlined into a mips32 function no longer causes an
              internal compiler error.</dd>

              <dt>XC32-34</dt>

              <dd>A rare instruction scheduling bug related to mips16 code at -O2 and greater has been
              fixed.</dd>

              <dt>XC32-24</dt>

              <dd>OPTIONAL libraries that call standard libc functions no longer cause a link error.
              Libraries and objects specified in the linker script are now handled before standard libraries
              such as libc and libm.</dd>

              <dt>XC32-18</dt>

              <dd>The default C libc implementation of the malloc() and _dump_heap_info() functions are now
              properly separated so that calling one does not necessarily result in the other being added to
              the link. This was an issue because _dump_heap_info() calls the full fprintf() function causing
              that large function to also be added to the link.</dd>
            </dl>
          </div>

          <h2><a href="#Fixes" onclick="shoh('fixedXC100');">Fixed in MPLAB<font size=
          "-3"><sup>&reg;</sup></font> XC32 v1.00</a></h2>

          <div style="display: block;" id="fixedXC100">
            <dl class="c9">
              <dt>C32-443</dt>

              <dd>The bitwise-AND operator using a 64-bit long long integer no longer causes an internal
              compiler error.</dd>

              <dt>C32-512:</dt>

              <dd>The stdint.h wrapper provided in lib/gcc/pic32mx/4.5.1/include has been removed. This
              wrapper file caused problems for the MPLAB X IDE editor preparser.</dd>

              <dt>C32-507:</dt>

              <dd>The compiler now generates Interrupt Service Routine code that uses registers $v0/$v1 to
              save the HI/LO accumulator pair.</dd>

              <dt>C32-505:</dt>

              <dd>The fputc function (and other functions that use fputc such as printf) no longer convert a
              '\n' character to a "\r\n" pair.</dd>

              <dt>C32-506:</dt>

              <dd>The rand() function now correctly generates and returns a 32-bit number rather than a
              16-bit number.</dd>

              <dt>C32-393:</dt>

              <dd>The functions strcasecmp and strncasecmp are now provided in the Standard C library.</dd>

              <dt>C32-504:</dt>

              <dd>Formatted IO functions now properly scan and merge support all of the conversion specifiers
              used in the project.</dd>

              <dt>C32-502:</dt>

              <dd>The assert() function now prints the calling function name in addition to the file and line
              number.</dd>

              <dt>C32-345:</dt>

              <dd>The compiler no longer crashes when the TMP environment variable is set to an invalid
              directory on Windows.</dd>
            </dl>
          </div>
        </div>
      </div><a name="Limits" id="Limits"></a>

      <center>
        <font size="+1">[ <a href="#ToC">Table of Contents</a> ] [ <a href="#WhatsNew">What's new</a> ] [
        <a href="#Migration">Migration Issues</a> ] [ <a href="#DocUpdate">Documentation Updates</a> ] [
        <a href="#Fixes">Fixed Issues</a> ]</font>
      </center>
    </li>

    <li class="Heading0">
      <h1>Known Issues</h1>

      <p class="c1">The current known issues are as follows.</p>

      <h2>General</h2>

      <dl class="c9">
        <dt>The Free/PRO comparison feature in MPLAB X does not work with ARM32 MPU target devices such as
        the SAMA7D27</dt>

        <dd>The Fre/PRO code-size comparison feature is not available for MPU target devices. Contact
        Microchip Technology for more information about how an XC32 PRO compiler may help you. <font color=
        "#A0A0A0" size="-1">(XC32-1882)</font></dd>
      </dl>

      <h2>C/C++ Compiler</h2>

      <dl class="c9">
        <dt>[Arm] Casting an inherited member function to a pointer to another member function</dt>

        <dd>In some cases, casting an inherited member function to a pointer to another member function may
        cause an internal compiler error when optimizing for size <tt>-Os</tt>. <font color="#A0A0A0" size=
        "-1">(XC32-2574)</font><br>
        &nbsp;&nbsp;Example:<br>
        &nbsp;&nbsp;<tt>pmf_ = static_cast&lt;pmf_type&gt;(&amp;MyBase_::do_widen);</tt></dd>

        <dt>Combining Link-Time Optimization (LTO) with <tt>-fcommon</tt></dt>

        <dd>'common' symbols do not resolve when the project is built with <tt>-fcommon</tt>, which is the
        default for xc32-gcc/g++. We highly recommend using the <tt>-fno-common</tt> option as this option
        will help you find errors in your code. In MPLAB X v6.10, you can find this option under [ Project
        Properties &raquo; xc32-gcc &raquo; Option categories: Optimization &raquo; Use common tentative
        definitions: Disable ]. See this <a href="#fno_common_default">Migration Issue</a> for more
        information. <font color="#A0A0A0" size="-1">(XC32-2498)</font></dd>

        <dt>[Arm] Combining Link-Time Optimization (LTO) with Stack Smash Protection (SSP)</dt>

        <dd>For some projects, combining LTO with SSP can result in increased stack requirements. This is
        because LTO allows for extensive function inlining and this can cause signficant stack usage due to
        local variables having an extended lifetime. <font color="#A0A0A0" size="-1">(XC32-2343)</font></dd>

        <dt>[MIPS] memcpy/strcpy may cause a general exception</dt>

        <dd>Under some conditions, the memcpy/strcpy and related functions can cause a general exception when
        one of the pointer paramenters is not word aligned. As a workaround, use the
        <tt>-fno-builtin-memcpy</tt> compiler option. <font color="#A0A0A0" size="-1">(XC32-2491)</font></dd>

        <dt>Quoted string passed via macro along with a response file</dt>

        <dd>Handling of a quoted string passed in a macro via the <tt>-D</tt> command-line option does not
        work correctly when passed together with a separate response file.<br>
        For instance: <tt>xc32-gcc.exe -g -mprocessor=32MX795F512L -o"p.elf" source.c -DMYSTRING=\"a string\"
        @response_file</tt><br>
        <font color="#A0A0A0" size="-1">(XC32-2163)</font></dd>

        <dt>[Arm] <tt>-mpure-code</tt> on unsupported cores</dt>

        <dd>Currently, the compiler's <tt>-mpure-code</tt> option is supported only for devices feature the
        Cortex-M0+ and Cortex-M23 cores. Do not use this option for other cores as the compiler may emit an
        internal compiler error. <font color="#A0A0A0" size="-1">(XC32-2218)</font></dd>
      </dl>

      <dl class="c9">
        <dt>[MIPS] Persistent variables are always aligned on 16-byte boundary</dt>

        <dd>On PIC32M (MIPS) devices featuring an L1 cache, a <tt>persistent</tt> attributed variable must be
        aligned on a cache-line boundary in order to prevent cache initialization from corrupting the value.
        This requirement is enforced even when the target device does not have an L1 cache. <font color=
        "#A0A0A0">(XC32-987)</font></dd>
      </dl>

      <dl class="c9">
        <dt>[Arm] For Cortex-A5 MPU devices, the CODE_REGION=sram and DATA_REGION=sram linker preprocessor
        macros do not relocate the .vectors section</dt>

        <dd>The default linker script provided for MPU target devices are intended to allow the placement of
        code and data into the SRAM region rather than the default DDR region by defining the preprocessor
        macros <tt>CODE_REGION=sram</tt> and <tt>DATA_REGION=sram</tt>. This causes a linker error, "Could
        not allocate .vectors at the beginning of itcm", because the interrupt vector table is not relocated
        to sram. A workaround is to use a custom linker script rather than the default linker script and
        relocate the .vectors section to sram also. <font color="#A0A0A0" size="-1">(XC32-1864)</font></dd>
      </dl>

      <dl class="c9">
        <dt>Calling a floating-point math-library function, including fp-to-integer conversions and
        floating-point division, from a MIPS32 function can cause a "JALX to a non-word-aligned address"
        linker error.</dt>

        <dd>
          Conditions:

          <ol>
            <li>BOOTISA config bit to MICROMIPS (e.g. #pragma config BOOTISA=MICROMIPS)</li>

            <li>Linking with the -mmicromips option.</li>

            <li>Calling function is compiled for MIPS32 mode</li>
          </ol>Possible workarounds:

          <ol>
            <li>Compile the calling function for the microMIPS mode with either the micromips function
            attribute or the -mmicromips compiler option so that mode switching is not required.</li>

            <li>Link with the MIPS32 libraries by setting the BOOTISA config bit to MIPS32 and removing the
            -mmicromips option from the linker options.</li>
          </ol>
        </dd>
      </dl>

      <h2>C++ Compiler</h2>
      <!-- https://jira.microchip.com/issues/?jql=project%20%3D%20XC32%20AND%20status%20in%20(Open%2C%20%22In%20Progress%22%2C%20Reopened)%20AND%20resolution%20%3D%20Unresolved%20AND%20component%20in%20(%22ARM%20C%2B%2B%20Compiler%22%2C%20%22MIPS%20C%2B%2B%20Compiler%22)%20ORDER%20BY%20key%20DESC%2C%20priority%20DESC%2C%20updated%20DESC -->

      <dl class="c9">
        <dt>Legacy GCC option <tt>-frepo</tt> not supported</dt>

        <dd>Do not use the unsupported <tt>-frepo</tt> option. Use the <tt>extern template</tt> syntax
        instead. <font color="#A0A0A0" size="-1">(XC32-2179)</font></dd>

        <dt>Error for Ambigious operator overloading</dt>

        <dd>For code using two structs, each overloading the same operator, the result depends on which
        overloaded operator is chosen by the compiler. The compiler will emit an error indicating an
        ambiguous overload (e.g. <tt>error: ambiguous overload for 'operator*'</tt>) <font color="#A0A0A0"
        size="-1">(XC32-2348)</font></dd>

        <dt>Compiler does not recognize hidden/shadowed enumeration as valid nested-name-specifier</dt>

        <dd>The C++ compiler does not recognize the enumerator names of the enum class when they are defined
        outside the class template. <font color="#A0A0A0" size="-1">(XC32-2347)</font></dd>

        <dt>Thread local storage is not currently supported and will cause assembler errors</dt>

        <dd>Using thread local storage causes an "accessing section as thread-local object" error from the
        assembler. <font color="#A0A0A0" size="-1">(XC32-2344)</font></dd>

        <dt>The <tt>new</tt> operator may require the <tt>int open()</tt> function to be provided by the
        project</dt>

        <dd>In some cases, the <tt>new</tt> operator may indirectly call the <tt>int open()</tt> system
        function and suggest that you add an application-specific implementation to your project.
        <font color="#A0A0A0" size="-1">(XC32-776)</font></dd>

        <dt>Warnings for C++ options</dt>

        <dd>When passing C++-specific options to xc32-gcc at link time, xc32-gcc may emit warnings indicating
        that the C++ option is valid for C++ but not for C. This is because the device-specific startup code
        is written in C. <font color="#A0A0A0" size="-1">(XC32-2179)</font></dd>

        <dt>SJLJ Exceptions</dt>

        <dd>The C++ compiler currently implements C++ exceptions using the setjmp / longjmp model. A future
        release of XC32 will change to use the more efficient DWARF-2 exception model.</dd>

        <dt>C++ Exceptions with -mips16</dt>

        <dd>Currently C++ exceptions combined with the MIPS16 ISA mode (e.g. <tt>-fexceptions -mips16</tt>)
        are unsupported. For now, use the MIPS32 ISA mode if your application requires a C++ exception.
        <font color="#A0A0A0" size="-1">(XC32-237)</font></dd>
      </dl>

      <dl class="c9">
        <dt>Default C++ libc</dt>

        <dd>The Standard C library used by default when compiling a C++ project does not yet support the C
        compiler's smart IO feature. This means that projects calling <tt>printf()</tt> and related libc
        functions will be larger than if they had been compiled and linked for C only.</dd>
      </dl>

      <h2>Assembler</h2>

      <dl class="c9">
        <dt>Read-only data objects named .data</dt>

        <dd>Read-only data objects with a section name starting with .data* fail to assemble. If a section
        name starts with .data it is assumed to have the data attribute by the assembler, which will lead to
        an error if the section is actually read-only. <font color="#A0A0A0" size=
        "-1">(XC32-1941)</font></dd>
      </dl>

      <h2>Linker</h2>

      <dl class="c9">
        <dt>Memory-Usage report grouped sections</dt>

        <dd>The memory-usage report listed by module does not show coherent-, region-, or persistent- or
        aligned-attributed variables. The linker groups coherent-attributed variables together and allocates
        the group. Also, the linker has special handling of region- or persistent-attributed variables. These
        special cases mean that correlating these memory sections back to the original module misleading. You
        can still view the overall usage in the standard memory-usage report, which shows their placement
        within the memory region. <font color="#A0A0A0" size="-1">(XC32-2423 &amp; XC32-2424 &amp;
        XC32-2394)</font></dd>

        <dt>Memory-Usage report mapped sections</dt>

        <dd>Special input sections that are mapped in a linker script to an output section that may not match
        the same section flags are not counted in the memory-usage report by module. View the memory usage of
        these sections in the memory-usage report by region instead. <font color="#A0A0A0" size=
        "-1">(XC32-2399 &amp; XC32-2398 &amp; XC32-2396)</font></dd>

        <dt>Memory-Usage report special sections [MIPS]</dt>

        <dd>The memory-usage report by memory region may not list some special sections from the startup code
        that are written in assembly code. <font color="#A0A0A0" size="-1">(XC32-2380)</font></dd>

        <dt>Return/Exit code on link failure</dt>

        <dd>The xc32-gcc or xc32-ld executables may not return a proper return code (also known as exit
        status or errorlevel) when the link fails on some systems. You should always check for a linker error
        message after linking. <font color="#A0A0A0" size="-1">(XC32-2467)</font></dd>

        <dt>Mapping of .dinit section in linker script</dt>

        <dd>The data-init template generated by the linker, may be invalid when the <tt>.dinit</tt> section
        is mapped to a <tt>ram</tt> memory region in the linker script. We recommend allowing the standard
        XC32 best-fit allocator to allocate this section rather than mapping it in the linker script.
        <font color="#A0A0A0" size="-1">(XC32-2251)</font></dd>

        <dt>Calling data-init function with <tt>--no-data-init</tt></dt>

        <dd>When using the linker's <tt>--no-data-init</tt> option, the linker will not generate a data-init
        template. If the data-initialization function is called from the device startup code, this may result
        in an error at runtime. When using the <tt>--no-data-init</tt> option, be sure to remove the call to
        the data-init function from our device startup code. <font color="#A0A0A0" size=
        "-1">(XC32-2245)</font></dd>
      </dl>

      <dl class="c9">
        <dt>MIPS32 function tail called into MIPS16 function</dt>

        <dd>
          The linker may emit an unfriendly error message when it encounters a case where it cannot switch
          ISA modes between mips16 and mips32 in a function call. The error message is "jump to stub routine
          which is not jal". This condition can occur when a mips32 function's final statement is a call to a
          mips16 function and compiler optimizations are enabled. <font color="#A0A0A0" size="-1">(XC32-1194
          (BIN32-58))</font>

          <p>Example:<br>
          <tt>extern void bar (void);<br>
          void foo (void);<br>
          void foo (void)<br>
          {<br>
          &nbsp; &nbsp; bar();<br>
          }</tt><br>
          The file containing <tt>bar()</tt> was compiled with <tt>-mips16</tt> and the file containing
          <tt>foo()</tt> was compiled with <tt>-O2</tt> but not <tt>-mips16</tt>. This means that the call to
          <tt>bar()</tt> must change ISA modes. Also, the call to <tt>bar()</tt> is the last statement in the
          <tt>foo()</tt> function.</p>

          <p>Possible workarounds include</p>

          <ol>
            <li>Use the mips16/nomips16 function attribute to make the caller function and the callee
            function the same ISA mode. Usually, this means applying the <tt>__attribute__((mips16))</tt> or
            <tt>__attribute__((nomips16))</tt> to the caller function to make it match the callee. This
            eliminates the need for a mode switch when calling the function.

              <p>The example above becomes:<br>
              <tt>extern void bar (void);<br>
              void __attribute__((mips16)) foo (void);<br>
              void __attribute__((mips16)) foo (void)<br>
              {<br>
              &nbsp; &nbsp; bar();<br>
              }</tt></p>
            </li>

            <li>If your particular instance of this problem is caused by the tail sibling-call optimization,
            use the <tt>-fno-optimize-sibling-calls</tt> option when compiling the caller function. In MPLAB
            IDE v8.xx, add this option to your project's alternate settings. This will prevent the compiler
            converting your 'jal' call into a 'j' branch, which cannot change ISA modes.</li>
          </ol>A future release of the linker will emit a more friendly and useful error message.
        </dd>
      </dl>

      <h2>Utilities</h2>

      <dl class="c9">
        <dt>Section size discrepancy between xc32-size utility and linker-generated map file</dt>

        <dd>When a section is created in a linker script using an output-section description, the
        <tt>xc32-size</tt> utility may show the section as a different type. This may cause a discrepency in
        the total memory as shown by <tt>xc32-size</tt> vs the linker-generated map file or memory-usage
        report. <font color="#A0A0A0" size="-1">(XC32-2388)</font></dd>
      </dl>

      <h2>Libraries and Device-Support Files</h2>

      <dl class="c9">
        <dt>The C++ libatomic library is not supported.</dt>

        <dd>The MPLAB XC32 toolchain does not provide support for the libatomic library. <font color=
        "#A0A0A0" size="-1">(XC32-2266)</font></dd>

        <dt>Some C++ library headers may be too large for smaller devices</dt>

        <dd>C++ library header files tend to include a lot of code and data within the header file. When
        using these header files, use the compiler's <tt>-ffunction-sections</tt> and
        <tt>-fdata-sections</tt> options and also link with the linker's <tt>--gc-sections</tt> option. These
        options will cause ununsed code and data to be removed from the link. We also recommend compiling
        your code with optimization level <tt>-O1</tt> or greater. <font color="#A0A0A0" size=
        "-1">(XC32-2097)</font></dd>

        <dt>%c conversion specifier [Arm]</dt>

        <dd>Under rare conditions, the <tt>%c</tt> conversion specifier may cause a call to <tt>abort()</tt>
        when used on a Cortex-A based MPU. <font color="#A0A0A0" size="-1">(XC32-2050)</font></dd>

        <dt>Negative value to <tt>sqrt()</tt> [Arm]</dt>

        <dd>The <tt>sqrt()</tt> function may cause an infinite loop when passed a negative value as the input
        parameter. <font color="#A0A0A0" size="-1">(XC32-2193)</font></dd>

        <dt>Use <tt>write()</tt> and <tt>read()</tt> instead of <tt>__mon_putc()</tt> and
        <tt>__mon_getc()</tt></dt>

        <dd>The <tt>__mon_putc()</tt> and <tt>__mon_getc()</tt> are now deprecated. The preferred way to
        handle stdin/out from XC32 v4.00 and later is to provide application-specific <a href=
        "https://onlinedocs.microchip.com/pr/GUID-07E1F2AB-C1A0-411C-966F-8738802C42B9-en-US-2/index.html?GUID-32053CB2-A288-41F9-B706-C6F0318FD4B1">
        <tt>read()</tt></a> and <a href=
        "https://onlinedocs.microchip.com/pr/GUID-07E1F2AB-C1A0-411C-966F-8738802C42B9-en-US-2/index.html?GUID-1B749DE9-CFAC-4D6D-A167-B8FE0060D9FE">
        <tt>write()</tt></a> routines, but the intention was to leave the defaults that called _mon_getc()
        and _mon_putc(), respectively. <font color="#A0A0A0" size="-1">(XC32-2206)</font></dd>

        <dt><tt>wchar_t</tt> not supported</dt>

        <dd>The <tt>wchar</tt> type is not yet fully supported in the new Microchip Unified Standard C
        Library. <font color="#A0A0A0" size="-1">(ML-337)</font></dd>

        <dt><tt>_Complex</tt> type not supported [MIPS]</dt>

        <dd>The <tt>_Complex</tt> type is not yet fully supported for PIC32M (MIPS) target devices.
        <font color="#A0A0A0" size="-1">(XC32-1302 &amp; XC32-1898 &amp; XC32-2201)</font></dd>

        <dt><tt>memset()</tt> and <tt>memcpy()</tt> [C++ only]</dt>

        <dd>Some functions such as <tt>memset()</tt> and <tt>memcpy()</tt> can cause infinite recursion when
        the <tt>-O3</tt> libraries are selected. As a workaround, select the <tt>-O2</tt> libraries when
        calling these functions. <font color="#A0A0A0" size="-1">(XC32-630)</font> <font color=
        "gray">https://gcc.gnu.org/bugzilla/show_bug.cgi?id=56888</font></dd>

        <dt>Code-size increase in <tt>sqrt()</tt> [MIPS]</dt>

        <dd>For MIPS-based PIC32M target devices that feature a hardware FPU, the size of the <tt>sqrt()</tt>
        function has increased in size by about 120 bytes. This size increase comes with a runtime
        performance improvement. In future releases, we may be able to improve code size while maintaining
        the performance improvement. <font color="#A0A0A0" size="-1">(XC32-1934)</font></dd>

        <dt>Time zones</dt>

        <dd>The <tt>&lt;time.h&gt;</tt> library functions assume GMT and do not support local time zones,
        thus <tt>localtime()</tt> will return the same time as <tt>gmtime()</tt>, for example.</dd>
      </dl>

      <center>
        <font size="+1">[ <a href="#ToC">Table of Contents</a> ] [ <a href="#WhatsNew">What's new</a> ] [
        <a href="#Migration">Migration Issues</a> ] [ <a href="#DocUpdate">Documentation Updates</a> ] [
        <a href="#Fixes">Fixed Issues</a> ] [ <a href="#Limits">Known Issues</a> ]</font>
      </center>
    </li>

    <li class="Heading0">
      <h1><a name="CompilerLicensing" id="CompilerLicensing">Compiler Licensing</a></h1>

      <p class="c1">Visit the <a href=
      "https://www.microchip.com/MPLABXCcompilers">https://www.microchip.com/MPLABXCcompilers</a> website for
      more information on MPLAB XC compiler licensing.</p>
    </li>

    <li class="Heading0">
      <h1><a name="Support" id="Support">Customer Support</a></h1>

      <p class="c1">Product information is available at the Microchip website:<br>
      <a target="external" href="https://www.microchip.com">https://www.microchip.com</a></p>

      <p class="c1">Technical support is available through the web site at:<br>
      <a target="external" href="https://www.microchip.com/support">https://www.microchip.com/support</a></p>

      <p class="c1">A forum for discussion of Microchip products and tools is available at:<br>
      <a target="external" href="https://www.microchip.com/forums">https://www.microchip.com/forums</a></p>

      <p class="c1">Microchip PIC32 documentation and product info is available at:<br>
      <a target="external" href=
      "https://www.microchip.com/en-us/products/microcontrollers-and-microprocessors/32-bit-mcus">https://www.microchip.com/en-us/products/microcontrollers-and-microprocessors/32-bit-mcus</a></p>

      <p class="c1">Microchip MPLAB XC Compiler info is available at:<br>
      <a target="external" href=
      "https://www.microchip.com/MPLABXCcompilers">https://www.microchip.com/MPLABXCcompilers</a></p>

      <center>
        <font size="+1">[ <a href="#ToC">Table of Contents</a> ] [ <a href="#WhatsNew">What's new</a> ] [
        <a href="#Migration">Migration Issues</a> ] [ <a href="#Fixes">Fixed Issues</a> ] [ <a href=
        "#Limits">Known Issues</a> ]</font>
      </center>
    </li>
  </ol><img alt="Microchip logo" style="display:block;margin-left:auto;margin-right:auto;width=50%" src=
  "https://www.microchip.com/content/experience-fragments/mchp/en_us/site/header/master/_jcr_content/root/responsivegrid/header/logo.coreimg.100.400.png/1605828081463/microchip.png">
</body>
</html>
