{"vcs1":{"timestamp_begin":1747211265.761482544, "rt":11.28, "ut":11.41, "st":0.69}}
{"vcselab":{"timestamp_begin":1747211277.119516280, "rt":0.44, "ut":0.32, "st":0.11}}
{"link":{"timestamp_begin":1747211277.631790065, "rt":0.51, "ut":0.23, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747211265.122990460}
{"VCS_COMP_START_TIME": 1747211265.122990460}
{"VCS_COMP_END_TIME": 1747211278.316765600}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486288}}
{"vcselab": {"peak_mem": 183884}}
