{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764042329376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764042329376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 22:45:29 2025 " "Processing started: Mon Nov 24 22:45:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764042329376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042329376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042329376 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764042329650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/dual_port_ram3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/dual_port_ram3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM3 " "Found entity 1: dual_port_RAM3" {  } { { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042334601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/dual_port_ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/dual_port_ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM2 " "Found entity 1: dual_port_RAM2" {  } { { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042334602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/dual_port_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/dual_port_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM1 " "Found entity 1: dual_port_RAM1" {  } { { "../rtl/dual_port_RAM1.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042334603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/dual_port_ram0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/dual_port_ram0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM0 " "Found entity 1: dual_port_RAM0" {  } { { "../rtl/dual_port_RAM0.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM0.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042334604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/clock_100_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "../rtl/Clock_100_PLL.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/Clock_100_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042334606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/convert_hex_to_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/convert_hex_to_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "../rtl/convert_hex_to_seven_segment.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/convert_hex_to_seven_segment.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042334607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/project.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042334609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/uart_receive_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/uart_receive_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_receive_controller " "Found entity 1: UART_receive_controller" {  } { { "../rtl/UART_receive_controller.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/UART_receive_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042334610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/sram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/sram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "../rtl/SRAM_controller.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/SRAM_controller.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042334610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "../rtl/VGA_controller.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/VGA_controller.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042334613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/pb_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/pb_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB_controller " "Found entity 1: PB_controller" {  } { { "../rtl/PB_controller.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/PB_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042334613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/uart_sram_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/uart_sram_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Found entity 1: UART_SRAM_interface" {  } { { "../rtl/UART_SRAM_interface.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/UART_SRAM_interface.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042334613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/vga_sram_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/vga_sram_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Found entity 1: VGA_SRAM_interface" {  } { { "../rtl/VGA_SRAM_interface.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/VGA_SRAM_interface.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042334613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334613 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "M1_module.sv " "Can't analyze file -- file M1_module.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1764042334613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/m1_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/m1_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M1_module " "Found entity 1: M1_module" {  } { { "../rtl/M1_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M1_module.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042334613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334613 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "M2_module.sv(671) " "Verilog HDL information at M2_module.sv(671): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1764042334625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/m2_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/m2_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M2_module " "Found entity 1: M2_module" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042334625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334625 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764042334689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_controller PB_controller:PB_unit " "Elaborating entity \"PB_controller\" for hierarchy \"PB_controller:PB_unit\"" {  } { { "../rtl/project.sv" "PB_unit" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042334689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SRAM_interface VGA_SRAM_interface:VGA_unit " "Elaborating entity \"VGA_SRAM_interface\" for hierarchy \"VGA_SRAM_interface:VGA_unit\"" {  } { { "../rtl/project.sv" "VGA_unit" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042334689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_SRAM_interface:VGA_unit\|VGA_controller:VGA_unit " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_SRAM_interface:VGA_unit\|VGA_controller:VGA_unit\"" {  } { { "../rtl/VGA_SRAM_interface.sv" "VGA_unit" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/VGA_SRAM_interface.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042334705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SRAM_interface UART_SRAM_interface:UART_unit " "Elaborating entity \"UART_SRAM_interface\" for hierarchy \"UART_SRAM_interface:UART_unit\"" {  } { { "../rtl/project.sv" "UART_unit" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042334707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_receive_controller UART_SRAM_interface:UART_unit\|UART_receive_controller:UART_RX " "Elaborating entity \"UART_receive_controller\" for hierarchy \"UART_SRAM_interface:UART_unit\|UART_receive_controller:UART_RX\"" {  } { { "../rtl/UART_SRAM_interface.sv" "UART_RX" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/UART_SRAM_interface.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042334708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_controller SRAM_controller:SRAM_unit " "Elaborating entity \"SRAM_controller\" for hierarchy \"SRAM_controller:SRAM_unit\"" {  } { { "../rtl/project.sv" "SRAM_unit" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042334710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst " "Elaborating entity \"Clock_100_PLL\" for hierarchy \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\"" {  } { { "../rtl/SRAM_controller.sv" "Clock_100_PLL_inst" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/SRAM_controller.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042334711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "../rtl/Clock_100_PLL.v" "altpll_component" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/Clock_100_PLL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042334734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "../rtl/Clock_100_PLL.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/Clock_100_PLL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042334735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clock_100_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clock_100_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334735 ""}  } { { "../rtl/Clock_100_PLL.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/Clock_100_PLL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764042334735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_100_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_100_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL_altpll " "Found entity 1: Clock_100_PLL_altpll" {  } { { "db/clock_100_pll_altpll.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/clock_100_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042334767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL_altpll SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated " "Elaborating entity \"Clock_100_PLL_altpll\" for hierarchy \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042334768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M1_module M1_module:M1_unit " "Elaborating entity \"M1_module\" for hierarchy \"M1_module:M1_unit\"" {  } { { "../rtl/project.sv" "M1_unit" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042334772 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "M1_module.sv(69) " "Verilog HDL Case Statement information at M1_module.sv(69): all case item expressions in this case statement are onehot" {  } { { "../rtl/M1_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M1_module.sv" 69 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764042334777 "|project|M1_module:M1_unit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "M1_module.sv(239) " "Verilog HDL Case Statement information at M1_module.sv(239): all case item expressions in this case statement are onehot" {  } { { "../rtl/M1_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M1_module.sv" 239 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764042334777 "|project|M1_module:M1_unit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "M1_module.sv(277) " "Verilog HDL Case Statement information at M1_module.sv(277): all case item expressions in this case statement are onehot" {  } { { "../rtl/M1_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M1_module.sv" 277 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764042334777 "|project|M1_module:M1_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M2_module M2_module:M2_unit " "Elaborating entity \"M2_module\" for hierarchy \"M2_module:M2_unit\"" {  } { { "../rtl/project.sv" "M2_unit" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042334779 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "M2_module.sv(245) " "Verilog HDL Case Statement information at M2_module.sv(245): all case item expressions in this case statement are onehot" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 245 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764042334782 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M2_module.sv(339) " "Verilog HDL assignment warning at M2_module.sv(339): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334783 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M2_module.sv(343) " "Verilog HDL assignment warning at M2_module.sv(343): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334783 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M2_module.sv(497) " "Verilog HDL assignment warning at M2_module.sv(497): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334785 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M2_module.sv(501) " "Verilog HDL assignment warning at M2_module.sv(501): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334785 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 1 M2_module.sv(520) " "Verilog HDL assignment warning at M2_module.sv(520): truncated value with size 64 to match size of target (1)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334785 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 M2_module.sv(544) " "Verilog HDL assignment warning at M2_module.sv(544): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334786 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M2_module.sv(581) " "Verilog HDL assignment warning at M2_module.sv(581): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334786 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 M2_module.sv(585) " "Verilog HDL assignment warning at M2_module.sv(585): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334786 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 1 M2_module.sv(604) " "Verilog HDL assignment warning at M2_module.sv(604): truncated value with size 64 to match size of target (1)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334786 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 M2_module.sv(630) " "Verilog HDL assignment warning at M2_module.sv(630): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334787 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 M2_module.sv(674) " "Verilog HDL assignment warning at M2_module.sv(674): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334790 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 M2_module.sv(675) " "Verilog HDL assignment warning at M2_module.sv(675): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334790 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 M2_module.sv(676) " "Verilog HDL assignment warning at M2_module.sv(676): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334790 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "M2_module.sv(719) " "Verilog HDL Case Statement warning at M2_module.sv(719): incomplete case statement has no default case item" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 719 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1764042334791 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "M2_module.sv(719) " "Verilog HDL Case Statement information at M2_module.sv(719): all case item expressions in this case statement are onehot" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 719 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764042334791 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 M2_module.sv(778) " "Verilog HDL assignment warning at M2_module.sv(778): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334792 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 M2_module.sv(781) " "Verilog HDL assignment warning at M2_module.sv(781): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334792 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 M2_module.sv(784) " "Verilog HDL assignment warning at M2_module.sv(784): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334792 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 M2_module.sv(788) " "Verilog HDL assignment warning at M2_module.sv(788): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334792 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 M2_module.sv(791) " "Verilog HDL assignment warning at M2_module.sv(791): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334793 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 M2_module.sv(794) " "Verilog HDL assignment warning at M2_module.sv(794): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334793 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "M2_module.sv(775) " "Verilog HDL Case Statement warning at M2_module.sv(775): incomplete case statement has no default case item" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 775 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1764042334793 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "M2_module.sv(775) " "Verilog HDL Case Statement information at M2_module.sv(775): all case item expressions in this case statement are onehot" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 775 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764042334793 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 M2_module.sv(835) " "Verilog HDL assignment warning at M2_module.sv(835): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334793 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 M2_module.sv(838) " "Verilog HDL assignment warning at M2_module.sv(838): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334794 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 M2_module.sv(841) " "Verilog HDL assignment warning at M2_module.sv(841): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334794 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 M2_module.sv(845) " "Verilog HDL assignment warning at M2_module.sv(845): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334794 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 M2_module.sv(848) " "Verilog HDL assignment warning at M2_module.sv(848): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334794 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 M2_module.sv(851) " "Verilog HDL assignment warning at M2_module.sv(851): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764042334794 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "M2_module.sv(832) " "Verilog HDL Case Statement warning at M2_module.sv(832): incomplete case statement has no default case item" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 832 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1764042334794 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "M2_module.sv(832) " "Verilog HDL Case Statement information at M2_module.sv(832): all case item expressions in this case statement are onehot" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 832 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764042334794 "|project|M2_module:M2_unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Done M2_module.sv(19) " "Output port \"Done\" at M2_module.sv(19) has no driver" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764042334800 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[0\]\[0\] M2_module.sv(671) " "Inferred latch for \"address_b\[0\]\[0\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334803 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[0\]\[1\] M2_module.sv(671) " "Inferred latch for \"address_b\[0\]\[1\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334803 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[0\]\[2\] M2_module.sv(671) " "Inferred latch for \"address_b\[0\]\[2\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334803 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[0\]\[3\] M2_module.sv(671) " "Inferred latch for \"address_b\[0\]\[3\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334803 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[0\]\[4\] M2_module.sv(671) " "Inferred latch for \"address_b\[0\]\[4\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[0\]\[5\] M2_module.sv(671) " "Inferred latch for \"address_b\[0\]\[5\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[0\]\[6\] M2_module.sv(671) " "Inferred latch for \"address_b\[0\]\[6\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[0\]\[7\] M2_module.sv(671) " "Inferred latch for \"address_b\[0\]\[7\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[2\]\[0\] M2_module.sv(671) " "Inferred latch for \"address_b\[2\]\[0\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[2\]\[1\] M2_module.sv(671) " "Inferred latch for \"address_b\[2\]\[1\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[2\]\[2\] M2_module.sv(671) " "Inferred latch for \"address_b\[2\]\[2\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[2\]\[3\] M2_module.sv(671) " "Inferred latch for \"address_b\[2\]\[3\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[2\]\[4\] M2_module.sv(671) " "Inferred latch for \"address_b\[2\]\[4\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[2\]\[5\] M2_module.sv(671) " "Inferred latch for \"address_b\[2\]\[5\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[2\]\[6\] M2_module.sv(671) " "Inferred latch for \"address_b\[2\]\[6\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[2\]\[7\] M2_module.sv(671) " "Inferred latch for \"address_b\[2\]\[7\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[3\]\[0\] M2_module.sv(671) " "Inferred latch for \"address_b\[3\]\[0\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[3\]\[1\] M2_module.sv(671) " "Inferred latch for \"address_b\[3\]\[1\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[3\]\[2\] M2_module.sv(671) " "Inferred latch for \"address_b\[3\]\[2\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[3\]\[3\] M2_module.sv(671) " "Inferred latch for \"address_b\[3\]\[3\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[3\]\[4\] M2_module.sv(671) " "Inferred latch for \"address_b\[3\]\[4\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[3\]\[5\] M2_module.sv(671) " "Inferred latch for \"address_b\[3\]\[5\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[3\]\[6\] M2_module.sv(671) " "Inferred latch for \"address_b\[3\]\[6\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[3\]\[7\] M2_module.sv(671) " "Inferred latch for \"address_b\[3\]\[7\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[0\]\[0\] M2_module.sv(671) " "Inferred latch for \"address_a\[0\]\[0\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[0\]\[1\] M2_module.sv(671) " "Inferred latch for \"address_a\[0\]\[1\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334804 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[0\]\[2\] M2_module.sv(671) " "Inferred latch for \"address_a\[0\]\[2\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334805 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[0\]\[3\] M2_module.sv(671) " "Inferred latch for \"address_a\[0\]\[3\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334805 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[0\]\[4\] M2_module.sv(671) " "Inferred latch for \"address_a\[0\]\[4\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334805 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[0\]\[5\] M2_module.sv(671) " "Inferred latch for \"address_a\[0\]\[5\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334805 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[0\]\[6\] M2_module.sv(671) " "Inferred latch for \"address_a\[0\]\[6\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334805 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[0\]\[7\] M2_module.sv(671) " "Inferred latch for \"address_a\[0\]\[7\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334805 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[1\]\[0\] M2_module.sv(671) " "Inferred latch for \"address_a\[1\]\[0\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334805 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[1\]\[1\] M2_module.sv(671) " "Inferred latch for \"address_a\[1\]\[1\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334805 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[1\]\[2\] M2_module.sv(671) " "Inferred latch for \"address_a\[1\]\[2\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334805 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[1\]\[3\] M2_module.sv(671) " "Inferred latch for \"address_a\[1\]\[3\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334805 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[1\]\[4\] M2_module.sv(671) " "Inferred latch for \"address_a\[1\]\[4\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334805 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[1\]\[5\] M2_module.sv(671) " "Inferred latch for \"address_a\[1\]\[5\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334805 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[1\]\[6\] M2_module.sv(671) " "Inferred latch for \"address_a\[1\]\[6\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334805 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[1\]\[7\] M2_module.sv(671) " "Inferred latch for \"address_a\[1\]\[7\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334805 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[2\]\[0\] M2_module.sv(671) " "Inferred latch for \"address_a\[2\]\[0\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334805 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[2\]\[1\] M2_module.sv(671) " "Inferred latch for \"address_a\[2\]\[1\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334805 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[2\]\[2\] M2_module.sv(671) " "Inferred latch for \"address_a\[2\]\[2\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334805 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[2\]\[3\] M2_module.sv(671) " "Inferred latch for \"address_a\[2\]\[3\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334805 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[2\]\[4\] M2_module.sv(671) " "Inferred latch for \"address_a\[2\]\[4\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334805 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[2\]\[5\] M2_module.sv(671) " "Inferred latch for \"address_a\[2\]\[5\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334805 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[2\]\[6\] M2_module.sv(671) " "Inferred latch for \"address_a\[2\]\[6\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334806 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[2\]\[7\] M2_module.sv(671) " "Inferred latch for \"address_a\[2\]\[7\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334806 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[3\]\[0\] M2_module.sv(671) " "Inferred latch for \"address_a\[3\]\[0\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334806 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[3\]\[1\] M2_module.sv(671) " "Inferred latch for \"address_a\[3\]\[1\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334806 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[3\]\[2\] M2_module.sv(671) " "Inferred latch for \"address_a\[3\]\[2\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334806 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[3\]\[3\] M2_module.sv(671) " "Inferred latch for \"address_a\[3\]\[3\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334806 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[3\]\[4\] M2_module.sv(671) " "Inferred latch for \"address_a\[3\]\[4\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334806 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[3\]\[5\] M2_module.sv(671) " "Inferred latch for \"address_a\[3\]\[5\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334806 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[3\]\[6\] M2_module.sv(671) " "Inferred latch for \"address_a\[3\]\[6\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334806 "|project|M2_module:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[3\]\[7\] M2_module.sv(671) " "Inferred latch for \"address_a\[3\]\[7\]\" at M2_module.sv(671)" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334806 "|project|M2_module:M2_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM0 M2_module:M2_unit\|dual_port_RAM0:RAM_inst0 " "Elaborating entity \"dual_port_RAM0\" for hierarchy \"M2_module:M2_unit\|dual_port_RAM0:RAM_inst0\"" {  } { { "../rtl/M2_module.sv" "RAM_inst0" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042334892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram M2_module:M2_unit\|dual_port_RAM0:RAM_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"M2_module:M2_unit\|dual_port_RAM0:RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM0.v" "altsyncram_component" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM0.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042334927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "M2_module:M2_unit\|dual_port_RAM0:RAM_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"M2_module:M2_unit\|dual_port_RAM0:RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM0.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM0.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042334928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "M2_module:M2_unit\|dual_port_RAM0:RAM_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"M2_module:M2_unit\|dual_port_RAM0:RAM_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rtl/RAM_init_S.mif " "Parameter \"init_file\" = \"../rtl/RAM_init_S.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334928 ""}  } { { "../rtl/dual_port_RAM0.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM0.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764042334928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dsk2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dsk2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dsk2 " "Found entity 1: altsyncram_dsk2" {  } { { "db/altsyncram_dsk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_dsk2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042334953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042334953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dsk2 M2_module:M2_unit\|dual_port_RAM0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_dsk2:auto_generated " "Elaborating entity \"altsyncram_dsk2\" for hierarchy \"M2_module:M2_unit\|dual_port_RAM0:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_dsk2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042334953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM1 M2_module:M2_unit\|dual_port_RAM1:RAM_inst1 " "Elaborating entity \"dual_port_RAM1\" for hierarchy \"M2_module:M2_unit\|dual_port_RAM1:RAM_inst1\"" {  } { { "../rtl/M2_module.sv" "RAM_inst1" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042334953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram M2_module:M2_unit\|dual_port_RAM1:RAM_inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"M2_module:M2_unit\|dual_port_RAM1:RAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM1.v" "altsyncram_component" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM1.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042334969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "M2_module:M2_unit\|dual_port_RAM1:RAM_inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"M2_module:M2_unit\|dual_port_RAM1:RAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM1.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM1.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042334969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "M2_module:M2_unit\|dual_port_RAM1:RAM_inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"M2_module:M2_unit\|dual_port_RAM1:RAM_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rtl/RAM_init_C.mif " "Parameter \"init_file\" = \"../rtl/RAM_init_C.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 120 " "Parameter \"numwords_a\" = \"120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 120 " "Parameter \"numwords_b\" = \"120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042334969 ""}  } { { "../rtl/dual_port_RAM1.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM1.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764042334969 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 120 memory words in side A specified but total number of address lines is 8 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 120 memory words in side A specified but total number of address lines is 8" {  } { { "db/altsyncram_9rk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_9rk2.tdf" 1240 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042335001 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 120 memory words in side B specified but total number of address lines is 8 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 120 memory words in side B specified but total number of address lines is 8" {  } { { "db/altsyncram_9rk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_9rk2.tdf" 1243 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042335001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9rk2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9rk2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9rk2 " "Found entity 1: altsyncram_9rk2" {  } { { "db/altsyncram_9rk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_9rk2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042335001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042335001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9rk2 M2_module:M2_unit\|dual_port_RAM1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_9rk2:auto_generated " "Elaborating entity \"altsyncram_9rk2\" for hierarchy \"M2_module:M2_unit\|dual_port_RAM1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_9rk2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042335001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM2 M2_module:M2_unit\|dual_port_RAM2:RAM_inst2 " "Elaborating entity \"dual_port_RAM2\" for hierarchy \"M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\"" {  } { { "../rtl/M2_module.sv" "RAM_inst2" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042335001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM2.v" "altsyncram_component" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042335001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042335001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rtl/RAM_init_T.mif " "Parameter \"init_file\" = \"../rtl/RAM_init_T.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042335001 ""}  } { { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764042335001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_esk2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_esk2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_esk2 " "Found entity 1: altsyncram_esk2" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042335042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042335042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_esk2 M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated " "Elaborating entity \"altsyncram_esk2\" for hierarchy \"M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042335042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM3 M2_module:M2_unit\|dual_port_RAM3:RAM_inst3 " "Elaborating entity \"dual_port_RAM3\" for hierarchy \"M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\"" {  } { { "../rtl/M2_module.sv" "RAM_inst3" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042335047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment convert_hex_to_seven_segment:unit7 " "Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"convert_hex_to_seven_segment:unit7\"" {  } { { "../rtl/project.sv" "unit7" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042335047 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[17\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM3.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 183 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[18\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM3.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 183 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[19\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 706 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM3.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 183 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[20\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM3.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 183 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[21\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM3.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 183 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[22\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM3.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 183 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[23\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM3.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 183 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[24\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM3.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 183 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[25\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 916 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM3.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 183 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[26\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM3.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 183 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[27\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 986 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM3.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 183 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[28\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 1021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM3.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 183 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[29\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 1056 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM3.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 183 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[30\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM3.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 183 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[31\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM3:RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 1126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM3.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 183 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[17\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 171 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[18\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 171 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[19\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 706 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 171 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[20\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 171 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[21\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 171 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[22\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 171 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[23\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 171 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[24\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 171 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[25\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 916 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 171 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[26\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 171 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[27\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 986 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 171 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[28\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 1021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 171 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[29\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 1056 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 171 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[30\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 171 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[31\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM2:RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_esk2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_esk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf" 1126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 171 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_9rk2:auto_generated\|q_a\[27\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_9rk2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_9rk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_9rk2.tdf" 986 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM1.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM1.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 159 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_9rk2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_9rk2:auto_generated\|q_a\[28\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_9rk2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_9rk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_9rk2.tdf" 1021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM1.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM1.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 159 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_9rk2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_9rk2:auto_generated\|q_a\[29\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_9rk2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_9rk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_9rk2.tdf" 1056 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM1.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM1.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 159 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_9rk2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_9rk2:auto_generated\|q_a\[30\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_9rk2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_9rk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_9rk2.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM1.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM1.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 159 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_9rk2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "M2_module:M2_unit\|dual_port_RAM1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_9rk2:auto_generated\|q_a\[31\] " "Synthesized away node \"M2_module:M2_unit\|dual_port_RAM1:RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_9rk2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_9rk2.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_9rk2.tdf" 1126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM1.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM1.v" 62 0 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 159 0 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042335214 "|project|M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_9rk2:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1764042335214 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1764042335214 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "M2_module:M2_unit\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"M2_module:M2_unit\|Mult1\"" {  } { { "../rtl/M2_module.sv" "Mult1" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042336465 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "M2_module:M2_unit\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"M2_module:M2_unit\|Mult2\"" {  } { { "../rtl/M2_module.sv" "Mult2" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042336465 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "M2_module:M2_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"M2_module:M2_unit\|Mult0\"" {  } { { "../rtl/M2_module.sv" "Mult0" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042336465 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764042336465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "M2_module:M2_unit\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"M2_module:M2_unit\|lpm_mult:Mult1\"" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042336485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "M2_module:M2_unit\|lpm_mult:Mult1 " "Instantiated megafunction \"M2_module:M2_unit\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042336485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042336485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042336485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042336485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042336485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042336485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042336485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042336485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042336485 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764042336485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_56t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_56t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_56t " "Found entity 1: mult_56t" {  } { { "db/mult_56t.tdf" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/syn/db/mult_56t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042336515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042336515 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "M2_module:M2_unit\|address_a\[3\]\[1\] M2_module:M2_unit\|address_a\[2\]\[1\] " "Duplicate LATCH primitive \"M2_module:M2_unit\|address_a\[3\]\[1\]\" merged with LATCH primitive \"M2_module:M2_unit\|address_a\[2\]\[1\]\"" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042336704 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "M2_module:M2_unit\|address_a\[3\]\[2\] M2_module:M2_unit\|address_a\[2\]\[2\] " "Duplicate LATCH primitive \"M2_module:M2_unit\|address_a\[3\]\[2\]\" merged with LATCH primitive \"M2_module:M2_unit\|address_a\[2\]\[2\]\"" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042336704 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "M2_module:M2_unit\|address_a\[3\]\[3\] M2_module:M2_unit\|address_a\[2\]\[3\] " "Duplicate LATCH primitive \"M2_module:M2_unit\|address_a\[3\]\[3\]\" merged with LATCH primitive \"M2_module:M2_unit\|address_a\[2\]\[3\]\"" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042336704 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "M2_module:M2_unit\|address_a\[3\]\[4\] M2_module:M2_unit\|address_a\[2\]\[4\] " "Duplicate LATCH primitive \"M2_module:M2_unit\|address_a\[3\]\[4\]\" merged with LATCH primitive \"M2_module:M2_unit\|address_a\[2\]\[4\]\"" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042336704 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "M2_module:M2_unit\|address_a\[3\]\[5\] M2_module:M2_unit\|address_a\[2\]\[5\] " "Duplicate LATCH primitive \"M2_module:M2_unit\|address_a\[3\]\[5\]\" merged with LATCH primitive \"M2_module:M2_unit\|address_a\[2\]\[5\]\"" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042336704 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "M2_module:M2_unit\|address_a\[3\]\[6\] M2_module:M2_unit\|address_a\[2\]\[6\] " "Duplicate LATCH primitive \"M2_module:M2_unit\|address_a\[3\]\[6\]\" merged with LATCH primitive \"M2_module:M2_unit\|address_a\[2\]\[6\]\"" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042336704 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "M2_module:M2_unit\|address_a\[3\]\[7\] M2_module:M2_unit\|address_a\[2\]\[7\] " "Duplicate LATCH primitive \"M2_module:M2_unit\|address_a\[3\]\[7\]\" merged with LATCH primitive \"M2_module:M2_unit\|address_a\[2\]\[7\]\"" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1764042336704 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_a\[0\]\[0\] " "Latch M2_module:M2_unit\|address_a\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_a\[0\]\[1\] " "Latch M2_module:M2_unit\|address_a\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_a\[0\]\[2\] " "Latch M2_module:M2_unit\|address_a\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_a\[0\]\[3\] " "Latch M2_module:M2_unit\|address_a\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_a\[0\]\[4\] " "Latch M2_module:M2_unit\|address_a\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_a\[0\]\[5\] " "Latch M2_module:M2_unit\|address_a\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_a\[0\]\[6\] " "Latch M2_module:M2_unit\|address_a\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_b\[0\]\[0\] " "Latch M2_module:M2_unit\|address_b\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_b\[0\]\[1\] " "Latch M2_module:M2_unit\|address_b\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_b\[0\]\[2\] " "Latch M2_module:M2_unit\|address_b\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_b\[0\]\[3\] " "Latch M2_module:M2_unit\|address_b\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_b\[0\]\[4\] " "Latch M2_module:M2_unit\|address_b\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_b\[0\]\[5\] " "Latch M2_module:M2_unit\|address_b\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_b\[0\]\[6\] " "Latch M2_module:M2_unit\|address_b\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_b\[0\]\[7\] " "Latch M2_module:M2_unit\|address_b\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_a\[1\]\[0\] " "Latch M2_module:M2_unit\|address_a\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_a\[2\]\[0\] " "Latch M2_module:M2_unit\|address_a\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state_cs.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state_cs.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_a\[2\]\[1\] " "Latch M2_module:M2_unit\|address_a\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_a\[2\]\[2\] " "Latch M2_module:M2_unit\|address_a\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_a\[2\]\[3\] " "Latch M2_module:M2_unit\|address_a\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_a\[2\]\[4\] " "Latch M2_module:M2_unit\|address_a\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_a\[2\]\[5\] " "Latch M2_module:M2_unit\|address_a\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_a\[2\]\[6\] " "Latch M2_module:M2_unit\|address_a\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_a\[2\]\[7\] " "Latch M2_module:M2_unit\|address_a\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2_module:M2_unit\|address_a\[3\]\[0\] " "Latch M2_module:M2_unit\|address_a\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA M2_module:M2_unit\|state.state_bit_0 " "Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit\|state.state_bit_0" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1764042336704 ""}  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1764042336704 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 26 -1 0 } } { "../rtl/UART_SRAM_interface.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/UART_SRAM_interface.sv" 27 -1 0 } } { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 62 -1 0 } } { "../rtl/SRAM_controller.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/SRAM_controller.sv" 31 -1 0 } } { "../rtl/SRAM_controller.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/SRAM_controller.sv" 32 -1 0 } } { "../rtl/SRAM_controller.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/SRAM_controller.sv" 34 -1 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 238 -1 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 133 -1 0 } } { "../rtl/UART_receive_controller.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/UART_receive_controller.sv" 33 -1 0 } } { "../rtl/PB_controller.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/PB_controller.sv" 23 -1 0 } } { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1764042336715 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1764042336715 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is stuck at GND" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764042339158 "|project|SEVEN_SEGMENT_N_O[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_O GND " "Pin \"VGA_SYNC_O\" is stuck at GND" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764042339158 "|project|VGA_SYNC_O"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDRESS_O\[18\] GND " "Pin \"SRAM_ADDRESS_O\[18\]\" is stuck at GND" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764042339158 "|project|SRAM_ADDRESS_O[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDRESS_O\[19\] GND " "Pin \"SRAM_ADDRESS_O\[19\]\" is stuck at GND" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764042339158 "|project|SRAM_ADDRESS_O[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX_O VCC " "Pin \"UART_TX_O\" is stuck at VCC" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764042339158 "|project|UART_TX_O"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764042339158 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764042339266 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764042340001 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/matth/Documents/project-group-81-thursday/syn/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/matth/Documents/project-group-81-thursday/syn/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042340077 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764042340307 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764042340307 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[0\] " "No output dependent on input pin \"SWITCH_I\[0\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042340418 "|project|SWITCH_I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[1\] " "No output dependent on input pin \"SWITCH_I\[1\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042340418 "|project|SWITCH_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[2\] " "No output dependent on input pin \"SWITCH_I\[2\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042340418 "|project|SWITCH_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[3\] " "No output dependent on input pin \"SWITCH_I\[3\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042340418 "|project|SWITCH_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[4\] " "No output dependent on input pin \"SWITCH_I\[4\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042340418 "|project|SWITCH_I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[5\] " "No output dependent on input pin \"SWITCH_I\[5\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042340418 "|project|SWITCH_I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[6\] " "No output dependent on input pin \"SWITCH_I\[6\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042340418 "|project|SWITCH_I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[7\] " "No output dependent on input pin \"SWITCH_I\[7\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042340418 "|project|SWITCH_I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[8\] " "No output dependent on input pin \"SWITCH_I\[8\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042340418 "|project|SWITCH_I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[9\] " "No output dependent on input pin \"SWITCH_I\[9\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042340418 "|project|SWITCH_I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[10\] " "No output dependent on input pin \"SWITCH_I\[10\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042340418 "|project|SWITCH_I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[11\] " "No output dependent on input pin \"SWITCH_I\[11\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042340418 "|project|SWITCH_I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[12\] " "No output dependent on input pin \"SWITCH_I\[12\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042340418 "|project|SWITCH_I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[13\] " "No output dependent on input pin \"SWITCH_I\[13\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042340418 "|project|SWITCH_I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[14\] " "No output dependent on input pin \"SWITCH_I\[14\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042340418 "|project|SWITCH_I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[15\] " "No output dependent on input pin \"SWITCH_I\[15\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042340418 "|project|SWITCH_I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764042340418 "|project|SWITCH_I[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764042340418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1780 " "Implemented 1780 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764042340418 ""} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Implemented 120 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764042340418 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1764042340418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1520 " "Implemented 1520 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764042340418 ""} { "Info" "ICUT_CUT_TM_RAMS" "93 " "Implemented 93 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1764042340418 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1764042340418 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1764042340418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764042340418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 143 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 143 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764042340438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 24 22:45:40 2025 " "Processing ended: Mon Nov 24 22:45:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764042340438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764042340438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764042340438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042340438 ""}
