Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Mar 26 13:06:55 2023
| Host         : LAPTOP-EPVRH703 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             140 |           69 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              96 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------+-----------------------+------------------+----------------+--------------+
|          Clock Signal         | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+---------------+-----------------------+------------------+----------------+--------------+
|  ctrl/b0/s1/slowClk           |               |                       |                1 |              1 |         1.00 |
|  ctrl/b1/s1/slowClk           |               |                       |                1 |              1 |         1.00 |
|  ctrl/b2/s1/slowClk           |               |                       |                1 |              1 |         1.00 |
|  ctrl/b3/s1/slowClk           |               |                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                |               |                       |                1 |              2 |         2.00 |
|  ctrl/data_out_reg[7]_i_2_n_1 |               |                       |                3 |              8 |         2.67 |
|  slowClk_BUFG                 |               | ctrl/b0/s1/slowClkReg |                6 |             24 |         4.00 |
|  slowClk_BUFG                 |               | ctrl/b1/s1/slowClkReg |                6 |             24 |         4.00 |
|  slowClk_BUFG                 |               | ctrl/b2/s1/slowClkReg |                6 |             24 |         4.00 |
|  slowClk_BUFG                 |               | ctrl/b3/s1/slowClkReg |                6 |             24 |         4.00 |
|  n_0_85_BUFG                  |               |                       |               25 |             46 |         1.84 |
|  slowClk_BUFG                 |               |                       |               36 |             80 |         2.22 |
+-------------------------------+---------------+-----------------------+------------------+----------------+--------------+


