

================================================================
== Vitis HLS Report for 'node7'
================================================================
* Date:           Wed Oct  2 14:55:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.589 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      516|      516|  1.718 us|  1.718 us|  516|  516|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop36_loop37_loop38  |      514|      514|         4|          1|          1|   512|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      219|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      108|    -|
|Register             |        -|     -|       73|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       73|      327|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln277_1_fu_584_p2      |         +|   0|  0|  17|          10|           1|
    |add_ln277_fu_632_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln278_1_fu_599_p2      |         +|   0|  0|  16|           9|           1|
    |add_ln278_fu_673_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln279_fu_742_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln285_fu_795_p2        |         +|   0|  0|  17|          10|          10|
    |add_ln286_1_fu_820_p2      |         +|   0|  0|  16|           9|           9|
    |add_ln286_fu_736_p2        |         +|   0|  0|  13|           6|           6|
    |empty_fu_726_p2            |         +|   0|  0|  14|           7|           7|
    |and_ln277_fu_656_p2        |       and|   0|  0|   2|           1|           1|
    |ap_condition_335           |       and|   0|  0|   2|           1|           1|
    |ap_condition_355           |       and|   0|  0|   2|           1|           1|
    |icmp_ln277_fu_578_p2       |      icmp|   0|  0|  18|          10|          11|
    |icmp_ln278_fu_593_p2       |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln279_fu_650_p2       |      icmp|   0|  0|  13|           5|           6|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln278_fu_679_p2         |        or|   0|  0|   2|           1|           1|
    |p_udiv91_fu_712_p2         |        or|   0|  0|   6|           6|           4|
    |select_ln277_1_fu_662_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln277_fu_638_p3     |    select|   0|  0|   4|           1|           1|
    |select_ln278_1_fu_696_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln278_2_fu_605_p3   |    select|   0|  0|   9|           1|           1|
    |select_ln278_fu_684_p3     |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln277_fu_645_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 219|         105|          85|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    9|         18|
    |ap_sig_allocacmp_v86_load               |   9|          2|    3|          6|
    |ap_sig_allocacmp_v87_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_v88_load               |   9|          2|    5|         10|
    |indvar_flatten12_fu_122                 |   9|          2|   10|         20|
    |indvar_flatten_fu_114                   |   9|          2|    9|         18|
    |v86_fu_118                              |   9|          2|    3|          6|
    |v87_fu_110                              |   9|          2|    4|          8|
    |v88_fu_106                              |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 108|         24|   64|        128|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln286_1_reg_999                               |   9|   0|    9|          0|
    |add_ln286_reg_914                                 |   6|   0|    6|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |empty_reg_909                                     |   7|   0|    7|          0|
    |icmp_ln278_reg_884                                |   1|   0|    1|          0|
    |indvar_flatten12_fu_122                           |  10|   0|   10|          0|
    |indvar_flatten_fu_114                             |   9|   0|    9|          0|
    |select_ln278_1_reg_903                            |   4|   0|    4|          0|
    |trunc_ln278_1_reg_897                             |   4|   0|    4|          0|
    |trunc_ln278_reg_892                               |   2|   0|    2|          0|
    |v86_fu_118                                        |   3|   0|    3|          0|
    |v87_fu_110                                        |   4|   0|    4|          0|
    |v88_fu_106                                        |   5|   0|    5|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |  73|   0|   73|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         node7|  return value|
|v84_0_0_address0    |  out|   10|   ap_memory|       v84_0_0|         array|
|v84_0_0_ce0         |  out|    1|   ap_memory|       v84_0_0|         array|
|v84_0_0_q0          |   in|   32|   ap_memory|       v84_0_0|         array|
|v84_0_0_address1    |  out|   10|   ap_memory|       v84_0_0|         array|
|v84_0_0_ce1         |  out|    1|   ap_memory|       v84_0_0|         array|
|v84_0_0_q1          |   in|   32|   ap_memory|       v84_0_0|         array|
|v84_0_1_address0    |  out|   10|   ap_memory|       v84_0_1|         array|
|v84_0_1_ce0         |  out|    1|   ap_memory|       v84_0_1|         array|
|v84_0_1_q0          |   in|   32|   ap_memory|       v84_0_1|         array|
|v84_0_1_address1    |  out|   10|   ap_memory|       v84_0_1|         array|
|v84_0_1_ce1         |  out|    1|   ap_memory|       v84_0_1|         array|
|v84_0_1_q1          |   in|   32|   ap_memory|       v84_0_1|         array|
|v84_1_0_address0    |  out|   10|   ap_memory|       v84_1_0|         array|
|v84_1_0_ce0         |  out|    1|   ap_memory|       v84_1_0|         array|
|v84_1_0_q0          |   in|   32|   ap_memory|       v84_1_0|         array|
|v84_1_0_address1    |  out|   10|   ap_memory|       v84_1_0|         array|
|v84_1_0_ce1         |  out|    1|   ap_memory|       v84_1_0|         array|
|v84_1_0_q1          |   in|   32|   ap_memory|       v84_1_0|         array|
|v84_1_1_address0    |  out|   10|   ap_memory|       v84_1_1|         array|
|v84_1_1_ce0         |  out|    1|   ap_memory|       v84_1_1|         array|
|v84_1_1_q0          |   in|   32|   ap_memory|       v84_1_1|         array|
|v84_1_1_address1    |  out|   10|   ap_memory|       v84_1_1|         array|
|v84_1_1_ce1         |  out|    1|   ap_memory|       v84_1_1|         array|
|v84_1_1_q1          |   in|   32|   ap_memory|       v84_1_1|         array|
|v84_2_0_address0    |  out|   10|   ap_memory|       v84_2_0|         array|
|v84_2_0_ce0         |  out|    1|   ap_memory|       v84_2_0|         array|
|v84_2_0_q0          |   in|   32|   ap_memory|       v84_2_0|         array|
|v84_2_0_address1    |  out|   10|   ap_memory|       v84_2_0|         array|
|v84_2_0_ce1         |  out|    1|   ap_memory|       v84_2_0|         array|
|v84_2_0_q1          |   in|   32|   ap_memory|       v84_2_0|         array|
|v84_2_1_address0    |  out|   10|   ap_memory|       v84_2_1|         array|
|v84_2_1_ce0         |  out|    1|   ap_memory|       v84_2_1|         array|
|v84_2_1_q0          |   in|   32|   ap_memory|       v84_2_1|         array|
|v84_2_1_address1    |  out|   10|   ap_memory|       v84_2_1|         array|
|v84_2_1_ce1         |  out|    1|   ap_memory|       v84_2_1|         array|
|v84_2_1_q1          |   in|   32|   ap_memory|       v84_2_1|         array|
|v84_3_0_address0    |  out|   10|   ap_memory|       v84_3_0|         array|
|v84_3_0_ce0         |  out|    1|   ap_memory|       v84_3_0|         array|
|v84_3_0_q0          |   in|   32|   ap_memory|       v84_3_0|         array|
|v84_3_0_address1    |  out|   10|   ap_memory|       v84_3_0|         array|
|v84_3_0_ce1         |  out|    1|   ap_memory|       v84_3_0|         array|
|v84_3_0_q1          |   in|   32|   ap_memory|       v84_3_0|         array|
|v84_3_1_address0    |  out|   10|   ap_memory|       v84_3_1|         array|
|v84_3_1_ce0         |  out|    1|   ap_memory|       v84_3_1|         array|
|v84_3_1_q0          |   in|   32|   ap_memory|       v84_3_1|         array|
|v84_3_1_address1    |  out|   10|   ap_memory|       v84_3_1|         array|
|v84_3_1_ce1         |  out|    1|   ap_memory|       v84_3_1|         array|
|v84_3_1_q1          |   in|   32|   ap_memory|       v84_3_1|         array|
|v85_0_0_0_address0  |  out|    9|   ap_memory|     v85_0_0_0|         array|
|v85_0_0_0_ce0       |  out|    1|   ap_memory|     v85_0_0_0|         array|
|v85_0_0_0_we0       |  out|    1|   ap_memory|     v85_0_0_0|         array|
|v85_0_0_0_d0        |  out|   32|   ap_memory|     v85_0_0_0|         array|
|v85_0_0_1_address0  |  out|    9|   ap_memory|     v85_0_0_1|         array|
|v85_0_0_1_ce0       |  out|    1|   ap_memory|     v85_0_0_1|         array|
|v85_0_0_1_we0       |  out|    1|   ap_memory|     v85_0_0_1|         array|
|v85_0_0_1_d0        |  out|   32|   ap_memory|     v85_0_0_1|         array|
|v85_0_1_0_address0  |  out|    9|   ap_memory|     v85_0_1_0|         array|
|v85_0_1_0_ce0       |  out|    1|   ap_memory|     v85_0_1_0|         array|
|v85_0_1_0_we0       |  out|    1|   ap_memory|     v85_0_1_0|         array|
|v85_0_1_0_d0        |  out|   32|   ap_memory|     v85_0_1_0|         array|
|v85_0_1_1_address0  |  out|    9|   ap_memory|     v85_0_1_1|         array|
|v85_0_1_1_ce0       |  out|    1|   ap_memory|     v85_0_1_1|         array|
|v85_0_1_1_we0       |  out|    1|   ap_memory|     v85_0_1_1|         array|
|v85_0_1_1_d0        |  out|   32|   ap_memory|     v85_0_1_1|         array|
|v85_0_2_0_address0  |  out|    9|   ap_memory|     v85_0_2_0|         array|
|v85_0_2_0_ce0       |  out|    1|   ap_memory|     v85_0_2_0|         array|
|v85_0_2_0_we0       |  out|    1|   ap_memory|     v85_0_2_0|         array|
|v85_0_2_0_d0        |  out|   32|   ap_memory|     v85_0_2_0|         array|
|v85_0_2_1_address0  |  out|    9|   ap_memory|     v85_0_2_1|         array|
|v85_0_2_1_ce0       |  out|    1|   ap_memory|     v85_0_2_1|         array|
|v85_0_2_1_we0       |  out|    1|   ap_memory|     v85_0_2_1|         array|
|v85_0_2_1_d0        |  out|   32|   ap_memory|     v85_0_2_1|         array|
|v85_0_3_0_address0  |  out|    9|   ap_memory|     v85_0_3_0|         array|
|v85_0_3_0_ce0       |  out|    1|   ap_memory|     v85_0_3_0|         array|
|v85_0_3_0_we0       |  out|    1|   ap_memory|     v85_0_3_0|         array|
|v85_0_3_0_d0        |  out|   32|   ap_memory|     v85_0_3_0|         array|
|v85_0_3_1_address0  |  out|    9|   ap_memory|     v85_0_3_1|         array|
|v85_0_3_1_ce0       |  out|    1|   ap_memory|     v85_0_3_1|         array|
|v85_0_3_1_we0       |  out|    1|   ap_memory|     v85_0_3_1|         array|
|v85_0_3_1_d0        |  out|   32|   ap_memory|     v85_0_3_1|         array|
|v85_1_0_0_address0  |  out|    9|   ap_memory|     v85_1_0_0|         array|
|v85_1_0_0_ce0       |  out|    1|   ap_memory|     v85_1_0_0|         array|
|v85_1_0_0_we0       |  out|    1|   ap_memory|     v85_1_0_0|         array|
|v85_1_0_0_d0        |  out|   32|   ap_memory|     v85_1_0_0|         array|
|v85_1_0_1_address0  |  out|    9|   ap_memory|     v85_1_0_1|         array|
|v85_1_0_1_ce0       |  out|    1|   ap_memory|     v85_1_0_1|         array|
|v85_1_0_1_we0       |  out|    1|   ap_memory|     v85_1_0_1|         array|
|v85_1_0_1_d0        |  out|   32|   ap_memory|     v85_1_0_1|         array|
|v85_1_1_0_address0  |  out|    9|   ap_memory|     v85_1_1_0|         array|
|v85_1_1_0_ce0       |  out|    1|   ap_memory|     v85_1_1_0|         array|
|v85_1_1_0_we0       |  out|    1|   ap_memory|     v85_1_1_0|         array|
|v85_1_1_0_d0        |  out|   32|   ap_memory|     v85_1_1_0|         array|
|v85_1_1_1_address0  |  out|    9|   ap_memory|     v85_1_1_1|         array|
|v85_1_1_1_ce0       |  out|    1|   ap_memory|     v85_1_1_1|         array|
|v85_1_1_1_we0       |  out|    1|   ap_memory|     v85_1_1_1|         array|
|v85_1_1_1_d0        |  out|   32|   ap_memory|     v85_1_1_1|         array|
|v85_1_2_0_address0  |  out|    9|   ap_memory|     v85_1_2_0|         array|
|v85_1_2_0_ce0       |  out|    1|   ap_memory|     v85_1_2_0|         array|
|v85_1_2_0_we0       |  out|    1|   ap_memory|     v85_1_2_0|         array|
|v85_1_2_0_d0        |  out|   32|   ap_memory|     v85_1_2_0|         array|
|v85_1_2_1_address0  |  out|    9|   ap_memory|     v85_1_2_1|         array|
|v85_1_2_1_ce0       |  out|    1|   ap_memory|     v85_1_2_1|         array|
|v85_1_2_1_we0       |  out|    1|   ap_memory|     v85_1_2_1|         array|
|v85_1_2_1_d0        |  out|   32|   ap_memory|     v85_1_2_1|         array|
|v85_1_3_0_address0  |  out|    9|   ap_memory|     v85_1_3_0|         array|
|v85_1_3_0_ce0       |  out|    1|   ap_memory|     v85_1_3_0|         array|
|v85_1_3_0_we0       |  out|    1|   ap_memory|     v85_1_3_0|         array|
|v85_1_3_0_d0        |  out|   32|   ap_memory|     v85_1_3_0|         array|
|v85_1_3_1_address0  |  out|    9|   ap_memory|     v85_1_3_1|         array|
|v85_1_3_1_ce0       |  out|    1|   ap_memory|     v85_1_3_1|         array|
|v85_1_3_1_we0       |  out|    1|   ap_memory|     v85_1_3_1|         array|
|v85_1_3_1_d0        |  out|   32|   ap_memory|     v85_1_3_1|         array|
+--------------------+-----+-----+------------+--------------+--------------+

