rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/BitsCallOnVar/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/BitsCallOnVar/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/BitsCallOnVar/top.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/BitsCallOnVar/top.sv:1:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/BitsCallOnVar/top.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:3:19, endln:3:22
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_int_typespec: , line:6:14, endln:6:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_int_typespec: , line:18:14, endln:18:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_int_typespec: , line:24:14, endln:24:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_class_typespec: , line:34:21, endln:34:28
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:57:18, endln:57:21
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:60:14, endln:60:17
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:63:14, endln:63:17
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_int_typespec: , line:66:14, endln:66:17
        |vpiSigned:1
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:66:26, endln:66:29
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BitsCallOnVar/top.sv, line:1:1, endln:9:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiTypedef:
  \_struct_typespec: (dmi_t), line:2:12, endln:4:5
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BitsCallOnVar/top.sv, line:1:1, endln:9:10
    |vpiName:dmi_t
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BitsCallOnVar/top.sv, line:1:1, endln:9:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (data), line:3:20, endln:3:24
      |vpiParent:
      \_struct_typespec: (dmi_t), line:2:12, endln:4:5
      |vpiName:data
      |vpiTypespec:
      \_logic_typespec: , line:3:7, endln:3:19
        |vpiParent:
        \_typespec_member: (data), line:3:20, endln:3:24
        |vpiRange:
        \_range: , line:3:13, endln:3:19
          |vpiParent:
          \_logic_typespec: , line:3:7, endln:3:19
          |vpiLeftRange:
          \_constant: , line:3:14, endln:3:16
            |vpiParent:
            \_range: , line:3:13, endln:3:19
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:17, endln:3:18
            |vpiParent:
            \_range: , line:3:13, endln:3:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:UHDM-integration-tests/tests/BitsCallOnVar/top.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:19
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:1:32, endln:1:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BitsCallOnVar/top.sv, line:1:1, endln:9:10
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.dr_q), line:6:29, endln:6:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BitsCallOnVar/top.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_logic_typespec: , line:6:4, endln:6:44
      |vpiRange:
      \_range: , line:6:10, endln:6:28
        |vpiParent:
        \_logic_typespec: , line:6:4, endln:6:44
        |vpiLeftRange:
        \_operation: , line:6:11, endln:6:25
          |vpiParent:
          \_range: , line:6:10, endln:6:28
          |vpiOpType:11
          |vpiOperand:
          \_sys_func_call: ($bits), line:6:11, endln:6:23
            |vpiParent:
            \_operation: , line:6:11, endln:6:25
            |vpiArgument:
            \_ref_obj: (dmi_t), line:6:17, endln:6:22
              |vpiParent:
              \_sys_func_call: ($bits), line:6:11, endln:6:23
              |vpiName:dmi_t
            |vpiName:$bits
          |vpiOperand:
          \_constant: , line:6:24, endln:6:25
            |vpiParent:
            \_operation: , line:6:11, endln:6:25
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:26, endln:6:27
          |vpiParent:
          \_range: , line:6:10, endln:6:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:dr_q
    |vpiFullName:work@top.dr_q
    |vpiNetType:36
  |vpiPort:
  \_port: (o), line:1:32, endln:1:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BitsCallOnVar/top.sv, line:1:1, endln:9:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o.o), line:1:32, endln:1:33
      |vpiParent:
      \_port: (o), line:1:32, endln:1:33
      |vpiName:o
      |vpiFullName:work@top.o.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:32, endln:1:33
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:31
      |vpiRange:
      \_range: , line:1:25, endln:1:31
        |vpiParent:
        \_logic_typespec: , line:1:19, endln:1:31
        |vpiLeftRange:
        \_constant: , line:1:26, endln:1:28
          |vpiParent:
          \_range: , line:1:25, endln:1:31
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:29, endln:1:30
          |vpiParent:
          \_range: , line:1:25, endln:1:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:8:11, endln:8:36
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BitsCallOnVar/top.sv, line:1:1, endln:9:10
    |vpiRhs:
    \_part_select: dr_q (work@top.dr_q), line:8:15, endln:8:36
      |vpiParent:
      \_cont_assign: , line:8:11, endln:8:36
      |vpiName:dr_q
      |vpiFullName:work@top.dr_q
      |vpiDefName:dr_q
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_operation: , line:8:20, endln:8:33
        |vpiParent:
        \_part_select: dr_q (work@top.dr_q), line:8:15, endln:8:36
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:8:20, endln:8:31
          |vpiParent:
          \_operation: , line:8:20, endln:8:33
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:8:32, endln:8:33
          |vpiParent:
          \_operation: , line:8:20, endln:8:33
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:8:34, endln:8:35
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.o), line:8:11, endln:8:12
      |vpiParent:
      \_cont_assign: , line:8:11, endln:8:36
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:32, endln:1:33
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BitsCallOnVar/top.sv, line:1:1, endln:9:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.dr_q), line:6:29, endln:6:44
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BitsCallOnVar/top.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_logic_typespec: , line:6:4, endln:6:28
      |vpiParent:
      \_logic_var: (work@top.dr_q), line:6:29, endln:6:44
      |vpiRange:
      \_range: , line:6:10, endln:6:28
        |vpiParent:
        \_logic_typespec: , line:6:4, endln:6:28
        |vpiLeftRange:
        \_constant: , line:6:11, endln:6:23
          |vpiParent:
          \_range: , line:6:10, endln:6:28
          |vpiDecompile:31
          |vpiSize:64
          |INT:31
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:6:26, endln:6:27
          |vpiParent:
          \_range: , line:6:10, endln:6:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:dr_q
    |vpiFullName:work@top.dr_q
    |vpiVisibility:1
    |vpiExpr:
    \_constant: , line:6:36, endln:6:44
      |vpiParent:
      \_logic_var: (work@top.dr_q), line:6:29, endln:6:44
      |vpiDecompile:32'hABCD
      |vpiSize:32
      |HEX:ABCD
      |vpiConstType:5
    |vpiRange:
    \_range: , line:6:10, endln:6:28
      |vpiParent:
      \_logic_var: (work@top.dr_q), line:6:29, endln:6:44
      |vpiLeftRange:
      \_constant: , line:6:11, endln:6:23
        |vpiParent:
        \_range: , line:6:10, endln:6:28
        |vpiDecompile:31
        |vpiSize:64
        |INT:31
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:6:26, endln:6:27
        |vpiParent:
        \_range: , line:6:10, endln:6:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_struct_typespec: (dmi_t), line:2:12, endln:4:5
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.o), line:1:32, endln:1:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BitsCallOnVar/top.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_logic_typespec: , line:1:19, endln:1:31
      |vpiRange:
      \_range: , line:1:25, endln:1:31
        |vpiParent:
        \_logic_typespec: , line:1:19, endln:1:31
        |vpiLeftRange:
        \_constant: , line:1:26, endln:1:28
          |vpiParent:
          \_range: , line:1:25, endln:1:31
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:29, endln:1:30
          |vpiParent:
          \_range: , line:1:25, endln:1:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:1:32, endln:1:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/BitsCallOnVar/top.sv, line:1:1, endln:9:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:1:32, endln:1:33
      |vpiParent:
      \_port: (o), line:1:32, endln:1:33
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:32, endln:1:33
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:31
      |vpiRange:
      \_range: , line:1:25, endln:1:31
        |vpiParent:
        \_logic_typespec: , line:1:19, endln:1:31
        |vpiLeftRange:
        \_constant: , line:1:26, endln:1:28
          |vpiParent:
          \_range: , line:1:25, endln:1:31
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:29, endln:1:30
          |vpiParent:
          \_range: , line:1:25, endln:1:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:8:11, endln:8:36
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'dmi_t' of type 'struct_typespec'
      Object 'data' of type 'typespec_member'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o' of type 'logic_net'
    Object 'dr_q' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'operation'
            Object '$bits' of type 'sys_func_call'
              Object 'dmi_t' of type 'ref_obj'
            Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'operation'
          Object '$bits' of type 'sys_func_call'
            Object 'dmi_t' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'constant'
  Object 'work@top' of type 'module_inst'
    Object 'o' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'o' of type 'ref_obj'
      Object 'dr_q' of type 'part_select'
        Object '' of type 'operation'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'dr_q' of type 'logic_var'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'constant'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:1.1-9.10> str='\top'
      AST_TYPEDEF <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:2.12-4.5> str='\dmi_t'
        AST_STRUCT <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:2.12-4.5> basic_prep
          AST_STRUCT_ITEM <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:3.20-3.24> str='data' logic basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:1.32-1.33> str='\o' output logic port=1 multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:1.25-1.31> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:6.29-6.44> str='\dr_q' logic
        AST_RANGE <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:6.10-6.28>
          AST_CONSTANT <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:8.11-8.36>
        AST_IDENTIFIER <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:8.11-8.12> str='\o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:8.15-8.36>
          AST_RANGE <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:8.15-8.36>
            AST_SUB <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:8.20-8.33>
              AST_CONSTANT <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0> bits='00000000000000000000000000100000'(32) signed range=[31:0] int=32
              AST_CONSTANT <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_INITIAL <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0>
        AST_BLOCK <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0>
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0>
            AST_IDENTIFIER <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0> str='\dr_q'
            AST_CONSTANT <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0> bits='00000000000000001010101111001101'(32) range=[31:0] int=43981
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top(o);
      output [31:0] o;
      wire [31:0] dr_q;
      /** AST_TYPEDEF **/
      assign o = [(32)-(1):0];
      initial
        dr_q = 43981;
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:1.1-9.10> str='\top' basic_prep
      AST_TYPEDEF <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:2.12-4.5> str='\dmi_t' basic_prep
        AST_STRUCT <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:2.12-4.5> basic_prep
          AST_STRUCT_ITEM <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:3.20-3.24> str='data' logic basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:1.32-1.33> str='\o' output logic basic_prep port=1 range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:1.25-1.31> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:6.29-6.44> str='\dr_q' logic reg basic_prep range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:6.10-6.28> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:8.11-8.36> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:8.11-8.12> str='\o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:8.15-8.36> basic_prep
          AST_RANGE <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:8.15-8.36> basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:8.20-8.33> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_INITIAL <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0> basic_prep
        AST_BLOCK <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0> basic_prep
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0> str='\dr_q' basic_prep
            AST_CONSTANT <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0> bits='00000000000000001010101111001101'(32) basic_prep range=[31:0] int=43981
      AST_AUTOWIRE <UHDM-integration-tests/tests/BitsCallOnVar/top.sv:0.0-0.0> basic_prep
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top(o);
      output [31:0] o;
      reg [31:0] dr_q;
      /** AST_AUTOWIRE **/
      /** AST_TYPEDEF **/
      assign o = [31:0];
      initial
        dr_q = 43981;
    endmodule
