(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param15 = (((8'ha3) ? (((8'ha7) ? (8'h9c) : (8'ha5)) ? (~^(8'ha2)) : (^~(8'ha4))) : (((8'had) != (8'ha5)) ? (&(8'h9d)) : ((8'ha9) ? (8'ha5) : (8'ha6)))) ? (^~(((8'ha5) - (8'hab)) == (8'ha8))) : (^(((8'haf) | (8'hac)) - ((8'ha0) ? (8'ha7) : (8'ha7))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h4f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h2):(1'h0)] wire3;
  input wire signed [(3'h5):(1'h0)] wire2;
  input wire [(4'h8):(1'h0)] wire1;
  input wire signed [(3'h6):(1'h0)] wire0;
  wire signed [(2'h2):(1'h0)] wire14;
  wire signed [(2'h2):(1'h0)] wire13;
  wire [(3'h4):(1'h0)] wire12;
  wire [(4'hb):(1'h0)] wire11;
  wire signed [(3'h5):(1'h0)] wire10;
  wire [(4'h8):(1'h0)] wire9;
  wire [(3'h7):(1'h0)] wire7;
  wire signed [(4'ha):(1'h0)] wire6;
  wire signed [(4'ha):(1'h0)] wire5;
  wire [(4'h8):(1'h0)] wire4;
  reg signed [(4'hb):(1'h0)] reg8 = (1'h0);
  assign y = {wire14,
                 wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg8,
                 (1'h0)};
  assign wire4 = $unsigned(($signed((wire2 < wire1)) & wire0[(3'h6):(3'h5)]));
  assign wire5 = (!(8'hac));
  assign wire6 = $signed($signed((((8'h9c) <<< wire2) ? {wire1} : wire5)));
  assign wire7 = $signed($signed(((wire4 ? wire3 : wire2) ?
                     (8'ha9) : (|wire5))));
  always
    @(posedge clk) begin
      reg8 <= ($signed({{wire6}}) ?
          {($signed(wire0) ? wire7[(3'h6):(3'h6)] : (wire6 >= wire3))} : wire0);
    end
  assign wire9 = wire7[(2'h3):(1'h1)];
  assign wire10 = $unsigned((~|($signed(wire3) != wire7)));
  assign wire11 = $signed((8'ha5));
  assign wire12 = $signed((((^~wire2) > {wire2}) ?
                      $unsigned(wire2[(1'h0):(1'h0)]) : {reg8[(3'h5):(3'h4)]}));
  assign wire13 = ($signed($unsigned($signed(wire1))) ?
                      $unsigned(wire1) : $signed((~|(|wire3))));
  assign wire14 = ((8'haa) ? wire7[(2'h2):(1'h0)] : wire6[(4'h8):(2'h3)]);
endmodule