// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "04/20/2023 14:33:54"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Aula8_2 (
	CLOCK_50,
	FPGA_RESET_N,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	PC_OUT);
input 	CLOCK_50;
input 	FPGA_RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[8:0] PC_OUT;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PC_OUT[0]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[1]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[2]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[3]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[4]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[5]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[6]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[7]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[8]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \CPU|incrementaPC|Add0~2 ;
wire \CPU|incrementaPC|Add0~5_sumout ;
wire \CPU|incrementaPC|Add0~14 ;
wire \CPU|incrementaPC|Add0~18 ;
wire \CPU|incrementaPC|Add0~21_sumout ;
wire \CPU|MUX_JMP|saida_MUX[5]~4_combout ;
wire \CPU|incrementaPC|Add0~22 ;
wire \CPU|incrementaPC|Add0~25_sumout ;
wire \CPU|incrementaPC|Add0~26 ;
wire \CPU|incrementaPC|Add0~29_sumout ;
wire \CPU|incrementaPC|Add0~30 ;
wire \CPU|incrementaPC|Add0~33_sumout ;
wire \CPU|PC|DOUT[8]~DUPLICATE_q ;
wire \ROM|memROM~1_combout ;
wire \CPU|MUX_JMP|saida_MUX[1]~1_combout ;
wire \CPU|PC|DOUT[1]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~6 ;
wire \CPU|incrementaPC|Add0~9_sumout ;
wire \CPU|MUX_JMP|saida_MUX[2]~2_combout ;
wire \CPU|PC|DOUT[2]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~10 ;
wire \CPU|incrementaPC|Add0~13_sumout ;
wire \CPU|PC|DOUT[3]~DUPLICATE_q ;
wire \ROM|memROM~2_combout ;
wire \CPU|incrementaPC|Add0~1_sumout ;
wire \CPU|MUX_JMP|saida_MUX[0]~0_combout ;
wire \CPU|PC|DOUT[0]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~17_sumout ;
wire \CPU|MUX_JMP|saida_MUX[4]~3_combout ;
wire \CPU|PC|DOUT[4]~DUPLICATE_q ;
wire \ROM|memROM~0_combout ;
wire \hab_sw_07~1_combout ;
wire \ROM|memROM~4_combout ;
wire \KEY[0]~input_o ;
wire \ROM|memROM~5_combout ;
wire \KEY[2]~input_o ;
wire \ROM|memROM~6_combout ;
wire \ROM|memROM~3_combout ;
wire \data_in[0]~1_combout ;
wire \SW[0]~input_o ;
wire \data_in[0]~6_combout ;
wire \FPGA_RESET_N~input_o ;
wire \data_in[0]~5_combout ;
wire \data_in[0]~3_combout ;
wire \KEY[3]~input_o ;
wire \SW[9]~input_o ;
wire \data_in[0]~0_combout ;
wire \SW[8]~input_o ;
wire \KEY[1]~input_o ;
wire \data_in[0]~2_combout ;
wire \data_in[0]~4_combout ;
wire \CPU|ULA|Add1~34_cout ;
wire \CPU|ULA|Add1~1_sumout ;
wire \CPU|DECODER|saida~0_combout ;
wire \CPU|ULA|saida[0]~0_combout ;
wire \hab_sw_07~0_combout ;
wire \hab_reg_HEX0~0_combout ;
wire \hab_reg_LEDR~0_combout ;
wire \SW[1]~input_o ;
wire \CPU|MUX1|saida_MUX[1]~0_combout ;
wire \CPU|ULA|Add1~2 ;
wire \CPU|ULA|Add1~5_sumout ;
wire \CPU|ULA|saida[1]~1_combout ;
wire \SW[2]~input_o ;
wire \CPU|MUX1|saida_MUX[2]~1_combout ;
wire \CPU|ULA|Add1~6 ;
wire \CPU|ULA|Add1~9_sumout ;
wire \CPU|ULA|saida[2]~2_combout ;
wire \hab_sw_07~2_combout ;
wire \SW[3]~input_o ;
wire \CPU|ULA|Add1~10 ;
wire \CPU|ULA|Add1~13_sumout ;
wire \CPU|ULA|saida[3]~3_combout ;
wire \SW[4]~input_o ;
wire \CPU|ULA|Add1~14 ;
wire \CPU|ULA|Add1~17_sumout ;
wire \CPU|ULA|saida[4]~4_combout ;
wire \SW[5]~input_o ;
wire \CPU|ULA|Add1~18 ;
wire \CPU|ULA|Add1~21_sumout ;
wire \CPU|ULA|saida[5]~5_combout ;
wire \SW[6]~input_o ;
wire \CPU|ULA|Add1~22 ;
wire \CPU|ULA|Add1~25_sumout ;
wire \CPU|ULA|saida[6]~6_combout ;
wire \SW[7]~input_o ;
wire \CPU|ULA|Add1~26 ;
wire \CPU|ULA|Add1~29_sumout ;
wire \CPU|ULA|saida[7]~7_combout ;
wire \hab_ff_LED8~0_combout ;
wire \FF_8|DOUT~0_combout ;
wire \FF_8|DOUT~q ;
wire \hab_ff_LED9~0_combout ;
wire \FF_9|DOUT~0_combout ;
wire \FF_9|DOUT~q ;
wire \hab_reg_HEX0~1_combout ;
wire \HEX_0|rascSaida7seg[0]~0_combout ;
wire \HEX_0|rascSaida7seg[1]~1_combout ;
wire \HEX_0|rascSaida7seg[2]~2_combout ;
wire \HEX_0|rascSaida7seg[3]~3_combout ;
wire \HEX_0|rascSaida7seg[4]~4_combout ;
wire \HEX_0|rascSaida7seg[5]~5_combout ;
wire \HEX_0|rascSaida7seg[6]~6_combout ;
wire \REG_HEX_1|DOUT[3]~feeder_combout ;
wire \hab_reg_HEX1~0_combout ;
wire \HEX_1|rascSaida7seg[0]~0_combout ;
wire \HEX_1|rascSaida7seg[1]~1_combout ;
wire \HEX_1|rascSaida7seg[2]~2_combout ;
wire \HEX_1|rascSaida7seg[3]~3_combout ;
wire \HEX_1|rascSaida7seg[4]~4_combout ;
wire \HEX_1|rascSaida7seg[5]~5_combout ;
wire \HEX_1|rascSaida7seg[6]~6_combout ;
wire \REG_HEX_2|DOUT[2]~feeder_combout ;
wire \hab_reg_HEX2~0_combout ;
wire \HEX_2|rascSaida7seg[0]~0_combout ;
wire \HEX_2|rascSaida7seg[1]~1_combout ;
wire \HEX_2|rascSaida7seg[2]~2_combout ;
wire \HEX_2|rascSaida7seg[3]~3_combout ;
wire \HEX_2|rascSaida7seg[4]~4_combout ;
wire \HEX_2|rascSaida7seg[5]~5_combout ;
wire \HEX_2|rascSaida7seg[6]~6_combout ;
wire \hab_reg_HEX3~0_combout ;
wire \HEX_3|rascSaida7seg[0]~0_combout ;
wire \HEX_3|rascSaida7seg[1]~1_combout ;
wire \HEX_3|rascSaida7seg[2]~2_combout ;
wire \HEX_3|rascSaida7seg[3]~3_combout ;
wire \HEX_3|rascSaida7seg[4]~4_combout ;
wire \HEX_3|rascSaida7seg[5]~5_combout ;
wire \HEX_3|rascSaida7seg[6]~6_combout ;
wire \hab_reg_HEX5~0_combout ;
wire \hab_reg_HEX4~0_combout ;
wire \HEX_4|rascSaida7seg[0]~0_combout ;
wire \HEX_4|rascSaida7seg[1]~1_combout ;
wire \HEX_4|rascSaida7seg[2]~2_combout ;
wire \HEX_4|rascSaida7seg[3]~3_combout ;
wire \HEX_4|rascSaida7seg[4]~4_combout ;
wire \HEX_4|rascSaida7seg[5]~5_combout ;
wire \HEX_4|rascSaida7seg[6]~6_combout ;
wire \hab_reg_HEX5~combout ;
wire \REG_HEX_5|DOUT[2]~feeder_combout ;
wire \HEX_5|rascSaida7seg[0]~0_combout ;
wire \HEX_5|rascSaida7seg[1]~1_combout ;
wire \HEX_5|rascSaida7seg[2]~2_combout ;
wire \HEX_5|rascSaida7seg[3]~3_combout ;
wire \HEX_5|rascSaida7seg[4]~4_combout ;
wire \HEX_5|rascSaida7seg[5]~5_combout ;
wire \HEX_5|rascSaida7seg[6]~6_combout ;
wire \CPU|PC|DOUT[6]~DUPLICATE_q ;
wire [3:0] \REG_HEX_5|DOUT ;
wire [8:0] \CPU|PC|DOUT ;
wire [3:0] \REG_HEX_4|DOUT ;
wire [3:0] \REG_HEX_2|DOUT ;
wire [3:0] \REG_HEX_3|DOUT ;
wire [7:0] \CPU|REGA|DOUT ;
wire [7:0] \REG_LEDR|DOUT ;
wire [3:0] \REG_HEX_0|DOUT ;
wire [3:0] \REG_HEX_1|DOUT ;


// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\REG_LEDR|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\REG_LEDR|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\REG_LEDR|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\REG_LEDR|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\REG_LEDR|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\REG_LEDR|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\REG_LEDR|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\REG_LEDR|DOUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(\FF_8|DOUT~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(\FF_9|DOUT~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\HEX_0|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\HEX_0|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\HEX_0|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\HEX_0|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\HEX_0|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\HEX_0|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\HEX_0|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\HEX_1|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\HEX_1|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\HEX_1|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\HEX_1|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\HEX_1|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\HEX_1|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(\HEX_1|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\HEX_2|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\HEX_2|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\HEX_2|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\HEX_2|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\HEX_2|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\HEX_2|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(\HEX_2|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\HEX_3|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\HEX_3|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\HEX_3|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\HEX_3|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\HEX_3|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\HEX_3|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(\HEX_3|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\HEX_4|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\HEX_4|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\HEX_4|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\HEX_4|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\HEX_4|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\HEX_4|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(\HEX_4|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\HEX_5|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\HEX_5|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\HEX_5|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\HEX_5|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\HEX_5|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\HEX_5|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(\HEX_5|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N79
cyclonev_io_obuf \PC_OUT[0]~output (
	.i(\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[0]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[0]~output .bus_hold = "false";
defparam \PC_OUT[0]~output .open_drain_output = "false";
defparam \PC_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N45
cyclonev_io_obuf \PC_OUT[1]~output (
	.i(\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[1]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[1]~output .bus_hold = "false";
defparam \PC_OUT[1]~output .open_drain_output = "false";
defparam \PC_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \PC_OUT[2]~output (
	.i(\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[2]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[2]~output .bus_hold = "false";
defparam \PC_OUT[2]~output .open_drain_output = "false";
defparam \PC_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N96
cyclonev_io_obuf \PC_OUT[3]~output (
	.i(\CPU|PC|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[3]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[3]~output .bus_hold = "false";
defparam \PC_OUT[3]~output .open_drain_output = "false";
defparam \PC_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \PC_OUT[4]~output (
	.i(\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[4]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[4]~output .bus_hold = "false";
defparam \PC_OUT[4]~output .open_drain_output = "false";
defparam \PC_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N39
cyclonev_io_obuf \PC_OUT[5]~output (
	.i(\CPU|PC|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[5]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[5]~output .bus_hold = "false";
defparam \PC_OUT[5]~output .open_drain_output = "false";
defparam \PC_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N56
cyclonev_io_obuf \PC_OUT[6]~output (
	.i(\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[6]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[6]~output .bus_hold = "false";
defparam \PC_OUT[6]~output .open_drain_output = "false";
defparam \PC_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N22
cyclonev_io_obuf \PC_OUT[7]~output (
	.i(\CPU|PC|DOUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[7]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[7]~output .bus_hold = "false";
defparam \PC_OUT[7]~output .open_drain_output = "false";
defparam \PC_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N39
cyclonev_io_obuf \PC_OUT[8]~output (
	.i(\CPU|PC|DOUT [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[8]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[8]~output .bus_hold = "false";
defparam \PC_OUT[8]~output .open_drain_output = "false";
defparam \PC_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X36_Y5_N40
dffeas \CPU|PC|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N43
dffeas \CPU|PC|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX_JMP|saida_MUX[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \CPU|incrementaPC|Add0~1 (
// Equation(s):
// \CPU|incrementaPC|Add0~1_sumout  = SUM(( \CPU|PC|DOUT[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \CPU|incrementaPC|Add0~2  = CARRY(( \CPU|PC|DOUT[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~1_sumout ),
	.cout(\CPU|incrementaPC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~1 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \CPU|incrementaPC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N33
cyclonev_lcell_comb \CPU|incrementaPC|Add0~5 (
// Equation(s):
// \CPU|incrementaPC|Add0~5_sumout  = SUM(( \CPU|PC|DOUT[1]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~2  ))
// \CPU|incrementaPC|Add0~6  = CARRY(( \CPU|PC|DOUT[1]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~5_sumout ),
	.cout(\CPU|incrementaPC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~5 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N39
cyclonev_lcell_comb \CPU|incrementaPC|Add0~13 (
// Equation(s):
// \CPU|incrementaPC|Add0~13_sumout  = SUM(( \CPU|PC|DOUT [3] ) + ( GND ) + ( \CPU|incrementaPC|Add0~10  ))
// \CPU|incrementaPC|Add0~14  = CARRY(( \CPU|PC|DOUT [3] ) + ( GND ) + ( \CPU|incrementaPC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~13_sumout ),
	.cout(\CPU|incrementaPC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~13 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \CPU|incrementaPC|Add0~17 (
// Equation(s):
// \CPU|incrementaPC|Add0~17_sumout  = SUM(( \CPU|PC|DOUT[4]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~14  ))
// \CPU|incrementaPC|Add0~18  = CARRY(( \CPU|PC|DOUT[4]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~17_sumout ),
	.cout(\CPU|incrementaPC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~17 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N45
cyclonev_lcell_comb \CPU|incrementaPC|Add0~21 (
// Equation(s):
// \CPU|incrementaPC|Add0~21_sumout  = SUM(( \CPU|PC|DOUT [5] ) + ( GND ) + ( \CPU|incrementaPC|Add0~18  ))
// \CPU|incrementaPC|Add0~22  = CARRY(( \CPU|PC|DOUT [5] ) + ( GND ) + ( \CPU|incrementaPC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~21_sumout ),
	.cout(\CPU|incrementaPC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~21 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N24
cyclonev_lcell_comb \CPU|MUX_JMP|saida_MUX[5]~4 (
// Equation(s):
// \CPU|MUX_JMP|saida_MUX[5]~4_combout  = ( \CPU|incrementaPC|Add0~21_sumout  & ( (!\ROM|memROM~2_combout ) # (((!\ROM|memROM~1_combout ) # (!\CPU|PC|DOUT [4])) # (\CPU|PC|DOUT[0]~DUPLICATE_q )) ) )

	.dataa(!\ROM|memROM~2_combout ),
	.datab(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\CPU|PC|DOUT [4]),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX_JMP|saida_MUX[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX_JMP|saida_MUX[5]~4 .extended_lut = "off";
defparam \CPU|MUX_JMP|saida_MUX[5]~4 .lut_mask = 64'h00000000FFFBFFFB;
defparam \CPU|MUX_JMP|saida_MUX[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N17
dffeas \CPU|PC|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|MUX_JMP|saida_MUX[5]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_lcell_comb \CPU|incrementaPC|Add0~25 (
// Equation(s):
// \CPU|incrementaPC|Add0~25_sumout  = SUM(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementaPC|Add0~22  ))
// \CPU|incrementaPC|Add0~26  = CARRY(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementaPC|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~25_sumout ),
	.cout(\CPU|incrementaPC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~25 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N50
dffeas \CPU|PC|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N51
cyclonev_lcell_comb \CPU|incrementaPC|Add0~29 (
// Equation(s):
// \CPU|incrementaPC|Add0~29_sumout  = SUM(( \CPU|PC|DOUT [7] ) + ( GND ) + ( \CPU|incrementaPC|Add0~26  ))
// \CPU|incrementaPC|Add0~30  = CARRY(( \CPU|PC|DOUT [7] ) + ( GND ) + ( \CPU|incrementaPC|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~29_sumout ),
	.cout(\CPU|incrementaPC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~29 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N53
dffeas \CPU|PC|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N55
dffeas \CPU|PC|DOUT[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_lcell_comb \CPU|incrementaPC|Add0~33 (
// Equation(s):
// \CPU|incrementaPC|Add0~33_sumout  = SUM(( \CPU|PC|DOUT [8] ) + ( GND ) + ( \CPU|incrementaPC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~33 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N56
dffeas \CPU|PC|DOUT[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N57
cyclonev_lcell_comb \ROM|memROM~1 (
// Equation(s):
// \ROM|memROM~1_combout  = ( !\CPU|PC|DOUT[8]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [6] & !\CPU|PC|DOUT [7])) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [5]),
	.datac(!\CPU|PC|DOUT [6]),
	.datad(!\CPU|PC|DOUT [7]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~1 .extended_lut = "off";
defparam \ROM|memROM~1 .lut_mask = 64'hC000C00000000000;
defparam \ROM|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N18
cyclonev_lcell_comb \CPU|MUX_JMP|saida_MUX[1]~1 (
// Equation(s):
// \CPU|MUX_JMP|saida_MUX[1]~1_combout  = ( \ROM|memROM~1_combout  & ( (\CPU|incrementaPC|Add0~5_sumout  & ((!\CPU|PC|DOUT[4]~DUPLICATE_q ) # ((!\ROM|memROM~2_combout ) # (\CPU|PC|DOUT[0]~DUPLICATE_q )))) ) ) # ( !\ROM|memROM~1_combout  & ( 
// \CPU|incrementaPC|Add0~5_sumout  ) )

	.dataa(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\CPU|incrementaPC|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX_JMP|saida_MUX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX_JMP|saida_MUX[1]~1 .extended_lut = "off";
defparam \CPU|MUX_JMP|saida_MUX[1]~1 .lut_mask = 64'h00FF00FF00FB00FB;
defparam \CPU|MUX_JMP|saida_MUX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N19
dffeas \CPU|PC|DOUT[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX_JMP|saida_MUX[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N36
cyclonev_lcell_comb \CPU|incrementaPC|Add0~9 (
// Equation(s):
// \CPU|incrementaPC|Add0~9_sumout  = SUM(( \CPU|PC|DOUT[2]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~6  ))
// \CPU|incrementaPC|Add0~10  = CARRY(( \CPU|PC|DOUT[2]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~9_sumout ),
	.cout(\CPU|incrementaPC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~9 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N27
cyclonev_lcell_comb \CPU|MUX_JMP|saida_MUX[2]~2 (
// Equation(s):
// \CPU|MUX_JMP|saida_MUX[2]~2_combout  = ( \ROM|memROM~1_combout  & ( (\CPU|incrementaPC|Add0~9_sumout  & ((!\ROM|memROM~2_combout ) # ((!\CPU|PC|DOUT [4]) # (\CPU|PC|DOUT[0]~DUPLICATE_q )))) ) ) # ( !\ROM|memROM~1_combout  & ( 
// \CPU|incrementaPC|Add0~9_sumout  ) )

	.dataa(!\ROM|memROM~2_combout ),
	.datab(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\CPU|incrementaPC|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX_JMP|saida_MUX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX_JMP|saida_MUX[2]~2 .extended_lut = "off";
defparam \CPU|MUX_JMP|saida_MUX[2]~2 .lut_mask = 64'h00FF00FF00FB00FB;
defparam \CPU|MUX_JMP|saida_MUX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N29
dffeas \CPU|PC|DOUT[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX_JMP|saida_MUX[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N41
dffeas \CPU|PC|DOUT[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N57
cyclonev_lcell_comb \ROM|memROM~2 (
// Equation(s):
// \ROM|memROM~2_combout  = ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & !\CPU|PC|DOUT[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~2 .extended_lut = "off";
defparam \ROM|memROM~2 .lut_mask = 64'hF000F00000000000;
defparam \ROM|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N16
dffeas \CPU|PC|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX_JMP|saida_MUX[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N15
cyclonev_lcell_comb \CPU|MUX_JMP|saida_MUX[0]~0 (
// Equation(s):
// \CPU|MUX_JMP|saida_MUX[0]~0_combout  = ( \ROM|memROM~1_combout  & ( (\CPU|incrementaPC|Add0~1_sumout  & ((!\ROM|memROM~2_combout ) # ((!\CPU|PC|DOUT [4]) # (\CPU|PC|DOUT [0])))) ) ) # ( !\ROM|memROM~1_combout  & ( \CPU|incrementaPC|Add0~1_sumout  ) )

	.dataa(!\ROM|memROM~2_combout ),
	.datab(!\CPU|PC|DOUT [4]),
	.datac(!\CPU|incrementaPC|Add0~1_sumout ),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX_JMP|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX_JMP|saida_MUX[0]~0 .extended_lut = "off";
defparam \CPU|MUX_JMP|saida_MUX[0]~0 .lut_mask = 64'h0F0F0F0F0E0F0E0F;
defparam \CPU|MUX_JMP|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N17
dffeas \CPU|PC|DOUT[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX_JMP|saida_MUX[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N42
cyclonev_lcell_comb \CPU|MUX_JMP|saida_MUX[4]~3 (
// Equation(s):
// \CPU|MUX_JMP|saida_MUX[4]~3_combout  = ( \ROM|memROM~1_combout  & ( (\CPU|incrementaPC|Add0~17_sumout  & (((!\ROM|memROM~2_combout ) # (!\CPU|PC|DOUT [4])) # (\CPU|PC|DOUT[0]~DUPLICATE_q ))) ) ) # ( !\ROM|memROM~1_combout  & ( 
// \CPU|incrementaPC|Add0~17_sumout  ) )

	.dataa(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\CPU|incrementaPC|Add0~17_sumout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\CPU|PC|DOUT [4]),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX_JMP|saida_MUX[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX_JMP|saida_MUX[4]~3 .extended_lut = "off";
defparam \CPU|MUX_JMP|saida_MUX[4]~3 .lut_mask = 64'h3333333333313331;
defparam \CPU|MUX_JMP|saida_MUX[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N44
dffeas \CPU|PC|DOUT[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX_JMP|saida_MUX[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N28
dffeas \CPU|PC|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX_JMP|saida_MUX[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N20
dffeas \CPU|PC|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX_JMP|saida_MUX[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N39
cyclonev_lcell_comb \ROM|memROM~0 (
// Equation(s):
// \ROM|memROM~0_combout  = ( \CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT[0]~DUPLICATE_q  & (\CPU|PC|DOUT [2] & \CPU|PC|DOUT [1])) # (\CPU|PC|DOUT[0]~DUPLICATE_q  & (!\CPU|PC|DOUT [2])) ) )

	.dataa(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(!\CPU|PC|DOUT [1]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~0 .extended_lut = "off";
defparam \ROM|memROM~0 .lut_mask = 64'h00000000505A505A;
defparam \ROM|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N21
cyclonev_lcell_comb \hab_sw_07~1 (
// Equation(s):
// \hab_sw_07~1_combout  = ( \ROM|memROM~1_combout  & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q  & (!\ROM|memROM~0_combout  & !\CPU|PC|DOUT[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_sw_07~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hab_sw_07~1 .extended_lut = "off";
defparam \hab_sw_07~1 .lut_mask = 64'h00000000C000C000;
defparam \hab_sw_07~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N3
cyclonev_lcell_comb \ROM|memROM~4 (
// Equation(s):
// \ROM|memROM~4_combout  = ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT[0]~DUPLICATE_q  & \CPU|PC|DOUT[2]~DUPLICATE_q )) # (\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT[0]~DUPLICATE_q  $ (\CPU|PC|DOUT[2]~DUPLICATE_q ))) ) ) # ( 
// !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( (\CPU|PC|DOUT[2]~DUPLICATE_q  & ((!\CPU|PC|DOUT [1]) # (\CPU|PC|DOUT[0]~DUPLICATE_q ))) ) )

	.dataa(!\CPU|PC|DOUT [1]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~4 .extended_lut = "off";
defparam \ROM|memROM~4 .lut_mask = 64'h00AF00AF50A550A5;
defparam \ROM|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N51
cyclonev_lcell_comb \ROM|memROM~5 (
// Equation(s):
// \ROM|memROM~5_combout  = ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (\CPU|PC|DOUT[0]~DUPLICATE_q  & \CPU|PC|DOUT[2]~DUPLICATE_q ) ) ) # ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[0]~DUPLICATE_q  & ((!\CPU|PC|DOUT [1]) # (!\CPU|PC|DOUT[2]~DUPLICATE_q ))) ) 
// )

	.dataa(!\CPU|PC|DOUT [1]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~5 .extended_lut = "off";
defparam \ROM|memROM~5 .lut_mask = 64'hF0A0F0A0000F000F;
defparam \ROM|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N21
cyclonev_lcell_comb \ROM|memROM~6 (
// Equation(s):
// \ROM|memROM~6_combout  = ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  $ (((\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT[2]~DUPLICATE_q ))) ) ) # ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( (\CPU|PC|DOUT[1]~DUPLICATE_q  & 
// ((!\CPU|PC|DOUT[2]~DUPLICATE_q ) # (\CPU|PC|DOUT[0]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~6 .extended_lut = "off";
defparam \ROM|memROM~6 .lut_mask = 64'h0F030F03C3F0C3F0;
defparam \ROM|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \ROM|memROM~3 (
// Equation(s):
// \ROM|memROM~3_combout  = ( !\CPU|PC|DOUT[8]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT[4]~DUPLICATE_q  & (!\CPU|PC|DOUT [5] & !\CPU|PC|DOUT [7]))) ) )

	.dataa(!\CPU|PC|DOUT [6]),
	.datab(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [5]),
	.datad(!\CPU|PC|DOUT [7]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~3 .extended_lut = "off";
defparam \ROM|memROM~3 .lut_mask = 64'h8000800000000000;
defparam \ROM|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N6
cyclonev_lcell_comb \data_in[0]~1 (
// Equation(s):
// \data_in[0]~1_combout  = ( !\ROM|memROM~6_combout  & ( \ROM|memROM~3_combout  & ( (!\ROM|memROM~5_combout  & ((!\ROM|memROM~4_combout  & (\KEY[0]~input_o )) # (\ROM|memROM~4_combout  & ((\KEY[2]~input_o ))))) ) ) )

	.dataa(!\ROM|memROM~4_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\ROM|memROM~5_combout ),
	.datad(!\KEY[2]~input_o ),
	.datae(!\ROM|memROM~6_combout ),
	.dataf(!\ROM|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in[0]~1 .extended_lut = "off";
defparam \data_in[0]~1 .lut_mask = 64'h0000000020700000;
defparam \data_in[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N45
cyclonev_lcell_comb \data_in[0]~6 (
// Equation(s):
// \data_in[0]~6_combout  = ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( (\SW[0]~input_o  & !\CPU|PC|DOUT[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in[0]~6 .extended_lut = "off";
defparam \data_in[0]~6 .lut_mask = 64'h0F000F0000000000;
defparam \data_in[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \FPGA_RESET_N~input (
	.i(FPGA_RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_RESET_N~input_o ));
// synopsys translate_off
defparam \FPGA_RESET_N~input .bus_hold = "false";
defparam \FPGA_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \data_in[0]~5 (
// Equation(s):
// \data_in[0]~5_combout  = ( !\ROM|memROM~0_combout  & ( \ROM|memROM~5_combout  & ( (!\CPU|PC|DOUT[0]~DUPLICATE_q  & (\SW[0]~input_o  & !\CPU|PC|DOUT[4]~DUPLICATE_q )) ) ) ) # ( \ROM|memROM~0_combout  & ( !\ROM|memROM~5_combout  & ( 
// (!\CPU|PC|DOUT[0]~DUPLICATE_q  & (\FPGA_RESET_N~input_o  & !\CPU|PC|DOUT[4]~DUPLICATE_q )) ) ) )

	.dataa(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\SW[0]~input_o ),
	.datac(!\FPGA_RESET_N~input_o ),
	.datad(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\ROM|memROM~0_combout ),
	.dataf(!\ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in[0]~5 .extended_lut = "off";
defparam \data_in[0]~5 .lut_mask = 64'h00000A0022000000;
defparam \data_in[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \data_in[0]~3 (
// Equation(s):
// \data_in[0]~3_combout  = ( \ROM|memROM~6_combout  & ( \data_in[0]~5_combout  & ( (!\ROM|memROM~3_combout  & (\data_in[0]~6_combout  & \ROM|memROM~1_combout )) ) ) ) # ( !\ROM|memROM~6_combout  & ( \data_in[0]~5_combout  & ( (\ROM|memROM~1_combout  & 
// ((!\ROM|memROM~3_combout  & (\data_in[0]~6_combout )) # (\ROM|memROM~3_combout  & ((!\ROM|memROM~4_combout ))))) ) ) ) # ( \ROM|memROM~6_combout  & ( !\data_in[0]~5_combout  & ( (!\ROM|memROM~3_combout  & (\data_in[0]~6_combout  & \ROM|memROM~1_combout )) 
// ) ) ) # ( !\ROM|memROM~6_combout  & ( !\data_in[0]~5_combout  & ( (!\ROM|memROM~3_combout  & (\data_in[0]~6_combout  & \ROM|memROM~1_combout )) ) ) )

	.dataa(!\ROM|memROM~3_combout ),
	.datab(!\data_in[0]~6_combout ),
	.datac(!\ROM|memROM~4_combout ),
	.datad(!\ROM|memROM~1_combout ),
	.datae(!\ROM|memROM~6_combout ),
	.dataf(!\data_in[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in[0]~3 .extended_lut = "off";
defparam \data_in[0]~3 .lut_mask = 64'h0022002200720022;
defparam \data_in[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N3
cyclonev_lcell_comb \data_in[0]~0 (
// Equation(s):
// \data_in[0]~0_combout  = ( \ROM|memROM~4_combout  & ( \ROM|memROM~3_combout  & ( (!\ROM|memROM~6_combout  & (((\SW[9]~input_o  & \ROM|memROM~5_combout )))) # (\ROM|memROM~6_combout  & (\KEY[3]~input_o  & ((!\ROM|memROM~5_combout )))) ) ) )

	.dataa(!\ROM|memROM~6_combout ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\SW[9]~input_o ),
	.datad(!\ROM|memROM~5_combout ),
	.datae(!\ROM|memROM~4_combout ),
	.dataf(!\ROM|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in[0]~0 .extended_lut = "off";
defparam \data_in[0]~0 .lut_mask = 64'h000000000000110A;
defparam \data_in[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N39
cyclonev_lcell_comb \data_in[0]~2 (
// Equation(s):
// \data_in[0]~2_combout  = ( \ROM|memROM~6_combout  & ( \ROM|memROM~3_combout  & ( (!\ROM|memROM~4_combout  & ((!\ROM|memROM~5_combout  & ((\KEY[1]~input_o ))) # (\ROM|memROM~5_combout  & (\SW[8]~input_o )))) ) ) )

	.dataa(!\ROM|memROM~4_combout ),
	.datab(!\SW[8]~input_o ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\ROM|memROM~5_combout ),
	.datae(!\ROM|memROM~6_combout ),
	.dataf(!\ROM|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in[0]~2 .extended_lut = "off";
defparam \data_in[0]~2 .lut_mask = 64'h0000000000000A22;
defparam \data_in[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_lcell_comb \data_in[0]~4 (
// Equation(s):
// \data_in[0]~4_combout  = ( \data_in[0]~0_combout  & ( \data_in[0]~2_combout  & ( (\data_in[0]~3_combout ) # (\hab_sw_07~1_combout ) ) ) ) # ( !\data_in[0]~0_combout  & ( \data_in[0]~2_combout  & ( (\data_in[0]~3_combout ) # (\hab_sw_07~1_combout ) ) ) ) # 
// ( \data_in[0]~0_combout  & ( !\data_in[0]~2_combout  & ( (\data_in[0]~3_combout ) # (\hab_sw_07~1_combout ) ) ) ) # ( !\data_in[0]~0_combout  & ( !\data_in[0]~2_combout  & ( ((\hab_sw_07~1_combout  & \data_in[0]~1_combout )) # (\data_in[0]~3_combout ) ) ) 
// )

	.dataa(!\hab_sw_07~1_combout ),
	.datab(gnd),
	.datac(!\data_in[0]~1_combout ),
	.datad(!\data_in[0]~3_combout ),
	.datae(!\data_in[0]~0_combout ),
	.dataf(!\data_in[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in[0]~4 .extended_lut = "off";
defparam \data_in[0]~4 .lut_mask = 64'h05FF55FF55FF55FF;
defparam \data_in[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \CPU|ULA|Add1~34 (
// Equation(s):
// \CPU|ULA|Add1~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU|ULA|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add1~34 .extended_lut = "off";
defparam \CPU|ULA|Add1~34 .lut_mask = 64'h000000000000FFFF;
defparam \CPU|ULA|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N33
cyclonev_lcell_comb \CPU|ULA|Add1~1 (
// Equation(s):
// \CPU|ULA|Add1~1_sumout  = SUM(( !\data_in[0]~4_combout  ) + ( \CPU|REGA|DOUT [0] ) + ( \CPU|ULA|Add1~34_cout  ))
// \CPU|ULA|Add1~2  = CARRY(( !\data_in[0]~4_combout  ) + ( \CPU|REGA|DOUT [0] ) + ( \CPU|ULA|Add1~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|REGA|DOUT [0]),
	.datad(!\data_in[0]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add1~1_sumout ),
	.cout(\CPU|ULA|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add1~1 .extended_lut = "off";
defparam \CPU|ULA|Add1~1 .lut_mask = 64'h0000F0F00000FF00;
defparam \CPU|ULA|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \CPU|DECODER|saida~0 (
// Equation(s):
// \CPU|DECODER|saida~0_combout  = ( \ROM|memROM~1_combout  & ( (!\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT[4]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|saida~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|saida~0 .extended_lut = "off";
defparam \CPU|DECODER|saida~0 .lut_mask = 64'h00000000F000F000;
defparam \CPU|DECODER|saida~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N9
cyclonev_lcell_comb \CPU|ULA|saida[0]~0 (
// Equation(s):
// \CPU|ULA|saida[0]~0_combout  = ( \CPU|DECODER|saida~0_combout  & ( \data_in[0]~4_combout  ) ) # ( !\CPU|DECODER|saida~0_combout  & ( \CPU|ULA|Add1~1_sumout  ) )

	.dataa(!\CPU|ULA|Add1~1_sumout ),
	.datab(gnd),
	.datac(!\data_in[0]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[0]~0 .extended_lut = "off";
defparam \CPU|ULA|saida[0]~0 .lut_mask = 64'h555555550F0F0F0F;
defparam \CPU|ULA|saida[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N11
dffeas \CPU|REGA|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA|saida[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N27
cyclonev_lcell_comb \hab_sw_07~0 (
// Equation(s):
// \hab_sw_07~0_combout  = ( \ROM|memROM~5_combout  & ( (\ROM|memROM~3_combout  & ((\ROM|memROM~4_combout ) # (\ROM|memROM~6_combout ))) ) ) # ( !\ROM|memROM~5_combout  & ( \ROM|memROM~3_combout  ) )

	.dataa(!\ROM|memROM~3_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~6_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_sw_07~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hab_sw_07~0 .extended_lut = "off";
defparam \hab_sw_07~0 .lut_mask = 64'h5555555505550555;
defparam \hab_sw_07~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \hab_reg_HEX0~0 (
// Equation(s):
// \hab_reg_HEX0~0_combout  = ( \ROM|memROM~1_combout  & ( (\CPU|PC|DOUT[0]~DUPLICATE_q  & (!\CPU|PC|DOUT[4]~DUPLICATE_q  & !\ROM|memROM~0_combout )) ) )

	.dataa(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\ROM|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_reg_HEX0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hab_reg_HEX0~0 .extended_lut = "off";
defparam \hab_reg_HEX0~0 .lut_mask = 64'h0000000044004400;
defparam \hab_reg_HEX0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \hab_reg_LEDR~0 (
// Equation(s):
// \hab_reg_LEDR~0_combout  = (!\hab_sw_07~0_combout  & \hab_reg_HEX0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hab_sw_07~0_combout ),
	.datad(!\hab_reg_HEX0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_reg_LEDR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hab_reg_LEDR~0 .extended_lut = "off";
defparam \hab_reg_LEDR~0 .lut_mask = 64'h00F000F000F000F0;
defparam \hab_reg_LEDR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N31
dffeas \REG_LEDR|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_LEDR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_LEDR|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_LEDR|DOUT[0] .is_wysiwyg = "true";
defparam \REG_LEDR|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N3
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[1]~0 (
// Equation(s):
// \CPU|MUX1|saida_MUX[1]~0_combout  = ( !\hab_sw_07~0_combout  & ( (\SW[1]~input_o  & \hab_sw_07~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(!\hab_sw_07~1_combout ),
	.datae(gnd),
	.dataf(!\hab_sw_07~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[1]~0 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[1]~0 .lut_mask = 64'h000F000F00000000;
defparam \CPU|MUX1|saida_MUX[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \CPU|ULA|Add1~5 (
// Equation(s):
// \CPU|ULA|Add1~5_sumout  = SUM(( !\CPU|MUX1|saida_MUX[1]~0_combout  ) + ( \CPU|REGA|DOUT [1] ) + ( \CPU|ULA|Add1~2  ))
// \CPU|ULA|Add1~6  = CARRY(( !\CPU|MUX1|saida_MUX[1]~0_combout  ) + ( \CPU|REGA|DOUT [1] ) + ( \CPU|ULA|Add1~2  ))

	.dataa(gnd),
	.datab(!\CPU|REGA|DOUT [1]),
	.datac(gnd),
	.datad(!\CPU|MUX1|saida_MUX[1]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add1~5_sumout ),
	.cout(\CPU|ULA|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add1~5 .extended_lut = "off";
defparam \CPU|ULA|Add1~5 .lut_mask = 64'h0000CCCC0000FF00;
defparam \CPU|ULA|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N15
cyclonev_lcell_comb \CPU|ULA|saida[1]~1 (
// Equation(s):
// \CPU|ULA|saida[1]~1_combout  = ( \CPU|DECODER|saida~0_combout  & ( \CPU|MUX1|saida_MUX[1]~0_combout  ) ) # ( !\CPU|DECODER|saida~0_combout  & ( \CPU|ULA|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|MUX1|saida_MUX[1]~0_combout ),
	.datad(!\CPU|ULA|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[1]~1 .extended_lut = "off";
defparam \CPU|ULA|saida[1]~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \CPU|ULA|saida[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N17
dffeas \CPU|REGA|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA|saida[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N50
dffeas \REG_LEDR|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_LEDR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_LEDR|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_LEDR|DOUT[1] .is_wysiwyg = "true";
defparam \REG_LEDR|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N9
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[2]~1 (
// Equation(s):
// \CPU|MUX1|saida_MUX[2]~1_combout  = ( !\hab_sw_07~0_combout  & ( (\SW[2]~input_o  & \hab_sw_07~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(!\hab_sw_07~1_combout ),
	.datae(gnd),
	.dataf(!\hab_sw_07~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[2]~1 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[2]~1 .lut_mask = 64'h000F000F00000000;
defparam \CPU|MUX1|saida_MUX[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \CPU|ULA|Add1~9 (
// Equation(s):
// \CPU|ULA|Add1~9_sumout  = SUM(( !\CPU|MUX1|saida_MUX[2]~1_combout  ) + ( \CPU|REGA|DOUT [2] ) + ( \CPU|ULA|Add1~6  ))
// \CPU|ULA|Add1~10  = CARRY(( !\CPU|MUX1|saida_MUX[2]~1_combout  ) + ( \CPU|REGA|DOUT [2] ) + ( \CPU|ULA|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|REGA|DOUT [2]),
	.datad(!\CPU|MUX1|saida_MUX[2]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add1~9_sumout ),
	.cout(\CPU|ULA|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add1~9 .extended_lut = "off";
defparam \CPU|ULA|Add1~9 .lut_mask = 64'h0000F0F00000FF00;
defparam \CPU|ULA|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \CPU|ULA|saida[2]~2 (
// Equation(s):
// \CPU|ULA|saida[2]~2_combout  = ( \CPU|DECODER|saida~0_combout  & ( \CPU|MUX1|saida_MUX[2]~1_combout  ) ) # ( !\CPU|DECODER|saida~0_combout  & ( \CPU|ULA|Add1~9_sumout  ) )

	.dataa(gnd),
	.datab(!\CPU|ULA|Add1~9_sumout ),
	.datac(gnd),
	.datad(!\CPU|MUX1|saida_MUX[2]~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[2]~2 .extended_lut = "off";
defparam \CPU|ULA|saida[2]~2 .lut_mask = 64'h3333333300FF00FF;
defparam \CPU|ULA|saida[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N14
dffeas \CPU|REGA|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA|saida[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N41
dffeas \REG_LEDR|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_LEDR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_LEDR|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_LEDR|DOUT[2] .is_wysiwyg = "true";
defparam \REG_LEDR|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \hab_sw_07~2 (
// Equation(s):
// \hab_sw_07~2_combout  = ( !\hab_sw_07~0_combout  & ( \hab_sw_07~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hab_sw_07~1_combout ),
	.datae(gnd),
	.dataf(!\hab_sw_07~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_sw_07~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hab_sw_07~2 .extended_lut = "off";
defparam \hab_sw_07~2 .lut_mask = 64'h00FF00FF00000000;
defparam \hab_sw_07~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \CPU|ULA|Add1~13 (
// Equation(s):
// \CPU|ULA|Add1~13_sumout  = SUM(( \CPU|REGA|DOUT [3] ) + ( (!\hab_sw_07~2_combout ) # (!\SW[3]~input_o ) ) + ( \CPU|ULA|Add1~10  ))
// \CPU|ULA|Add1~14  = CARRY(( \CPU|REGA|DOUT [3] ) + ( (!\hab_sw_07~2_combout ) # (!\SW[3]~input_o ) ) + ( \CPU|ULA|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hab_sw_07~2_combout ),
	.datad(!\CPU|REGA|DOUT [3]),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(\CPU|ULA|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add1~13_sumout ),
	.cout(\CPU|ULA|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add1~13 .extended_lut = "off";
defparam \CPU|ULA|Add1~13 .lut_mask = 64'h0000000F000000FF;
defparam \CPU|ULA|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N27
cyclonev_lcell_comb \CPU|ULA|saida[3]~3 (
// Equation(s):
// \CPU|ULA|saida[3]~3_combout  = ( \CPU|DECODER|saida~0_combout  & ( (\hab_sw_07~2_combout  & \SW[3]~input_o ) ) ) # ( !\CPU|DECODER|saida~0_combout  & ( \CPU|ULA|Add1~13_sumout  ) )

	.dataa(!\hab_sw_07~2_combout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\CPU|ULA|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[3]~3 .extended_lut = "off";
defparam \CPU|ULA|saida[3]~3 .lut_mask = 64'h0F0F0F0F11111111;
defparam \CPU|ULA|saida[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N29
dffeas \CPU|REGA|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA|saida[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N43
dffeas \REG_LEDR|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_LEDR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_LEDR|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_LEDR|DOUT[3] .is_wysiwyg = "true";
defparam \REG_LEDR|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N45
cyclonev_lcell_comb \CPU|ULA|Add1~17 (
// Equation(s):
// \CPU|ULA|Add1~17_sumout  = SUM(( (!\hab_sw_07~2_combout ) # (!\SW[4]~input_o ) ) + ( \CPU|REGA|DOUT [4] ) + ( \CPU|ULA|Add1~14  ))
// \CPU|ULA|Add1~18  = CARRY(( (!\hab_sw_07~2_combout ) # (!\SW[4]~input_o ) ) + ( \CPU|REGA|DOUT [4] ) + ( \CPU|ULA|Add1~14  ))

	.dataa(!\hab_sw_07~2_combout ),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(\CPU|ULA|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add1~17_sumout ),
	.cout(\CPU|ULA|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add1~17 .extended_lut = "off";
defparam \CPU|ULA|Add1~17 .lut_mask = 64'h0000FF000000FAFA;
defparam \CPU|ULA|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N18
cyclonev_lcell_comb \CPU|ULA|saida[4]~4 (
// Equation(s):
// \CPU|ULA|saida[4]~4_combout  = ( \CPU|DECODER|saida~0_combout  & ( (\hab_sw_07~2_combout  & \SW[4]~input_o ) ) ) # ( !\CPU|DECODER|saida~0_combout  & ( \CPU|ULA|Add1~17_sumout  ) )

	.dataa(gnd),
	.datab(!\hab_sw_07~2_combout ),
	.datac(!\SW[4]~input_o ),
	.datad(!\CPU|ULA|Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[4]~4 .extended_lut = "off";
defparam \CPU|ULA|saida[4]~4 .lut_mask = 64'h00FF00FF03030303;
defparam \CPU|ULA|saida[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N20
dffeas \CPU|REGA|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA|saida[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N29
dffeas \REG_LEDR|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_LEDR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_LEDR|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_LEDR|DOUT[4] .is_wysiwyg = "true";
defparam \REG_LEDR|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \CPU|ULA|Add1~21 (
// Equation(s):
// \CPU|ULA|Add1~21_sumout  = SUM(( (!\hab_sw_07~2_combout ) # (!\SW[5]~input_o ) ) + ( \CPU|REGA|DOUT [5] ) + ( \CPU|ULA|Add1~18  ))
// \CPU|ULA|Add1~22  = CARRY(( (!\hab_sw_07~2_combout ) # (!\SW[5]~input_o ) ) + ( \CPU|REGA|DOUT [5] ) + ( \CPU|ULA|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hab_sw_07~2_combout ),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(\CPU|ULA|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add1~21_sumout ),
	.cout(\CPU|ULA|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add1~21 .extended_lut = "off";
defparam \CPU|ULA|Add1~21 .lut_mask = 64'h0000FF000000FFF0;
defparam \CPU|ULA|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \CPU|ULA|saida[5]~5 (
// Equation(s):
// \CPU|ULA|saida[5]~5_combout  = ( \CPU|ULA|Add1~21_sumout  & ( (!\CPU|DECODER|saida~0_combout ) # ((\hab_sw_07~2_combout  & \SW[5]~input_o )) ) ) # ( !\CPU|ULA|Add1~21_sumout  & ( (\hab_sw_07~2_combout  & (\CPU|DECODER|saida~0_combout  & \SW[5]~input_o )) 
// ) )

	.dataa(gnd),
	.datab(!\hab_sw_07~2_combout ),
	.datac(!\CPU|DECODER|saida~0_combout ),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[5]~5 .extended_lut = "off";
defparam \CPU|ULA|saida[5]~5 .lut_mask = 64'h00030003F0F3F0F3;
defparam \CPU|ULA|saida[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N8
dffeas \CPU|REGA|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA|saida[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N53
dffeas \REG_LEDR|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_LEDR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_LEDR|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_LEDR|DOUT[5] .is_wysiwyg = "true";
defparam \REG_LEDR|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \CPU|ULA|Add1~25 (
// Equation(s):
// \CPU|ULA|Add1~25_sumout  = SUM(( \CPU|REGA|DOUT [6] ) + ( (!\SW[6]~input_o ) # (!\hab_sw_07~2_combout ) ) + ( \CPU|ULA|Add1~22  ))
// \CPU|ULA|Add1~26  = CARRY(( \CPU|REGA|DOUT [6] ) + ( (!\SW[6]~input_o ) # (!\hab_sw_07~2_combout ) ) + ( \CPU|ULA|Add1~22  ))

	.dataa(!\SW[6]~input_o ),
	.datab(gnd),
	.datac(!\hab_sw_07~2_combout ),
	.datad(!\CPU|REGA|DOUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add1~25_sumout ),
	.cout(\CPU|ULA|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add1~25 .extended_lut = "off";
defparam \CPU|ULA|Add1~25 .lut_mask = 64'h00000505000000FF;
defparam \CPU|ULA|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N0
cyclonev_lcell_comb \CPU|ULA|saida[6]~6 (
// Equation(s):
// \CPU|ULA|saida[6]~6_combout  = ( \CPU|ULA|Add1~25_sumout  & ( (!\CPU|DECODER|saida~0_combout ) # ((\SW[6]~input_o  & \hab_sw_07~2_combout )) ) ) # ( !\CPU|ULA|Add1~25_sumout  & ( (\SW[6]~input_o  & (\hab_sw_07~2_combout  & \CPU|DECODER|saida~0_combout )) 
// ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\hab_sw_07~2_combout ),
	.datac(!\CPU|DECODER|saida~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[6]~6 .extended_lut = "off";
defparam \CPU|ULA|saida[6]~6 .lut_mask = 64'h01010101F1F1F1F1;
defparam \CPU|ULA|saida[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N2
dffeas \CPU|REGA|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA|saida[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N58
dffeas \REG_LEDR|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_LEDR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_LEDR|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_LEDR|DOUT[6] .is_wysiwyg = "true";
defparam \REG_LEDR|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \CPU|ULA|Add1~29 (
// Equation(s):
// \CPU|ULA|Add1~29_sumout  = SUM(( \CPU|REGA|DOUT [7] ) + ( (!\SW[7]~input_o ) # (!\hab_sw_07~2_combout ) ) + ( \CPU|ULA|Add1~26  ))

	.dataa(!\SW[7]~input_o ),
	.datab(gnd),
	.datac(!\hab_sw_07~2_combout ),
	.datad(!\CPU|REGA|DOUT [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add1~29 .extended_lut = "off";
defparam \CPU|ULA|Add1~29 .lut_mask = 64'h00000505000000FF;
defparam \CPU|ULA|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \CPU|ULA|saida[7]~7 (
// Equation(s):
// \CPU|ULA|saida[7]~7_combout  = ( \CPU|DECODER|saida~0_combout  & ( (\SW[7]~input_o  & \hab_sw_07~2_combout ) ) ) # ( !\CPU|DECODER|saida~0_combout  & ( \CPU|ULA|Add1~29_sumout  ) )

	.dataa(!\SW[7]~input_o ),
	.datab(!\hab_sw_07~2_combout ),
	.datac(gnd),
	.datad(!\CPU|ULA|Add1~29_sumout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[7]~7 .extended_lut = "off";
defparam \CPU|ULA|saida[7]~7 .lut_mask = 64'h00FF00FF11111111;
defparam \CPU|ULA|saida[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N23
dffeas \CPU|REGA|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA|saida[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N47
dffeas \REG_LEDR|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_LEDR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_LEDR|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_LEDR|DOUT[7] .is_wysiwyg = "true";
defparam \REG_LEDR|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N30
cyclonev_lcell_comb \hab_ff_LED8~0 (
// Equation(s):
// \hab_ff_LED8~0_combout  = ( \ROM|memROM~3_combout  & ( (\ROM|memROM~5_combout  & (\ROM|memROM~6_combout  & !\ROM|memROM~4_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~5_combout ),
	.datac(!\ROM|memROM~6_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_ff_LED8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hab_ff_LED8~0 .extended_lut = "off";
defparam \hab_ff_LED8~0 .lut_mask = 64'h0000000003000300;
defparam \hab_ff_LED8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N48
cyclonev_lcell_comb \FF_8|DOUT~0 (
// Equation(s):
// \FF_8|DOUT~0_combout  = ( \hab_ff_LED8~0_combout  & ( (!\hab_reg_HEX0~0_combout  & ((\FF_8|DOUT~q ))) # (\hab_reg_HEX0~0_combout  & (\CPU|REGA|DOUT [0])) ) ) # ( !\hab_ff_LED8~0_combout  & ( \FF_8|DOUT~q  ) )

	.dataa(gnd),
	.datab(!\CPU|REGA|DOUT [0]),
	.datac(!\hab_reg_HEX0~0_combout ),
	.datad(!\FF_8|DOUT~q ),
	.datae(gnd),
	.dataf(!\hab_ff_LED8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FF_8|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FF_8|DOUT~0 .extended_lut = "off";
defparam \FF_8|DOUT~0 .lut_mask = 64'h00FF00FF03F303F3;
defparam \FF_8|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N49
dffeas \FF_8|DOUT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FF_8|DOUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FF_8|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FF_8|DOUT .is_wysiwyg = "true";
defparam \FF_8|DOUT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N0
cyclonev_lcell_comb \hab_ff_LED9~0 (
// Equation(s):
// \hab_ff_LED9~0_combout  = ( !\ROM|memROM~6_combout  & ( (\ROM|memROM~5_combout  & (\ROM|memROM~3_combout  & \ROM|memROM~4_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~5_combout ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_ff_LED9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hab_ff_LED9~0 .extended_lut = "off";
defparam \hab_ff_LED9~0 .lut_mask = 64'h0003000300000000;
defparam \hab_ff_LED9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N33
cyclonev_lcell_comb \FF_9|DOUT~0 (
// Equation(s):
// \FF_9|DOUT~0_combout  = ( \hab_reg_HEX0~0_combout  & ( (!\hab_ff_LED9~0_combout  & ((\FF_9|DOUT~q ))) # (\hab_ff_LED9~0_combout  & (\CPU|REGA|DOUT [0])) ) ) # ( !\hab_reg_HEX0~0_combout  & ( \FF_9|DOUT~q  ) )

	.dataa(!\hab_ff_LED9~0_combout ),
	.datab(gnd),
	.datac(!\CPU|REGA|DOUT [0]),
	.datad(!\FF_9|DOUT~q ),
	.datae(gnd),
	.dataf(!\hab_reg_HEX0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FF_9|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FF_9|DOUT~0 .extended_lut = "off";
defparam \FF_9|DOUT~0 .lut_mask = 64'h00FF00FF05AF05AF;
defparam \FF_9|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N34
dffeas \FF_9|DOUT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FF_9|DOUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FF_9|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FF_9|DOUT .is_wysiwyg = "true";
defparam \FF_9|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N48
cyclonev_lcell_comb \hab_reg_HEX0~1 (
// Equation(s):
// \hab_reg_HEX0~1_combout  = ( \ROM|memROM~3_combout  & ( \hab_reg_HEX0~0_combout  & ( (!\ROM|memROM~6_combout  & (!\ROM|memROM~5_combout  & !\ROM|memROM~4_combout )) ) ) )

	.dataa(!\ROM|memROM~6_combout ),
	.datab(!\ROM|memROM~5_combout ),
	.datac(!\ROM|memROM~4_combout ),
	.datad(gnd),
	.datae(!\ROM|memROM~3_combout ),
	.dataf(!\hab_reg_HEX0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_reg_HEX0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hab_reg_HEX0~1 .extended_lut = "off";
defparam \hab_reg_HEX0~1 .lut_mask = 64'h0000000000008080;
defparam \hab_reg_HEX0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N50
dffeas \REG_HEX_0|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_0|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_0|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX_0|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N19
dffeas \REG_HEX_0|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_0|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_0|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX_0|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N25
dffeas \REG_HEX_0|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_0|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_0|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX_0|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N52
dffeas \REG_HEX_0|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_0|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_0|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX_0|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N27
cyclonev_lcell_comb \HEX_0|rascSaida7seg[0]~0 (
// Equation(s):
// \HEX_0|rascSaida7seg[0]~0_combout  = ( \REG_HEX_0|DOUT [2] & ( \REG_HEX_0|DOUT [0] & ( (!\REG_HEX_0|DOUT [1] & \REG_HEX_0|DOUT [3]) ) ) ) # ( !\REG_HEX_0|DOUT [2] & ( \REG_HEX_0|DOUT [0] & ( !\REG_HEX_0|DOUT [1] $ (\REG_HEX_0|DOUT [3]) ) ) ) # ( 
// \REG_HEX_0|DOUT [2] & ( !\REG_HEX_0|DOUT [0] & ( (!\REG_HEX_0|DOUT [1] & !\REG_HEX_0|DOUT [3]) ) ) )

	.dataa(!\REG_HEX_0|DOUT [1]),
	.datab(gnd),
	.datac(!\REG_HEX_0|DOUT [3]),
	.datad(gnd),
	.datae(!\REG_HEX_0|DOUT [2]),
	.dataf(!\REG_HEX_0|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_0|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_0|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HEX_0|rascSaida7seg[0]~0 .lut_mask = 64'h0000A0A0A5A50A0A;
defparam \HEX_0|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \HEX_0|rascSaida7seg[1]~1 (
// Equation(s):
// \HEX_0|rascSaida7seg[1]~1_combout  = (!\REG_HEX_0|DOUT [1] & (\REG_HEX_0|DOUT [2] & (!\REG_HEX_0|DOUT [3] $ (!\REG_HEX_0|DOUT [0])))) # (\REG_HEX_0|DOUT [1] & ((!\REG_HEX_0|DOUT [0] & ((\REG_HEX_0|DOUT [2]))) # (\REG_HEX_0|DOUT [0] & (\REG_HEX_0|DOUT 
// [3]))))

	.dataa(!\REG_HEX_0|DOUT [1]),
	.datab(!\REG_HEX_0|DOUT [3]),
	.datac(!\REG_HEX_0|DOUT [0]),
	.datad(!\REG_HEX_0|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_0|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_0|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HEX_0|rascSaida7seg[1]~1 .lut_mask = 64'h0179017901790179;
defparam \HEX_0|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N57
cyclonev_lcell_comb \HEX_0|rascSaida7seg[2]~2 (
// Equation(s):
// \HEX_0|rascSaida7seg[2]~2_combout  = ( \REG_HEX_0|DOUT [0] & ( (\REG_HEX_0|DOUT [1] & (\REG_HEX_0|DOUT [3] & \REG_HEX_0|DOUT [2])) ) ) # ( !\REG_HEX_0|DOUT [0] & ( (!\REG_HEX_0|DOUT [3] & (\REG_HEX_0|DOUT [1] & !\REG_HEX_0|DOUT [2])) # (\REG_HEX_0|DOUT 
// [3] & ((\REG_HEX_0|DOUT [2]))) ) )

	.dataa(!\REG_HEX_0|DOUT [1]),
	.datab(!\REG_HEX_0|DOUT [3]),
	.datac(!\REG_HEX_0|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX_0|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_0|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_0|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HEX_0|rascSaida7seg[2]~2 .lut_mask = 64'h4343434301010101;
defparam \HEX_0|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N15
cyclonev_lcell_comb \HEX_0|rascSaida7seg[3]~3 (
// Equation(s):
// \HEX_0|rascSaida7seg[3]~3_combout  = ( \REG_HEX_0|DOUT [2] & ( \REG_HEX_0|DOUT [0] & ( \REG_HEX_0|DOUT [1] ) ) ) # ( !\REG_HEX_0|DOUT [2] & ( \REG_HEX_0|DOUT [0] & ( (!\REG_HEX_0|DOUT [1] & !\REG_HEX_0|DOUT [3]) ) ) ) # ( \REG_HEX_0|DOUT [2] & ( 
// !\REG_HEX_0|DOUT [0] & ( (!\REG_HEX_0|DOUT [1] & !\REG_HEX_0|DOUT [3]) ) ) ) # ( !\REG_HEX_0|DOUT [2] & ( !\REG_HEX_0|DOUT [0] & ( (\REG_HEX_0|DOUT [1] & \REG_HEX_0|DOUT [3]) ) ) )

	.dataa(!\REG_HEX_0|DOUT [1]),
	.datab(gnd),
	.datac(!\REG_HEX_0|DOUT [3]),
	.datad(gnd),
	.datae(!\REG_HEX_0|DOUT [2]),
	.dataf(!\REG_HEX_0|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_0|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_0|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HEX_0|rascSaida7seg[3]~3 .lut_mask = 64'h0505A0A0A0A05555;
defparam \HEX_0|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N6
cyclonev_lcell_comb \HEX_0|rascSaida7seg[4]~4 (
// Equation(s):
// \HEX_0|rascSaida7seg[4]~4_combout  = ( \REG_HEX_0|DOUT [0] & ( (!\REG_HEX_0|DOUT [3]) # ((!\REG_HEX_0|DOUT [1] & !\REG_HEX_0|DOUT [2])) ) ) # ( !\REG_HEX_0|DOUT [0] & ( (!\REG_HEX_0|DOUT [3] & (!\REG_HEX_0|DOUT [1] & \REG_HEX_0|DOUT [2])) ) )

	.dataa(gnd),
	.datab(!\REG_HEX_0|DOUT [3]),
	.datac(!\REG_HEX_0|DOUT [1]),
	.datad(!\REG_HEX_0|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX_0|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_0|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_0|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HEX_0|rascSaida7seg[4]~4 .lut_mask = 64'h00C000C0FCCCFCCC;
defparam \HEX_0|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N0
cyclonev_lcell_comb \HEX_0|rascSaida7seg[5]~5 (
// Equation(s):
// \HEX_0|rascSaida7seg[5]~5_combout  = ( \REG_HEX_0|DOUT [2] & ( (\REG_HEX_0|DOUT [0] & (!\REG_HEX_0|DOUT [3] $ (!\REG_HEX_0|DOUT [1]))) ) ) # ( !\REG_HEX_0|DOUT [2] & ( (!\REG_HEX_0|DOUT [3] & ((\REG_HEX_0|DOUT [1]) # (\REG_HEX_0|DOUT [0]))) ) )

	.dataa(!\REG_HEX_0|DOUT [0]),
	.datab(!\REG_HEX_0|DOUT [3]),
	.datac(!\REG_HEX_0|DOUT [1]),
	.datad(gnd),
	.datae(!\REG_HEX_0|DOUT [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_0|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_0|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HEX_0|rascSaida7seg[5]~5 .lut_mask = 64'h4C4C14144C4C1414;
defparam \HEX_0|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N45
cyclonev_lcell_comb \HEX_0|rascSaida7seg[6]~6 (
// Equation(s):
// \HEX_0|rascSaida7seg[6]~6_combout  = ( \REG_HEX_0|DOUT [2] & ( \REG_HEX_0|DOUT [0] & ( (\REG_HEX_0|DOUT [1] & !\REG_HEX_0|DOUT [3]) ) ) ) # ( !\REG_HEX_0|DOUT [2] & ( \REG_HEX_0|DOUT [0] & ( (!\REG_HEX_0|DOUT [1] & !\REG_HEX_0|DOUT [3]) ) ) ) # ( 
// \REG_HEX_0|DOUT [2] & ( !\REG_HEX_0|DOUT [0] & ( (!\REG_HEX_0|DOUT [1] & \REG_HEX_0|DOUT [3]) ) ) ) # ( !\REG_HEX_0|DOUT [2] & ( !\REG_HEX_0|DOUT [0] & ( (!\REG_HEX_0|DOUT [1] & !\REG_HEX_0|DOUT [3]) ) ) )

	.dataa(!\REG_HEX_0|DOUT [1]),
	.datab(gnd),
	.datac(!\REG_HEX_0|DOUT [3]),
	.datad(gnd),
	.datae(!\REG_HEX_0|DOUT [2]),
	.dataf(!\REG_HEX_0|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_0|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_0|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HEX_0|rascSaida7seg[6]~6 .lut_mask = 64'hA0A00A0AA0A05050;
defparam \HEX_0|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N3
cyclonev_lcell_comb \REG_HEX_1|DOUT[3]~feeder (
// Equation(s):
// \REG_HEX_1|DOUT[3]~feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_HEX_1|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_HEX_1|DOUT[3]~feeder .extended_lut = "off";
defparam \REG_HEX_1|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG_HEX_1|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N42
cyclonev_lcell_comb \hab_reg_HEX1~0 (
// Equation(s):
// \hab_reg_HEX1~0_combout  = ( \ROM|memROM~3_combout  & ( \hab_reg_HEX0~0_combout  & ( (\ROM|memROM~6_combout  & (!\ROM|memROM~5_combout  & !\ROM|memROM~4_combout )) ) ) )

	.dataa(!\ROM|memROM~6_combout ),
	.datab(!\ROM|memROM~5_combout ),
	.datac(!\ROM|memROM~4_combout ),
	.datad(gnd),
	.datae(!\ROM|memROM~3_combout ),
	.dataf(!\hab_reg_HEX0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_reg_HEX1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hab_reg_HEX1~0 .extended_lut = "off";
defparam \hab_reg_HEX1~0 .lut_mask = 64'h0000000000004040;
defparam \hab_reg_HEX1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N5
dffeas \REG_HEX_1|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_HEX_1|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hab_reg_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_1|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_1|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX_1|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N47
dffeas \REG_HEX_1|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_1|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_1|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX_1|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N44
dffeas \REG_HEX_1|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_1|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_1|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX_1|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N2
dffeas \REG_HEX_1|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_1|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_1|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX_1|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N27
cyclonev_lcell_comb \HEX_1|rascSaida7seg[0]~0 (
// Equation(s):
// \HEX_1|rascSaida7seg[0]~0_combout  = ( \REG_HEX_1|DOUT [2] & ( (!\REG_HEX_1|DOUT [1] & (!\REG_HEX_1|DOUT [3] $ (\REG_HEX_1|DOUT [0]))) ) ) # ( !\REG_HEX_1|DOUT [2] & ( (\REG_HEX_1|DOUT [0] & (!\REG_HEX_1|DOUT [3] $ (\REG_HEX_1|DOUT [1]))) ) )

	.dataa(!\REG_HEX_1|DOUT [3]),
	.datab(!\REG_HEX_1|DOUT [0]),
	.datac(!\REG_HEX_1|DOUT [1]),
	.datad(gnd),
	.datae(!\REG_HEX_1|DOUT [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_1|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_1|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HEX_1|rascSaida7seg[0]~0 .lut_mask = 64'h2121909021219090;
defparam \HEX_1|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N21
cyclonev_lcell_comb \HEX_1|rascSaida7seg[1]~1 (
// Equation(s):
// \HEX_1|rascSaida7seg[1]~1_combout  = ( \REG_HEX_1|DOUT [2] & ( (!\REG_HEX_1|DOUT [3] & (!\REG_HEX_1|DOUT [0] $ (!\REG_HEX_1|DOUT [1]))) # (\REG_HEX_1|DOUT [3] & ((!\REG_HEX_1|DOUT [0]) # (\REG_HEX_1|DOUT [1]))) ) ) # ( !\REG_HEX_1|DOUT [2] & ( 
// (\REG_HEX_1|DOUT [3] & (\REG_HEX_1|DOUT [0] & \REG_HEX_1|DOUT [1])) ) )

	.dataa(!\REG_HEX_1|DOUT [3]),
	.datab(!\REG_HEX_1|DOUT [0]),
	.datac(!\REG_HEX_1|DOUT [1]),
	.datad(gnd),
	.datae(!\REG_HEX_1|DOUT [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_1|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_1|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HEX_1|rascSaida7seg[1]~1 .lut_mask = 64'h01016D6D01016D6D;
defparam \HEX_1|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N9
cyclonev_lcell_comb \HEX_1|rascSaida7seg[2]~2 (
// Equation(s):
// \HEX_1|rascSaida7seg[2]~2_combout  = ( \REG_HEX_1|DOUT [2] & ( (\REG_HEX_1|DOUT [3] & ((!\REG_HEX_1|DOUT [0]) # (\REG_HEX_1|DOUT [1]))) ) ) # ( !\REG_HEX_1|DOUT [2] & ( (!\REG_HEX_1|DOUT [3] & (!\REG_HEX_1|DOUT [0] & \REG_HEX_1|DOUT [1])) ) )

	.dataa(!\REG_HEX_1|DOUT [3]),
	.datab(!\REG_HEX_1|DOUT [0]),
	.datac(!\REG_HEX_1|DOUT [1]),
	.datad(gnd),
	.datae(!\REG_HEX_1|DOUT [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_1|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_1|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HEX_1|rascSaida7seg[2]~2 .lut_mask = 64'h0808454508084545;
defparam \HEX_1|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N12
cyclonev_lcell_comb \HEX_1|rascSaida7seg[3]~3 (
// Equation(s):
// \HEX_1|rascSaida7seg[3]~3_combout  = ( \REG_HEX_1|DOUT [0] & ( \REG_HEX_1|DOUT [1] & ( \REG_HEX_1|DOUT [2] ) ) ) # ( !\REG_HEX_1|DOUT [0] & ( \REG_HEX_1|DOUT [1] & ( (\REG_HEX_1|DOUT [3] & !\REG_HEX_1|DOUT [2]) ) ) ) # ( \REG_HEX_1|DOUT [0] & ( 
// !\REG_HEX_1|DOUT [1] & ( (!\REG_HEX_1|DOUT [3] & !\REG_HEX_1|DOUT [2]) ) ) ) # ( !\REG_HEX_1|DOUT [0] & ( !\REG_HEX_1|DOUT [1] & ( (!\REG_HEX_1|DOUT [3] & \REG_HEX_1|DOUT [2]) ) ) )

	.dataa(!\REG_HEX_1|DOUT [3]),
	.datab(gnd),
	.datac(!\REG_HEX_1|DOUT [2]),
	.datad(gnd),
	.datae(!\REG_HEX_1|DOUT [0]),
	.dataf(!\REG_HEX_1|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_1|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_1|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HEX_1|rascSaida7seg[3]~3 .lut_mask = 64'h0A0AA0A050500F0F;
defparam \HEX_1|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N57
cyclonev_lcell_comb \HEX_1|rascSaida7seg[4]~4 (
// Equation(s):
// \HEX_1|rascSaida7seg[4]~4_combout  = ( \REG_HEX_1|DOUT [1] & ( (!\REG_HEX_1|DOUT [3] & \REG_HEX_1|DOUT [0]) ) ) # ( !\REG_HEX_1|DOUT [1] & ( (!\REG_HEX_1|DOUT [2] & ((\REG_HEX_1|DOUT [0]))) # (\REG_HEX_1|DOUT [2] & (!\REG_HEX_1|DOUT [3])) ) )

	.dataa(!\REG_HEX_1|DOUT [3]),
	.datab(!\REG_HEX_1|DOUT [0]),
	.datac(gnd),
	.datad(!\REG_HEX_1|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX_1|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_1|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_1|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HEX_1|rascSaida7seg[4]~4 .lut_mask = 64'h33AA33AA22222222;
defparam \HEX_1|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N54
cyclonev_lcell_comb \HEX_1|rascSaida7seg[5]~5 (
// Equation(s):
// \HEX_1|rascSaida7seg[5]~5_combout  = ( \REG_HEX_1|DOUT [1] & ( (!\REG_HEX_1|DOUT [3] & ((!\REG_HEX_1|DOUT [2]) # (\REG_HEX_1|DOUT [0]))) ) ) # ( !\REG_HEX_1|DOUT [1] & ( (\REG_HEX_1|DOUT [0] & (!\REG_HEX_1|DOUT [3] $ (\REG_HEX_1|DOUT [2]))) ) )

	.dataa(!\REG_HEX_1|DOUT [3]),
	.datab(gnd),
	.datac(!\REG_HEX_1|DOUT [2]),
	.datad(!\REG_HEX_1|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX_1|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_1|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_1|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HEX_1|rascSaida7seg[5]~5 .lut_mask = 64'h00A500A5A0AAA0AA;
defparam \HEX_1|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N36
cyclonev_lcell_comb \HEX_1|rascSaida7seg[6]~6 (
// Equation(s):
// \HEX_1|rascSaida7seg[6]~6_combout  = ( \REG_HEX_1|DOUT [0] & ( \REG_HEX_1|DOUT [1] & ( (!\REG_HEX_1|DOUT [3] & \REG_HEX_1|DOUT [2]) ) ) ) # ( \REG_HEX_1|DOUT [0] & ( !\REG_HEX_1|DOUT [1] & ( (!\REG_HEX_1|DOUT [3] & !\REG_HEX_1|DOUT [2]) ) ) ) # ( 
// !\REG_HEX_1|DOUT [0] & ( !\REG_HEX_1|DOUT [1] & ( !\REG_HEX_1|DOUT [3] $ (\REG_HEX_1|DOUT [2]) ) ) )

	.dataa(!\REG_HEX_1|DOUT [3]),
	.datab(gnd),
	.datac(!\REG_HEX_1|DOUT [2]),
	.datad(gnd),
	.datae(!\REG_HEX_1|DOUT [0]),
	.dataf(!\REG_HEX_1|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_1|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_1|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HEX_1|rascSaida7seg[6]~6 .lut_mask = 64'hA5A5A0A000000A0A;
defparam \HEX_1|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \REG_HEX_2|DOUT[2]~feeder (
// Equation(s):
// \REG_HEX_2|DOUT[2]~feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_HEX_2|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_HEX_2|DOUT[2]~feeder .extended_lut = "off";
defparam \REG_HEX_2|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG_HEX_2|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \hab_reg_HEX2~0 (
// Equation(s):
// \hab_reg_HEX2~0_combout  = ( !\ROM|memROM~5_combout  & ( (\hab_reg_HEX0~0_combout  & (\ROM|memROM~3_combout  & (\ROM|memROM~4_combout  & !\ROM|memROM~6_combout ))) ) )

	.dataa(!\hab_reg_HEX0~0_combout ),
	.datab(!\ROM|memROM~3_combout ),
	.datac(!\ROM|memROM~4_combout ),
	.datad(!\ROM|memROM~6_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_reg_HEX2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hab_reg_HEX2~0 .extended_lut = "off";
defparam \hab_reg_HEX2~0 .lut_mask = 64'h0100010000000000;
defparam \hab_reg_HEX2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N56
dffeas \REG_HEX_2|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_HEX_2|DOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hab_reg_HEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_2|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_2|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX_2|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N28
dffeas \REG_HEX_2|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_2|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_2|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX_2|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N59
dffeas \REG_HEX_2|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_2|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_2|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX_2|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N50
dffeas \REG_HEX_2|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_2|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_2|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX_2|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N36
cyclonev_lcell_comb \HEX_2|rascSaida7seg[0]~0 (
// Equation(s):
// \HEX_2|rascSaida7seg[0]~0_combout  = ( \REG_HEX_2|DOUT [0] & ( (!\REG_HEX_2|DOUT [2] & (!\REG_HEX_2|DOUT [3] $ (\REG_HEX_2|DOUT [1]))) # (\REG_HEX_2|DOUT [2] & (\REG_HEX_2|DOUT [3] & !\REG_HEX_2|DOUT [1])) ) ) # ( !\REG_HEX_2|DOUT [0] & ( (\REG_HEX_2|DOUT 
// [2] & (!\REG_HEX_2|DOUT [3] & !\REG_HEX_2|DOUT [1])) ) )

	.dataa(!\REG_HEX_2|DOUT [2]),
	.datab(!\REG_HEX_2|DOUT [3]),
	.datac(gnd),
	.datad(!\REG_HEX_2|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX_2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_2|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_2|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HEX_2|rascSaida7seg[0]~0 .lut_mask = 64'h4400440099229922;
defparam \HEX_2|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N39
cyclonev_lcell_comb \HEX_2|rascSaida7seg[1]~1 (
// Equation(s):
// \HEX_2|rascSaida7seg[1]~1_combout  = ( \REG_HEX_2|DOUT [0] & ( (!\REG_HEX_2|DOUT [3] & (\REG_HEX_2|DOUT [2] & !\REG_HEX_2|DOUT [1])) # (\REG_HEX_2|DOUT [3] & ((\REG_HEX_2|DOUT [1]))) ) ) # ( !\REG_HEX_2|DOUT [0] & ( (\REG_HEX_2|DOUT [2] & 
// ((\REG_HEX_2|DOUT [1]) # (\REG_HEX_2|DOUT [3]))) ) )

	.dataa(!\REG_HEX_2|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX_2|DOUT [3]),
	.datad(!\REG_HEX_2|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX_2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_2|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_2|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HEX_2|rascSaida7seg[1]~1 .lut_mask = 64'h05550555500F500F;
defparam \HEX_2|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N45
cyclonev_lcell_comb \HEX_2|rascSaida7seg[2]~2 (
// Equation(s):
// \HEX_2|rascSaida7seg[2]~2_combout  = ( \REG_HEX_2|DOUT [0] & ( (\REG_HEX_2|DOUT [2] & (\REG_HEX_2|DOUT [3] & \REG_HEX_2|DOUT [1])) ) ) # ( !\REG_HEX_2|DOUT [0] & ( (!\REG_HEX_2|DOUT [2] & (!\REG_HEX_2|DOUT [3] & \REG_HEX_2|DOUT [1])) # (\REG_HEX_2|DOUT 
// [2] & (\REG_HEX_2|DOUT [3])) ) )

	.dataa(!\REG_HEX_2|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX_2|DOUT [3]),
	.datad(!\REG_HEX_2|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX_2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_2|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_2|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HEX_2|rascSaida7seg[2]~2 .lut_mask = 64'h05A505A500050005;
defparam \HEX_2|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N51
cyclonev_lcell_comb \HEX_2|rascSaida7seg[3]~3 (
// Equation(s):
// \HEX_2|rascSaida7seg[3]~3_combout  = ( \REG_HEX_2|DOUT [1] & ( \REG_HEX_2|DOUT [0] & ( \REG_HEX_2|DOUT [2] ) ) ) # ( !\REG_HEX_2|DOUT [1] & ( \REG_HEX_2|DOUT [0] & ( (!\REG_HEX_2|DOUT [2] & !\REG_HEX_2|DOUT [3]) ) ) ) # ( \REG_HEX_2|DOUT [1] & ( 
// !\REG_HEX_2|DOUT [0] & ( (!\REG_HEX_2|DOUT [2] & \REG_HEX_2|DOUT [3]) ) ) ) # ( !\REG_HEX_2|DOUT [1] & ( !\REG_HEX_2|DOUT [0] & ( (\REG_HEX_2|DOUT [2] & !\REG_HEX_2|DOUT [3]) ) ) )

	.dataa(!\REG_HEX_2|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX_2|DOUT [3]),
	.datad(gnd),
	.datae(!\REG_HEX_2|DOUT [1]),
	.dataf(!\REG_HEX_2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_2|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_2|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HEX_2|rascSaida7seg[3]~3 .lut_mask = 64'h50500A0AA0A05555;
defparam \HEX_2|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \HEX_2|rascSaida7seg[4]~4 (
// Equation(s):
// \HEX_2|rascSaida7seg[4]~4_combout  = ( \REG_HEX_2|DOUT [1] & ( \REG_HEX_2|DOUT [0] & ( !\REG_HEX_2|DOUT [3] ) ) ) # ( !\REG_HEX_2|DOUT [1] & ( \REG_HEX_2|DOUT [0] & ( (!\REG_HEX_2|DOUT [3]) # (!\REG_HEX_2|DOUT [2]) ) ) ) # ( !\REG_HEX_2|DOUT [1] & ( 
// !\REG_HEX_2|DOUT [0] & ( (!\REG_HEX_2|DOUT [3] & \REG_HEX_2|DOUT [2]) ) ) )

	.dataa(gnd),
	.datab(!\REG_HEX_2|DOUT [3]),
	.datac(!\REG_HEX_2|DOUT [2]),
	.datad(gnd),
	.datae(!\REG_HEX_2|DOUT [1]),
	.dataf(!\REG_HEX_2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_2|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_2|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HEX_2|rascSaida7seg[4]~4 .lut_mask = 64'h0C0C0000FCFCCCCC;
defparam \HEX_2|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N33
cyclonev_lcell_comb \HEX_2|rascSaida7seg[5]~5 (
// Equation(s):
// \HEX_2|rascSaida7seg[5]~5_combout  = ( \REG_HEX_2|DOUT [0] & ( !\REG_HEX_2|DOUT [3] $ (((\REG_HEX_2|DOUT [2] & !\REG_HEX_2|DOUT [1]))) ) ) # ( !\REG_HEX_2|DOUT [0] & ( (!\REG_HEX_2|DOUT [2] & (!\REG_HEX_2|DOUT [3] & \REG_HEX_2|DOUT [1])) ) )

	.dataa(!\REG_HEX_2|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX_2|DOUT [3]),
	.datad(!\REG_HEX_2|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX_2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_2|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_2|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HEX_2|rascSaida7seg[5]~5 .lut_mask = 64'h00A000A0A5F0A5F0;
defparam \HEX_2|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N3
cyclonev_lcell_comb \HEX_2|rascSaida7seg[6]~6 (
// Equation(s):
// \HEX_2|rascSaida7seg[6]~6_combout  = ( \REG_HEX_2|DOUT [0] & ( (!\REG_HEX_2|DOUT [3] & (!\REG_HEX_2|DOUT [2] $ (\REG_HEX_2|DOUT [1]))) ) ) # ( !\REG_HEX_2|DOUT [0] & ( (!\REG_HEX_2|DOUT [1] & (!\REG_HEX_2|DOUT [2] $ (\REG_HEX_2|DOUT [3]))) ) )

	.dataa(!\REG_HEX_2|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX_2|DOUT [3]),
	.datad(!\REG_HEX_2|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX_2|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_2|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_2|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HEX_2|rascSaida7seg[6]~6 .lut_mask = 64'hA500A500A050A050;
defparam \HEX_2|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N30
cyclonev_lcell_comb \hab_reg_HEX3~0 (
// Equation(s):
// \hab_reg_HEX3~0_combout  = ( \ROM|memROM~3_combout  & ( \hab_reg_HEX0~0_combout  & ( (\ROM|memROM~6_combout  & (!\ROM|memROM~5_combout  & \ROM|memROM~4_combout )) ) ) )

	.dataa(!\ROM|memROM~6_combout ),
	.datab(!\ROM|memROM~5_combout ),
	.datac(!\ROM|memROM~4_combout ),
	.datad(gnd),
	.datae(!\ROM|memROM~3_combout ),
	.dataf(!\hab_reg_HEX0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_reg_HEX3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hab_reg_HEX3~0 .extended_lut = "off";
defparam \hab_reg_HEX3~0 .lut_mask = 64'h0000000000000404;
defparam \hab_reg_HEX3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N40
dffeas \REG_HEX_3|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_3|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_3|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX_3|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N14
dffeas \REG_HEX_3|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_3|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_3|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX_3|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N34
dffeas \REG_HEX_3|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_3|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_3|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX_3|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N32
dffeas \REG_HEX_3|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_3|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_3|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX_3|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \HEX_3|rascSaida7seg[0]~0 (
// Equation(s):
// \HEX_3|rascSaida7seg[0]~0_combout  = ( \REG_HEX_3|DOUT [1] & ( (!\REG_HEX_3|DOUT [2] & (\REG_HEX_3|DOUT [3] & \REG_HEX_3|DOUT [0])) ) ) # ( !\REG_HEX_3|DOUT [1] & ( (!\REG_HEX_3|DOUT [2] & (!\REG_HEX_3|DOUT [3] & \REG_HEX_3|DOUT [0])) # (\REG_HEX_3|DOUT 
// [2] & (!\REG_HEX_3|DOUT [3] $ (\REG_HEX_3|DOUT [0]))) ) )

	.dataa(!\REG_HEX_3|DOUT [2]),
	.datab(!\REG_HEX_3|DOUT [3]),
	.datac(gnd),
	.datad(!\REG_HEX_3|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX_3|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_3|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_3|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HEX_3|rascSaida7seg[0]~0 .lut_mask = 64'h4499449900220022;
defparam \HEX_3|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N9
cyclonev_lcell_comb \HEX_3|rascSaida7seg[1]~1 (
// Equation(s):
// \HEX_3|rascSaida7seg[1]~1_combout  = ( \REG_HEX_3|DOUT [2] & ( (!\REG_HEX_3|DOUT [1] & (!\REG_HEX_3|DOUT [3] $ (!\REG_HEX_3|DOUT [0]))) # (\REG_HEX_3|DOUT [1] & ((!\REG_HEX_3|DOUT [0]) # (\REG_HEX_3|DOUT [3]))) ) ) # ( !\REG_HEX_3|DOUT [2] & ( 
// (\REG_HEX_3|DOUT [1] & (\REG_HEX_3|DOUT [3] & \REG_HEX_3|DOUT [0])) ) )

	.dataa(!\REG_HEX_3|DOUT [1]),
	.datab(gnd),
	.datac(!\REG_HEX_3|DOUT [3]),
	.datad(!\REG_HEX_3|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX_3|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_3|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_3|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HEX_3|rascSaida7seg[1]~1 .lut_mask = 64'h000500055FA55FA5;
defparam \HEX_3|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N51
cyclonev_lcell_comb \HEX_3|rascSaida7seg[2]~2 (
// Equation(s):
// \HEX_3|rascSaida7seg[2]~2_combout  = ( \REG_HEX_3|DOUT [1] & ( (!\REG_HEX_3|DOUT [2] & (!\REG_HEX_3|DOUT [3] & !\REG_HEX_3|DOUT [0])) # (\REG_HEX_3|DOUT [2] & (\REG_HEX_3|DOUT [3])) ) ) # ( !\REG_HEX_3|DOUT [1] & ( (\REG_HEX_3|DOUT [2] & (\REG_HEX_3|DOUT 
// [3] & !\REG_HEX_3|DOUT [0])) ) )

	.dataa(!\REG_HEX_3|DOUT [2]),
	.datab(!\REG_HEX_3|DOUT [3]),
	.datac(!\REG_HEX_3|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX_3|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_3|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_3|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HEX_3|rascSaida7seg[2]~2 .lut_mask = 64'h1010101091919191;
defparam \HEX_3|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N18
cyclonev_lcell_comb \HEX_3|rascSaida7seg[3]~3 (
// Equation(s):
// \HEX_3|rascSaida7seg[3]~3_combout  = ( \REG_HEX_3|DOUT [1] & ( (!\REG_HEX_3|DOUT [2] & (\REG_HEX_3|DOUT [3] & !\REG_HEX_3|DOUT [0])) # (\REG_HEX_3|DOUT [2] & ((\REG_HEX_3|DOUT [0]))) ) ) # ( !\REG_HEX_3|DOUT [1] & ( (!\REG_HEX_3|DOUT [3] & 
// (!\REG_HEX_3|DOUT [2] $ (!\REG_HEX_3|DOUT [0]))) ) )

	.dataa(gnd),
	.datab(!\REG_HEX_3|DOUT [3]),
	.datac(!\REG_HEX_3|DOUT [2]),
	.datad(!\REG_HEX_3|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX_3|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_3|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_3|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HEX_3|rascSaida7seg[3]~3 .lut_mask = 64'h0CC00CC0300F300F;
defparam \HEX_3|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N21
cyclonev_lcell_comb \HEX_3|rascSaida7seg[4]~4 (
// Equation(s):
// \HEX_3|rascSaida7seg[4]~4_combout  = ( \REG_HEX_3|DOUT [1] & ( (!\REG_HEX_3|DOUT [3] & \REG_HEX_3|DOUT [0]) ) ) # ( !\REG_HEX_3|DOUT [1] & ( (!\REG_HEX_3|DOUT [2] & ((\REG_HEX_3|DOUT [0]))) # (\REG_HEX_3|DOUT [2] & (!\REG_HEX_3|DOUT [3])) ) )

	.dataa(!\REG_HEX_3|DOUT [2]),
	.datab(!\REG_HEX_3|DOUT [3]),
	.datac(!\REG_HEX_3|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX_3|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_3|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_3|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HEX_3|rascSaida7seg[4]~4 .lut_mask = 64'h4E4E4E4E0C0C0C0C;
defparam \HEX_3|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N36
cyclonev_lcell_comb \HEX_3|rascSaida7seg[5]~5 (
// Equation(s):
// \HEX_3|rascSaida7seg[5]~5_combout  = ( \REG_HEX_3|DOUT [1] & ( (!\REG_HEX_3|DOUT [3] & ((!\REG_HEX_3|DOUT [2]) # (\REG_HEX_3|DOUT [0]))) ) ) # ( !\REG_HEX_3|DOUT [1] & ( (\REG_HEX_3|DOUT [0] & (!\REG_HEX_3|DOUT [2] $ (\REG_HEX_3|DOUT [3]))) ) )

	.dataa(!\REG_HEX_3|DOUT [2]),
	.datab(!\REG_HEX_3|DOUT [3]),
	.datac(gnd),
	.datad(!\REG_HEX_3|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX_3|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_3|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_3|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HEX_3|rascSaida7seg[5]~5 .lut_mask = 64'h0099009988CC88CC;
defparam \HEX_3|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N39
cyclonev_lcell_comb \HEX_3|rascSaida7seg[6]~6 (
// Equation(s):
// \HEX_3|rascSaida7seg[6]~6_combout  = ( \REG_HEX_3|DOUT [1] & ( (\REG_HEX_3|DOUT [2] & (!\REG_HEX_3|DOUT [3] & \REG_HEX_3|DOUT [0])) ) ) # ( !\REG_HEX_3|DOUT [1] & ( (!\REG_HEX_3|DOUT [2] & (!\REG_HEX_3|DOUT [3])) # (\REG_HEX_3|DOUT [2] & (\REG_HEX_3|DOUT 
// [3] & !\REG_HEX_3|DOUT [0])) ) )

	.dataa(!\REG_HEX_3|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX_3|DOUT [3]),
	.datad(!\REG_HEX_3|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX_3|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_3|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_3|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HEX_3|rascSaida7seg[6]~6 .lut_mask = 64'hA5A0A5A000500050;
defparam \HEX_3|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N12
cyclonev_lcell_comb \hab_reg_HEX5~0 (
// Equation(s):
// \hab_reg_HEX5~0_combout  = ( \ROM|memROM~1_combout  & ( (!\CPU|PC|DOUT [4] & (\CPU|PC|DOUT [0] & !\ROM|memROM~5_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [4]),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(!\ROM|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_reg_HEX5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hab_reg_HEX5~0 .extended_lut = "off";
defparam \hab_reg_HEX5~0 .lut_mask = 64'h000000000C000C00;
defparam \hab_reg_HEX5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N45
cyclonev_lcell_comb \hab_reg_HEX4~0 (
// Equation(s):
// \hab_reg_HEX4~0_combout  = ( \hab_reg_HEX5~0_combout  & ( (!\ROM|memROM~4_combout  & (\ROM|memROM~0_combout  & (\ROM|memROM~3_combout  & !\ROM|memROM~6_combout ))) ) )

	.dataa(!\ROM|memROM~4_combout ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~6_combout ),
	.datae(gnd),
	.dataf(!\hab_reg_HEX5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_reg_HEX4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hab_reg_HEX4~0 .extended_lut = "off";
defparam \hab_reg_HEX4~0 .lut_mask = 64'h0000000002000200;
defparam \hab_reg_HEX4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N31
dffeas \REG_HEX_4|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_4|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_4|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX_4|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N47
dffeas \REG_HEX_4|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_4|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_4|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX_4|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N4
dffeas \REG_HEX_4|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_4|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_4|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX_4|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N41
dffeas \REG_HEX_4|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_4|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_4|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX_4|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N0
cyclonev_lcell_comb \HEX_4|rascSaida7seg[0]~0 (
// Equation(s):
// \HEX_4|rascSaida7seg[0]~0_combout  = ( \REG_HEX_4|DOUT [0] & ( (!\REG_HEX_4|DOUT [2] & (!\REG_HEX_4|DOUT [1] $ (\REG_HEX_4|DOUT [3]))) # (\REG_HEX_4|DOUT [2] & (!\REG_HEX_4|DOUT [1] & \REG_HEX_4|DOUT [3])) ) ) # ( !\REG_HEX_4|DOUT [0] & ( (\REG_HEX_4|DOUT 
// [2] & (!\REG_HEX_4|DOUT [1] & !\REG_HEX_4|DOUT [3])) ) )

	.dataa(!\REG_HEX_4|DOUT [2]),
	.datab(!\REG_HEX_4|DOUT [1]),
	.datac(!\REG_HEX_4|DOUT [3]),
	.datad(gnd),
	.datae(!\REG_HEX_4|DOUT [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_4|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_4|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HEX_4|rascSaida7seg[0]~0 .lut_mask = 64'h4040868640408686;
defparam \HEX_4|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N42
cyclonev_lcell_comb \HEX_4|rascSaida7seg[1]~1 (
// Equation(s):
// \HEX_4|rascSaida7seg[1]~1_combout  = ( \REG_HEX_4|DOUT [0] & ( (!\REG_HEX_4|DOUT [1] & (\REG_HEX_4|DOUT [2] & !\REG_HEX_4|DOUT [3])) # (\REG_HEX_4|DOUT [1] & ((\REG_HEX_4|DOUT [3]))) ) ) # ( !\REG_HEX_4|DOUT [0] & ( (\REG_HEX_4|DOUT [2] & 
// ((\REG_HEX_4|DOUT [3]) # (\REG_HEX_4|DOUT [1]))) ) )

	.dataa(!\REG_HEX_4|DOUT [2]),
	.datab(!\REG_HEX_4|DOUT [1]),
	.datac(!\REG_HEX_4|DOUT [3]),
	.datad(gnd),
	.datae(!\REG_HEX_4|DOUT [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_4|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_4|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HEX_4|rascSaida7seg[1]~1 .lut_mask = 64'h1515434315154343;
defparam \HEX_4|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N39
cyclonev_lcell_comb \HEX_4|rascSaida7seg[2]~2 (
// Equation(s):
// \HEX_4|rascSaida7seg[2]~2_combout  = ( \REG_HEX_4|DOUT [0] & ( \REG_HEX_4|DOUT [2] & ( (\REG_HEX_4|DOUT [3] & \REG_HEX_4|DOUT [1]) ) ) ) # ( !\REG_HEX_4|DOUT [0] & ( \REG_HEX_4|DOUT [2] & ( \REG_HEX_4|DOUT [3] ) ) ) # ( !\REG_HEX_4|DOUT [0] & ( 
// !\REG_HEX_4|DOUT [2] & ( (!\REG_HEX_4|DOUT [3] & \REG_HEX_4|DOUT [1]) ) ) )

	.dataa(!\REG_HEX_4|DOUT [3]),
	.datab(gnd),
	.datac(!\REG_HEX_4|DOUT [1]),
	.datad(gnd),
	.datae(!\REG_HEX_4|DOUT [0]),
	.dataf(!\REG_HEX_4|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_4|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_4|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HEX_4|rascSaida7seg[2]~2 .lut_mask = 64'h0A0A000055550505;
defparam \HEX_4|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N6
cyclonev_lcell_comb \HEX_4|rascSaida7seg[3]~3 (
// Equation(s):
// \HEX_4|rascSaida7seg[3]~3_combout  = ( \REG_HEX_4|DOUT [0] & ( (!\REG_HEX_4|DOUT [2] & (!\REG_HEX_4|DOUT [1] & !\REG_HEX_4|DOUT [3])) # (\REG_HEX_4|DOUT [2] & (\REG_HEX_4|DOUT [1])) ) ) # ( !\REG_HEX_4|DOUT [0] & ( (!\REG_HEX_4|DOUT [2] & (\REG_HEX_4|DOUT 
// [1] & \REG_HEX_4|DOUT [3])) # (\REG_HEX_4|DOUT [2] & (!\REG_HEX_4|DOUT [1] & !\REG_HEX_4|DOUT [3])) ) )

	.dataa(!\REG_HEX_4|DOUT [2]),
	.datab(!\REG_HEX_4|DOUT [1]),
	.datac(!\REG_HEX_4|DOUT [3]),
	.datad(gnd),
	.datae(!\REG_HEX_4|DOUT [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_4|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_4|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HEX_4|rascSaida7seg[3]~3 .lut_mask = 64'h4242919142429191;
defparam \HEX_4|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N15
cyclonev_lcell_comb \HEX_4|rascSaida7seg[4]~4 (
// Equation(s):
// \HEX_4|rascSaida7seg[4]~4_combout  = ( \REG_HEX_4|DOUT [0] & ( \REG_HEX_4|DOUT [2] & ( !\REG_HEX_4|DOUT [3] ) ) ) # ( !\REG_HEX_4|DOUT [0] & ( \REG_HEX_4|DOUT [2] & ( (!\REG_HEX_4|DOUT [3] & !\REG_HEX_4|DOUT [1]) ) ) ) # ( \REG_HEX_4|DOUT [0] & ( 
// !\REG_HEX_4|DOUT [2] & ( (!\REG_HEX_4|DOUT [3]) # (!\REG_HEX_4|DOUT [1]) ) ) )

	.dataa(!\REG_HEX_4|DOUT [3]),
	.datab(gnd),
	.datac(!\REG_HEX_4|DOUT [1]),
	.datad(gnd),
	.datae(!\REG_HEX_4|DOUT [0]),
	.dataf(!\REG_HEX_4|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_4|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_4|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HEX_4|rascSaida7seg[4]~4 .lut_mask = 64'h0000FAFAA0A0AAAA;
defparam \HEX_4|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N57
cyclonev_lcell_comb \HEX_4|rascSaida7seg[5]~5 (
// Equation(s):
// \HEX_4|rascSaida7seg[5]~5_combout  = ( \REG_HEX_4|DOUT [0] & ( \REG_HEX_4|DOUT [2] & ( !\REG_HEX_4|DOUT [3] $ (!\REG_HEX_4|DOUT [1]) ) ) ) # ( \REG_HEX_4|DOUT [0] & ( !\REG_HEX_4|DOUT [2] & ( !\REG_HEX_4|DOUT [3] ) ) ) # ( !\REG_HEX_4|DOUT [0] & ( 
// !\REG_HEX_4|DOUT [2] & ( (!\REG_HEX_4|DOUT [3] & \REG_HEX_4|DOUT [1]) ) ) )

	.dataa(!\REG_HEX_4|DOUT [3]),
	.datab(gnd),
	.datac(!\REG_HEX_4|DOUT [1]),
	.datad(gnd),
	.datae(!\REG_HEX_4|DOUT [0]),
	.dataf(!\REG_HEX_4|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_4|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_4|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HEX_4|rascSaida7seg[5]~5 .lut_mask = 64'h0A0AAAAA00005A5A;
defparam \HEX_4|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N24
cyclonev_lcell_comb \HEX_4|rascSaida7seg[6]~6 (
// Equation(s):
// \HEX_4|rascSaida7seg[6]~6_combout  = ( \REG_HEX_4|DOUT [0] & ( (!\REG_HEX_4|DOUT [3] & (!\REG_HEX_4|DOUT [2] $ (\REG_HEX_4|DOUT [1]))) ) ) # ( !\REG_HEX_4|DOUT [0] & ( (!\REG_HEX_4|DOUT [1] & (!\REG_HEX_4|DOUT [2] $ (\REG_HEX_4|DOUT [3]))) ) )

	.dataa(!\REG_HEX_4|DOUT [2]),
	.datab(!\REG_HEX_4|DOUT [1]),
	.datac(!\REG_HEX_4|DOUT [3]),
	.datad(gnd),
	.datae(!\REG_HEX_4|DOUT [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_4|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_4|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HEX_4|rascSaida7seg[6]~6 .lut_mask = 64'h8484909084849090;
defparam \HEX_4|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N54
cyclonev_lcell_comb hab_reg_HEX5(
// Equation(s):
// \hab_reg_HEX5~combout  = ( \hab_reg_HEX5~0_combout  & ( (\ROM|memROM~6_combout  & (\ROM|memROM~0_combout  & (!\ROM|memROM~4_combout  & \ROM|memROM~3_combout ))) ) )

	.dataa(!\ROM|memROM~6_combout ),
	.datab(!\ROM|memROM~0_combout ),
	.datac(!\ROM|memROM~4_combout ),
	.datad(!\ROM|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\hab_reg_HEX5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_reg_HEX5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam hab_reg_HEX5.extended_lut = "off";
defparam hab_reg_HEX5.lut_mask = 64'h0000000000100010;
defparam hab_reg_HEX5.shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N8
dffeas \REG_HEX_5|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_5|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_5|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX_5|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N19
dffeas \REG_HEX_5|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_5|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_5|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX_5|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N21
cyclonev_lcell_comb \REG_HEX_5|DOUT[2]~feeder (
// Equation(s):
// \REG_HEX_5|DOUT[2]~feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_HEX_5|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_HEX_5|DOUT[2]~feeder .extended_lut = "off";
defparam \REG_HEX_5|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG_HEX_5|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N23
dffeas \REG_HEX_5|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_HEX_5|DOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hab_reg_HEX5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_5|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_5|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX_5|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N50
dffeas \REG_HEX_5|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_5|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_5|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX_5|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N15
cyclonev_lcell_comb \HEX_5|rascSaida7seg[0]~0 (
// Equation(s):
// \HEX_5|rascSaida7seg[0]~0_combout  = ( \REG_HEX_5|DOUT [1] & ( (\REG_HEX_5|DOUT [0] & (\REG_HEX_5|DOUT [3] & !\REG_HEX_5|DOUT [2])) ) ) # ( !\REG_HEX_5|DOUT [1] & ( (!\REG_HEX_5|DOUT [0] & (!\REG_HEX_5|DOUT [3] & \REG_HEX_5|DOUT [2])) # (\REG_HEX_5|DOUT 
// [0] & (!\REG_HEX_5|DOUT [3] $ (\REG_HEX_5|DOUT [2]))) ) )

	.dataa(!\REG_HEX_5|DOUT [0]),
	.datab(!\REG_HEX_5|DOUT [3]),
	.datac(gnd),
	.datad(!\REG_HEX_5|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX_5|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_5|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_5|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HEX_5|rascSaida7seg[0]~0 .lut_mask = 64'h4499449911001100;
defparam \HEX_5|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N6
cyclonev_lcell_comb \HEX_5|rascSaida7seg[1]~1 (
// Equation(s):
// \HEX_5|rascSaida7seg[1]~1_combout  = ( \REG_HEX_5|DOUT [1] & ( (!\REG_HEX_5|DOUT [0] & ((\REG_HEX_5|DOUT [2]))) # (\REG_HEX_5|DOUT [0] & (\REG_HEX_5|DOUT [3])) ) ) # ( !\REG_HEX_5|DOUT [1] & ( (\REG_HEX_5|DOUT [2] & (!\REG_HEX_5|DOUT [3] $ 
// (!\REG_HEX_5|DOUT [0]))) ) )

	.dataa(gnd),
	.datab(!\REG_HEX_5|DOUT [3]),
	.datac(!\REG_HEX_5|DOUT [0]),
	.datad(!\REG_HEX_5|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX_5|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_5|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_5|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HEX_5|rascSaida7seg[1]~1 .lut_mask = 64'h003C003C03F303F3;
defparam \HEX_5|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \HEX_5|rascSaida7seg[2]~2 (
// Equation(s):
// \HEX_5|rascSaida7seg[2]~2_combout  = ( \REG_HEX_5|DOUT [1] & ( (!\REG_HEX_5|DOUT [3] & (!\REG_HEX_5|DOUT [0] & !\REG_HEX_5|DOUT [2])) # (\REG_HEX_5|DOUT [3] & ((\REG_HEX_5|DOUT [2]))) ) ) # ( !\REG_HEX_5|DOUT [1] & ( (\REG_HEX_5|DOUT [3] & 
// (!\REG_HEX_5|DOUT [0] & \REG_HEX_5|DOUT [2])) ) )

	.dataa(gnd),
	.datab(!\REG_HEX_5|DOUT [3]),
	.datac(!\REG_HEX_5|DOUT [0]),
	.datad(!\REG_HEX_5|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX_5|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_5|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_5|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HEX_5|rascSaida7seg[2]~2 .lut_mask = 64'h00300030C033C033;
defparam \HEX_5|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N9
cyclonev_lcell_comb \HEX_5|rascSaida7seg[3]~3 (
// Equation(s):
// \HEX_5|rascSaida7seg[3]~3_combout  = ( \REG_HEX_5|DOUT [1] & ( (!\REG_HEX_5|DOUT [0] & (\REG_HEX_5|DOUT [3] & !\REG_HEX_5|DOUT [2])) # (\REG_HEX_5|DOUT [0] & ((\REG_HEX_5|DOUT [2]))) ) ) # ( !\REG_HEX_5|DOUT [1] & ( (!\REG_HEX_5|DOUT [3] & 
// (!\REG_HEX_5|DOUT [0] $ (!\REG_HEX_5|DOUT [2]))) ) )

	.dataa(!\REG_HEX_5|DOUT [0]),
	.datab(!\REG_HEX_5|DOUT [3]),
	.datac(gnd),
	.datad(!\REG_HEX_5|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX_5|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_5|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_5|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HEX_5|rascSaida7seg[3]~3 .lut_mask = 64'h4488448822552255;
defparam \HEX_5|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \HEX_5|rascSaida7seg[4]~4 (
// Equation(s):
// \HEX_5|rascSaida7seg[4]~4_combout  = ( \REG_HEX_5|DOUT [1] & ( (!\REG_HEX_5|DOUT [3] & \REG_HEX_5|DOUT [0]) ) ) # ( !\REG_HEX_5|DOUT [1] & ( (!\REG_HEX_5|DOUT [2] & ((\REG_HEX_5|DOUT [0]))) # (\REG_HEX_5|DOUT [2] & (!\REG_HEX_5|DOUT [3])) ) )

	.dataa(gnd),
	.datab(!\REG_HEX_5|DOUT [3]),
	.datac(!\REG_HEX_5|DOUT [0]),
	.datad(!\REG_HEX_5|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX_5|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_5|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_5|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HEX_5|rascSaida7seg[4]~4 .lut_mask = 64'h0FCC0FCC0C0C0C0C;
defparam \HEX_5|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_lcell_comb \HEX_5|rascSaida7seg[5]~5 (
// Equation(s):
// \HEX_5|rascSaida7seg[5]~5_combout  = ( \REG_HEX_5|DOUT [1] & ( (!\REG_HEX_5|DOUT [3] & ((!\REG_HEX_5|DOUT [2]) # (\REG_HEX_5|DOUT [0]))) ) ) # ( !\REG_HEX_5|DOUT [1] & ( (\REG_HEX_5|DOUT [0] & (!\REG_HEX_5|DOUT [3] $ (\REG_HEX_5|DOUT [2]))) ) )

	.dataa(gnd),
	.datab(!\REG_HEX_5|DOUT [3]),
	.datac(!\REG_HEX_5|DOUT [0]),
	.datad(!\REG_HEX_5|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX_5|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_5|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_5|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HEX_5|rascSaida7seg[5]~5 .lut_mask = 64'h0C030C03CC0CCC0C;
defparam \HEX_5|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \HEX_5|rascSaida7seg[6]~6 (
// Equation(s):
// \HEX_5|rascSaida7seg[6]~6_combout  = ( \REG_HEX_5|DOUT [1] & ( (!\REG_HEX_5|DOUT [3] & (\REG_HEX_5|DOUT [0] & \REG_HEX_5|DOUT [2])) ) ) # ( !\REG_HEX_5|DOUT [1] & ( (!\REG_HEX_5|DOUT [3] & ((!\REG_HEX_5|DOUT [2]))) # (\REG_HEX_5|DOUT [3] & 
// (!\REG_HEX_5|DOUT [0] & \REG_HEX_5|DOUT [2])) ) )

	.dataa(gnd),
	.datab(!\REG_HEX_5|DOUT [3]),
	.datac(!\REG_HEX_5|DOUT [0]),
	.datad(!\REG_HEX_5|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX_5|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_5|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_5|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HEX_5|rascSaida7seg[6]~6 .lut_mask = 64'hCC30CC30000C000C;
defparam \HEX_5|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N49
dffeas \CPU|PC|DOUT[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
