// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

#include "qcom/qcom-ipq4019.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/leds/common.h>
#include <dt-bindings/soc/qcom,tcsr.h>

/ {
	model = "Arista W-118";
	compatible = "arista,w-118";

	aliases {
		label-mac-device = &gmac;
		led-boot = &led_power_green;
		led-failsafe = &led_power_red;
		led-running = &led_power_green;
		led-upgrade = &led_power_red;
	};

	keys {
		compatible = "gpio-keys";

		button-reset {
			label = "reset";
			gpios = <&tlmm 18 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};
	};

	leds {
		compatible = "gpio-leds";

		led-lan123 {
			gpios = <&tlmm 10 GPIO_ACTIVE_LOW>;
			color = <LED_COLOR_ID_GREEN>;
			function = LED_FUNCTION_LAN;
		};

		led_power_green: led-power-green {
			gpios = <&tlmm 49 GPIO_ACTIVE_LOW>;
			color = <LED_COLOR_ID_GREEN>;
			function = LED_FUNCTION_POWER;
		};

		led_power_red: led-power-red {
			gpios = <&tlmm 50 GPIO_ACTIVE_LOW>;
			color = <LED_COLOR_ID_RED>;
			function = LED_FUNCTION_POWER;
			panic-indicator;
		};

		led-uplink {
			gpios = <&tlmm 41 GPIO_ACTIVE_LOW>;
			color = <LED_COLOR_ID_GREEN>;
			function = LED_FUNCTION_WAN;
		};

		led-wips {
			gpios = <&tlmm 32 GPIO_ACTIVE_LOW>;
			color = <LED_COLOR_ID_GREEN>;
			function = LED_FUNCTION_WLAN;
			linux,default-trigger = "phy0tpt";
		};

		led-wlan2g {
			gpios = <&tlmm 23 GPIO_ACTIVE_LOW>;
			color = <LED_COLOR_ID_GREEN>;
			function = LED_FUNCTION_WLAN_2GHZ;
			linux,default-trigger = "phy1tpt";
		};

		led-wlan5g {
			gpios = <&tlmm 22 GPIO_ACTIVE_LOW>;
			color = <LED_COLOR_ID_GREEN>;
			function = LED_FUNCTION_WLAN_5GHZ;
			linux,default-trigger = "phy2tpt";
		};
	};

	soc {
		tcsr@1949000 {
			compatible = "qcom,tcsr";
			reg = <0x1949000 0x100>;
			qcom,wifi_glb_cfg = <TCSR_WIFI_GLB_CFG>;
		};

		tcsr@194b000 {
			compatible = "qcom,tcsr";
			reg = <0x194b000 0x100>;
			qcom,usb-hsphy-mode-select = <TCSR_USB_HSPHY_HOST_MODE>;
		};

		ess_tcsr@1953000 {
			compatible = "qcom,tcsr";
			reg = <0x1953000 0x1000>;
			qcom,ess-interface-select = <TCSR_ESS_PSGMII>;
		};

		tcsr@1957000 {
			compatible = "qcom,tcsr";
			reg = <0x1957000 0x100>;
			qcom,wifi_noc_memtype_m0_m2 = <TCSR_WIFI_NOC_MEMTYPE_M0_M2>;
		};
	};
};

&blsp_dma {
	status = "okay";
};

&blsp1_spi1 {
	status = "okay";

	pinctrl-0 = <&spi1_pins>;
	pinctrl-names = "default";

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <24000000>;
		#address-cells = <1>;
		#size-cells = <1>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "0:SBL1";
				reg = <0x0000000 0x0040000>;
				read-only;
			};

			partition@40000 {
				label = "0:MIBIB";
				reg = <0x0040000 0x0020000>;
				read-only;
			};

			partition@60000 {
				label = "0:QSEE";
				reg = <0x0060000 0x0060000>;
				read-only;
			};

			partition@c0000 {
				label = "0:CDT";
				reg = <0x00c0000 0x0010000>;
				read-only;
			};

			partition@d0000 {
				label = "0:DDRPARAMS";
				reg = <0x00d0000 0x0010000>;
				read-only;
			};

			partition@e0000 {
				label = "0:APPSBL";
				reg = <0x00e0000 0x0080000>;
				read-only;
			};

			partition@160000 {
				label = "0:APPSBLENV";
				reg = <0x0160000 0x0010000>;
			};

			partition@170000 {
				label = "0:ART";
				reg = <0x0170000 0x0010000>;
				read-only;

				nvmem-layout {
					compatible = "fixed-layout";
					#address-cells = <1>;
					#size-cells = <1>;

					macaddr_art_0: macaddr@0 {
						reg = <0x0 0x6>;
					};

					macaddr_art_6: macaddr@6 {
						reg = <0x6 0x6>;
					};

					serial-number@30 {
						reg = <0x30 0xd>;
					};

					precal_art_1000: precal@1000 {
						reg = <0x1000 0x2f20>;
					};

					precal_art_5000: precal@5000 {
						reg = <0x5000 0x2f20>;
					};
				};
			};

			partition@180000 {
				label = "0:HLOS";
				reg = <0x0180000 0x0500000>;
			};

			partition@680000 {
				label = "0:HLOS1";
				reg = <0x0680000 0x0500000>;
			};

			partition@b80000 {
				label = "0:UCONFIG";
				reg = <0x0b80000 0x0400000>;
			};

			partition@f80000 {
				label = "PANIC";
				reg = <0x0f80000 0x0010000>;
			};

			partition@f90000 {
				label = "RESERVED:0";
				reg = <0x0f90000 0x0010000>;
			};

			partition@fa0000 {
				label = "RESERVED:1";
				reg = <0x0fa0000 0x1060000>;
			};
		};
	};
};

&blsp1_uart1 {
	status = "okay";

	pinctrl-0 = <&uart1_pins>;
	pinctrl-names = "default";
};

&blsp1_uart2 {
	status = "okay";

	pinctrl-0 = <&uart2_pins>;
	pinctrl-names = "default";

	/* NXP Kinetis KW41Z MCU, no driver exists */
	bluetooth {
		compatible = "nxp,kw41z";
	};
};

&crypto {
	status = "okay";
};

&cryptobam {
	status = "okay";
};

&gmac {
	status = "okay";

	nvmem-cell-names = "mac-address";
	nvmem-cells = <&macaddr_art_6>;
};

&mdio {
	status = "okay";

	pinctrl-0 = <&mdio_pins>;
	pinctrl-names = "default";
	reset-gpios = <&tlmm 47 GPIO_ACTIVE_LOW>;
	reset-delay-us = <2000>;
};

&nand {
	status = "okay";

	pinctrl-0 = <&nand_pins>;
	pinctrl-names = "default";

	nand@0 {
		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "rootfs";
				reg = <0x0 0x4000000>;
			};

			partition@4000000 {
				label = "rootfs2";
				reg = <0x4000000 0x4000000>;
			};

			partition@8000000 {
				label = "unpartitioned";
				reg = <0x8000000 0x8000000>;
			};
		};
	};
};

&pcie0 {
	status = "okay";

	perst-gpios = <&tlmm 48 GPIO_ACTIVE_LOW>;
	wake-gpios = <&tlmm 46 GPIO_ACTIVE_LOW>;

	bridge@0,0 {
		reg = <0x00000000 0 0 0 0>;
		#address-cells = <3>;
		#size-cells = <2>;
		ranges;

		wifi@1,0 {
			compatible = "qcom,ath10k";
			reg = <0x00010000 0 0 0 0>;
		};
	};
};

&prng {
	status = "okay";
};

&qpic_bam {
	status = "okay";
};

&switch {
	status = "okay";
};

&swport2 {
	status = "okay";

	label = "lan1";
};

&swport3 {
	status = "okay";

	label = "lan2";
	nvmem-cell-names = "mac-address";
	nvmem-cells = <&macaddr_art_6 (-1)>;
};

&swport4 {
	status = "okay";

	label = "lan3";
	nvmem-cell-names = "mac-address";
	nvmem-cells = <&macaddr_art_6 (-2)>;
};

&swport5 {
	status = "okay";

//	label = "uplink";
	nvmem-cell-names = "mac-address";
	nvmem-cells = <&macaddr_art_0>;
};

&tlmm {
	mdio_pins: mdio-pinmux {
		mux-mdio {
			pins = "gpio6";
			function = "mdio";
			bias-pull-up;
		};

		mux-mdc {
			pins = "gpio7";
			function = "mdc";
			bias-pull-up;
		};
	};

	nand_pins: nand-pinmux {
		pullups {
			pins = "gpio52", "gpio53", "gpio58", "gpio59";
			function = "qpic";
			bias-pull-up;
		};

		pulldowns {
			pins =	"gpio54", "gpio55", "gpio56", "gpio57",
				"gpio60", "gpio61", "gpio62", "gpio63",
				"gpio64", "gpio65", "gpio66", "gpio67",
				"gpio68", "gpio69";
			function = "qpic";
			bias-pull-down;
		};
	};

	spi1_pins: spi0-pinmux {
		mux {
			pins = "gpio12", "gpio13", "gpio14", "gpio15";
			function = "blsp_spi0";
			bias-disable;
		};
	};

	uart1_pins: uart0-pinmux {
		mux {
			pins = "gpio16", "gpio17";
			function = "blsp_uart0";
			bias-disable;
		};
	};

	uart2_pins: uart1-pinmux {
		mux {
			pins = "gpio8", "gpio9";
			function = "blsp_uart1";
			bias-disable;
		};
	};

	/*
	 *          GPIO 43
	 *       ______|______
	 *      |             |
	 * HIGH = DC      LOW = POE-IN
	 *                    |
	 *                 GPIO 28
	 *              ______|______
	 *             |             |
	 *        HIGH = POE-OUT ON  |
	 *                           |
	 *                       LOW = POE-OUT OFF
	 */
	poe-out-hog {
		gpio-hog;
		gpios = <28 GPIO_ACTIVE_HIGH>;
		output-high;
		line-name = "poe-out";
	};
};

&watchdog {
	status = "okay";
};

&wifi0 {
	status = "okay";

	nvmem-cells = <&precal_art_1000>;
	nvmem-cell-names = "pre-calibration";
};

&wifi1 {
	status = "okay";

	nvmem-cells = <&precal_art_5000>;
	nvmem-cell-names = "pre-calibration";
};
