Protel Design System Design Rule Check
PCB File : G:\00pathfinder\PCB\Pathfinder_pcb\pathfinder_pcb.PcbDoc
Date     : 2022/3/14
Time     : 12:54:43

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.762mm) (Preferred=0.762mm) (InNet('3.3V'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.762mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.508mm) (Preferred=0.508mm) (InNet('PIC5V'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (IsPad)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=3.302mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.235mm < 0.254mm) Between Pad CN17-(72.288mm,11.561mm) on Multi-Layer And Pad CN17-A12(71.272mm,10.721mm) on Top Layer [Top Solder] Mask Sliver [0.235mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.235mm < 0.254mm) Between Pad CN17-(72.288mm,3.561mm) on Multi-Layer And Pad CN17-B12(73.304mm,4.401mm) on Top Layer [Top Solder] Mask Sliver [0.235mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Pad CN17-15(69.958mm,5.191mm) on Multi-Layer And Pad CN17-A1(71.272mm,4.721mm) on Top Layer [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Pad CN17-15(69.958mm,5.191mm) on Multi-Layer And Pad CN17-A4(71.272mm,5.721mm) on Top Layer [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad CN17-15(69.958mm,9.931mm) on Multi-Layer And Pad CN17-A12(71.272mm,10.721mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Pad CN17-15(69.958mm,9.931mm) on Multi-Layer And Pad CN17-A9(71.272mm,9.721mm) on Top Layer [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad CN17-15(74.618mm,5.191mm) on Multi-Layer And Pad CN17-B12(73.304mm,4.401mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Pad CN17-15(74.618mm,5.191mm) on Multi-Layer And Pad CN17-B9(73.304mm,5.401mm) on Top Layer [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Pad CN17-15(74.618mm,9.931mm) on Multi-Layer And Pad CN17-B1(73.304mm,10.401mm) on Top Layer [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Pad CN17-15(74.618mm,9.931mm) on Multi-Layer And Pad CN17-B4(73.304mm,9.401mm) on Top Layer [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.235mm < 0.254mm) Between Pad CN20-(58.877mm,43.142mm) on Multi-Layer And Pad CN20-B12(59.893mm,43.982mm) on Top Layer [Top Solder] Mask Sliver [0.235mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.235mm < 0.254mm) Between Pad CN20-(58.877mm,51.142mm) on Multi-Layer And Pad CN20-A12(57.861mm,50.302mm) on Top Layer [Top Solder] Mask Sliver [0.235mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Pad CN20-15(56.547mm,44.772mm) on Multi-Layer And Pad CN20-A1(57.861mm,44.302mm) on Top Layer [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Pad CN20-15(56.547mm,44.772mm) on Multi-Layer And Pad CN20-A4(57.861mm,45.302mm) on Top Layer [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad CN20-15(56.547mm,49.512mm) on Multi-Layer And Pad CN20-A12(57.861mm,50.302mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Pad CN20-15(56.547mm,49.512mm) on Multi-Layer And Pad CN20-A9(57.861mm,49.302mm) on Top Layer [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad CN20-15(61.207mm,44.772mm) on Multi-Layer And Pad CN20-B12(59.893mm,43.982mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Pad CN20-15(61.207mm,44.772mm) on Multi-Layer And Pad CN20-B9(59.893mm,44.982mm) on Top Layer [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Pad CN20-15(61.207mm,49.512mm) on Multi-Layer And Pad CN20-B1(59.893mm,49.982mm) on Top Layer [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Pad CN20-15(61.207mm,49.512mm) on Multi-Layer And Pad CN20-B4(59.893mm,48.982mm) on Top Layer [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad D11-1(1.493mm,46.567mm) on Top Layer And Pad D11-2(-0.007mm,46.567mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad D11-2(-0.007mm,46.567mm) on Top Layer And Pad D11-3(-1.507mm,46.567mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad D11-4(-1.507mm,42.566mm) on Top Layer And Pad D11-5(-0.007mm,42.566mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad D11-5(-0.007mm,42.566mm) on Top Layer And Pad D11-6(1.493mm,42.566mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-1(65.638mm,1.819mm) on Top Layer And Pad U14-2(65.638mm,2.769mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-2(65.638mm,2.769mm) on Top Layer And Pad U14-3(65.638mm,3.718mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad U15-1(44.275mm,49.814mm) on Top Layer And Pad U15-2(44.275mm,49.164mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad U15-10(44.275mm,43.964mm) on Top Layer And Pad U15-9(44.275mm,44.614mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad U15-11(51.257mm,43.964mm) on Top Layer And Pad U15-12(51.257mm,44.614mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad U15-12(51.257mm,44.614mm) on Top Layer And Pad U15-13(51.257mm,45.264mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad U15-13(51.257mm,45.264mm) on Top Layer And Pad U15-14(51.257mm,45.914mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad U15-14(51.257mm,45.914mm) on Top Layer And Pad U15-15(51.257mm,46.564mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad U15-15(51.257mm,46.564mm) on Top Layer And Pad U15-16(51.257mm,47.214mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad U15-16(51.257mm,47.214mm) on Top Layer And Pad U15-17(51.257mm,47.864mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad U15-17(51.257mm,47.864mm) on Top Layer And Pad U15-18(51.257mm,48.514mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad U15-18(51.257mm,48.514mm) on Top Layer And Pad U15-19(51.257mm,49.164mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad U15-19(51.257mm,49.164mm) on Top Layer And Pad U15-20(51.257mm,49.814mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad U15-2(44.275mm,49.164mm) on Top Layer And Pad U15-3(44.275mm,48.514mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad U15-3(44.275mm,48.514mm) on Top Layer And Pad U15-4(44.275mm,47.864mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad U15-4(44.275mm,47.864mm) on Top Layer And Pad U15-5(44.275mm,47.214mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad U15-5(44.275mm,47.214mm) on Top Layer And Pad U15-6(44.275mm,46.564mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad U15-6(44.275mm,46.564mm) on Top Layer And Pad U15-7(44.275mm,45.914mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad U15-7(44.275mm,45.914mm) on Top Layer And Pad U15-8(44.275mm,45.264mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad U15-8(44.275mm,45.264mm) on Top Layer And Pad U15-9(44.275mm,44.614mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-1(49.233mm,6.826mm) on Top Layer And Pad U16-2(49.233mm,7.326mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-10(49.233mm,11.326mm) on Top Layer And Pad U16-11(49.233mm,11.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-10(49.233mm,11.326mm) on Top Layer And Pad U16-9(49.233mm,10.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-11(49.233mm,11.826mm) on Top Layer And Pad U16-12(49.233mm,12.326mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-13(47.734mm,13.826mm) on Top Layer And Pad U16-14(47.233mm,13.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-14(47.233mm,13.826mm) on Top Layer And Pad U16-15(46.734mm,13.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-15(46.734mm,13.826mm) on Top Layer And Pad U16-16(46.233mm,13.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-16(46.233mm,13.826mm) on Top Layer And Pad U16-17(45.734mm,13.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-17(45.734mm,13.826mm) on Top Layer And Pad U16-18(45.233mm,13.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-18(45.233mm,13.826mm) on Top Layer And Pad U16-19(44.734mm,13.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-19(44.734mm,13.826mm) on Top Layer And Pad U16-20(44.233mm,13.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-2(49.233mm,7.326mm) on Top Layer And Pad U16-3(49.233mm,7.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-20(44.233mm,13.826mm) on Top Layer And Pad U16-21(43.734mm,13.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-21(43.734mm,13.826mm) on Top Layer And Pad U16-22(43.233mm,13.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-22(43.233mm,13.826mm) on Top Layer And Pad U16-23(42.734mm,13.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-23(42.734mm,13.826mm) on Top Layer And Pad U16-24(42.233mm,13.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-25(40.734mm,12.326mm) on Top Layer And Pad U16-26(40.734mm,11.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-26(40.734mm,11.826mm) on Top Layer And Pad U16-27(40.734mm,11.326mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-27(40.734mm,11.326mm) on Top Layer And Pad U16-28(40.734mm,10.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-28(40.734mm,10.826mm) on Top Layer And Pad U16-29(40.734mm,10.326mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-29(40.734mm,10.326mm) on Top Layer And Pad U16-30(40.734mm,9.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-3(49.233mm,7.826mm) on Top Layer And Pad U16-4(49.233mm,8.326mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-30(40.734mm,9.826mm) on Top Layer And Pad U16-31(40.734mm,9.326mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-31(40.734mm,9.326mm) on Top Layer And Pad U16-32(40.734mm,8.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-32(40.734mm,8.826mm) on Top Layer And Pad U16-33(40.734mm,8.326mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-33(40.734mm,8.326mm) on Top Layer And Pad U16-34(40.734mm,7.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-34(40.734mm,7.826mm) on Top Layer And Pad U16-35(40.734mm,7.326mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-35(40.734mm,7.326mm) on Top Layer And Pad U16-36(40.734mm,6.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-37(42.233mm,5.326mm) on Top Layer And Pad U16-38(42.733mm,5.326mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-38(42.733mm,5.326mm) on Top Layer And Pad U16-39(43.233mm,5.326mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-39(43.233mm,5.326mm) on Top Layer And Pad U16-40(43.733mm,5.326mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-4(49.233mm,8.326mm) on Top Layer And Pad U16-5(49.233mm,8.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-40(43.733mm,5.326mm) on Top Layer And Pad U16-41(44.233mm,5.326mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-41(44.233mm,5.326mm) on Top Layer And Pad U16-42(44.733mm,5.326mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-42(44.733mm,5.326mm) on Top Layer And Pad U16-43(45.233mm,5.326mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-43(45.233mm,5.326mm) on Top Layer And Pad U16-44(45.733mm,5.326mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-44(45.733mm,5.326mm) on Top Layer And Pad U16-45(46.233mm,5.326mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-45(46.233mm,5.326mm) on Top Layer And Pad U16-46(46.733mm,5.326mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-46(46.733mm,5.326mm) on Top Layer And Pad U16-47(47.233mm,5.326mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-47(47.233mm,5.326mm) on Top Layer And Pad U16-48(47.733mm,5.326mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-5(49.233mm,8.826mm) on Top Layer And Pad U16-6(49.233mm,9.326mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-6(49.233mm,9.326mm) on Top Layer And Pad U16-7(49.233mm,9.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-7(49.233mm,9.826mm) on Top Layer And Pad U16-8(49.233mm,10.326mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U16-8(49.233mm,10.326mm) on Top Layer And Pad U16-9(49.233mm,10.826mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-1(10.55mm,59.246mm) on Top Layer And Pad U4-2(10.55mm,59.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-10(10.55mm,63.746mm) on Top Layer And Pad U4-11(10.55mm,64.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-10(10.55mm,63.746mm) on Top Layer And Pad U4-9(10.55mm,63.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-100(-10.5mm,63.246mm) on Top Layer And Pad U4-101(-10.5mm,62.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-100(-10.5mm,63.246mm) on Top Layer And Pad U4-99(-10.5mm,63.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-101(-10.5mm,62.746mm) on Top Layer And Pad U4-102(-10.5mm,62.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-102(-10.5mm,62.246mm) on Top Layer And Pad U4-103(-10.5mm,61.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-103(-10.5mm,61.746mm) on Top Layer And Pad U4-104(-10.5mm,61.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-104(-10.5mm,61.246mm) on Top Layer And Pad U4-105(-10.5mm,60.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-105(-10.5mm,60.746mm) on Top Layer And Pad U4-106(-10.5mm,60.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-106(-10.5mm,60.246mm) on Top Layer And Pad U4-107(-10.5mm,59.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-107(-10.5mm,59.746mm) on Top Layer And Pad U4-108(-10.5mm,59.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-109(-8.725mm,57.471mm) on Top Layer And Pad U4-110(-8.225mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-11(10.55mm,64.246mm) on Top Layer And Pad U4-12(10.55mm,64.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-110(-8.225mm,57.471mm) on Top Layer And Pad U4-111(-7.725mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-111(-7.725mm,57.471mm) on Top Layer And Pad U4-112(-7.225mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-112(-7.225mm,57.471mm) on Top Layer And Pad U4-113(-6.725mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-113(-6.725mm,57.471mm) on Top Layer And Pad U4-114(-6.225mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-114(-6.225mm,57.471mm) on Top Layer And Pad U4-115(-5.725mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-115(-5.725mm,57.471mm) on Top Layer And Pad U4-116(-5.225mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-116(-5.225mm,57.471mm) on Top Layer And Pad U4-117(-4.725mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-117(-4.725mm,57.471mm) on Top Layer And Pad U4-118(-4.225mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-118(-4.225mm,57.471mm) on Top Layer And Pad U4-119(-3.725mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-119(-3.725mm,57.471mm) on Top Layer And Pad U4-120(-3.225mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-12(10.55mm,64.746mm) on Top Layer And Pad U4-13(10.55mm,65.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-120(-3.225mm,57.471mm) on Top Layer And Pad U4-121(-2.725mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-121(-2.725mm,57.471mm) on Top Layer And Pad U4-122(-2.225mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-122(-2.225mm,57.471mm) on Top Layer And Pad U4-123(-1.725mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-123(-1.725mm,57.471mm) on Top Layer And Pad U4-124(-1.225mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-124(-1.225mm,57.471mm) on Top Layer And Pad U4-125(-0.725mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-125(-0.725mm,57.471mm) on Top Layer And Pad U4-126(-0.225mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-126(-0.225mm,57.471mm) on Top Layer And Pad U4-127(0.275mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-127(0.275mm,57.471mm) on Top Layer And Pad U4-128(0.775mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-128(0.775mm,57.471mm) on Top Layer And Pad U4-129(1.275mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-129(1.275mm,57.471mm) on Top Layer And Pad U4-130(1.775mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-13(10.55mm,65.246mm) on Top Layer And Pad U4-14(10.55mm,65.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-130(1.775mm,57.471mm) on Top Layer And Pad U4-131(2.275mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-131(2.275mm,57.471mm) on Top Layer And Pad U4-132(2.775mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-132(2.775mm,57.471mm) on Top Layer And Pad U4-133(3.275mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-133(3.275mm,57.471mm) on Top Layer And Pad U4-134(3.775mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-134(3.775mm,57.471mm) on Top Layer And Pad U4-135(4.275mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-135(4.275mm,57.471mm) on Top Layer And Pad U4-136(4.775mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-136(4.775mm,57.471mm) on Top Layer And Pad U4-137(5.275mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-137(5.275mm,57.471mm) on Top Layer And Pad U4-138(5.775mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-138(5.775mm,57.471mm) on Top Layer And Pad U4-139(6.275mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-139(6.275mm,57.471mm) on Top Layer And Pad U4-140(6.775mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-14(10.55mm,65.746mm) on Top Layer And Pad U4-15(10.55mm,66.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-140(6.775mm,57.471mm) on Top Layer And Pad U4-141(7.275mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-141(7.275mm,57.471mm) on Top Layer And Pad U4-142(7.775mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-142(7.775mm,57.471mm) on Top Layer And Pad U4-143(8.275mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-143(8.275mm,57.471mm) on Top Layer And Pad U4-144(8.775mm,57.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-15(10.55mm,66.246mm) on Top Layer And Pad U4-16(10.55mm,66.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-16(10.55mm,66.746mm) on Top Layer And Pad U4-17(10.55mm,67.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-17(10.55mm,67.246mm) on Top Layer And Pad U4-18(10.55mm,67.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-18(10.55mm,67.746mm) on Top Layer And Pad U4-19(10.55mm,68.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-19(10.55mm,68.246mm) on Top Layer And Pad U4-20(10.55mm,68.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-2(10.55mm,59.746mm) on Top Layer And Pad U4-3(10.55mm,60.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-20(10.55mm,68.746mm) on Top Layer And Pad U4-21(10.55mm,69.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-21(10.55mm,69.246mm) on Top Layer And Pad U4-22(10.55mm,69.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-22(10.55mm,69.746mm) on Top Layer And Pad U4-23(10.55mm,70.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-23(10.55mm,70.246mm) on Top Layer And Pad U4-24(10.55mm,70.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-24(10.55mm,70.746mm) on Top Layer And Pad U4-25(10.55mm,71.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-25(10.55mm,71.246mm) on Top Layer And Pad U4-26(10.55mm,71.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-26(10.55mm,71.746mm) on Top Layer And Pad U4-27(10.55mm,72.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-27(10.55mm,72.246mm) on Top Layer And Pad U4-28(10.55mm,72.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-28(10.55mm,72.746mm) on Top Layer And Pad U4-29(10.55mm,73.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-29(10.55mm,73.246mm) on Top Layer And Pad U4-30(10.55mm,73.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-3(10.55mm,60.246mm) on Top Layer And Pad U4-4(10.55mm,60.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-30(10.55mm,73.746mm) on Top Layer And Pad U4-31(10.55mm,74.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-31(10.55mm,74.246mm) on Top Layer And Pad U4-32(10.55mm,74.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-32(10.55mm,74.746mm) on Top Layer And Pad U4-33(10.55mm,75.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-33(10.55mm,75.246mm) on Top Layer And Pad U4-34(10.55mm,75.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-34(10.55mm,75.746mm) on Top Layer And Pad U4-35(10.55mm,76.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-35(10.55mm,76.246mm) on Top Layer And Pad U4-36(10.55mm,76.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-37(8.775mm,78.521mm) on Top Layer And Pad U4-38(8.275mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-38(8.275mm,78.521mm) on Top Layer And Pad U4-39(7.775mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-39(7.775mm,78.521mm) on Top Layer And Pad U4-40(7.275mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-4(10.55mm,60.746mm) on Top Layer And Pad U4-5(10.55mm,61.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-40(7.275mm,78.521mm) on Top Layer And Pad U4-41(6.775mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-41(6.775mm,78.521mm) on Top Layer And Pad U4-42(6.275mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-42(6.275mm,78.521mm) on Top Layer And Pad U4-43(5.775mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-43(5.775mm,78.521mm) on Top Layer And Pad U4-44(5.275mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-44(5.275mm,78.521mm) on Top Layer And Pad U4-45(4.775mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-45(4.775mm,78.521mm) on Top Layer And Pad U4-46(4.275mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-46(4.275mm,78.521mm) on Top Layer And Pad U4-47(3.775mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-47(3.775mm,78.521mm) on Top Layer And Pad U4-48(3.275mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-48(3.275mm,78.521mm) on Top Layer And Pad U4-49(2.775mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-49(2.775mm,78.521mm) on Top Layer And Pad U4-50(2.275mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-5(10.55mm,61.246mm) on Top Layer And Pad U4-6(10.55mm,61.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-50(2.275mm,78.521mm) on Top Layer And Pad U4-51(1.775mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-51(1.775mm,78.521mm) on Top Layer And Pad U4-52(1.275mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-52(1.275mm,78.521mm) on Top Layer And Pad U4-53(0.775mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-53(0.775mm,78.521mm) on Top Layer And Pad U4-54(0.275mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-54(0.275mm,78.521mm) on Top Layer And Pad U4-55(-0.225mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-55(-0.225mm,78.521mm) on Top Layer And Pad U4-56(-0.725mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-56(-0.725mm,78.521mm) on Top Layer And Pad U4-57(-1.225mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-57(-1.225mm,78.521mm) on Top Layer And Pad U4-58(-1.725mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-58(-1.725mm,78.521mm) on Top Layer And Pad U4-59(-2.225mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-59(-2.225mm,78.521mm) on Top Layer And Pad U4-60(-2.725mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-6(10.55mm,61.746mm) on Top Layer And Pad U4-7(10.55mm,62.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-60(-2.725mm,78.521mm) on Top Layer And Pad U4-61(-3.225mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-61(-3.225mm,78.521mm) on Top Layer And Pad U4-62(-3.725mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-62(-3.725mm,78.521mm) on Top Layer And Pad U4-63(-4.225mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-63(-4.225mm,78.521mm) on Top Layer And Pad U4-64(-4.725mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-64(-4.725mm,78.521mm) on Top Layer And Pad U4-65(-5.225mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-65(-5.225mm,78.521mm) on Top Layer And Pad U4-66(-5.725mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-66(-5.725mm,78.521mm) on Top Layer And Pad U4-67(-6.225mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-67(-6.225mm,78.521mm) on Top Layer And Pad U4-68(-6.725mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-68(-6.725mm,78.521mm) on Top Layer And Pad U4-69(-7.225mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-69(-7.225mm,78.521mm) on Top Layer And Pad U4-70(-7.725mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-7(10.55mm,62.246mm) on Top Layer And Pad U4-8(10.55mm,62.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-70(-7.725mm,78.521mm) on Top Layer And Pad U4-71(-8.225mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-71(-8.225mm,78.521mm) on Top Layer And Pad U4-72(-8.725mm,78.521mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-73(-10.5mm,76.746mm) on Top Layer And Pad U4-74(-10.5mm,76.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-74(-10.5mm,76.246mm) on Top Layer And Pad U4-75(-10.5mm,75.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-75(-10.5mm,75.746mm) on Top Layer And Pad U4-76(-10.5mm,75.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-76(-10.5mm,75.246mm) on Top Layer And Pad U4-77(-10.5mm,74.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-77(-10.5mm,74.746mm) on Top Layer And Pad U4-78(-10.5mm,74.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-78(-10.5mm,74.246mm) on Top Layer And Pad U4-79(-10.5mm,73.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-79(-10.5mm,73.746mm) on Top Layer And Pad U4-80(-10.5mm,73.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-8(10.55mm,62.746mm) on Top Layer And Pad U4-9(10.55mm,63.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-80(-10.5mm,73.246mm) on Top Layer And Pad U4-81(-10.5mm,72.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-81(-10.5mm,72.746mm) on Top Layer And Pad U4-82(-10.5mm,72.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-82(-10.5mm,72.246mm) on Top Layer And Pad U4-83(-10.5mm,71.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-83(-10.5mm,71.746mm) on Top Layer And Pad U4-84(-10.5mm,71.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-84(-10.5mm,71.246mm) on Top Layer And Pad U4-85(-10.5mm,70.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-85(-10.5mm,70.746mm) on Top Layer And Pad U4-86(-10.5mm,70.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-86(-10.5mm,70.246mm) on Top Layer And Pad U4-87(-10.5mm,69.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-87(-10.5mm,69.746mm) on Top Layer And Pad U4-88(-10.5mm,69.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-88(-10.5mm,69.246mm) on Top Layer And Pad U4-89(-10.5mm,68.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-89(-10.5mm,68.746mm) on Top Layer And Pad U4-90(-10.5mm,68.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-90(-10.5mm,68.246mm) on Top Layer And Pad U4-91(-10.5mm,67.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-91(-10.5mm,67.746mm) on Top Layer And Pad U4-92(-10.5mm,67.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-92(-10.5mm,67.246mm) on Top Layer And Pad U4-93(-10.5mm,66.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-93(-10.5mm,66.746mm) on Top Layer And Pad U4-94(-10.5mm,66.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-94(-10.5mm,66.246mm) on Top Layer And Pad U4-95(-10.5mm,65.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-95(-10.5mm,65.746mm) on Top Layer And Pad U4-96(-10.5mm,65.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-96(-10.5mm,65.246mm) on Top Layer And Pad U4-97(-10.5mm,64.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-97(-10.5mm,64.746mm) on Top Layer And Pad U4-98(-10.5mm,64.246mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-98(-10.5mm,64.246mm) on Top Layer And Pad U4-99(-10.5mm,63.746mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.215mm < 0.254mm) Between Pad U9-1(-17.811mm,-50.155mm) on Top Layer And Pad U9-2(-17.811mm,-51.105mm) on Top Layer [Top Solder] Mask Sliver [0.215mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.215mm < 0.254mm) Between Pad U9-2(-17.811mm,-51.105mm) on Top Layer And Pad U9-3(-17.811mm,-52.055mm) on Top Layer [Top Solder] Mask Sliver [0.215mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.215mm < 0.254mm) Between Pad U9-4(-15.513mm,-52.055mm) on Top Layer And Pad U9-5(-15.513mm,-51.105mm) on Top Layer [Top Solder] Mask Sliver [0.215mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.215mm < 0.254mm) Between Pad U9-5(-15.513mm,-51.105mm) on Top Layer And Pad U9-6(-15.513mm,-50.155mm) on Top Layer [Top Solder] Mask Sliver [0.215mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad Y2-1(9.031mm,27.469mm) on Top Layer And Pad Y2-2(10.375mm,26.125mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad Y3-1(54.94mm,9.84mm) on Top Layer And Pad Y3-2(54.94mm,7.94mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Via (0.398mm,-22.36mm) from Top Layer to Bottom Layer And Via (0.398mm,-23.36mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Via (0.398mm,-22.36mm) from Top Layer to Bottom Layer And Via (-0.602mm,-22.36mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Via (0.398mm,-23.36mm) from Top Layer to Bottom Layer And Via (-0.602mm,-23.36mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Via (-0.602mm,-22.36mm) from Top Layer to Bottom Layer And Via (-0.602mm,-23.36mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
Rule Violations :238

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (0.387mm,38.28mm) on Top Overlay And Pad R46-1(-0.007mm,38.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (0.393mm,40.456mm) on Top Overlay And Pad R46-2(-0.007mm,40.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-0.407mm,40.456mm) on Top Overlay And Pad R46-2(-0.007mm,40.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-0.413mm,38.28mm) on Top Overlay And Pad R46-1(-0.007mm,38.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (0.717mm,50.826mm) on Top Overlay And Pad C28-2(1.118mm,51.206mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (0.723mm,53.002mm) on Top Overlay And Pad C28-1(1.118mm,52.606mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (0.896mm,34.025mm) on Top Overlay And Pad C58-2(1.448mm,34.011mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-0.902mm,53.002mm) on Top Overlay And Pad C27-1(-1.308mm,52.606mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-0.908mm,50.826mm) on Top Overlay And Pad C27-2(-1.308mm,51.206mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-1.261mm,85.167mm) on Top Overlay And Pad C23-2(-1.661mm,84.787mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-1.266mm,82.991mm) on Top Overlay And Pad C23-1(-1.661mm,83.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (1.395mm,82.991mm) on Top Overlay And Pad C25-1(1.801mm,83.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (1.401mm,85.167mm) on Top Overlay And Pad C25-2(1.801mm,84.787mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (1.462mm,33.459mm) on Top Overlay And Pad C58-2(1.448mm,34.011mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (1.517mm,50.826mm) on Top Overlay And Pad C28-2(1.118mm,51.206mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (1.523mm,53.002mm) on Top Overlay And Pad C28-1(1.118mm,52.606mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-1.546mm,40.42mm) on Top Overlay And Pad R49-2(-1.947mm,40.039mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-1.552mm,38.244mm) on Top Overlay And Pad R49-1(-1.947mm,38.639mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (1.635mm,38.351mm) on Top Overlay And Pad R43-1(2.041mm,38.747mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (1.641mm,40.527mm) on Top Overlay And Pad R43-2(2.041mm,40.147mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-1.702mm,53.002mm) on Top Overlay And Pad C27-1(-1.308mm,52.606mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-1.708mm,50.826mm) on Top Overlay And Pad C27-2(-1.308mm,51.206mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Arc (1.771mm,47.868mm) on Top Overlay And Pad D11-1(1.493mm,46.567mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-1.963mm,4.84mm) on Top Overlay And Pad C55-2(-2.515mm,4.826mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-10.044mm,27.247mm) on Top Overlay And Pad R75-2(-10.058mm,26.695mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (10.117mm,31.198mm) on Top Overlay And Pad C50-1(10.11mm,30.632mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-10.61mm,26.682mm) on Top Overlay And Pad R75-2(-10.058mm,26.695mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (11.086mm,29.09mm) on Top Overlay And Pad C50-2(11.1mm,29.642mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (11.353mm,-30.537mm) on Top Overlay And Pad R26-2(10.973mm,-30.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (11.353mm,-31.337mm) on Top Overlay And Pad R26-2(10.973mm,-30.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-11.456mm,55.59mm) on Top Overlay And Pad C39-1(-11.862mm,55.194mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-11.462mm,53.414mm) on Top Overlay And Pad C39-2(-11.862mm,53.794mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-11.648mm,-43.282mm) on Top Overlay And Pad R22-1(-11.252mm,-43.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-11.648mm,-44.082mm) on Top Overlay And Pad R22-1(-11.252mm,-43.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (11.651mm,29.656mm) on Top Overlay And Pad C50-2(11.1mm,29.642mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (11.971mm,28.179mm) on Top Overlay And Pad C48-2(12.523mm,28.193mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-12.225mm,21.757mm) on Top Overlay And Pad C56-2(-12.777mm,21.743mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-12.256mm,55.59mm) on Top Overlay And Pad C39-1(-11.862mm,55.194mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-12.262mm,53.414mm) on Top Overlay And Pad C39-2(-11.862mm,53.794mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (12.377mm,22.62mm) on Top Overlay And Pad C60-2(12.929mm,22.606mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (12.537mm,28.745mm) on Top Overlay And Pad C48-2(12.523mm,28.193mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-12.752mm,-49.972mm) on Top Overlay And Pad C13-1(-13.157mm,-50.368mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-12.757mm,-52.148mm) on Top Overlay And Pad C13-2(-13.157mm,-51.768mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-12.791mm,21.191mm) on Top Overlay And Pad C56-2(-12.777mm,21.743mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (12.942mm,22.054mm) on Top Overlay And Pad C60-2(12.929mm,22.606mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (13.506mm,26.637mm) on Top Overlay And Pad C48-1(13.513mm,27.203mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-13.552mm,-49.972mm) on Top Overlay And Pad C13-1(-13.157mm,-50.368mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-13.557mm,-52.148mm) on Top Overlay And Pad C13-2(-13.157mm,-51.768mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-13.76mm,23.3mm) on Top Overlay And Pad C56-1(-13.767mm,22.733mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (13.844mm,14.565mm) on Top Overlay And Pad R47-1(14.249mm,14.961mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (13.85mm,16.741mm) on Top Overlay And Pad R47-2(14.249mm,16.36mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (13.919mm,24.155mm) on Top Overlay And Pad C60-1(13.918mm,23.596mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (13.952mm,21.045mm) on Top Overlay And Pad C61-2(14.503mm,21.031mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (14.072mm,27.202mm) on Top Overlay And Pad C48-1(13.513mm,27.203mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-14.326mm,22.734mm) on Top Overlay And Pad C56-1(-13.767mm,22.733mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (14.485mm,23.589mm) on Top Overlay And Pad C60-1(13.918mm,23.596mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (14.517mm,20.48mm) on Top Overlay And Pad C61-2(14.503mm,21.031mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (14.644mm,14.565mm) on Top Overlay And Pad R47-1(14.249mm,14.961mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (14.65mm,16.741mm) on Top Overlay And Pad R47-2(14.249mm,16.36mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-14.892mm,68.225mm) on Top Overlay And Pad R33-1(-15.288mm,68.631mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-14.892mm,69.025mm) on Top Overlay And Pad R33-1(-15.288mm,68.631mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-14.968mm,64.949mm) on Top Overlay And Pad C31-1(-15.364mm,65.354mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-14.968mm,65.749mm) on Top Overlay And Pad C31-1(-15.364mm,65.354mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-14.968mm,71.807mm) on Top Overlay And Pad C26-1(-15.364mm,72.212mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-14.968mm,72.607mm) on Top Overlay And Pad C26-1(-15.364mm,72.212mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-14.968mm,74.016mm) on Top Overlay And Pad C40-1(-15.364mm,74.422mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-14.968mm,74.816mm) on Top Overlay And Pad C40-1(-15.364mm,74.422mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-14.994mm,59.843mm) on Top Overlay And Pad C32-1(-15.39mm,60.249mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-14.994mm,60.643mm) on Top Overlay And Pad C32-1(-15.39mm,60.249mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (15.045mm,60.337mm) on Top Overlay And Pad C33-1(15.44mm,60.731mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (15.045mm,61.137mm) on Top Overlay And Pad C33-1(15.44mm,60.731mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (15.045mm,62.581mm) on Top Overlay And Pad R31-1(15.44mm,62.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (15.045mm,63.381mm) on Top Overlay And Pad R31-1(15.44mm,62.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (15.045mm,64.824mm) on Top Overlay And Pad R32-1(15.44mm,65.219mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (15.045mm,65.624mm) on Top Overlay And Pad R32-1(15.44mm,65.219mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (15.045mm,67.068mm) on Top Overlay And Pad C21-1(15.44mm,67.462mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (15.045mm,67.868mm) on Top Overlay And Pad C21-1(15.44mm,67.462mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (15.045mm,71.335mm) on Top Overlay And Pad C20-1(15.44mm,71.73mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (15.045mm,72.135mm) on Top Overlay And Pad C20-1(15.44mm,71.73mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (15.045mm,73.672mm) on Top Overlay And Pad C34-1(15.44mm,74.066mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (15.045mm,74.472mm) on Top Overlay And Pad C34-1(15.44mm,74.066mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (15.045mm,78.879mm) on Top Overlay And Pad C30-1(15.44mm,79.273mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (15.045mm,79.679mm) on Top Overlay And Pad C30-1(15.44mm,79.273mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (15.494mm,22.58mm) on Top Overlay And Pad C61-1(15.493mm,22.021mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (16.06mm,22.014mm) on Top Overlay And Pad C61-1(15.493mm,22.021mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (16.262mm,14.628mm) on Top Overlay And Pad R53-2(16.662mm,15.009mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (16.268mm,16.804mm) on Top Overlay And Pad R53-1(16.662mm,16.408mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (16.491mm,0.658mm) on Top Overlay And Pad R6-2(16.891mm,1.039mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (16.491mm,4.065mm) on Top Overlay And Pad R5-2(16.891mm,4.445mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (16.497mm,2.834mm) on Top Overlay And Pad R6-1(16.891mm,2.438mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (16.497mm,6.241mm) on Top Overlay And Pad R5-1(16.891mm,5.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (17.062mm,14.628mm) on Top Overlay And Pad R53-2(16.662mm,15.009mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (17.068mm,16.804mm) on Top Overlay And Pad R53-1(16.662mm,16.408mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-17.068mm,68.231mm) on Top Overlay And Pad R33-2(-16.688mm,68.631mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-17.068mm,69.031mm) on Top Overlay And Pad R33-2(-16.688mm,68.631mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-17.144mm,64.954mm) on Top Overlay And Pad C31-2(-16.764mm,65.354mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-17.144mm,65.754mm) on Top Overlay And Pad C31-2(-16.764mm,65.354mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-17.144mm,71.812mm) on Top Overlay And Pad C26-2(-16.764mm,72.212mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-17.144mm,72.612mm) on Top Overlay And Pad C26-2(-16.764mm,72.212mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-17.144mm,74.022mm) on Top Overlay And Pad C40-2(-16.764mm,74.422mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-17.144mm,74.822mm) on Top Overlay And Pad C40-2(-16.764mm,74.422mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-17.17mm,59.849mm) on Top Overlay And Pad C32-2(-16.789mm,60.249mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-17.17mm,60.649mm) on Top Overlay And Pad C32-2(-16.789mm,60.249mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (17.22mm,60.331mm) on Top Overlay And Pad C33-2(16.84mm,60.731mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (17.22mm,61.131mm) on Top Overlay And Pad C33-2(16.84mm,60.731mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (17.22mm,62.575mm) on Top Overlay And Pad R31-2(16.84mm,62.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (17.22mm,63.375mm) on Top Overlay And Pad R31-2(16.84mm,62.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (17.22mm,64.819mm) on Top Overlay And Pad R32-2(16.84mm,65.219mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (17.22mm,65.619mm) on Top Overlay And Pad R32-2(16.84mm,65.219mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (17.22mm,67.062mm) on Top Overlay And Pad C21-2(16.84mm,67.462mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (17.22mm,67.862mm) on Top Overlay And Pad C21-2(16.84mm,67.462mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (17.22mm,71.329mm) on Top Overlay And Pad C20-2(16.84mm,71.73mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (17.22mm,72.129mm) on Top Overlay And Pad C20-2(16.84mm,71.73mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (17.22mm,73.666mm) on Top Overlay And Pad C34-2(16.84mm,74.066mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (17.22mm,74.466mm) on Top Overlay And Pad C34-2(16.84mm,74.066mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (17.22mm,78.873mm) on Top Overlay And Pad C30-2(16.84mm,79.273mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (17.22mm,79.673mm) on Top Overlay And Pad C30-2(16.84mm,79.273mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (17.291mm,0.658mm) on Top Overlay And Pad R6-2(16.891mm,1.039mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (17.291mm,4.065mm) on Top Overlay And Pad R5-2(16.891mm,4.445mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (17.297mm,2.834mm) on Top Overlay And Pad R6-1(16.891mm,2.438mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (17.297mm,6.241mm) on Top Overlay And Pad R5-1(16.891mm,5.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (-17.964mm,-49.437mm) on Top Overlay And Pad U9-1(-17.811mm,-50.155mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-17.984mm,3.066mm) on Top Overlay And Pad R4-1(-18.39mm,2.67mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-17.984mm,6.672mm) on Top Overlay And Pad R3-1(-18.39mm,6.277mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-17.99mm,0.89mm) on Top Overlay And Pad R4-2(-18.39mm,1.27mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-17.99mm,4.496mm) on Top Overlay And Pad R3-2(-18.39mm,4.877mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-18.784mm,3.066mm) on Top Overlay And Pad R4-1(-18.39mm,2.67mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-18.784mm,6.672mm) on Top Overlay And Pad R3-1(-18.39mm,6.277mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-18.79mm,0.89mm) on Top Overlay And Pad R4-2(-18.39mm,1.27mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-18.79mm,4.497mm) on Top Overlay And Pad R3-2(-18.39mm,4.877mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-2.061mm,85.167mm) on Top Overlay And Pad C23-2(-1.661mm,84.787mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-2.066mm,82.991mm) on Top Overlay And Pad C23-1(-1.661mm,83.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (2.195mm,82.991mm) on Top Overlay And Pad C25-1(1.801mm,83.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (2.201mm,85.167mm) on Top Overlay And Pad C25-2(1.801mm,84.787mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (2.318mm,32.602mm) on Top Overlay And Pad C59-2(2.87mm,32.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-2.346mm,40.42mm) on Top Overlay And Pad R49-2(-1.947mm,40.039mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-2.352mm,38.244mm) on Top Overlay And Pad R49-1(-1.947mm,38.639mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (2.435mm,38.351mm) on Top Overlay And Pad R43-1(2.041mm,38.747mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (2.439mm,35.559mm) on Top Overlay And Pad C58-1(2.438mm,35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (2.441mm,40.527mm) on Top Overlay And Pad R43-2(2.041mm,40.147mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (2.487mm,-16.491mm) on Top Overlay And Pad C1-2(2.867mm,-16.891mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (2.487mm,-17.291mm) on Top Overlay And Pad C1-2(2.867mm,-16.891mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-2.529mm,4.274mm) on Top Overlay And Pad C55-2(-2.515mm,4.826mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (2.543mm,-20.091mm) on Top Overlay And Pad U2-1(1.803mm,-20.091mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (2.884mm,32.037mm) on Top Overlay And Pad C59-2(2.87mm,32.588mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (20.625mm,52.898mm) on Top Overlay And Pad U10-1(20.625mm,53.645mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-21.749mm,-46.051mm) on Top Overlay And Pad R19-2(-22.149mm,-46.431mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-21.754mm,-48.227mm) on Top Overlay And Pad R19-1(-22.149mm,-47.831mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-21.769mm,-42.581mm) on Top Overlay And Pad R23-1(-22.174mm,-42.977mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-21.774mm,-44.757mm) on Top Overlay And Pad R23-2(-22.174mm,-44.377mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-21.786mm,13.824mm) on Top Overlay And Pad C8-2(-22.166mm,14.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-21.786mm,14.624mm) on Top Overlay And Pad C8-2(-22.166mm,14.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-22.096mm,35.846mm) on Top Overlay And Pad R10-2(-22.476mm,36.246mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-22.096mm,36.646mm) on Top Overlay And Pad R10-2(-22.476mm,36.246mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-22.15mm,33.839mm) on Top Overlay And Pad R11-2(-22.53mm,34.239mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-22.15mm,34.639mm) on Top Overlay And Pad R11-2(-22.53mm,34.239mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-22.549mm,-46.051mm) on Top Overlay And Pad R19-2(-22.149mm,-46.431mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-22.554mm,-48.227mm) on Top Overlay And Pad R19-1(-22.149mm,-47.831mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-22.569mm,-42.581mm) on Top Overlay And Pad R23-1(-22.174mm,-42.977mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-22.574mm,-44.757mm) on Top Overlay And Pad R23-2(-22.174mm,-44.377mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (22.861mm,55.713mm) on Top Overlay And Pad C16-1(23.266mm,56.109mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (22.867mm,57.889mm) on Top Overlay And Pad C16-2(23.266mm,57.508mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (22.988mm,60.332mm) on Top Overlay And Pad R38-2(23.368mm,60.731mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (22.988mm,61.132mm) on Top Overlay And Pad R38-2(23.368mm,60.731mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (23.661mm,55.713mm) on Top Overlay And Pad C16-1(23.266mm,56.109mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (23.667mm,57.889mm) on Top Overlay And Pad C16-2(23.266mm,57.508mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (23.724mm,63.088mm) on Top Overlay And Pad R37-2(24.105mm,63.487mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (23.724mm,63.888mm) on Top Overlay And Pad R37-2(24.105mm,63.487mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-23.962mm,13.83mm) on Top Overlay And Pad C8-1(-23.566mm,14.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-23.962mm,14.63mm) on Top Overlay And Pad C8-1(-23.566mm,14.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-24.272mm,35.851mm) on Top Overlay And Pad R10-1(-23.876mm,36.246mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-24.272mm,36.651mm) on Top Overlay And Pad R10-1(-23.876mm,36.246mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-24.325mm,33.845mm) on Top Overlay And Pad R11-1(-23.93mm,34.239mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-24.325mm,34.645mm) on Top Overlay And Pad R11-1(-23.93mm,34.239mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (24.509mm,65.843mm) on Top Overlay And Pad R39-2(24.889mm,66.243mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (24.509mm,66.643mm) on Top Overlay And Pad R39-2(24.889mm,66.243mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (24.801mm,30.263mm) on Top Overlay And Pad R52-1(25.197mm,30.658mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (24.801mm,31.063mm) on Top Overlay And Pad R52-1(25.197mm,30.658mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (25.164mm,60.326mm) on Top Overlay And Pad R38-1(24.768mm,60.731mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (25.164mm,61.126mm) on Top Overlay And Pad R38-1(24.768mm,60.731mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-25.661mm,-30.695mm) on Top Overlay And Pad R20-1(-26.056mm,-31.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-25.661mm,-31.495mm) on Top Overlay And Pad R20-1(-26.056mm,-31.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (25.9mm,63.082mm) on Top Overlay And Pad R37-1(25.504mm,63.487mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (25.9mm,63.882mm) on Top Overlay And Pad R37-1(25.504mm,63.487mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (26.162mm,24.231mm) on Top Overlay And Pad B1-1(30.762mm,24.232mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Arc (26.162mm,24.231mm) on Top Overlay And Pad B1-2(21.562mm,24.232mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Arc (26.162mm,24.232mm) on Top Overlay And Pad B1-1(30.762mm,24.232mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Arc (26.162mm,24.232mm) on Top Overlay And Pad B1-2(21.562mm,24.232mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (26.685mm,65.838mm) on Top Overlay And Pad R39-1(26.289mm,66.243mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (26.685mm,66.638mm) on Top Overlay And Pad R39-1(26.289mm,66.243mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (26.977mm,30.258mm) on Top Overlay And Pad R52-2(26.597mm,30.658mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (26.977mm,31.058mm) on Top Overlay And Pad R52-2(26.597mm,30.658mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (27.763mm,70.902mm) on Top Overlay And Pad C11-1(28.169mm,71.298mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (27.769mm,73.078mm) on Top Overlay And Pad C11-2(28.169mm,72.698mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-27.837mm,-30.689mm) on Top Overlay And Pad R20-2(-27.456mm,-31.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-27.837mm,-31.489mm) on Top Overlay And Pad R20-2(-27.456mm,-31.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (28.302mm,4.09mm) on Top Overlay And Pad R1-2(28.702mm,4.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (28.308mm,6.266mm) on Top Overlay And Pad R1-1(28.702mm,5.87mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (28.327mm,0.531mm) on Top Overlay And Pad R2-2(28.727mm,0.912mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (28.333mm,2.707mm) on Top Overlay And Pad R2-1(28.727mm,2.311mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (28.563mm,70.902mm) on Top Overlay And Pad C11-1(28.169mm,71.298mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (28.569mm,73.078mm) on Top Overlay And Pad C11-2(28.169mm,72.698mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (29.102mm,4.09mm) on Top Overlay And Pad R1-2(28.702mm,4.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (29.108mm,6.266mm) on Top Overlay And Pad R1-1(28.702mm,5.87mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (29.11mm,-30.689mm) on Top Overlay And Pad R35-1(29.506mm,-31.095mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (29.11mm,-31.489mm) on Top Overlay And Pad R35-1(29.506mm,-31.095mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (29.127mm,0.531mm) on Top Overlay And Pad R2-2(28.727mm,0.912mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (29.133mm,2.707mm) on Top Overlay And Pad R2-1(28.727mm,2.311mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-29.592mm,6.543mm) on Top Overlay And Pad R8-1(-29.997mm,6.147mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-29.598mm,4.367mm) on Top Overlay And Pad R8-2(-29.997mm,4.747mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-29.643mm,2.961mm) on Top Overlay And Pad R9-1(-30.048mm,2.565mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-29.648mm,0.785mm) on Top Overlay And Pad R9-2(-30.048mm,1.166mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (3.004mm,34.993mm) on Top Overlay And Pad C58-1(2.438mm,35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (3.143mm,50.826mm) on Top Overlay And Pad C36-2(3.543mm,51.206mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (3.149mm,53.002mm) on Top Overlay And Pad C36-1(3.543mm,52.606mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-3.328mm,53.002mm) on Top Overlay And Pad C22-1(-3.734mm,52.606mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-3.334mm,50.826mm) on Top Overlay And Pad C22-2(-3.734mm,51.206mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-3.345mm,31.032mm) on Top Overlay And Pad C57-1(-3.912mm,31.039mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-3.497mm,6.382mm) on Top Overlay And Pad C55-1(-3.504mm,5.816mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (3.701mm,31.25mm) on Top Overlay And Pad R76-1(4.268mm,31.243mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-3.706mm,85.167mm) on Top Overlay And Pad C41-2(-4.106mm,84.787mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-3.712mm,82.991mm) on Top Overlay And Pad C41-1(-4.106mm,83.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (3.846mm,85.167mm) on Top Overlay And Pad C38-2(4.246mm,84.787mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (3.84mm,82.991mm) on Top Overlay And Pad C38-1(4.246mm,83.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (3.861mm,34.137mm) on Top Overlay And Pad C59-1(3.86mm,33.578mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-3.911mm,31.598mm) on Top Overlay And Pad C57-1(-3.912mm,31.039mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (3.943mm,50.826mm) on Top Overlay And Pad C36-2(3.543mm,51.206mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (3.949mm,53.002mm) on Top Overlay And Pad C36-1(3.543mm,52.606mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (30.198mm,38.264mm) on Top Overlay And Pad R58-1(30.594mm,38.659mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (30.198mm,39.064mm) on Top Overlay And Pad R58-1(30.594mm,38.659mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (30.198mm,40.344mm) on Top Overlay And Pad R59-1(30.594mm,40.739mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (30.198mm,41.144mm) on Top Overlay And Pad R59-1(30.594mm,40.739mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (30.198mm,44.505mm) on Top Overlay And Pad R62-1(30.594mm,44.899mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (30.198mm,45.305mm) on Top Overlay And Pad R62-1(30.594mm,44.899mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (30.198mm,48.665mm) on Top Overlay And Pad R60-1(30.594mm,49.059mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (30.198mm,49.465mm) on Top Overlay And Pad R60-1(30.594mm,49.059mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (30.199mm,42.425mm) on Top Overlay And Pad R69-2(30.579mm,42.824mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (30.199mm,43.225mm) on Top Overlay And Pad R69-2(30.579mm,42.824mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (30.199mm,46.585mm) on Top Overlay And Pad R70-2(30.579mm,46.984mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (30.199mm,47.385mm) on Top Overlay And Pad R70-2(30.579mm,46.984mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (30.199mm,50.745mm) on Top Overlay And Pad R71-2(30.579mm,51.145mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (30.199mm,51.545mm) on Top Overlay And Pad R71-2(30.579mm,51.145mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (30.199mm,54.998mm) on Top Overlay And Pad R64-2(30.579mm,55.398mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (30.199mm,55.798mm) on Top Overlay And Pad R64-2(30.579mm,55.398mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (30.199mm,57.125mm) on Top Overlay And Pad R61-2(30.579mm,57.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (30.199mm,57.925mm) on Top Overlay And Pad R61-2(30.579mm,57.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (30.199mm,59.251mm) on Top Overlay And Pad R68-2(30.579mm,59.651mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (30.199mm,60.051mm) on Top Overlay And Pad R68-2(30.579mm,59.651mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-30.392mm,6.543mm) on Top Overlay And Pad R8-1(-29.997mm,6.147mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-30.398mm,4.367mm) on Top Overlay And Pad R8-2(-29.997mm,4.747mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-30.443mm,2.961mm) on Top Overlay And Pad R9-1(-30.048mm,2.565mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-30.448mm,0.785mm) on Top Overlay And Pad R9-2(-30.048mm,1.166mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (31.286mm,-30.695mm) on Top Overlay And Pad R35-2(30.906mm,-31.095mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (31.286mm,-31.495mm) on Top Overlay And Pad R35-2(30.906mm,-31.095mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (32.374mm,38.259mm) on Top Overlay And Pad R58-2(31.994mm,38.659mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (32.374mm,39.059mm) on Top Overlay And Pad R58-2(31.994mm,38.659mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (32.374mm,40.339mm) on Top Overlay And Pad R59-2(31.994mm,40.739mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (32.374mm,41.139mm) on Top Overlay And Pad R59-2(31.994mm,40.739mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (32.374mm,42.419mm) on Top Overlay And Pad R69-1(31.979mm,42.824mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (32.374mm,43.219mm) on Top Overlay And Pad R69-1(31.979mm,42.824mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (32.374mm,44.499mm) on Top Overlay And Pad R62-2(31.994mm,44.899mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (32.374mm,45.299mm) on Top Overlay And Pad R62-2(31.994mm,44.899mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (32.374mm,46.579mm) on Top Overlay And Pad R70-1(31.979mm,46.984mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (32.374mm,47.379mm) on Top Overlay And Pad R70-1(31.979mm,46.984mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (32.374mm,48.659mm) on Top Overlay And Pad R60-2(31.994mm,49.059mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (32.374mm,49.459mm) on Top Overlay And Pad R60-2(31.994mm,49.059mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (32.374mm,50.739mm) on Top Overlay And Pad R71-1(31.979mm,51.145mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (32.374mm,51.539mm) on Top Overlay And Pad R71-1(31.979mm,51.145mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (32.374mm,54.992mm) on Top Overlay And Pad R64-1(31.979mm,55.398mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (32.374mm,55.792mm) on Top Overlay And Pad R64-1(31.979mm,55.398mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (32.374mm,57.119mm) on Top Overlay And Pad R61-1(31.979mm,57.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (32.374mm,57.919mm) on Top Overlay And Pad R61-1(31.979mm,57.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (32.374mm,59.245mm) on Top Overlay And Pad R68-1(31.979mm,59.651mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (32.374mm,60.045mm) on Top Overlay And Pad R68-1(31.979mm,59.651mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-32.934mm,-30.695mm) on Top Overlay And Pad R24-1(-33.329mm,-31.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-32.934mm,-31.495mm) on Top Overlay And Pad R24-1(-33.329mm,-31.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (33.272mm,11.347mm) on Top Overlay And Pad R66-1(33.668mm,11.741mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (33.272mm,12.147mm) on Top Overlay And Pad R66-1(33.668mm,11.741mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (33.272mm,13.322mm) on Top Overlay And Pad R63-1(33.668mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (33.272mm,14.122mm) on Top Overlay And Pad R63-1(33.668mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (33.272mm,7.398mm) on Top Overlay And Pad R56-2(33.652mm,7.798mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (33.272mm,8.198mm) on Top Overlay And Pad R56-2(33.652mm,7.798mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-33.326mm,-16.848mm) on Top Overlay And Pad C7-1(-33.731mm,-17.244mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-33.331mm,-19.024mm) on Top Overlay And Pad C7-2(-33.731mm,-18.644mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-33.948mm,13.824mm) on Top Overlay And Pad C18-2(-34.328mm,14.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-33.948mm,14.624mm) on Top Overlay And Pad C18-2(-34.328mm,14.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-33.948mm,33.839mm) on Top Overlay And Pad R17-2(-34.328mm,34.239mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-33.948mm,34.639mm) on Top Overlay And Pad R17-2(-34.328mm,34.239mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-33.948mm,35.871mm) on Top Overlay And Pad R18-2(-34.328mm,36.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-33.948mm,36.671mm) on Top Overlay And Pad R18-2(-34.328mm,36.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-34.126mm,-16.848mm) on Top Overlay And Pad C7-1(-33.731mm,-17.244mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-34.131mm,-19.024mm) on Top Overlay And Pad C7-2(-33.731mm,-18.644mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-35.109mm,-30.689mm) on Top Overlay And Pad R24-2(-34.729mm,-31.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-35.109mm,-31.489mm) on Top Overlay And Pad R24-2(-34.729mm,-31.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (35.339mm,-23.191mm) on Top Overlay And Pad C17-1(35.735mm,-23.597mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (35.339mm,-23.991mm) on Top Overlay And Pad C17-1(35.735mm,-23.597mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (35.448mm,11.341mm) on Top Overlay And Pad R66-2(35.067mm,11.741mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (35.448mm,12.141mm) on Top Overlay And Pad R66-2(35.067mm,11.741mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (35.448mm,13.316mm) on Top Overlay And Pad R63-2(35.067mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (35.448mm,14.116mm) on Top Overlay And Pad R63-2(35.067mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (35.448mm,7.392mm) on Top Overlay And Pad R56-1(35.052mm,7.798mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (35.448mm,8.192mm) on Top Overlay And Pad R56-1(35.052mm,7.798mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-36.124mm,13.83mm) on Top Overlay And Pad C18-1(-35.728mm,14.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-36.124mm,14.63mm) on Top Overlay And Pad C18-1(-35.728mm,14.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-36.124mm,33.845mm) on Top Overlay And Pad R17-1(-35.728mm,34.239mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-36.124mm,34.645mm) on Top Overlay And Pad R17-1(-35.728mm,34.239mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-36.124mm,35.877mm) on Top Overlay And Pad R18-1(-35.728mm,36.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-36.124mm,36.677mm) on Top Overlay And Pad R18-1(-35.728mm,36.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (36.392mm,-30.689mm) on Top Overlay And Pad R30-1(36.787mm,-31.095mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (36.392mm,-31.489mm) on Top Overlay And Pad R30-1(36.787mm,-31.095mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (36.531mm,66.216mm) on Top Overlay And Pad R40-2(36.932mm,66.596mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (36.537mm,68.392mm) on Top Overlay And Pad R40-1(36.932mm,67.996mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (36.863mm,-11.507mm) on Top Overlay And Pad R36-1(37.259mm,-11.913mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (36.863mm,-12.307mm) on Top Overlay And Pad R36-1(37.259mm,-11.913mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (37.331mm,66.216mm) on Top Overlay And Pad R40-2(36.932mm,66.596mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (37.337mm,68.392mm) on Top Overlay And Pad R40-1(36.932mm,67.996mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (37.497mm,10.742mm) on Top Overlay And Pad R74-2(37.897mm,11.122mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (37.497mm,6.043mm) on Top Overlay And Pad C63-2(37.897mm,6.423mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (37.502mm,12.918mm) on Top Overlay And Pad R74-1(37.897mm,12.522mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (37.502mm,8.219mm) on Top Overlay And Pad C63-1(37.897mm,7.823mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (37.515mm,-23.197mm) on Top Overlay And Pad C17-2(37.135mm,-23.597mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (37.515mm,-23.997mm) on Top Overlay And Pad C17-2(37.135mm,-23.597mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (38.297mm,10.742mm) on Top Overlay And Pad R74-2(37.897mm,11.122mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (38.297mm,6.043mm) on Top Overlay And Pad C63-2(37.897mm,6.423mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (38.302mm,12.918mm) on Top Overlay And Pad R74-1(37.897mm,12.522mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (38.302mm,8.219mm) on Top Overlay And Pad C63-1(37.897mm,7.823mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (38.567mm,-30.695mm) on Top Overlay And Pad R30-2(38.187mm,-31.095mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (38.567mm,-31.495mm) on Top Overlay And Pad R30-2(38.187mm,-31.095mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (38.914mm,48.039mm) on Top Overlay And Pad R55-1(39.319mm,48.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (38.919mm,50.215mm) on Top Overlay And Pad R55-2(39.319mm,49.835mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (39.039mm,-11.513mm) on Top Overlay And Pad R36-2(38.659mm,-11.913mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (39.039mm,-12.313mm) on Top Overlay And Pad R36-2(38.659mm,-11.913mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (39.714mm,48.039mm) on Top Overlay And Pad R55-1(39.319mm,48.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (39.719mm,50.215mm) on Top Overlay And Pad R55-2(39.319mm,49.835mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-4.063mm,5.817mm) on Top Overlay And Pad C55-1(-3.504mm,5.816mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-4.128mm,53.002mm) on Top Overlay And Pad C22-1(-3.734mm,52.606mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-4.134mm,50.826mm) on Top Overlay And Pad C22-2(-3.734mm,51.206mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (4.267mm,30.684mm) on Top Overlay And Pad R76-1(4.268mm,31.243mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (4.427mm,33.571mm) on Top Overlay And Pad C59-1(3.86mm,33.578mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-4.506mm,85.167mm) on Top Overlay And Pad C41-2(-4.106mm,84.787mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-4.512mm,82.991mm) on Top Overlay And Pad C41-1(-4.106mm,83.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (4.646mm,85.167mm) on Top Overlay And Pad C38-2(4.246mm,84.787mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (4.64mm,82.991mm) on Top Overlay And Pad C38-1(4.246mm,83.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (4.663mm,-16.497mm) on Top Overlay And Pad C1-1(4.267mm,-16.891mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (4.663mm,-17.297mm) on Top Overlay And Pad C1-1(4.267mm,-16.891mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-4.781mm,-15.8mm) on Top Overlay And Pad R7-2(-5.182mm,-16.18mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-4.781mm,-19.178mm) on Top Overlay And Pad R12-2(-5.182mm,-19.558mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-4.787mm,-17.975mm) on Top Overlay And Pad R7-1(-5.182mm,-17.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-4.787mm,-21.354mm) on Top Overlay And Pad R12-1(-5.182mm,-20.958mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-4.888mm,29.497mm) on Top Overlay And Pad C57-2(-4.901mm,30.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-40.206mm,-30.695mm) on Top Overlay And Pad R21-2(-40.587mm,-31.095mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-40.206mm,-31.495mm) on Top Overlay And Pad R21-2(-40.587mm,-31.095mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-40.587mm,-11.513mm) on Top Overlay And Pad R27-2(-40.967mm,-11.913mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-40.587mm,-12.313mm) on Top Overlay And Pad R27-2(-40.967mm,-11.913mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (41.047mm,48.039mm) on Top Overlay And Pad C49-1(41.453mm,48.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (41.053mm,50.215mm) on Top Overlay And Pad C49-2(41.453mm,49.835mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (41.408mm,15.924mm) on Top Overlay And Pad C64-2(41.808mm,16.304mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (41.414mm,18.1mm) on Top Overlay And Pad C64-1(41.808mm,17.704mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (41.847mm,48.039mm) on Top Overlay And Pad C49-1(41.453mm,48.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (41.853mm,50.215mm) on Top Overlay And Pad C49-2(41.453mm,49.835mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (42.208mm,15.924mm) on Top Overlay And Pad C64-2(41.808mm,16.304mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (42.214mm,18.1mm) on Top Overlay And Pad C64-1(41.808mm,17.704mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-42.382mm,-30.689mm) on Top Overlay And Pad R21-1(-41.986mm,-31.095mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-42.382mm,-31.489mm) on Top Overlay And Pad R21-1(-41.986mm,-31.095mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-42.495mm,-23.197mm) on Top Overlay And Pad C10-2(-42.875mm,-23.597mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-42.495mm,-23.997mm) on Top Overlay And Pad C10-2(-42.875mm,-23.597mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (42.622mm,58.528mm) on Top Overlay And Pad C46-2(43.002mm,58.928mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (42.622mm,59.328mm) on Top Overlay And Pad C46-2(43.002mm,58.928mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-42.763mm,-11.507mm) on Top Overlay And Pad R27-1(-42.367mm,-11.913mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-42.763mm,-12.307mm) on Top Overlay And Pad R27-1(-42.367mm,-11.913mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (43.446mm,18.1mm) on Top Overlay And Pad R78-1(43.84mm,17.704mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (43.44mm,15.924mm) on Top Overlay And Pad R78-2(43.84mm,16.304mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (43.673mm,-30.689mm) on Top Overlay And Pad R34-2(44.053mm,-31.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (43.673mm,-31.489mm) on Top Overlay And Pad R34-2(44.053mm,-31.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (44.246mm,18.1mm) on Top Overlay And Pad R78-1(43.84mm,17.704mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (44.24mm,15.924mm) on Top Overlay And Pad R78-2(43.84mm,16.304mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (44.275mm,50.448mm) on Top Overlay And Pad U15-1(44.275mm,49.814mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-44.671mm,-23.191mm) on Top Overlay And Pad C10-1(-44.275mm,-23.597mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-44.671mm,-23.991mm) on Top Overlay And Pad C10-1(-44.275mm,-23.597mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (44.798mm,58.522mm) on Top Overlay And Pad C46-1(44.402mm,58.928mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (44.798mm,59.322mm) on Top Overlay And Pad C46-1(44.402mm,58.928mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (45.371mm,0.534mm) on Top Overlay And Pad R54-2(45.771mm,0.914mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (45.376mm,2.71mm) on Top Overlay And Pad R54-1(45.771mm,2.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (45.472mm,15.924mm) on Top Overlay And Pad R80-2(45.872mm,16.304mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (45.478mm,18.1mm) on Top Overlay And Pad R80-1(45.872mm,17.704mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (45.849mm,-30.695mm) on Top Overlay And Pad R34-1(45.453mm,-31.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (45.849mm,-31.495mm) on Top Overlay And Pad R34-1(45.453mm,-31.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (45.879mm,-19.024mm) on Top Overlay And Pad C14-2(46.279mm,-18.644mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (45.884mm,-16.848mm) on Top Overlay And Pad C14-1(46.279mm,-17.244mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-46.084mm,13.824mm) on Top Overlay And Pad C12-2(-46.465mm,14.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-46.084mm,14.624mm) on Top Overlay And Pad C12-2(-46.465mm,14.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-46.084mm,33.839mm) on Top Overlay And Pad R13-2(-46.465mm,34.239mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-46.084mm,34.639mm) on Top Overlay And Pad R13-2(-46.465mm,34.239mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-46.084mm,35.871mm) on Top Overlay And Pad R14-2(-46.465mm,36.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-46.084mm,36.671mm) on Top Overlay And Pad R14-2(-46.465mm,36.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (46.171mm,0.534mm) on Top Overlay And Pad R54-2(45.771mm,0.914mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (46.176mm,2.71mm) on Top Overlay And Pad R54-1(45.771mm,2.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (46.272mm,15.924mm) on Top Overlay And Pad R80-2(45.872mm,16.304mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (46.278mm,18.1mm) on Top Overlay And Pad R80-1(45.872mm,17.704mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (46.679mm,-19.024mm) on Top Overlay And Pad C14-2(46.279mm,-18.644mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (46.684mm,-16.848mm) on Top Overlay And Pad C14-1(46.279mm,-17.244mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-47.479mm,-30.695mm) on Top Overlay And Pad R25-2(-47.86mm,-31.095mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-47.479mm,-31.495mm) on Top Overlay And Pad R25-2(-47.86mm,-31.095mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-48.26mm,13.83mm) on Top Overlay And Pad C12-1(-47.865mm,14.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-48.26mm,14.63mm) on Top Overlay And Pad C12-1(-47.865mm,14.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-48.26mm,33.845mm) on Top Overlay And Pad R13-1(-47.865mm,34.239mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-48.26mm,34.645mm) on Top Overlay And Pad R13-1(-47.865mm,34.239mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-48.26mm,35.877mm) on Top Overlay And Pad R14-1(-47.865mm,36.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-48.26mm,36.677mm) on Top Overlay And Pad R14-1(-47.865mm,36.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-49.655mm,-30.689mm) on Top Overlay And Pad R25-1(-49.259mm,-31.095mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-49.655mm,-31.489mm) on Top Overlay And Pad R25-1(-49.259mm,-31.095mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (5.139mm,29.9mm) on Top Overlay And Pad C54-2(5.691mm,29.886mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (5.244mm,32.784mm) on Top Overlay And Pad R76-2(5.258mm,32.233mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-5.453mm,30.063mm) on Top Overlay And Pad C57-2(-4.901mm,30.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (5.569mm,50.826mm) on Top Overlay And Pad C29-2(5.969mm,51.206mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (5.575mm,53.002mm) on Top Overlay And Pad C29-1(5.969mm,52.606mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-5.581mm,-15.8mm) on Top Overlay And Pad R7-2(-5.182mm,-16.18mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-5.581mm,-19.178mm) on Top Overlay And Pad R12-2(-5.182mm,-19.558mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-5.587mm,-17.975mm) on Top Overlay And Pad R7-1(-5.182mm,-17.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-5.587mm,-21.354mm) on Top Overlay And Pad R12-1(-5.182mm,-20.958mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (5.705mm,29.334mm) on Top Overlay And Pad C54-2(5.691mm,29.886mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-5.754mm,53.002mm) on Top Overlay And Pad C37-1(-6.16mm,52.606mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-5.76mm,50.826mm) on Top Overlay And Pad C37-2(-6.16mm,51.206mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (5.81mm,32.218mm) on Top Overlay And Pad R76-2(5.258mm,32.233mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (50.303mm,58.559mm) on Top Overlay And Pad C47-1(50.698mm,58.953mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (50.303mm,59.359mm) on Top Overlay And Pad C47-1(50.698mm,58.953mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (50.7mm,-30.689mm) on Top Overlay And Pad R29-2(51.081mm,-31.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (50.7mm,-31.489mm) on Top Overlay And Pad R29-2(51.081mm,-31.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (50.953mm,4.045mm) on Top Overlay And Pad C66-2(51.333mm,4.445mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (50.953mm,4.845mm) on Top Overlay And Pad C66-2(51.333mm,4.445mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (50.95mm,14.713mm) on Top Overlay And Pad C65-2(51.331mm,15.113mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (50.95mm,15.513mm) on Top Overlay And Pad C65-2(51.331mm,15.113mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (50.95mm,41.459mm) on Top Overlay And Pad C45-2(51.331mm,41.859mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (50.95mm,42.259mm) on Top Overlay And Pad C45-2(51.331mm,41.859mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (51.741mm,7.983mm) on Top Overlay And Pad R77-1(52.147mm,8.379mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (51.747mm,10.159mm) on Top Overlay And Pad R77-2(52.147mm,9.779mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (52.478mm,58.553mm) on Top Overlay And Pad C47-2(52.098mm,58.953mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (52.478mm,59.353mm) on Top Overlay And Pad C47-2(52.098mm,58.953mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (52.541mm,7.983mm) on Top Overlay And Pad R77-1(52.147mm,8.379mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (52.547mm,10.159mm) on Top Overlay And Pad R77-2(52.147mm,9.779mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (52.876mm,-30.695mm) on Top Overlay And Pad R29-1(52.48mm,-31.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (52.876mm,-31.495mm) on Top Overlay And Pad R29-1(52.48mm,-31.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (53.112mm,1.302mm) on Top Overlay And Pad R57-2(53.492mm,1.702mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (53.112mm,2.102mm) on Top Overlay And Pad R57-2(53.492mm,1.702mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (53.126mm,14.707mm) on Top Overlay And Pad C65-1(52.73mm,15.113mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (53.126mm,15.507mm) on Top Overlay And Pad C65-1(52.73mm,15.113mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (53.126mm,41.454mm) on Top Overlay And Pad C45-1(52.73mm,41.859mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (53.126mm,42.254mm) on Top Overlay And Pad C45-1(52.73mm,41.859mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (53.129mm,4.039mm) on Top Overlay And Pad C66-1(52.733mm,4.445mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (53.129mm,4.839mm) on Top Overlay And Pad C66-1(52.733mm,4.445mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (54.382mm,13.216mm) on Top Overlay And Pad C51-1(54.788mm,13.612mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (54.388mm,15.392mm) on Top Overlay And Pad C51-2(54.788mm,15.011mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (55.182mm,13.216mm) on Top Overlay And Pad C51-1(54.788mm,13.612mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (55.188mm,15.392mm) on Top Overlay And Pad C51-2(54.788mm,15.011mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (55.288mm,1.296mm) on Top Overlay And Pad R57-1(54.892mm,1.702mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (55.288mm,2.096mm) on Top Overlay And Pad R57-1(54.892mm,1.702mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (56.567mm,13.295mm) on Top Overlay And Pad R65-1(56.972mm,13.691mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (56.572mm,15.471mm) on Top Overlay And Pad R65-2(56.972mm,15.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (57.367mm,13.295mm) on Top Overlay And Pad R65-1(56.972mm,13.691mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (57.372mm,15.471mm) on Top Overlay And Pad R65-2(56.972mm,15.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (57.486mm,9.475mm) on Top Overlay And Pad C53-2(57.887mm,9.855mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (57.492mm,11.651mm) on Top Overlay And Pad C53-1(57.887mm,11.255mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (57.532mm,6.129mm) on Top Overlay And Pad C62-1(57.937mm,6.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (57.538mm,8.305mm) on Top Overlay And Pad C62-2(57.937mm,7.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-58.17mm,13.824mm) on Top Overlay And Pad C5-2(-58.551mm,14.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-58.17mm,14.624mm) on Top Overlay And Pad C5-2(-58.551mm,14.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-58.17mm,33.839mm) on Top Overlay And Pad R15-2(-58.551mm,34.239mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-58.17mm,34.639mm) on Top Overlay And Pad R15-2(-58.551mm,34.239mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-58.17mm,35.871mm) on Top Overlay And Pad R16-2(-58.551mm,36.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-58.17mm,36.671mm) on Top Overlay And Pad R16-2(-58.551mm,36.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (58.286mm,9.475mm) on Top Overlay And Pad C53-2(57.887mm,9.855mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (58.292mm,11.651mm) on Top Overlay And Pad C53-1(57.887mm,11.255mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (58.332mm,6.129mm) on Top Overlay And Pad C62-1(57.937mm,6.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (58.338mm,8.305mm) on Top Overlay And Pad C62-2(57.937mm,7.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (58.528mm,1.626mm) on Top Overlay And Pad C42-2(58.928mm,2.007mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (58.534mm,3.802mm) on Top Overlay And Pad C42-1(58.928mm,3.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (59.328mm,1.626mm) on Top Overlay And Pad C42-2(58.928mm,2.007mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (59.334mm,3.802mm) on Top Overlay And Pad C42-1(58.928mm,3.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (59.645mm,37.821mm) on Top Overlay And Pad R79-2(60.046mm,38.202mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (59.651mm,39.997mm) on Top Overlay And Pad R79-1(60.046mm,39.601mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-6.152mm,85.167mm) on Top Overlay And Pad C19-2(-6.552mm,84.787mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-6.157mm,82.991mm) on Top Overlay And Pad C19-1(-6.552mm,83.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (6.286mm,82.991mm) on Top Overlay And Pad C24-1(6.692mm,83.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (6.292mm,85.167mm) on Top Overlay And Pad C24-2(6.692mm,84.787mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (6.369mm,50.826mm) on Top Overlay And Pad C29-2(5.969mm,51.206mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (6.375mm,53.002mm) on Top Overlay And Pad C29-1(5.969mm,52.606mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-6.554mm,53.002mm) on Top Overlay And Pad C37-1(-6.16mm,52.606mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-6.56mm,50.826mm) on Top Overlay And Pad C37-2(-6.16mm,51.206mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (6.604mm,25.249mm) on Top Overlay And Pad R67-1(7.163mm,25.248mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (6.682mm,31.434mm) on Top Overlay And Pad C54-1(6.681mm,30.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-6.952mm,85.167mm) on Top Overlay And Pad C19-2(-6.552mm,84.787mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-6.957mm,82.991mm) on Top Overlay And Pad C19-1(-6.552mm,83.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-60.346mm,13.83mm) on Top Overlay And Pad C5-1(-59.95mm,14.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-60.346mm,14.63mm) on Top Overlay And Pad C5-1(-59.95mm,14.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-60.346mm,33.845mm) on Top Overlay And Pad R15-1(-59.95mm,34.239mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-60.346mm,34.645mm) on Top Overlay And Pad R15-1(-59.95mm,34.239mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-60.346mm,35.877mm) on Top Overlay And Pad R16-1(-59.95mm,36.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-60.346mm,36.677mm) on Top Overlay And Pad R16-1(-59.95mm,36.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (60.445mm,37.821mm) on Top Overlay And Pad R79-2(60.046mm,38.202mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (60.451mm,39.997mm) on Top Overlay And Pad R79-1(60.046mm,39.601mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (60.738mm,1.573mm) on Top Overlay And Pad C43-2(61.138mm,1.953mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (60.743mm,3.749mm) on Top Overlay And Pad C43-1(61.138mm,3.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (61.271mm,5.637mm) on Top Overlay And Pad R42-2(61.671mm,6.017mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (61.277mm,7.813mm) on Top Overlay And Pad R42-1(61.671mm,7.417mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (61.538mm,1.573mm) on Top Overlay And Pad C43-2(61.138mm,1.953mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (61.543mm,3.749mm) on Top Overlay And Pad C43-1(61.138mm,3.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (61.697mm,10.281mm) on Top Overlay And Pad R41-2(62.078mm,9.881mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (61.697mm,9.481mm) on Top Overlay And Pad R41-2(62.078mm,9.881mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (62.071mm,5.637mm) on Top Overlay And Pad R42-2(61.671mm,6.017mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (62.077mm,7.813mm) on Top Overlay And Pad R42-1(61.671mm,7.417mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (63.873mm,10.275mm) on Top Overlay And Pad R41-1(63.477mm,9.881mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (63.873mm,9.475mm) on Top Overlay And Pad R41-1(63.477mm,9.881mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (64.717mm,11.462mm) on Top Overlay And Pad R50-2(65.097mm,11.862mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (64.717mm,12.262mm) on Top Overlay And Pad R50-2(65.097mm,11.862mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (64.72mm,13.545mm) on Top Overlay And Pad R51-2(65.1mm,13.945mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (64.72mm,14.345mm) on Top Overlay And Pad R51-2(65.1mm,13.945mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (65.133mm,10.261mm) on Top Overlay And Pad R45-1(65.529mm,9.855mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (65.133mm,9.461mm) on Top Overlay And Pad R45-1(65.529mm,9.855mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Arc (65.862mm,1.118mm) on Top Overlay And Pad U14-1(65.638mm,1.819mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (66.893mm,11.456mm) on Top Overlay And Pad R50-1(66.497mm,11.862mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (66.893mm,12.256mm) on Top Overlay And Pad R50-1(66.497mm,11.862mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (66.896mm,13.539mm) on Top Overlay And Pad R51-1(66.5mm,13.945mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (66.896mm,14.339mm) on Top Overlay And Pad R51-1(66.5mm,13.945mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (66.904mm,5.697mm) on Top Overlay And Pad R48-1(67.31mm,6.093mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (66.91mm,7.873mm) on Top Overlay And Pad R48-2(67.31mm,7.493mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (67.309mm,10.255mm) on Top Overlay And Pad R45-2(66.929mm,9.855mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (67.309mm,9.455mm) on Top Overlay And Pad R45-2(66.929mm,9.855mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (67.704mm,5.697mm) on Top Overlay And Pad R48-1(67.31mm,6.093mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (67.71mm,7.873mm) on Top Overlay And Pad R48-2(67.31mm,7.493mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (67.768mm,1.684mm) on Top Overlay And Pad C44-1(68.174mm,2.08mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (67.774mm,3.86mm) on Top Overlay And Pad C44-2(68.174mm,3.48mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (68.568mm,1.684mm) on Top Overlay And Pad C44-1(68.174mm,2.08mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (68.574mm,3.86mm) on Top Overlay And Pad C44-2(68.174mm,3.48mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (7.086mm,82.991mm) on Top Overlay And Pad C24-1(6.692mm,83.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (7.092mm,85.167mm) on Top Overlay And Pad C24-2(6.692mm,84.787mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (7.093mm,-37.388mm) on Top Overlay And Pad R28-2(7.493mm,-37.008mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (7.099mm,-35.212mm) on Top Overlay And Pad R28-1(7.493mm,-35.608mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (7.17mm,25.814mm) on Top Overlay And Pad R67-1(7.163mm,25.248mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (7.247mm,30.868mm) on Top Overlay And Pad C54-1(6.681mm,30.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (7.893mm,-37.388mm) on Top Overlay And Pad R28-2(7.493mm,-37.008mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (7.899mm,-35.212mm) on Top Overlay And Pad R28-1(7.493mm,-35.608mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-73.055mm,13.849mm) on Top Overlay And Pad R72-2(-73.435mm,14.249mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-73.055mm,14.649mm) on Top Overlay And Pad R72-2(-73.435mm,14.249mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-73.055mm,16.221mm) on Top Overlay And Pad R73-1(-73.45mm,16.627mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-73.055mm,17.021mm) on Top Overlay And Pad R73-1(-73.45mm,16.627mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-73.055mm,18.594mm) on Top Overlay And Pad C52-1(-73.45mm,18.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-73.055mm,19.394mm) on Top Overlay And Pad C52-1(-73.45mm,18.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-75.231mm,13.855mm) on Top Overlay And Pad R72-1(-74.835mm,14.249mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-75.231mm,14.655mm) on Top Overlay And Pad R72-1(-74.835mm,14.249mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-75.231mm,16.227mm) on Top Overlay And Pad R73-2(-74.85mm,16.627mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-75.231mm,17.027mm) on Top Overlay And Pad R73-2(-74.85mm,16.627mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-75.231mm,18.599mm) on Top Overlay And Pad C52-2(-74.85mm,18.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-75.231mm,19.399mm) on Top Overlay And Pad C52-2(-74.85mm,18.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (8.139mm,23.706mm) on Top Overlay And Pad R67-2(8.153mm,24.258mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-8.51mm,25.705mm) on Top Overlay And Pad R75-1(-9.069mm,25.706mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-8.597mm,85.167mm) on Top Overlay And Pad R44-2(-8.997mm,84.787mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-8.603mm,82.991mm) on Top Overlay And Pad R44-1(-8.997mm,83.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (8.636mm,85.167mm) on Top Overlay And Pad C35-2(9.035mm,84.787mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (8.63mm,82.991mm) on Top Overlay And Pad C35-1(9.035mm,83.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (8.704mm,24.272mm) on Top Overlay And Pad R67-2(8.153mm,24.258mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-9.076mm,25.139mm) on Top Overlay And Pad R75-1(-9.069mm,25.706mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (9.177mm,-30.532mm) on Top Overlay And Pad R26-1(9.573mm,-30.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (9.177mm,-31.332mm) on Top Overlay And Pad R26-1(9.573mm,-30.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-9.397mm,85.167mm) on Top Overlay And Pad R44-2(-8.997mm,84.787mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (-9.403mm,82.991mm) on Top Overlay And Pad R44-1(-8.997mm,83.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (9.436mm,85.167mm) on Top Overlay And Pad C35-2(9.035mm,84.787mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (9.43mm,82.991mm) on Top Overlay And Pad C35-1(9.035mm,83.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-9.472mm,-43.288mm) on Top Overlay And Pad R22-2(-9.852mm,-43.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-9.472mm,-44.088mm) on Top Overlay And Pad R22-2(-9.852mm,-43.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (9.551mm,30.633mm) on Top Overlay And Pad C50-1(10.11mm,30.632mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C10-1(-44.275mm,-23.597mm) on Top Layer And Track (-44.671mm,-22.881mm)(-43.871mm,-22.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C10-1(-44.275mm,-23.597mm) on Top Layer And Track (-44.671mm,-24.301mm)(-43.871mm,-24.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C10-1(-44.275mm,-23.597mm) on Top Layer And Track (-44.981mm,-23.991mm)(-44.981mm,-23.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C10-2(-42.875mm,-23.597mm) on Top Layer And Track (-42.185mm,-23.997mm)(-42.185mm,-23.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C10-2(-42.875mm,-23.597mm) on Top Layer And Track (-43.295mm,-22.887mm)(-42.495mm,-22.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C10-2(-42.875mm,-23.597mm) on Top Layer And Track (-43.295mm,-24.307mm)(-42.495mm,-24.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C1-1(4.267mm,-16.891mm) on Top Layer And Track (3.863mm,-16.187mm)(4.663mm,-16.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C1-1(4.267mm,-16.891mm) on Top Layer And Track (3.863mm,-17.606mm)(4.663mm,-17.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C1-1(4.267mm,-16.891mm) on Top Layer And Track (4.973mm,-17.297mm)(4.973mm,-16.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C11-1(28.169mm,71.298mm) on Top Layer And Track (27.453mm,70.902mm)(27.453mm,71.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad C11-1(28.169mm,71.298mm) on Top Layer And Track (27.763mm,70.592mm)(28.563mm,70.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C11-1(28.169mm,71.298mm) on Top Layer And Track (28.873mm,70.902mm)(28.873mm,71.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C11-2(28.169mm,72.698mm) on Top Layer And Track (27.459mm,72.278mm)(27.459mm,73.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C11-2(28.169mm,72.698mm) on Top Layer And Track (27.769mm,73.388mm)(28.569mm,73.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C11-2(28.169mm,72.698mm) on Top Layer And Track (28.879mm,72.278mm)(28.879mm,73.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-2(2.867mm,-16.891mm) on Top Layer And Track (2.177mm,-17.291mm)(2.177mm,-16.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C1-2(2.867mm,-16.891mm) on Top Layer And Track (2.487mm,-16.181mm)(3.287mm,-16.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C1-2(2.867mm,-16.891mm) on Top Layer And Track (2.487mm,-17.601mm)(3.287mm,-17.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C12-1(-47.865mm,14.224mm) on Top Layer And Track (-48.26mm,13.52mm)(-47.46mm,13.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C12-1(-47.865mm,14.224mm) on Top Layer And Track (-48.26mm,14.939mm)(-47.46mm,14.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C12-1(-47.865mm,14.224mm) on Top Layer And Track (-48.57mm,13.83mm)(-48.57mm,14.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C12-2(-46.465mm,14.224mm) on Top Layer And Track (-45.775mm,13.824mm)(-45.775mm,14.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C12-2(-46.465mm,14.224mm) on Top Layer And Track (-46.884mm,13.514mm)(-46.084mm,13.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C12-2(-46.465mm,14.224mm) on Top Layer And Track (-46.884mm,14.934mm)(-46.084mm,14.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C13-1(-13.157mm,-50.368mm) on Top Layer And Track (-12.442mm,-50.772mm)(-12.442mm,-49.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C13-1(-13.157mm,-50.368mm) on Top Layer And Track (-13.552mm,-49.663mm)(-12.752mm,-49.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C13-1(-13.157mm,-50.368mm) on Top Layer And Track (-13.861mm,-50.772mm)(-13.861mm,-49.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C13-2(-13.157mm,-51.768mm) on Top Layer And Track (-12.448mm,-52.148mm)(-12.448mm,-51.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C13-2(-13.157mm,-51.768mm) on Top Layer And Track (-13.557mm,-52.458mm)(-12.757mm,-52.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C13-2(-13.157mm,-51.768mm) on Top Layer And Track (-13.867mm,-52.148mm)(-13.867mm,-51.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C14-1(46.279mm,-17.244mm) on Top Layer And Track (45.575mm,-17.648mm)(45.575mm,-16.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C14-1(46.279mm,-17.244mm) on Top Layer And Track (45.884mm,-16.538mm)(46.684mm,-16.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C14-1(46.279mm,-17.244mm) on Top Layer And Track (46.994mm,-17.648mm)(46.994mm,-16.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C14-2(46.279mm,-18.644mm) on Top Layer And Track (45.569mm,-19.024mm)(45.569mm,-18.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C14-2(46.279mm,-18.644mm) on Top Layer And Track (45.879mm,-19.334mm)(46.679mm,-19.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C14-2(46.279mm,-18.644mm) on Top Layer And Track (46.988mm,-19.024mm)(46.988mm,-18.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C15-1(-32.466mm,29.437mm) on Top Layer And Track (-31.66mm,27.457mm)(-31.66mm,28.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C15-1(-32.466mm,29.437mm) on Top Layer And Track (-31.66mm,30.044mm)(-31.66mm,31.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C15-2(-37.606mm,29.437mm) on Top Layer And Track (-38.412mm,26.06mm)(-38.412mm,28.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C15-2(-37.606mm,29.437mm) on Top Layer And Track (-38.412mm,30.044mm)(-38.412mm,32.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C16-1(23.266mm,56.109mm) on Top Layer And Track (22.551mm,56.513mm)(22.551mm,55.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad C16-1(23.266mm,56.109mm) on Top Layer And Track (22.861mm,55.403mm)(23.661mm,55.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C16-1(23.266mm,56.109mm) on Top Layer And Track (23.971mm,56.513mm)(23.971mm,55.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C16-2(23.266mm,57.508mm) on Top Layer And Track (22.557mm,57.089mm)(22.557mm,57.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C16-2(23.266mm,57.508mm) on Top Layer And Track (22.867mm,58.199mm)(23.667mm,58.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C16-2(23.266mm,57.508mm) on Top Layer And Track (23.976mm,57.089mm)(23.976mm,57.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C17-1(35.735mm,-23.597mm) on Top Layer And Track (35.029mm,-23.991mm)(35.029mm,-23.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C17-1(35.735mm,-23.597mm) on Top Layer And Track (35.339mm,-22.881mm)(36.139mm,-22.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C17-1(35.735mm,-23.597mm) on Top Layer And Track (35.339mm,-24.301mm)(36.139mm,-24.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C17-2(37.135mm,-23.597mm) on Top Layer And Track (36.715mm,-22.887mm)(37.515mm,-22.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C17-2(37.135mm,-23.597mm) on Top Layer And Track (36.715mm,-24.307mm)(37.515mm,-24.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C17-2(37.135mm,-23.597mm) on Top Layer And Track (37.825mm,-23.997mm)(37.825mm,-23.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C18-1(-35.728mm,14.224mm) on Top Layer And Track (-36.124mm,13.52mm)(-35.324mm,13.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C18-1(-35.728mm,14.224mm) on Top Layer And Track (-36.124mm,14.939mm)(-35.324mm,14.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C18-1(-35.728mm,14.224mm) on Top Layer And Track (-36.433mm,13.83mm)(-36.433mm,14.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C18-2(-34.328mm,14.224mm) on Top Layer And Track (-33.638mm,13.824mm)(-33.638mm,14.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C18-2(-34.328mm,14.224mm) on Top Layer And Track (-34.748mm,13.514mm)(-33.948mm,13.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C18-2(-34.328mm,14.224mm) on Top Layer And Track (-34.748mm,14.934mm)(-33.948mm,14.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C19-1(-6.552mm,83.387mm) on Top Layer And Track (-5.848mm,82.991mm)(-5.848mm,83.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad C19-1(-6.552mm,83.387mm) on Top Layer And Track (-6.957mm,82.681mm)(-6.157mm,82.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C19-1(-6.552mm,83.387mm) on Top Layer And Track (-7.267mm,82.991mm)(-7.267mm,83.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C19-2(-6.552mm,84.787mm) on Top Layer And Track (-5.842mm,84.367mm)(-5.842mm,85.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C19-2(-6.552mm,84.787mm) on Top Layer And Track (-6.952mm,85.477mm)(-6.152mm,85.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C19-2(-6.552mm,84.787mm) on Top Layer And Track (-7.261mm,84.367mm)(-7.261mm,85.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C20-1(15.44mm,71.73mm) on Top Layer And Track (14.735mm,71.335mm)(14.735mm,72.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C20-1(15.44mm,71.73mm) on Top Layer And Track (15.045mm,71.025mm)(15.845mm,71.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C20-1(15.44mm,71.73mm) on Top Layer And Track (15.045mm,72.445mm)(15.845mm,72.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C20-2(16.84mm,71.73mm) on Top Layer And Track (16.421mm,71.02mm)(17.221mm,71.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C20-2(16.84mm,71.73mm) on Top Layer And Track (16.421mm,72.439mm)(17.221mm,72.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C20-2(16.84mm,71.73mm) on Top Layer And Track (17.53mm,71.329mm)(17.53mm,72.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C2-1(-10.541mm,-15.866mm) on Top Layer And Track (-12.521mm,-15.06mm)(-11.148mm,-15.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C2-1(-10.541mm,-15.866mm) on Top Layer And Track (-9.934mm,-15.06mm)(-8.561mm,-15.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C21-1(15.44mm,67.462mm) on Top Layer And Track (14.735mm,67.068mm)(14.735mm,67.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C21-1(15.44mm,67.462mm) on Top Layer And Track (15.045mm,66.758mm)(15.845mm,66.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C21-1(15.44mm,67.462mm) on Top Layer And Track (15.045mm,68.178mm)(15.845mm,68.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C21-2(16.84mm,67.462mm) on Top Layer And Track (16.421mm,66.752mm)(17.221mm,66.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C21-2(16.84mm,67.462mm) on Top Layer And Track (16.421mm,68.172mm)(17.221mm,68.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C21-2(16.84mm,67.462mm) on Top Layer And Track (17.53mm,67.062mm)(17.53mm,67.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C2-2(-10.541mm,-21.006mm) on Top Layer And Track (-13.917mm,-21.812mm)(-11.148mm,-21.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C2-2(-10.541mm,-21.006mm) on Top Layer And Track (-9.934mm,-21.812mm)(-7.165mm,-21.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C22-1(-3.734mm,52.606mm) on Top Layer And Track (-3.018mm,52.202mm)(-3.018mm,53.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C22-1(-3.734mm,52.606mm) on Top Layer And Track (-4.128mm,53.312mm)(-3.328mm,53.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C22-1(-3.734mm,52.606mm) on Top Layer And Track (-4.438mm,52.202mm)(-4.438mm,53.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C22-2(-3.734mm,51.206mm) on Top Layer And Track (-3.024mm,50.826mm)(-3.024mm,51.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C22-2(-3.734mm,51.206mm) on Top Layer And Track (-4.134mm,50.516mm)(-3.334mm,50.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C22-2(-3.734mm,51.206mm) on Top Layer And Track (-4.444mm,50.826mm)(-4.444mm,51.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C23-1(-1.661mm,83.387mm) on Top Layer And Track (-0.957mm,82.991mm)(-0.957mm,83.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad C23-1(-1.661mm,83.387mm) on Top Layer And Track (-2.066mm,82.681mm)(-1.266mm,82.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C23-1(-1.661mm,83.387mm) on Top Layer And Track (-2.376mm,82.991mm)(-2.376mm,83.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C23-2(-1.661mm,84.787mm) on Top Layer And Track (-0.951mm,84.367mm)(-0.951mm,85.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C23-2(-1.661mm,84.787mm) on Top Layer And Track (-2.061mm,85.477mm)(-1.261mm,85.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C23-2(-1.661mm,84.787mm) on Top Layer And Track (-2.37mm,84.367mm)(-2.37mm,85.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C24-1(6.692mm,83.387mm) on Top Layer And Track (5.976mm,82.991mm)(5.976mm,83.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad C24-1(6.692mm,83.387mm) on Top Layer And Track (6.286mm,82.681mm)(7.086mm,82.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C24-1(6.692mm,83.387mm) on Top Layer And Track (7.396mm,82.991mm)(7.396mm,83.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C24-2(6.692mm,84.787mm) on Top Layer And Track (5.982mm,84.367mm)(5.982mm,85.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C24-2(6.692mm,84.787mm) on Top Layer And Track (6.292mm,85.477mm)(7.092mm,85.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C24-2(6.692mm,84.787mm) on Top Layer And Track (7.402mm,84.367mm)(7.402mm,85.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C25-1(1.801mm,83.387mm) on Top Layer And Track (1.085mm,82.991mm)(1.085mm,83.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad C25-1(1.801mm,83.387mm) on Top Layer And Track (1.395mm,82.681mm)(2.195mm,82.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C25-1(1.801mm,83.387mm) on Top Layer And Track (2.505mm,82.991mm)(2.505mm,83.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C25-2(1.801mm,84.787mm) on Top Layer And Track (1.091mm,84.367mm)(1.091mm,85.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C25-2(1.801mm,84.787mm) on Top Layer And Track (1.401mm,85.477mm)(2.201mm,85.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C25-2(1.801mm,84.787mm) on Top Layer And Track (2.511mm,84.367mm)(2.511mm,85.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C26-1(-15.364mm,72.212mm) on Top Layer And Track (-14.659mm,71.807mm)(-14.659mm,72.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C26-1(-15.364mm,72.212mm) on Top Layer And Track (-15.768mm,71.497mm)(-14.968mm,71.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C26-1(-15.364mm,72.212mm) on Top Layer And Track (-15.768mm,72.916mm)(-14.968mm,72.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C26-2(-16.764mm,72.212mm) on Top Layer And Track (-17.144mm,71.503mm)(-16.344mm,71.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C26-2(-16.764mm,72.212mm) on Top Layer And Track (-17.144mm,72.922mm)(-16.344mm,72.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C26-2(-16.764mm,72.212mm) on Top Layer And Track (-17.454mm,71.812mm)(-17.454mm,72.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C27-1(-1.308mm,52.606mm) on Top Layer And Track (-0.593mm,52.202mm)(-0.593mm,53.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C27-1(-1.308mm,52.606mm) on Top Layer And Track (-1.702mm,53.312mm)(-0.902mm,53.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C27-1(-1.308mm,52.606mm) on Top Layer And Track (-2.012mm,52.202mm)(-2.012mm,53.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C27-2(-1.308mm,51.206mm) on Top Layer And Track (-0.598mm,50.826mm)(-0.598mm,51.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C27-2(-1.308mm,51.206mm) on Top Layer And Track (-1.708mm,50.516mm)(-0.908mm,50.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C27-2(-1.308mm,51.206mm) on Top Layer And Track (-2.018mm,50.826mm)(-2.018mm,51.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C28-1(1.118mm,52.606mm) on Top Layer And Track (0.413mm,52.202mm)(0.413mm,53.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C28-1(1.118mm,52.606mm) on Top Layer And Track (0.723mm,53.312mm)(1.523mm,53.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C28-1(1.118mm,52.606mm) on Top Layer And Track (1.833mm,52.202mm)(1.833mm,53.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C28-2(1.118mm,51.206mm) on Top Layer And Track (0.408mm,50.826mm)(0.408mm,51.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C28-2(1.118mm,51.206mm) on Top Layer And Track (0.717mm,50.516mm)(1.517mm,50.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C28-2(1.118mm,51.206mm) on Top Layer And Track (1.827mm,50.826mm)(1.827mm,51.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C29-1(5.969mm,52.606mm) on Top Layer And Track (5.265mm,52.202mm)(5.265mm,53.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C29-1(5.969mm,52.606mm) on Top Layer And Track (5.575mm,53.312mm)(6.375mm,53.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C29-1(5.969mm,52.606mm) on Top Layer And Track (6.684mm,52.202mm)(6.684mm,53.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C29-2(5.969mm,51.206mm) on Top Layer And Track (5.259mm,50.826mm)(5.259mm,51.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C29-2(5.969mm,51.206mm) on Top Layer And Track (5.569mm,50.516mm)(6.369mm,50.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C29-2(5.969mm,51.206mm) on Top Layer And Track (6.679mm,50.826mm)(6.679mm,51.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C30-1(15.44mm,79.273mm) on Top Layer And Track (14.735mm,78.879mm)(14.735mm,79.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C30-1(15.44mm,79.273mm) on Top Layer And Track (15.045mm,78.569mm)(15.845mm,78.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C30-1(15.44mm,79.273mm) on Top Layer And Track (15.045mm,79.989mm)(15.845mm,79.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C30-2(16.84mm,79.273mm) on Top Layer And Track (16.421mm,78.563mm)(17.221mm,78.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C30-2(16.84mm,79.273mm) on Top Layer And Track (16.421mm,79.983mm)(17.221mm,79.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C30-2(16.84mm,79.273mm) on Top Layer And Track (17.53mm,78.873mm)(17.53mm,79.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C3-1(2.464mm,-32.258mm) on Top Layer And Track (3.27mm,-31.651mm)(3.27mm,-30.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C3-1(2.464mm,-32.258mm) on Top Layer And Track (3.27mm,-34.238mm)(3.27mm,-32.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C31-1(-15.364mm,65.354mm) on Top Layer And Track (-14.659mm,64.949mm)(-14.659mm,65.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C31-1(-15.364mm,65.354mm) on Top Layer And Track (-15.768mm,64.639mm)(-14.968mm,64.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C31-1(-15.364mm,65.354mm) on Top Layer And Track (-15.768mm,66.058mm)(-14.968mm,66.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C31-2(-16.764mm,65.354mm) on Top Layer And Track (-17.144mm,64.645mm)(-16.344mm,64.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C31-2(-16.764mm,65.354mm) on Top Layer And Track (-17.144mm,66.064mm)(-16.344mm,66.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C31-2(-16.764mm,65.354mm) on Top Layer And Track (-17.454mm,64.954mm)(-17.454mm,65.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C3-2(-2.676mm,-32.258mm) on Top Layer And Track (-3.482mm,-31.651mm)(-3.482mm,-28.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C3-2(-2.676mm,-32.258mm) on Top Layer And Track (-3.482mm,-35.634mm)(-3.482mm,-32.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C32-1(-15.39mm,60.249mm) on Top Layer And Track (-14.684mm,59.843mm)(-14.684mm,60.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C32-1(-15.39mm,60.249mm) on Top Layer And Track (-15.794mm,59.533mm)(-14.994mm,59.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C32-1(-15.39mm,60.249mm) on Top Layer And Track (-15.794mm,60.953mm)(-14.994mm,60.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C32-2(-16.789mm,60.249mm) on Top Layer And Track (-17.17mm,59.539mm)(-16.37mm,59.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C32-2(-16.789mm,60.249mm) on Top Layer And Track (-17.17mm,60.959mm)(-16.37mm,60.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C32-2(-16.789mm,60.249mm) on Top Layer And Track (-17.48mm,59.849mm)(-17.48mm,60.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C33-1(15.44mm,60.731mm) on Top Layer And Track (14.735mm,60.337mm)(14.735mm,61.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C33-1(15.44mm,60.731mm) on Top Layer And Track (15.045mm,60.027mm)(15.845mm,60.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C33-1(15.44mm,60.731mm) on Top Layer And Track (15.045mm,61.447mm)(15.845mm,61.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C33-2(16.84mm,60.731mm) on Top Layer And Track (16.421mm,60.021mm)(17.221mm,60.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C33-2(16.84mm,60.731mm) on Top Layer And Track (16.421mm,61.441mm)(17.221mm,61.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C33-2(16.84mm,60.731mm) on Top Layer And Track (17.53mm,60.331mm)(17.53mm,61.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C34-1(15.44mm,74.066mm) on Top Layer And Track (14.735mm,73.672mm)(14.735mm,74.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C34-1(15.44mm,74.066mm) on Top Layer And Track (15.045mm,73.362mm)(15.845mm,73.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C34-1(15.44mm,74.066mm) on Top Layer And Track (15.045mm,74.782mm)(15.845mm,74.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C34-2(16.84mm,74.066mm) on Top Layer And Track (16.421mm,73.356mm)(17.221mm,73.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C34-2(16.84mm,74.066mm) on Top Layer And Track (16.421mm,74.776mm)(17.221mm,74.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C34-2(16.84mm,74.066mm) on Top Layer And Track (17.53mm,73.666mm)(17.53mm,74.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C35-1(9.035mm,83.387mm) on Top Layer And Track (8.32mm,82.991mm)(8.32mm,83.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad C35-1(9.035mm,83.387mm) on Top Layer And Track (8.63mm,82.681mm)(9.43mm,82.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C35-1(9.035mm,83.387mm) on Top Layer And Track (9.74mm,82.991mm)(9.74mm,83.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C35-2(9.035mm,84.787mm) on Top Layer And Track (8.326mm,84.367mm)(8.326mm,85.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C35-2(9.035mm,84.787mm) on Top Layer And Track (8.636mm,85.477mm)(9.436mm,85.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C35-2(9.035mm,84.787mm) on Top Layer And Track (9.745mm,84.367mm)(9.745mm,85.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C36-1(3.543mm,52.606mm) on Top Layer And Track (2.839mm,52.202mm)(2.839mm,53.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C36-1(3.543mm,52.606mm) on Top Layer And Track (3.149mm,53.312mm)(3.949mm,53.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C36-1(3.543mm,52.606mm) on Top Layer And Track (4.259mm,52.202mm)(4.259mm,53.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C36-2(3.543mm,51.206mm) on Top Layer And Track (2.833mm,50.826mm)(2.833mm,51.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C36-2(3.543mm,51.206mm) on Top Layer And Track (3.143mm,50.516mm)(3.943mm,50.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C36-2(3.543mm,51.206mm) on Top Layer And Track (4.253mm,50.826mm)(4.253mm,51.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C37-1(-6.16mm,52.606mm) on Top Layer And Track (-5.444mm,52.202mm)(-5.444mm,53.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C37-1(-6.16mm,52.606mm) on Top Layer And Track (-6.554mm,53.312mm)(-5.754mm,53.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C37-1(-6.16mm,52.606mm) on Top Layer And Track (-6.864mm,52.202mm)(-6.864mm,53.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C37-2(-6.16mm,51.206mm) on Top Layer And Track (-5.45mm,50.826mm)(-5.45mm,51.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C37-2(-6.16mm,51.206mm) on Top Layer And Track (-6.56mm,50.516mm)(-5.76mm,50.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C37-2(-6.16mm,51.206mm) on Top Layer And Track (-6.87mm,50.826mm)(-6.87mm,51.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C38-1(4.246mm,83.387mm) on Top Layer And Track (3.531mm,82.991mm)(3.531mm,83.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad C38-1(4.246mm,83.387mm) on Top Layer And Track (3.84mm,82.681mm)(4.64mm,82.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C38-1(4.246mm,83.387mm) on Top Layer And Track (4.95mm,82.991mm)(4.95mm,83.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C38-2(4.246mm,84.787mm) on Top Layer And Track (3.536mm,84.367mm)(3.536mm,85.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C38-2(4.246mm,84.787mm) on Top Layer And Track (3.846mm,85.477mm)(4.646mm,85.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C38-2(4.246mm,84.787mm) on Top Layer And Track (4.956mm,84.367mm)(4.956mm,85.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C39-1(-11.862mm,55.194mm) on Top Layer And Track (-11.146mm,54.79mm)(-11.146mm,55.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C39-1(-11.862mm,55.194mm) on Top Layer And Track (-12.256mm,55.9mm)(-11.456mm,55.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C39-1(-11.862mm,55.194mm) on Top Layer And Track (-12.566mm,54.79mm)(-12.566mm,55.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C39-2(-11.862mm,53.794mm) on Top Layer And Track (-11.152mm,53.414mm)(-11.152mm,54.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C39-2(-11.862mm,53.794mm) on Top Layer And Track (-12.262mm,53.104mm)(-11.462mm,53.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C39-2(-11.862mm,53.794mm) on Top Layer And Track (-12.572mm,53.414mm)(-12.572mm,54.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C40-1(-15.364mm,74.422mm) on Top Layer And Track (-14.659mm,74.016mm)(-14.659mm,74.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C40-1(-15.364mm,74.422mm) on Top Layer And Track (-15.768mm,73.707mm)(-14.968mm,73.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C40-1(-15.364mm,74.422mm) on Top Layer And Track (-15.768mm,75.126mm)(-14.968mm,75.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C40-2(-16.764mm,74.422mm) on Top Layer And Track (-17.144mm,73.712mm)(-16.344mm,73.712mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C40-2(-16.764mm,74.422mm) on Top Layer And Track (-17.144mm,75.132mm)(-16.344mm,75.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C40-2(-16.764mm,74.422mm) on Top Layer And Track (-17.454mm,74.022mm)(-17.454mm,74.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C4-1(-56.688mm,29.437mm) on Top Layer And Track (-55.882mm,27.457mm)(-55.882mm,28.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C4-1(-56.688mm,29.437mm) on Top Layer And Track (-55.882mm,30.044mm)(-55.882mm,31.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C41-1(-4.106mm,83.387mm) on Top Layer And Track (-3.402mm,82.991mm)(-3.402mm,83.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad C41-1(-4.106mm,83.387mm) on Top Layer And Track (-4.512mm,82.681mm)(-3.712mm,82.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C41-1(-4.106mm,83.387mm) on Top Layer And Track (-4.822mm,82.991mm)(-4.822mm,83.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C41-2(-4.106mm,84.787mm) on Top Layer And Track (-3.396mm,84.367mm)(-3.396mm,85.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C41-2(-4.106mm,84.787mm) on Top Layer And Track (-4.506mm,85.477mm)(-3.706mm,85.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C41-2(-4.106mm,84.787mm) on Top Layer And Track (-4.816mm,84.367mm)(-4.816mm,85.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C4-2(-61.828mm,29.437mm) on Top Layer And Track (-62.634mm,26.06mm)(-62.634mm,28.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C4-2(-61.828mm,29.437mm) on Top Layer And Track (-62.634mm,30.044mm)(-62.634mm,32.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C42-1(58.928mm,3.406mm) on Top Layer And Track (58.224mm,3.002mm)(58.224mm,3.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C42-1(58.928mm,3.406mm) on Top Layer And Track (58.534mm,4.112mm)(59.334mm,4.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C42-1(58.928mm,3.406mm) on Top Layer And Track (59.643mm,3.002mm)(59.643mm,3.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C42-2(58.928mm,2.007mm) on Top Layer And Track (58.218mm,1.626mm)(58.218mm,2.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C42-2(58.928mm,2.007mm) on Top Layer And Track (58.528mm,1.316mm)(59.328mm,1.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C42-2(58.928mm,2.007mm) on Top Layer And Track (59.638mm,1.626mm)(59.638mm,2.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C43-1(61.138mm,3.353mm) on Top Layer And Track (60.434mm,2.949mm)(60.434mm,3.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C43-1(61.138mm,3.353mm) on Top Layer And Track (60.743mm,4.058mm)(61.543mm,4.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C43-1(61.138mm,3.353mm) on Top Layer And Track (61.853mm,2.949mm)(61.853mm,3.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C43-2(61.138mm,1.953mm) on Top Layer And Track (60.428mm,1.573mm)(60.428mm,2.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C43-2(61.138mm,1.953mm) on Top Layer And Track (60.738mm,1.263mm)(61.538mm,1.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C43-2(61.138mm,1.953mm) on Top Layer And Track (61.847mm,1.573mm)(61.847mm,2.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C44-1(68.174mm,2.08mm) on Top Layer And Track (67.458mm,1.684mm)(67.458mm,2.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad C44-1(68.174mm,2.08mm) on Top Layer And Track (67.768mm,1.374mm)(68.568mm,1.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C44-1(68.174mm,2.08mm) on Top Layer And Track (68.878mm,1.684mm)(68.878mm,2.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C44-2(68.174mm,3.48mm) on Top Layer And Track (67.464mm,3.06mm)(67.464mm,3.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C44-2(68.174mm,3.48mm) on Top Layer And Track (67.774mm,4.17mm)(68.574mm,4.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C44-2(68.174mm,3.48mm) on Top Layer And Track (68.884mm,3.06mm)(68.884mm,3.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C45-1(52.73mm,41.859mm) on Top Layer And Track (52.326mm,41.144mm)(53.126mm,41.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C45-1(52.73mm,41.859mm) on Top Layer And Track (52.326mm,42.563mm)(53.126mm,42.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C45-1(52.73mm,41.859mm) on Top Layer And Track (53.436mm,41.454mm)(53.436mm,42.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C45-2(51.331mm,41.859mm) on Top Layer And Track (50.64mm,41.459mm)(50.64mm,42.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C45-2(51.331mm,41.859mm) on Top Layer And Track (50.95mm,41.15mm)(51.75mm,41.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C45-2(51.331mm,41.859mm) on Top Layer And Track (50.95mm,42.569mm)(51.75mm,42.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C46-1(44.402mm,58.928mm) on Top Layer And Track (43.998mm,58.213mm)(44.798mm,58.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C46-1(44.402mm,58.928mm) on Top Layer And Track (43.998mm,59.632mm)(44.798mm,59.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C46-1(44.402mm,58.928mm) on Top Layer And Track (45.108mm,58.522mm)(45.108mm,59.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C46-2(43.002mm,58.928mm) on Top Layer And Track (42.312mm,58.528mm)(42.312mm,59.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C46-2(43.002mm,58.928mm) on Top Layer And Track (42.622mm,58.218mm)(43.422mm,58.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C46-2(43.002mm,58.928mm) on Top Layer And Track (42.622mm,59.638mm)(43.422mm,59.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C47-1(50.698mm,58.953mm) on Top Layer And Track (49.993mm,58.559mm)(49.993mm,59.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C47-1(50.698mm,58.953mm) on Top Layer And Track (50.303mm,58.249mm)(51.103mm,58.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C47-1(50.698mm,58.953mm) on Top Layer And Track (50.303mm,59.669mm)(51.103mm,59.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C47-2(52.098mm,58.953mm) on Top Layer And Track (51.679mm,58.243mm)(52.479mm,58.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C47-2(52.098mm,58.953mm) on Top Layer And Track (51.679mm,59.663mm)(52.479mm,59.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C47-2(52.098mm,58.953mm) on Top Layer And Track (52.788mm,58.553mm)(52.788mm,59.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C48-1(13.513mm,27.203mm) on Top Layer And Track (12.721mm,26.983mm)(13.287mm,26.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C48-1(13.513mm,27.203mm) on Top Layer And Track (13.725mm,26.418mm)(14.291mm,26.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C48-1(13.513mm,27.203mm) on Top Layer And Track (13.725mm,27.987mm)(14.29mm,27.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C48-2(12.523mm,28.193mm) on Top Layer And Track (11.752mm,27.96mm)(12.318mm,27.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C48-2(12.523mm,28.193mm) on Top Layer And Track (11.752mm,28.398mm)(12.318mm,28.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C48-2(12.523mm,28.193mm) on Top Layer And Track (12.756mm,28.964mm)(13.322mm,28.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C49-1(41.453mm,48.435mm) on Top Layer And Track (40.737mm,48.039mm)(40.737mm,48.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad C49-1(41.453mm,48.435mm) on Top Layer And Track (41.047mm,47.729mm)(41.847mm,47.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C49-1(41.453mm,48.435mm) on Top Layer And Track (42.157mm,48.039mm)(42.157mm,48.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C49-2(41.453mm,49.835mm) on Top Layer And Track (40.743mm,49.415mm)(40.743mm,50.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C49-2(41.453mm,49.835mm) on Top Layer And Track (41.053mm,50.525mm)(41.853mm,50.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C49-2(41.453mm,49.835mm) on Top Layer And Track (42.163mm,50.215mm)(42.163mm,49.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C50-1(10.11mm,30.632mm) on Top Layer And Track (10.336mm,31.417mm)(10.902mm,30.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C50-1(10.11mm,30.632mm) on Top Layer And Track (9.332mm,30.414mm)(9.898mm,29.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C50-1(10.11mm,30.632mm) on Top Layer And Track (9.332mm,30.852mm)(9.898mm,31.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C50-2(11.1mm,29.642mm) on Top Layer And Track (10.301mm,29.436mm)(10.867mm,28.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C50-2(11.1mm,29.642mm) on Top Layer And Track (11.305mm,28.871mm)(11.87mm,29.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C50-2(11.1mm,29.642mm) on Top Layer And Track (11.305mm,30.44mm)(11.871mm,29.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C5-1(-59.95mm,14.224mm) on Top Layer And Track (-60.346mm,13.52mm)(-59.546mm,13.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C5-1(-59.95mm,14.224mm) on Top Layer And Track (-60.346mm,14.939mm)(-59.546mm,14.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C5-1(-59.95mm,14.224mm) on Top Layer And Track (-60.656mm,13.83mm)(-60.656mm,14.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C51-1(54.788mm,13.612mm) on Top Layer And Track (54.072mm,13.216mm)(54.072mm,14.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad C51-1(54.788mm,13.612mm) on Top Layer And Track (54.382mm,12.906mm)(55.182mm,12.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C51-1(54.788mm,13.612mm) on Top Layer And Track (55.492mm,13.216mm)(55.492mm,14.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C51-2(54.788mm,15.011mm) on Top Layer And Track (54.078mm,14.592mm)(54.078mm,15.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C51-2(54.788mm,15.011mm) on Top Layer And Track (54.388mm,15.702mm)(55.188mm,15.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C51-2(54.788mm,15.011mm) on Top Layer And Track (55.498mm,14.592mm)(55.498mm,15.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C5-2(-58.551mm,14.224mm) on Top Layer And Track (-57.86mm,13.824mm)(-57.86mm,14.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C5-2(-58.551mm,14.224mm) on Top Layer And Track (-58.97mm,13.514mm)(-58.17mm,13.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C5-2(-58.551mm,14.224mm) on Top Layer And Track (-58.97mm,14.934mm)(-58.17mm,14.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C52-1(-73.45mm,18.999mm) on Top Layer And Track (-72.745mm,18.594mm)(-72.745mm,19.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C52-1(-73.45mm,18.999mm) on Top Layer And Track (-73.855mm,18.284mm)(-73.055mm,18.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C52-1(-73.45mm,18.999mm) on Top Layer And Track (-73.855mm,19.703mm)(-73.055mm,19.703mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C52-2(-74.85mm,18.999mm) on Top Layer And Track (-75.231mm,18.29mm)(-74.431mm,18.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C52-2(-74.85mm,18.999mm) on Top Layer And Track (-75.231mm,19.709mm)(-74.431mm,19.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C52-2(-74.85mm,18.999mm) on Top Layer And Track (-75.54mm,18.599mm)(-75.54mm,19.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C53-1(57.887mm,11.255mm) on Top Layer And Track (57.182mm,10.851mm)(57.182mm,11.651mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C53-1(57.887mm,11.255mm) on Top Layer And Track (57.492mm,11.961mm)(58.292mm,11.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C53-1(57.887mm,11.255mm) on Top Layer And Track (58.602mm,10.851mm)(58.602mm,11.651mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C53-2(57.887mm,9.855mm) on Top Layer And Track (57.177mm,9.475mm)(57.177mm,10.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C53-2(57.887mm,9.855mm) on Top Layer And Track (57.486mm,9.165mm)(58.286mm,9.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C53-2(57.887mm,9.855mm) on Top Layer And Track (58.596mm,9.475mm)(58.596mm,10.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C54-1(6.681mm,30.875mm) on Top Layer And Track (5.897mm,31.087mm)(6.463mm,31.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C54-1(6.681mm,30.875mm) on Top Layer And Track (6.901mm,30.084mm)(7.467mm,30.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C54-1(6.681mm,30.875mm) on Top Layer And Track (6.901mm,31.653mm)(7.467mm,31.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C54-2(5.691mm,29.886mm) on Top Layer And Track (4.92mm,29.681mm)(5.486mm,29.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C54-2(5.691mm,29.886mm) on Top Layer And Track (4.92mm,30.119mm)(5.486mm,30.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C54-2(5.691mm,29.886mm) on Top Layer And Track (5.924mm,29.115mm)(6.489mm,29.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C55-1(-3.504mm,5.816mm) on Top Layer And Track (-3.278mm,6.602mm)(-2.713mm,6.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C55-1(-3.504mm,5.816mm) on Top Layer And Track (-4.282mm,5.598mm)(-3.716mm,5.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C55-1(-3.504mm,5.816mm) on Top Layer And Track (-4.282mm,6.036mm)(-3.716mm,6.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C55-2(-2.515mm,4.826mm) on Top Layer And Track (-2.31mm,4.055mm)(-1.744mm,4.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C55-2(-2.515mm,4.826mm) on Top Layer And Track (-2.31mm,5.624mm)(-1.744mm,5.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C55-2(-2.515mm,4.826mm) on Top Layer And Track (-3.313mm,4.621mm)(-2.748mm,4.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C56-1(-13.767mm,22.733mm) on Top Layer And Track (-13.541mm,23.519mm)(-12.975mm,22.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C56-1(-13.767mm,22.733mm) on Top Layer And Track (-14.545mm,22.515mm)(-13.979mm,21.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C56-1(-13.767mm,22.733mm) on Top Layer And Track (-14.545mm,22.953mm)(-13.979mm,23.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C56-2(-12.777mm,21.743mm) on Top Layer And Track (-12.572mm,20.972mm)(-12.006mm,21.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C56-2(-12.777mm,21.743mm) on Top Layer And Track (-12.572mm,22.542mm)(-12.006mm,21.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C56-2(-12.777mm,21.743mm) on Top Layer And Track (-13.576mm,21.538mm)(-13.01mm,20.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C57-1(-3.912mm,31.039mm) on Top Layer And Track (-3.692mm,30.247mm)(-3.126mm,30.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C57-1(-3.912mm,31.039mm) on Top Layer And Track (-3.692mm,31.817mm)(-3.126mm,31.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C57-1(-3.912mm,31.039mm) on Top Layer And Track (-4.695mm,31.251mm)(-4.13mm,31.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C57-2(-4.901mm,30.049mm) on Top Layer And Track (-4.669mm,29.278mm)(-4.103mm,29.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C57-2(-4.901mm,30.049mm) on Top Layer And Track (-5.672mm,29.844mm)(-5.107mm,29.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C57-2(-4.901mm,30.049mm) on Top Layer And Track (-5.672mm,30.282mm)(-5.107mm,30.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C58-1(2.438mm,35mm) on Top Layer And Track (1.654mm,35.212mm)(2.22mm,35.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C58-1(2.438mm,35mm) on Top Layer And Track (2.658mm,34.209mm)(3.223mm,34.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C58-1(2.438mm,35mm) on Top Layer And Track (2.658mm,35.778mm)(3.223mm,35.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C58-2(1.448mm,34.011mm) on Top Layer And Track (0.677mm,33.806mm)(1.243mm,33.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C58-2(1.448mm,34.011mm) on Top Layer And Track (0.677mm,34.244mm)(1.242mm,34.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C58-2(1.448mm,34.011mm) on Top Layer And Track (1.681mm,33.24mm)(2.246mm,33.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C59-1(3.86mm,33.578mm) on Top Layer And Track (3.076mm,33.79mm)(3.642mm,34.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C59-1(3.86mm,33.578mm) on Top Layer And Track (4.08mm,32.786mm)(4.646mm,33.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C59-1(3.86mm,33.578mm) on Top Layer And Track (4.08mm,34.356mm)(4.646mm,33.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C59-2(2.87mm,32.588mm) on Top Layer And Track (2.099mm,32.383mm)(2.665mm,31.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C59-2(2.87mm,32.588mm) on Top Layer And Track (2.099mm,32.821mm)(2.665mm,33.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C59-2(2.87mm,32.588mm) on Top Layer And Track (3.103mm,31.817mm)(3.669mm,32.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C60-1(13.918mm,23.596mm) on Top Layer And Track (13.135mm,23.808mm)(13.7mm,24.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C60-1(13.918mm,23.596mm) on Top Layer And Track (14.138mm,22.804mm)(14.704mm,23.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C60-1(13.918mm,23.596mm) on Top Layer And Track (14.138mm,24.374mm)(14.704mm,23.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C60-2(12.929mm,22.606mm) on Top Layer And Track (12.158mm,22.401mm)(12.723mm,21.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C60-2(12.929mm,22.606mm) on Top Layer And Track (12.158mm,22.839mm)(12.723mm,23.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C60-2(12.929mm,22.606mm) on Top Layer And Track (13.161mm,21.835mm)(13.727mm,22.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C6-1(-20.304mm,29.437mm) on Top Layer And Track (-19.498mm,27.457mm)(-19.498mm,28.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C6-1(-20.304mm,29.437mm) on Top Layer And Track (-19.498mm,30.044mm)(-19.498mm,31.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C61-1(15.493mm,22.021mm) on Top Layer And Track (14.709mm,22.233mm)(15.275mm,22.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C61-1(15.493mm,22.021mm) on Top Layer And Track (15.713mm,21.229mm)(16.279mm,21.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C61-1(15.493mm,22.021mm) on Top Layer And Track (15.713mm,22.799mm)(16.279mm,22.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C61-2(14.503mm,21.031mm) on Top Layer And Track (13.732mm,20.826mm)(14.298mm,20.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C61-2(14.503mm,21.031mm) on Top Layer And Track (13.732mm,21.264mm)(14.298mm,21.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C61-2(14.503mm,21.031mm) on Top Layer And Track (14.736mm,20.26mm)(15.302mm,20.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C6-2(-25.444mm,29.437mm) on Top Layer And Track (-26.25mm,26.06mm)(-26.25mm,28.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C6-2(-25.444mm,29.437mm) on Top Layer And Track (-26.25mm,30.044mm)(-26.25mm,32.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C62-1(57.937mm,6.525mm) on Top Layer And Track (57.222mm,6.129mm)(57.222mm,6.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad C62-1(57.937mm,6.525mm) on Top Layer And Track (57.532mm,5.819mm)(58.332mm,5.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C62-1(57.937mm,6.525mm) on Top Layer And Track (58.642mm,6.129mm)(58.642mm,6.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C62-2(57.937mm,7.925mm) on Top Layer And Track (57.228mm,7.505mm)(57.228mm,8.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C62-2(57.937mm,7.925mm) on Top Layer And Track (57.538mm,8.615mm)(58.338mm,8.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C62-2(57.937mm,7.925mm) on Top Layer And Track (58.647mm,7.505mm)(58.647mm,8.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C63-1(37.897mm,7.823mm) on Top Layer And Track (37.193mm,7.419mm)(37.193mm,8.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C63-1(37.897mm,7.823mm) on Top Layer And Track (37.502mm,8.529mm)(38.302mm,8.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C63-1(37.897mm,7.823mm) on Top Layer And Track (38.612mm,7.419mm)(38.612mm,8.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C63-2(37.897mm,6.423mm) on Top Layer And Track (37.187mm,6.843mm)(37.187mm,6.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C63-2(37.897mm,6.423mm) on Top Layer And Track (37.497mm,5.733mm)(38.297mm,5.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C63-2(37.897mm,6.423mm) on Top Layer And Track (38.606mm,6.043mm)(38.606mm,6.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C64-1(41.808mm,17.704mm) on Top Layer And Track (41.104mm,17.3mm)(41.104mm,18.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C64-1(41.808mm,17.704mm) on Top Layer And Track (41.414mm,18.409mm)(42.214mm,18.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C64-1(41.808mm,17.704mm) on Top Layer And Track (42.524mm,17.3mm)(42.524mm,18.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C64-2(41.808mm,16.304mm) on Top Layer And Track (41.098mm,15.924mm)(41.098mm,16.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C64-2(41.808mm,16.304mm) on Top Layer And Track (41.408mm,15.614mm)(42.208mm,15.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C64-2(41.808mm,16.304mm) on Top Layer And Track (42.518mm,15.924mm)(42.518mm,16.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C65-1(52.73mm,15.113mm) on Top Layer And Track (52.326mm,14.398mm)(53.126mm,14.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C65-1(52.73mm,15.113mm) on Top Layer And Track (52.326mm,15.817mm)(53.126mm,15.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C65-1(52.73mm,15.113mm) on Top Layer And Track (53.436mm,14.707mm)(53.436mm,15.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C65-2(51.331mm,15.113mm) on Top Layer And Track (50.64mm,14.713mm)(50.64mm,15.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C65-2(51.331mm,15.113mm) on Top Layer And Track (50.95mm,14.403mm)(51.75mm,14.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C65-2(51.331mm,15.113mm) on Top Layer And Track (50.95mm,15.823mm)(51.75mm,15.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C66-1(52.733mm,4.445mm) on Top Layer And Track (52.329mm,3.73mm)(53.129mm,3.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C66-1(52.733mm,4.445mm) on Top Layer And Track (52.329mm,5.149mm)(53.129mm,5.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C66-1(52.733mm,4.445mm) on Top Layer And Track (53.439mm,4.039mm)(53.439mm,4.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C66-2(51.333mm,4.445mm) on Top Layer And Track (50.643mm,4.045mm)(50.643mm,4.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C66-2(51.333mm,4.445mm) on Top Layer And Track (50.953mm,3.735mm)(51.753mm,3.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C66-2(51.333mm,4.445mm) on Top Layer And Track (50.953mm,5.155mm)(51.753mm,5.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C7-1(-33.731mm,-17.244mm) on Top Layer And Track (-33.016mm,-17.648mm)(-33.016mm,-16.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C7-1(-33.731mm,-17.244mm) on Top Layer And Track (-34.126mm,-16.538mm)(-33.326mm,-16.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C7-1(-33.731mm,-17.244mm) on Top Layer And Track (-34.435mm,-17.648mm)(-34.435mm,-16.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C7-2(-33.731mm,-18.644mm) on Top Layer And Track (-33.022mm,-19.024mm)(-33.022mm,-18.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-2(-33.731mm,-18.644mm) on Top Layer And Track (-34.131mm,-19.334mm)(-33.331mm,-19.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C7-2(-33.731mm,-18.644mm) on Top Layer And Track (-34.441mm,-19.024mm)(-34.441mm,-18.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C8-1(-23.566mm,14.224mm) on Top Layer And Track (-23.962mm,13.52mm)(-23.162mm,13.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C8-1(-23.566mm,14.224mm) on Top Layer And Track (-23.962mm,14.939mm)(-23.162mm,14.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C8-1(-23.566mm,14.224mm) on Top Layer And Track (-24.271mm,13.83mm)(-24.271mm,14.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C8-2(-22.166mm,14.224mm) on Top Layer And Track (-21.476mm,13.824mm)(-21.476mm,14.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C8-2(-22.166mm,14.224mm) on Top Layer And Track (-22.586mm,13.514mm)(-21.786mm,13.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C8-2(-22.166mm,14.224mm) on Top Layer And Track (-22.586mm,14.934mm)(-21.786mm,14.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C9-1(-44.602mm,29.437mm) on Top Layer And Track (-43.796mm,27.457mm)(-43.796mm,28.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C9-1(-44.602mm,29.437mm) on Top Layer And Track (-43.796mm,30.044mm)(-43.796mm,31.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C9-2(-49.742mm,29.437mm) on Top Layer And Track (-50.549mm,26.06mm)(-50.549mm,28.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C9-2(-49.742mm,29.437mm) on Top Layer And Track (-50.549mm,30.044mm)(-50.549mm,32.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad CN10-1(3.625mm,-43.403mm) on Multi-Layer And Track (-2.713mm,-41.455mm)(2.702mm,-41.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad CN10-1(3.625mm,-43.403mm) on Multi-Layer And Track (4.569mm,-41.494mm)(6.019mm,-41.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CN10-2(-3.575mm,-43.403mm) on Multi-Layer And Text "+" (-4.209mm,-46.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad CN10-2(-3.575mm,-43.403mm) on Multi-Layer And Track (-2.713mm,-41.455mm)(2.702mm,-41.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad CN10-2(-3.575mm,-43.403mm) on Multi-Layer And Track (-6.037mm,-41.438mm)(-4.416mm,-41.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad CN11-1(11.582mm,-54.491mm) on Multi-Layer And Track (9.082mm,-54.491mm)(10.466mm,-54.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad CN11-4(19.202mm,-54.491mm) on Multi-Layer And Track (20.322mm,-54.491mm)(21.706mm,-54.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad CN12-1(-19.253mm,-54.491mm) on Multi-Layer And Track (-21.753mm,-54.491mm)(-20.369mm,-54.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad CN12-4(-11.633mm,-54.491mm) on Multi-Layer And Track (-10.514mm,-54.491mm)(-9.13mm,-54.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad CN13-1(-38.082mm,-54.491mm) on Multi-Layer And Track (-40.582mm,-54.491mm)(-39.198mm,-54.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CN13-6(-25.582mm,-54.491mm) on Multi-Layer And Track (-24.466mm,-54.491mm)(-23.082mm,-54.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad CN15-1(25.658mm,-54.491mm) on Multi-Layer And Track (23.158mm,-54.491mm)(24.542mm,-54.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CN15-6(38.158mm,-54.491mm) on Multi-Layer And Track (39.274mm,-54.491mm)(40.658mm,-54.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad CN17-15(69.958mm,5.191mm) on Multi-Layer And Track (70.088mm,3.061mm)(70.088mm,4.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad CN17-15(69.958mm,5.191mm) on Multi-Layer And Track (70.088mm,6.16mm)(70.088mm,8.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad CN17-15(69.958mm,9.931mm) on Multi-Layer And Track (70.088mm,10.9mm)(70.088mm,12.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad CN17-15(69.958mm,9.931mm) on Multi-Layer And Track (70.088mm,6.16mm)(70.088mm,8.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad CN17-15(74.618mm,5.191mm) on Multi-Layer And Track (74.488mm,3.061mm)(74.488mm,4.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad CN17-15(74.618mm,5.191mm) on Multi-Layer And Track (74.488mm,6.16mm)(74.488mm,8.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad CN17-15(74.618mm,9.931mm) on Multi-Layer And Track (74.488mm,10.9mm)(74.488mm,12.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad CN17-15(74.618mm,9.931mm) on Multi-Layer And Track (74.488mm,6.16mm)(74.488mm,8.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad CN20-15(56.547mm,44.772mm) on Multi-Layer And Track (56.677mm,42.642mm)(56.677mm,43.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad CN20-15(56.547mm,44.772mm) on Multi-Layer And Track (56.677mm,45.742mm)(56.677mm,48.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad CN20-15(56.547mm,49.512mm) on Multi-Layer And Track (56.677mm,45.742mm)(56.677mm,48.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad CN20-15(56.547mm,49.512mm) on Multi-Layer And Track (56.677mm,50.482mm)(56.677mm,51.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad CN20-15(61.207mm,44.772mm) on Multi-Layer And Track (61.077mm,42.642mm)(61.077mm,43.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad CN20-15(61.207mm,44.772mm) on Multi-Layer And Track (61.077mm,45.742mm)(61.077mm,48.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad CN20-15(61.207mm,49.512mm) on Multi-Layer And Track (61.077mm,45.742mm)(61.077mm,48.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad CN20-15(61.207mm,49.512mm) on Multi-Layer And Track (61.077mm,50.482mm)(61.077mm,51.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D10-1(34.747mm,-26.492mm) on Top Layer And Track (34.747mm,-25.261mm)(34.747mm,-25.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D10-1(34.747mm,-26.492mm) on Top Layer And Track (34.747mm,-27.892mm)(34.747mm,-27.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D10-2(39.347mm,-26.492mm) on Top Layer And Track (39.347mm,-25.261mm)(39.347mm,-25.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D10-2(39.347mm,-26.492mm) on Top Layer And Track (39.347mm,-27.892mm)(39.347mm,-27.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D1-1(-2.39mm,-39.192mm) on Top Layer And Track (-2.39mm,-37.961mm)(-2.39mm,-37.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D1-1(-2.39mm,-39.192mm) on Top Layer And Track (-2.39mm,-40.592mm)(-2.39mm,-40.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad D11-1(1.493mm,46.567mm) on Top Layer And Track (2.232mm,47.143mm)(2.569mm,47.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad D11-3(-1.507mm,46.567mm) on Top Layer And Track (-2.583mm,47.143mm)(-2.245mm,47.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad D11-4(-1.507mm,42.566mm) on Top Layer And Track (-2.583mm,41.99mm)(-2.245mm,41.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad D11-6(1.493mm,42.566mm) on Top Layer And Track (2.232mm,41.99mm)(2.569mm,41.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D1-2(2.21mm,-39.192mm) on Top Layer And Track (2.21mm,-37.961mm)(2.21mm,-37.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D1-2(2.21mm,-39.192mm) on Top Layer And Track (2.21mm,-40.592mm)(2.21mm,-40.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad D12-1(-11.437mm,84.819mm) on Top Layer And Track (-10.979mm,85.509mm)(-10.679mm,85.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad D12-1(-11.437mm,84.819mm) on Top Layer And Track (-11.079mm,85.509mm)(-10.979mm,85.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad D12-1(-11.437mm,84.819mm) on Top Layer And Track (-11.427mm,83.799mm)(-11.427mm,84.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad D12-1(-11.437mm,84.819mm) on Top Layer And Track (-11.779mm,85.509mm)(-11.079mm,85.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad D12-1(-11.437mm,84.819mm) on Top Layer And Track (-11.879mm,85.509mm)(-11.779mm,85.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad D12-1(-11.437mm,84.819mm) on Top Layer And Track (-12.179mm,85.209mm)(-11.879mm,85.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D12-2(-11.43mm,83.22mm) on Top Layer And Track (-11.427mm,83.799mm)(-11.427mm,84.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D12-2(-11.43mm,83.22mm) on Top Layer And Track (-11.757mm,83.799mm)(-11.077mm,83.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D12-2(-11.43mm,83.22mm) on Top Layer And Track (-12.157mm,82.629mm)(-10.677mm,82.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad D14-1(35.1mm,9.765mm) on Top Layer And Track (34.08mm,9.755mm)(34.42mm,9.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad D14-1(35.1mm,9.765mm) on Top Layer And Track (35.49mm,10.507mm)(35.79mm,10.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad D14-1(35.1mm,9.765mm) on Top Layer And Track (35.49mm,9.007mm)(35.79mm,9.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad D14-1(35.1mm,9.765mm) on Top Layer And Track (35.79mm,10.107mm)(35.79mm,10.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad D14-1(35.1mm,9.765mm) on Top Layer And Track (35.79mm,9.307mm)(35.79mm,9.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad D14-1(35.1mm,9.765mm) on Top Layer And Track (35.79mm,9.407mm)(35.79mm,10.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D14-2(33.501mm,9.758mm) on Top Layer And Track (32.91mm,9.005mm)(32.91mm,10.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D14-2(33.501mm,9.758mm) on Top Layer And Track (34.08mm,9.405mm)(34.08mm,10.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D14-2(33.501mm,9.758mm) on Top Layer And Track (34.08mm,9.755mm)(34.42mm,9.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad D15-1(50.115mm,1.644mm) on Top Layer And Track (49.425mm,1.202mm)(49.425mm,1.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad D15-1(50.115mm,1.644mm) on Top Layer And Track (49.425mm,1.202mm)(49.725mm,0.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad D15-1(50.115mm,1.644mm) on Top Layer And Track (49.425mm,1.302mm)(49.425mm,2.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad D15-1(50.115mm,1.644mm) on Top Layer And Track (49.425mm,2.002mm)(49.425mm,2.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad D15-1(50.115mm,1.644mm) on Top Layer And Track (49.425mm,2.102mm)(49.725mm,2.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad D15-1(50.115mm,1.644mm) on Top Layer And Track (50.795mm,1.654mm)(51.135mm,1.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D15-2(51.714mm,1.651mm) on Top Layer And Track (50.795mm,1.654mm)(51.135mm,1.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D15-2(51.714mm,1.651mm) on Top Layer And Track (51.135mm,1.324mm)(51.135mm,2.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D15-2(51.714mm,1.651mm) on Top Layer And Track (52.305mm,0.924mm)(52.305mm,2.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad D16-1(32.046mm,53.264mm) on Top Layer And Track (31.026mm,53.254mm)(31.366mm,53.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad D16-1(32.046mm,53.264mm) on Top Layer And Track (32.436mm,52.506mm)(32.736mm,52.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad D16-1(32.046mm,53.264mm) on Top Layer And Track (32.436mm,54.006mm)(32.736mm,53.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad D16-1(32.046mm,53.264mm) on Top Layer And Track (32.736mm,52.806mm)(32.736mm,52.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad D16-1(32.046mm,53.264mm) on Top Layer And Track (32.736mm,52.906mm)(32.736mm,53.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad D16-1(32.046mm,53.264mm) on Top Layer And Track (32.736mm,53.606mm)(32.736mm,53.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D16-2(30.447mm,53.257mm) on Top Layer And Track (29.856mm,52.504mm)(29.856mm,53.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D16-2(30.447mm,53.257mm) on Top Layer And Track (31.026mm,52.904mm)(31.026mm,53.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D16-2(30.447mm,53.257mm) on Top Layer And Track (31.026mm,53.254mm)(31.366mm,53.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad D17-1(57.81mm,39.669mm) on Top Layer And Track (57.068mm,40.059mm)(57.368mm,40.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad D17-1(57.81mm,39.669mm) on Top Layer And Track (57.368mm,40.359mm)(57.468mm,40.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad D17-1(57.81mm,39.669mm) on Top Layer And Track (57.468mm,40.359mm)(58.168mm,40.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad D17-1(57.81mm,39.669mm) on Top Layer And Track (57.82mm,38.649mm)(57.82mm,38.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad D17-1(57.81mm,39.669mm) on Top Layer And Track (58.168mm,40.359mm)(58.268mm,40.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad D17-1(57.81mm,39.669mm) on Top Layer And Track (58.268mm,40.359mm)(58.568mm,40.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D17-2(57.817mm,38.07mm) on Top Layer And Track (57.09mm,37.479mm)(58.57mm,37.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D17-2(57.817mm,38.07mm) on Top Layer And Track (57.49mm,38.649mm)(58.17mm,38.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D17-2(57.817mm,38.07mm) on Top Layer And Track (57.82mm,38.649mm)(57.82mm,38.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D2-1(5.613mm,-27.282mm) on Top Layer And Track (4.213mm,-27.282mm)(4.382mm,-27.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D2-1(5.613mm,-27.282mm) on Top Layer And Track (6.845mm,-27.282mm)(7.013mm,-27.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D2-2(5.613mm,-22.682mm) on Top Layer And Track (4.213mm,-22.682mm)(4.382mm,-22.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D2-2(5.613mm,-22.682mm) on Top Layer And Track (6.845mm,-22.682mm)(7.013mm,-22.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D3-1(-31.697mm,-11.481mm) on Top Layer And Track (-31.697mm,-10.25mm)(-31.697mm,-10.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D3-1(-31.697mm,-11.481mm) on Top Layer And Track (-31.697mm,-12.881mm)(-31.697mm,-12.712mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D3-2(-36.297mm,-11.481mm) on Top Layer And Track (-36.297mm,-10.25mm)(-36.297mm,-10.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D3-2(-36.297mm,-11.481mm) on Top Layer And Track (-36.297mm,-12.881mm)(-36.297mm,-12.712mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D4-1(-29.388mm,-50.749mm) on Top Layer And Track (-29.388mm,-49.518mm)(-29.388mm,-49.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D4-1(-29.388mm,-50.749mm) on Top Layer And Track (-29.388mm,-52.149mm)(-29.388mm,-51.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D4-2(-33.988mm,-50.749mm) on Top Layer And Track (-33.988mm,-49.518mm)(-33.988mm,-49.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D4-2(-33.988mm,-50.749mm) on Top Layer And Track (-33.988mm,-52.149mm)(-33.988mm,-51.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D5-1(-14.783mm,-47.422mm) on Top Layer And Track (-13.552mm,-47.422mm)(-13.383mm,-47.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D5-1(-14.783mm,-47.422mm) on Top Layer And Track (-16.183mm,-47.422mm)(-16.014mm,-47.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D5-2(-14.783mm,-42.822mm) on Top Layer And Track (-13.552mm,-42.822mm)(-13.383mm,-42.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D5-2(-14.783mm,-42.822mm) on Top Layer And Track (-16.183mm,-42.822mm)(-16.014mm,-42.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D6-1(-44.3mm,-26.391mm) on Top Layer And Track (-44.3mm,-25.159mm)(-44.3mm,-24.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D6-1(-44.3mm,-26.391mm) on Top Layer And Track (-44.3mm,-27.791mm)(-44.3mm,-27.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D6-2(-39.7mm,-26.391mm) on Top Layer And Track (-39.7mm,-25.159mm)(-39.7mm,-24.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D6-2(-39.7mm,-26.391mm) on Top Layer And Track (-39.7mm,-27.791mm)(-39.7mm,-27.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D7-1(-18.847mm,-47.475mm) on Top Layer And Track (-17.616mm,-47.475mm)(-17.447mm,-47.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D7-1(-18.847mm,-47.475mm) on Top Layer And Track (-20.247mm,-47.475mm)(-20.078mm,-47.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D7-2(-18.847mm,-42.875mm) on Top Layer And Track (-17.616mm,-42.875mm)(-17.447mm,-42.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D7-2(-18.847mm,-42.875mm) on Top Layer And Track (-20.247mm,-42.875mm)(-20.078mm,-42.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D8-1(48.057mm,-11.405mm) on Top Layer And Track (48.057mm,-10.173mm)(48.057mm,-10.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D8-1(48.057mm,-11.405mm) on Top Layer And Track (48.057mm,-12.805mm)(48.057mm,-12.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D8-2(43.457mm,-11.405mm) on Top Layer And Track (43.457mm,-10.173mm)(43.457mm,-10.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D8-2(43.457mm,-11.405mm) on Top Layer And Track (43.457mm,-12.805mm)(43.457mm,-12.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D9-1(34.163mm,-50.978mm) on Top Layer And Track (34.163mm,-49.747mm)(34.163mm,-49.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D9-1(34.163mm,-50.978mm) on Top Layer And Track (34.163mm,-52.378mm)(34.163mm,-52.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D9-2(29.563mm,-50.978mm) on Top Layer And Track (29.563mm,-49.747mm)(29.563mm,-49.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D9-2(29.563mm,-50.978mm) on Top Layer And Track (29.563mm,-52.378mm)(29.563mm,-52.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad K1-1(42.315mm,-55.84mm) on Top Layer And Track (43.585mm,-61.19mm)(43.585mm,-54.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad K1-1(51.055mm,-55.84mm) on Top Layer And Track (49.785mm,-61.19mm)(49.785mm,-54.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad K1-2(42.315mm,-60.34mm) on Top Layer And Track (43.585mm,-61.19mm)(43.585mm,-54.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad K1-2(51.055mm,-60.34mm) on Top Layer And Track (49.785mm,-61.19mm)(49.785mm,-54.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad K2-1(44.389mm,65.785mm) on Top Layer And Track (39.039mm,67.055mm)(45.239mm,67.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad K2-1(44.389mm,74.525mm) on Top Layer And Track (39.039mm,73.255mm)(45.239mm,73.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad K2-2(39.889mm,65.785mm) on Top Layer And Track (39.039mm,67.055mm)(45.239mm,67.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad K2-2(39.889mm,74.525mm) on Top Layer And Track (39.039mm,73.255mm)(45.239mm,73.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad K3-1(-54.939mm,9.311mm) on Top Layer And Track (-56.209mm,3.961mm)(-56.209mm,10.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad K3-1(-63.679mm,9.311mm) on Top Layer And Track (-62.409mm,3.961mm)(-62.409mm,10.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad K3-2(-54.939mm,4.811mm) on Top Layer And Track (-56.209mm,3.961mm)(-56.209mm,10.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad K3-2(-63.679mm,4.811mm) on Top Layer And Track (-62.409mm,3.961mm)(-62.409mm,10.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad K4-1(-70.56mm,9.311mm) on Top Layer And Track (-71.83mm,3.961mm)(-71.83mm,10.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad K4-1(-79.3mm,9.311mm) on Top Layer And Track (-78.03mm,3.961mm)(-78.03mm,10.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad K4-2(-70.56mm,4.811mm) on Top Layer And Track (-71.83mm,3.961mm)(-71.83mm,10.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad K4-2(-79.3mm,4.811mm) on Top Layer And Track (-78.03mm,3.961mm)(-78.03mm,10.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad L1-1(-3.458mm,-11.151mm) on Top Layer And Track (-3.607mm,-14.453mm)(-3.607mm,-12.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad L1-1(-3.458mm,-11.151mm) on Top Layer And Track (-3.607mm,-9.31mm)(-3.607mm,-7.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad L1-2(2.848mm,-11.151mm) on Top Layer And Track (2.997mm,-14.453mm)(2.997mm,-12.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad L1-2(2.848mm,-11.151mm) on Top Layer And Track (2.997mm,-9.31mm)(2.997mm,-7.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-1(-40.688mm,-33.728mm) on Top Layer And Track (-46.333mm,-32.602mm)(-39.603mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad Q1-2(-42.988mm,-40.643mm) on Top Layer And Track (-46.333mm,-44.244mm)(-39.603mm,-44.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad Q1-2(-42.988mm,-40.643mm) on Top Layer And Track (-46.333mm,-44.244mm)(-46.333mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-3(-45.248mm,-33.728mm) on Top Layer And Track (-46.333mm,-32.602mm)(-39.603mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q2-1(-26.143mm,-33.728mm) on Top Layer And Track (-31.788mm,-32.602mm)(-25.058mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad Q2-2(-28.443mm,-40.643mm) on Top Layer And Track (-31.788mm,-44.244mm)(-25.058mm,-44.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad Q2-2(-28.443mm,-40.643mm) on Top Layer And Track (-31.788mm,-44.244mm)(-31.788mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q2-3(-30.703mm,-33.728mm) on Top Layer And Track (-31.788mm,-32.602mm)(-25.058mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-1(-47.961mm,-33.728mm) on Top Layer And Track (-53.606mm,-32.602mm)(-46.876mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad Q3-2(-50.261mm,-40.643mm) on Top Layer And Track (-53.606mm,-44.244mm)(-46.876mm,-44.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad Q3-2(-50.261mm,-40.643mm) on Top Layer And Track (-53.606mm,-44.244mm)(-53.606mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-3(-52.521mm,-33.728mm) on Top Layer And Track (-53.606mm,-32.602mm)(-46.876mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q4-1(-33.415mm,-33.728mm) on Top Layer And Track (-39.06mm,-32.602mm)(-32.33mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad Q4-2(-35.715mm,-40.643mm) on Top Layer And Track (-39.06mm,-44.244mm)(-32.33mm,-44.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad Q4-2(-35.715mm,-40.643mm) on Top Layer And Track (-39.06mm,-44.244mm)(-39.06mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q4-3(-37.975mm,-33.728mm) on Top Layer And Track (-39.06mm,-32.602mm)(-32.33mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q6-1(38.086mm,-33.728mm) on Top Layer And Track (32.441mm,-32.602mm)(39.171mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad Q6-2(35.786mm,-40.643mm) on Top Layer And Track (32.441mm,-44.244mm)(32.441mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad Q6-2(35.786mm,-40.643mm) on Top Layer And Track (32.441mm,-44.244mm)(39.171mm,-44.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q6-3(33.526mm,-33.728mm) on Top Layer And Track (32.441mm,-32.602mm)(39.171mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q7-1(52.648mm,-33.728mm) on Top Layer And Track (47.003mm,-32.602mm)(53.733mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad Q7-2(50.348mm,-40.643mm) on Top Layer And Track (47.003mm,-44.244mm)(47.003mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad Q7-2(50.348mm,-40.643mm) on Top Layer And Track (47.003mm,-44.244mm)(53.733mm,-44.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q7-3(48.088mm,-33.728mm) on Top Layer And Track (47.003mm,-32.602mm)(53.733mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q8-1(30.804mm,-33.728mm) on Top Layer And Track (25.159mm,-32.602mm)(31.889mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad Q8-2(28.504mm,-40.643mm) on Top Layer And Track (25.159mm,-44.244mm)(25.159mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad Q8-2(28.504mm,-40.643mm) on Top Layer And Track (25.159mm,-44.244mm)(31.889mm,-44.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q8-3(26.244mm,-33.728mm) on Top Layer And Track (25.159mm,-32.602mm)(31.889mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q9-1(45.367mm,-33.728mm) on Top Layer And Track (39.722mm,-32.602mm)(46.452mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad Q9-2(43.067mm,-40.643mm) on Top Layer And Track (39.722mm,-44.244mm)(39.722mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad Q9-2(43.067mm,-40.643mm) on Top Layer And Track (39.722mm,-44.244mm)(46.452mm,-44.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q9-3(40.807mm,-33.728mm) on Top Layer And Track (39.722mm,-32.602mm)(46.452mm,-32.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R10-1(-23.876mm,36.246mm) on Top Layer And Track (-24.272mm,35.542mm)(-23.472mm,35.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R10-1(-23.876mm,36.246mm) on Top Layer And Track (-24.272mm,36.961mm)(-23.472mm,36.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R10-1(-23.876mm,36.246mm) on Top Layer And Track (-24.582mm,36.651mm)(-24.582mm,35.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R10-2(-22.476mm,36.246mm) on Top Layer And Track (-21.786mm,35.846mm)(-21.786mm,36.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R10-2(-22.476mm,36.246mm) on Top Layer And Track (-22.896mm,35.536mm)(-22.096mm,35.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R10-2(-22.476mm,36.246mm) on Top Layer And Track (-22.896mm,36.955mm)(-22.096mm,36.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R1-1(28.702mm,5.87mm) on Top Layer And Track (27.998mm,5.466mm)(27.998mm,6.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R1-1(28.702mm,5.87mm) on Top Layer And Track (28.308mm,6.576mm)(29.108mm,6.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R1-1(28.702mm,5.87mm) on Top Layer And Track (29.417mm,5.466mm)(29.417mm,6.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R11-1(-23.93mm,34.239mm) on Top Layer And Track (-24.325mm,33.535mm)(-23.525mm,33.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R11-1(-23.93mm,34.239mm) on Top Layer And Track (-24.325mm,34.955mm)(-23.525mm,34.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R11-1(-23.93mm,34.239mm) on Top Layer And Track (-24.635mm,33.845mm)(-24.635mm,34.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R11-2(-22.53mm,34.239mm) on Top Layer And Track (-21.84mm,33.839mm)(-21.84mm,34.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R11-2(-22.53mm,34.239mm) on Top Layer And Track (-22.949mm,33.529mm)(-22.149mm,33.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R11-2(-22.53mm,34.239mm) on Top Layer And Track (-22.949mm,34.949mm)(-22.149mm,34.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R1-2(28.702mm,4.47mm) on Top Layer And Track (27.992mm,4.09mm)(27.992mm,4.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-2(28.702mm,4.47mm) on Top Layer And Track (28.302mm,3.78mm)(29.102mm,3.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R1-2(28.702mm,4.47mm) on Top Layer And Track (29.412mm,4.09mm)(29.412mm,4.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R12-1(-5.182mm,-20.958mm) on Top Layer And Track (-4.477mm,-21.354mm)(-4.477mm,-20.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad R12-1(-5.182mm,-20.958mm) on Top Layer And Track (-5.587mm,-21.663mm)(-4.787mm,-21.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R12-1(-5.182mm,-20.958mm) on Top Layer And Track (-5.897mm,-21.354mm)(-5.897mm,-20.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R12-2(-5.182mm,-19.558mm) on Top Layer And Track (-4.472mm,-19.978mm)(-4.472mm,-19.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R12-2(-5.182mm,-19.558mm) on Top Layer And Track (-5.581mm,-18.868mm)(-4.781mm,-18.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R12-2(-5.182mm,-19.558mm) on Top Layer And Track (-5.891mm,-19.978mm)(-5.891mm,-19.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R13-1(-47.865mm,34.239mm) on Top Layer And Track (-48.26mm,33.535mm)(-47.46mm,33.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R13-1(-47.865mm,34.239mm) on Top Layer And Track (-48.26mm,34.955mm)(-47.46mm,34.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R13-1(-47.865mm,34.239mm) on Top Layer And Track (-48.57mm,33.845mm)(-48.57mm,34.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R13-2(-46.465mm,34.239mm) on Top Layer And Track (-45.775mm,33.839mm)(-45.775mm,34.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R13-2(-46.465mm,34.239mm) on Top Layer And Track (-46.884mm,33.529mm)(-46.084mm,33.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R13-2(-46.465mm,34.239mm) on Top Layer And Track (-46.884mm,34.949mm)(-46.084mm,34.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R14-1(-47.865mm,36.271mm) on Top Layer And Track (-48.26mm,35.567mm)(-47.46mm,35.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R14-1(-47.865mm,36.271mm) on Top Layer And Track (-48.26mm,36.987mm)(-47.46mm,36.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R14-1(-47.865mm,36.271mm) on Top Layer And Track (-48.57mm,35.877mm)(-48.57mm,36.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R14-2(-46.465mm,36.271mm) on Top Layer And Track (-45.775mm,35.871mm)(-45.775mm,36.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R14-2(-46.465mm,36.271mm) on Top Layer And Track (-46.884mm,35.561mm)(-46.084mm,35.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R14-2(-46.465mm,36.271mm) on Top Layer And Track (-46.884mm,36.981mm)(-46.084mm,36.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R15-1(-59.95mm,34.239mm) on Top Layer And Track (-60.346mm,33.535mm)(-59.546mm,33.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R15-1(-59.95mm,34.239mm) on Top Layer And Track (-60.346mm,34.955mm)(-59.546mm,34.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R15-1(-59.95mm,34.239mm) on Top Layer And Track (-60.656mm,33.845mm)(-60.656mm,34.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R15-2(-58.551mm,34.239mm) on Top Layer And Track (-57.86mm,33.839mm)(-57.86mm,34.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R15-2(-58.551mm,34.239mm) on Top Layer And Track (-58.97mm,33.529mm)(-58.17mm,33.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R15-2(-58.551mm,34.239mm) on Top Layer And Track (-58.97mm,34.949mm)(-58.17mm,34.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R16-1(-59.95mm,36.271mm) on Top Layer And Track (-60.346mm,35.567mm)(-59.546mm,35.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R16-1(-59.95mm,36.271mm) on Top Layer And Track (-60.346mm,36.987mm)(-59.546mm,36.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R16-1(-59.95mm,36.271mm) on Top Layer And Track (-60.656mm,35.877mm)(-60.656mm,36.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R16-2(-58.551mm,36.271mm) on Top Layer And Track (-57.86mm,35.871mm)(-57.86mm,36.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R16-2(-58.551mm,36.271mm) on Top Layer And Track (-58.97mm,35.561mm)(-58.17mm,35.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R16-2(-58.551mm,36.271mm) on Top Layer And Track (-58.97mm,36.981mm)(-58.17mm,36.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R17-1(-35.728mm,34.239mm) on Top Layer And Track (-36.124mm,33.535mm)(-35.324mm,33.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R17-1(-35.728mm,34.239mm) on Top Layer And Track (-36.124mm,34.955mm)(-35.324mm,34.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R17-1(-35.728mm,34.239mm) on Top Layer And Track (-36.433mm,33.845mm)(-36.433mm,34.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R17-2(-34.328mm,34.239mm) on Top Layer And Track (-33.638mm,33.839mm)(-33.638mm,34.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R17-2(-34.328mm,34.239mm) on Top Layer And Track (-34.748mm,33.529mm)(-33.948mm,33.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R17-2(-34.328mm,34.239mm) on Top Layer And Track (-34.748mm,34.949mm)(-33.948mm,34.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R18-1(-35.728mm,36.271mm) on Top Layer And Track (-36.124mm,35.567mm)(-35.324mm,35.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R18-1(-35.728mm,36.271mm) on Top Layer And Track (-36.124mm,36.987mm)(-35.324mm,36.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R18-1(-35.728mm,36.271mm) on Top Layer And Track (-36.433mm,35.877mm)(-36.433mm,36.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R18-2(-34.328mm,36.271mm) on Top Layer And Track (-33.638mm,35.871mm)(-33.638mm,36.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R18-2(-34.328mm,36.271mm) on Top Layer And Track (-34.748mm,35.561mm)(-33.948mm,35.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R18-2(-34.328mm,36.271mm) on Top Layer And Track (-34.748mm,36.981mm)(-33.948mm,36.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R19-1(-22.149mm,-47.831mm) on Top Layer And Track (-21.445mm,-48.227mm)(-21.445mm,-47.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad R19-1(-22.149mm,-47.831mm) on Top Layer And Track (-22.554mm,-48.537mm)(-21.754mm,-48.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R19-1(-22.149mm,-47.831mm) on Top Layer And Track (-22.864mm,-48.227mm)(-22.864mm,-47.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R19-2(-22.149mm,-46.431mm) on Top Layer And Track (-21.439mm,-46.851mm)(-21.439mm,-46.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R19-2(-22.149mm,-46.431mm) on Top Layer And Track (-22.549mm,-45.741mm)(-21.749mm,-45.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R19-2(-22.149mm,-46.431mm) on Top Layer And Track (-22.858mm,-46.851mm)(-22.858mm,-46.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R20-1(-26.056mm,-31.09mm) on Top Layer And Track (-25.351mm,-31.495mm)(-25.351mm,-30.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R20-1(-26.056mm,-31.09mm) on Top Layer And Track (-26.461mm,-30.385mm)(-25.661mm,-30.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R20-1(-26.056mm,-31.09mm) on Top Layer And Track (-26.461mm,-31.805mm)(-25.661mm,-31.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R20-2(-27.456mm,-31.09mm) on Top Layer And Track (-27.837mm,-30.38mm)(-27.037mm,-30.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R20-2(-27.456mm,-31.09mm) on Top Layer And Track (-27.837mm,-31.799mm)(-27.037mm,-31.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R20-2(-27.456mm,-31.09mm) on Top Layer And Track (-28.146mm,-31.489mm)(-28.146mm,-30.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R2-1(28.727mm,2.311mm) on Top Layer And Track (28.023mm,1.907mm)(28.023mm,2.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R2-1(28.727mm,2.311mm) on Top Layer And Track (28.333mm,3.017mm)(29.133mm,3.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R2-1(28.727mm,2.311mm) on Top Layer And Track (29.443mm,1.907mm)(29.443mm,2.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R21-1(-41.986mm,-31.095mm) on Top Layer And Track (-42.382mm,-30.38mm)(-41.582mm,-30.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R21-1(-41.986mm,-31.095mm) on Top Layer And Track (-42.382mm,-31.799mm)(-41.582mm,-31.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R21-1(-41.986mm,-31.095mm) on Top Layer And Track (-42.692mm,-31.489mm)(-42.692mm,-30.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R21-2(-40.587mm,-31.095mm) on Top Layer And Track (-39.897mm,-31.495mm)(-39.897mm,-30.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R21-2(-40.587mm,-31.095mm) on Top Layer And Track (-41.006mm,-30.385mm)(-40.206mm,-30.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R21-2(-40.587mm,-31.095mm) on Top Layer And Track (-41.006mm,-31.805mm)(-40.206mm,-31.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R2-2(28.727mm,0.912mm) on Top Layer And Track (28.017mm,0.531mm)(28.017mm,1.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-2(28.727mm,0.912mm) on Top Layer And Track (28.327mm,0.221mm)(29.127mm,0.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R2-2(28.727mm,0.912mm) on Top Layer And Track (29.437mm,0.531mm)(29.437mm,1.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R22-1(-11.252mm,-43.688mm) on Top Layer And Track (-11.648mm,-42.973mm)(-10.848mm,-42.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R22-1(-11.252mm,-43.688mm) on Top Layer And Track (-11.648mm,-44.392mm)(-10.848mm,-44.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R22-1(-11.252mm,-43.688mm) on Top Layer And Track (-11.958mm,-44.082mm)(-11.958mm,-43.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R22-2(-9.852mm,-43.688mm) on Top Layer And Track (-10.272mm,-42.978mm)(-9.472mm,-42.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R22-2(-9.852mm,-43.688mm) on Top Layer And Track (-10.272mm,-44.398mm)(-9.472mm,-44.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R22-2(-9.852mm,-43.688mm) on Top Layer And Track (-9.162mm,-44.088mm)(-9.162mm,-43.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R23-1(-22.174mm,-42.977mm) on Top Layer And Track (-21.459mm,-43.381mm)(-21.459mm,-42.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R23-1(-22.174mm,-42.977mm) on Top Layer And Track (-22.569mm,-42.271mm)(-21.769mm,-42.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R23-1(-22.174mm,-42.977mm) on Top Layer And Track (-22.878mm,-43.381mm)(-22.878mm,-42.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R23-2(-22.174mm,-44.377mm) on Top Layer And Track (-21.465mm,-44.757mm)(-21.465mm,-43.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R23-2(-22.174mm,-44.377mm) on Top Layer And Track (-22.574mm,-45.067mm)(-21.774mm,-45.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R23-2(-22.174mm,-44.377mm) on Top Layer And Track (-22.884mm,-44.757mm)(-22.884mm,-43.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R24-1(-33.329mm,-31.09mm) on Top Layer And Track (-32.624mm,-31.495mm)(-32.624mm,-30.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R24-1(-33.329mm,-31.09mm) on Top Layer And Track (-33.734mm,-30.385mm)(-32.934mm,-30.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R24-1(-33.329mm,-31.09mm) on Top Layer And Track (-33.734mm,-31.805mm)(-32.934mm,-31.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R24-2(-34.729mm,-31.09mm) on Top Layer And Track (-35.109mm,-30.38mm)(-34.309mm,-30.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R24-2(-34.729mm,-31.09mm) on Top Layer And Track (-35.109mm,-31.799mm)(-34.309mm,-31.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R24-2(-34.729mm,-31.09mm) on Top Layer And Track (-35.419mm,-31.489mm)(-35.419mm,-30.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R25-1(-49.259mm,-31.095mm) on Top Layer And Track (-49.655mm,-30.38mm)(-48.855mm,-30.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R25-1(-49.259mm,-31.095mm) on Top Layer And Track (-49.655mm,-31.799mm)(-48.855mm,-31.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R25-1(-49.259mm,-31.095mm) on Top Layer And Track (-49.965mm,-31.489mm)(-49.965mm,-30.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R25-2(-47.86mm,-31.095mm) on Top Layer And Track (-47.169mm,-31.495mm)(-47.169mm,-30.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R25-2(-47.86mm,-31.095mm) on Top Layer And Track (-48.279mm,-30.385mm)(-47.479mm,-30.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R25-2(-47.86mm,-31.095mm) on Top Layer And Track (-48.279mm,-31.805mm)(-47.479mm,-31.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R26-1(9.573mm,-30.937mm) on Top Layer And Track (8.867mm,-30.532mm)(8.867mm,-31.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R26-1(9.573mm,-30.937mm) on Top Layer And Track (9.177mm,-30.222mm)(9.977mm,-30.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R26-1(9.573mm,-30.937mm) on Top Layer And Track (9.177mm,-31.641mm)(9.977mm,-31.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R26-2(10.973mm,-30.937mm) on Top Layer And Track (10.553mm,-30.228mm)(11.353mm,-30.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R26-2(10.973mm,-30.937mm) on Top Layer And Track (10.553mm,-31.647mm)(11.353mm,-31.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R26-2(10.973mm,-30.937mm) on Top Layer And Track (11.663mm,-31.337mm)(11.663mm,-30.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R27-1(-42.367mm,-11.913mm) on Top Layer And Track (-42.763mm,-11.197mm)(-41.963mm,-11.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R27-1(-42.367mm,-11.913mm) on Top Layer And Track (-42.763mm,-12.617mm)(-41.963mm,-12.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R27-1(-42.367mm,-11.913mm) on Top Layer And Track (-43.073mm,-12.307mm)(-43.073mm,-11.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R27-2(-40.967mm,-11.913mm) on Top Layer And Track (-40.277mm,-12.313mm)(-40.277mm,-11.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R27-2(-40.967mm,-11.913mm) on Top Layer And Track (-41.387mm,-11.203mm)(-40.587mm,-11.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R27-2(-40.967mm,-11.913mm) on Top Layer And Track (-41.387mm,-12.623mm)(-40.587mm,-12.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R28-1(7.493mm,-35.608mm) on Top Layer And Track (6.789mm,-36.012mm)(6.789mm,-35.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R28-1(7.493mm,-35.608mm) on Top Layer And Track (7.099mm,-34.902mm)(7.899mm,-34.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R28-1(7.493mm,-35.608mm) on Top Layer And Track (8.208mm,-36.012mm)(8.208mm,-35.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R28-2(7.493mm,-37.008mm) on Top Layer And Track (6.783mm,-37.388mm)(6.783mm,-36.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R28-2(7.493mm,-37.008mm) on Top Layer And Track (7.093mm,-37.698mm)(7.893mm,-37.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R28-2(7.493mm,-37.008mm) on Top Layer And Track (8.203mm,-37.388mm)(8.203mm,-36.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R29-1(52.48mm,-31.09mm) on Top Layer And Track (52.076mm,-30.385mm)(52.876mm,-30.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad R29-1(52.48mm,-31.09mm) on Top Layer And Track (52.076mm,-31.805mm)(52.876mm,-31.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R29-1(52.48mm,-31.09mm) on Top Layer And Track (53.186mm,-31.495mm)(53.186mm,-30.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R29-2(51.081mm,-31.09mm) on Top Layer And Track (50.39mm,-31.489mm)(50.39mm,-30.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R29-2(51.081mm,-31.09mm) on Top Layer And Track (50.7mm,-30.38mm)(51.5mm,-30.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R29-2(51.081mm,-31.09mm) on Top Layer And Track (50.7mm,-31.799mm)(51.5mm,-31.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R30-1(36.787mm,-31.095mm) on Top Layer And Track (36.082mm,-31.489mm)(36.082mm,-30.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R30-1(36.787mm,-31.095mm) on Top Layer And Track (36.392mm,-30.38mm)(37.192mm,-30.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R30-1(36.787mm,-31.095mm) on Top Layer And Track (36.392mm,-31.799mm)(37.192mm,-31.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R30-2(38.187mm,-31.095mm) on Top Layer And Track (37.768mm,-30.385mm)(38.568mm,-30.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R30-2(38.187mm,-31.095mm) on Top Layer And Track (37.768mm,-31.805mm)(38.568mm,-31.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R30-2(38.187mm,-31.095mm) on Top Layer And Track (38.877mm,-31.495mm)(38.877mm,-30.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R3-1(-18.39mm,6.277mm) on Top Layer And Track (-17.674mm,5.872mm)(-17.674mm,6.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R3-1(-18.39mm,6.277mm) on Top Layer And Track (-18.784mm,6.982mm)(-17.984mm,6.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R3-1(-18.39mm,6.277mm) on Top Layer And Track (-19.094mm,5.872mm)(-19.094mm,6.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R31-1(15.44mm,62.975mm) on Top Layer And Track (14.735mm,62.581mm)(14.735mm,63.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R31-1(15.44mm,62.975mm) on Top Layer And Track (15.045mm,62.271mm)(15.845mm,62.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R31-1(15.44mm,62.975mm) on Top Layer And Track (15.045mm,63.69mm)(15.845mm,63.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R31-2(16.84mm,62.975mm) on Top Layer And Track (16.421mm,62.265mm)(17.221mm,62.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R31-2(16.84mm,62.975mm) on Top Layer And Track (16.421mm,63.685mm)(17.221mm,63.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R31-2(16.84mm,62.975mm) on Top Layer And Track (17.53mm,62.575mm)(17.53mm,63.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R3-2(-18.39mm,4.877mm) on Top Layer And Track (-17.68mm,4.496mm)(-17.68mm,5.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-2(-18.39mm,4.877mm) on Top Layer And Track (-18.79mm,4.187mm)(-17.99mm,4.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R3-2(-18.39mm,4.877mm) on Top Layer And Track (-19.1mm,4.496mm)(-19.1mm,5.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R32-1(15.44mm,65.219mm) on Top Layer And Track (14.735mm,64.824mm)(14.735mm,65.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R32-1(15.44mm,65.219mm) on Top Layer And Track (15.045mm,64.515mm)(15.845mm,64.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R32-1(15.44mm,65.219mm) on Top Layer And Track (15.045mm,65.934mm)(15.845mm,65.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R32-2(16.84mm,65.219mm) on Top Layer And Track (16.421mm,64.509mm)(17.221mm,64.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R32-2(16.84mm,65.219mm) on Top Layer And Track (16.421mm,65.928mm)(17.221mm,65.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R32-2(16.84mm,65.219mm) on Top Layer And Track (17.53mm,64.818mm)(17.53mm,65.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R33-1(-15.288mm,68.631mm) on Top Layer And Track (-14.582mm,68.225mm)(-14.582mm,69.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad R33-1(-15.288mm,68.631mm) on Top Layer And Track (-15.692mm,67.915mm)(-14.892mm,67.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R33-1(-15.288mm,68.631mm) on Top Layer And Track (-15.692mm,69.335mm)(-14.892mm,69.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R33-2(-16.688mm,68.631mm) on Top Layer And Track (-17.068mm,67.921mm)(-16.268mm,67.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R33-2(-16.688mm,68.631mm) on Top Layer And Track (-17.068mm,69.341mm)(-16.268mm,69.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R33-2(-16.688mm,68.631mm) on Top Layer And Track (-17.378mm,68.231mm)(-17.378mm,69.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R34-1(45.453mm,-31.09mm) on Top Layer And Track (45.049mm,-30.385mm)(45.849mm,-30.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad R34-1(45.453mm,-31.09mm) on Top Layer And Track (45.049mm,-31.805mm)(45.849mm,-31.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R34-1(45.453mm,-31.09mm) on Top Layer And Track (46.159mm,-31.495mm)(46.159mm,-30.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R34-2(44.053mm,-31.09mm) on Top Layer And Track (43.363mm,-31.489mm)(43.363mm,-30.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R34-2(44.053mm,-31.09mm) on Top Layer And Track (43.673mm,-30.38mm)(44.473mm,-30.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R34-2(44.053mm,-31.09mm) on Top Layer And Track (43.673mm,-31.799mm)(44.473mm,-31.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R35-1(29.506mm,-31.095mm) on Top Layer And Track (28.801mm,-31.489mm)(28.801mm,-30.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R35-1(29.506mm,-31.095mm) on Top Layer And Track (29.11mm,-30.38mm)(29.91mm,-30.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R35-1(29.506mm,-31.095mm) on Top Layer And Track (29.11mm,-31.799mm)(29.91mm,-31.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R35-2(30.906mm,-31.095mm) on Top Layer And Track (30.486mm,-30.385mm)(31.286mm,-30.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R35-2(30.906mm,-31.095mm) on Top Layer And Track (30.486mm,-31.805mm)(31.286mm,-31.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R35-2(30.906mm,-31.095mm) on Top Layer And Track (31.596mm,-31.495mm)(31.596mm,-30.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R36-1(37.259mm,-11.913mm) on Top Layer And Track (36.553mm,-12.307mm)(36.553mm,-11.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R36-1(37.259mm,-11.913mm) on Top Layer And Track (36.863mm,-11.197mm)(37.663mm,-11.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R36-1(37.259mm,-11.913mm) on Top Layer And Track (36.863mm,-12.617mm)(37.663mm,-12.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R36-2(38.659mm,-11.913mm) on Top Layer And Track (38.239mm,-11.203mm)(39.039mm,-11.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R36-2(38.659mm,-11.913mm) on Top Layer And Track (38.239mm,-12.623mm)(39.039mm,-12.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R36-2(38.659mm,-11.913mm) on Top Layer And Track (39.349mm,-12.313mm)(39.349mm,-11.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad R37-1(25.504mm,63.487mm) on Top Layer And Track (25.1mm,62.772mm)(25.9mm,62.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R37-1(25.504mm,63.487mm) on Top Layer And Track (25.1mm,64.191mm)(25.9mm,64.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R37-1(25.504mm,63.487mm) on Top Layer And Track (26.21mm,63.882mm)(26.21mm,63.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R37-2(24.105mm,63.487mm) on Top Layer And Track (23.414mm,63.088mm)(23.414mm,63.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R37-2(24.105mm,63.487mm) on Top Layer And Track (23.724mm,62.778mm)(24.524mm,62.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R37-2(24.105mm,63.487mm) on Top Layer And Track (23.724mm,64.197mm)(24.524mm,64.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R38-1(24.768mm,60.731mm) on Top Layer And Track (24.364mm,60.016mm)(25.164mm,60.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R38-1(24.768mm,60.731mm) on Top Layer And Track (24.364mm,61.436mm)(25.164mm,61.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R38-1(24.768mm,60.731mm) on Top Layer And Track (25.473mm,60.326mm)(25.473mm,61.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R38-2(23.368mm,60.731mm) on Top Layer And Track (22.678mm,61.132mm)(22.678mm,60.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R38-2(23.368mm,60.731mm) on Top Layer And Track (22.988mm,60.022mm)(23.788mm,60.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R38-2(23.368mm,60.731mm) on Top Layer And Track (22.988mm,61.441mm)(23.788mm,61.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R39-1(26.289mm,66.243mm) on Top Layer And Track (25.885mm,65.528mm)(26.685mm,65.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R39-1(26.289mm,66.243mm) on Top Layer And Track (25.885mm,66.947mm)(26.685mm,66.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R39-1(26.289mm,66.243mm) on Top Layer And Track (26.995mm,65.838mm)(26.995mm,66.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R39-2(24.889mm,66.243mm) on Top Layer And Track (24.199mm,66.643mm)(24.199mm,65.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R39-2(24.889mm,66.243mm) on Top Layer And Track (24.509mm,65.534mm)(25.309mm,65.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R39-2(24.889mm,66.243mm) on Top Layer And Track (24.509mm,66.953mm)(25.309mm,66.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R40-1(36.932mm,67.996mm) on Top Layer And Track (36.227mm,67.592mm)(36.227mm,68.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R40-1(36.932mm,67.996mm) on Top Layer And Track (36.537mm,68.701mm)(37.337mm,68.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R40-1(36.932mm,67.996mm) on Top Layer And Track (37.647mm,67.592mm)(37.647mm,68.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R40-2(36.932mm,66.596mm) on Top Layer And Track (36.222mm,66.216mm)(36.222mm,67.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R40-2(36.932mm,66.596mm) on Top Layer And Track (36.531mm,65.906mm)(37.331mm,65.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R40-2(36.932mm,66.596mm) on Top Layer And Track (37.641mm,66.216mm)(37.641mm,67.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R4-1(-18.39mm,2.67mm) on Top Layer And Track (-17.674mm,2.266mm)(-17.674mm,3.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R4-1(-18.39mm,2.67mm) on Top Layer And Track (-18.784mm,3.375mm)(-17.984mm,3.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R4-1(-18.39mm,2.67mm) on Top Layer And Track (-19.094mm,2.266mm)(-19.094mm,3.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R41-1(63.477mm,9.881mm) on Top Layer And Track (63.073mm,10.585mm)(63.873mm,10.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R41-1(63.477mm,9.881mm) on Top Layer And Track (63.073mm,9.165mm)(63.873mm,9.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R41-1(63.477mm,9.881mm) on Top Layer And Track (64.183mm,9.475mm)(64.183mm,10.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R41-2(62.078mm,9.881mm) on Top Layer And Track (61.387mm,9.481mm)(61.387mm,10.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R41-2(62.078mm,9.881mm) on Top Layer And Track (61.697mm,10.591mm)(62.497mm,10.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R41-2(62.078mm,9.881mm) on Top Layer And Track (61.697mm,9.171mm)(62.497mm,9.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R4-2(-18.39mm,1.27mm) on Top Layer And Track (-17.68mm,0.89mm)(-17.68mm,1.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-2(-18.39mm,1.27mm) on Top Layer And Track (-18.79mm,0.58mm)(-17.99mm,0.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R4-2(-18.39mm,1.27mm) on Top Layer And Track (-19.1mm,0.89mm)(-19.1mm,1.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R42-1(61.671mm,7.417mm) on Top Layer And Track (60.967mm,7.013mm)(60.967mm,7.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R42-1(61.671mm,7.417mm) on Top Layer And Track (61.277mm,8.122mm)(62.077mm,8.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R42-1(61.671mm,7.417mm) on Top Layer And Track (62.387mm,7.013mm)(62.387mm,7.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R42-2(61.671mm,6.017mm) on Top Layer And Track (60.961mm,5.637mm)(60.961mm,6.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R42-2(61.671mm,6.017mm) on Top Layer And Track (61.271mm,5.327mm)(62.071mm,5.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R42-2(61.671mm,6.017mm) on Top Layer And Track (62.381mm,5.637mm)(62.381mm,6.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R43-1(2.041mm,38.747mm) on Top Layer And Track (1.325mm,38.352mm)(1.325mm,39.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad R43-1(2.041mm,38.747mm) on Top Layer And Track (1.635mm,38.042mm)(2.435mm,38.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R43-1(2.041mm,38.747mm) on Top Layer And Track (2.745mm,38.352mm)(2.745mm,39.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R43-2(2.041mm,40.147mm) on Top Layer And Track (1.331mm,39.727mm)(1.331mm,40.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R43-2(2.041mm,40.147mm) on Top Layer And Track (1.641mm,40.837mm)(2.441mm,40.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R43-2(2.041mm,40.147mm) on Top Layer And Track (2.751mm,39.727mm)(2.751mm,40.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R44-1(-8.997mm,83.387mm) on Top Layer And Track (-8.293mm,82.991mm)(-8.293mm,83.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad R44-1(-8.997mm,83.387mm) on Top Layer And Track (-9.403mm,82.681mm)(-8.603mm,82.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R44-1(-8.997mm,83.387mm) on Top Layer And Track (-9.713mm,82.991mm)(-9.713mm,83.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R44-2(-8.997mm,84.787mm) on Top Layer And Track (-8.287mm,84.367mm)(-8.287mm,85.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R44-2(-8.997mm,84.787mm) on Top Layer And Track (-9.397mm,85.477mm)(-8.597mm,85.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R44-2(-8.997mm,84.787mm) on Top Layer And Track (-9.707mm,84.367mm)(-9.707mm,85.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R45-1(65.529mm,9.855mm) on Top Layer And Track (64.824mm,9.461mm)(64.824mm,10.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R45-1(65.529mm,9.855mm) on Top Layer And Track (65.133mm,10.571mm)(65.933mm,10.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R45-1(65.529mm,9.855mm) on Top Layer And Track (65.133mm,9.151mm)(65.933mm,9.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R45-2(66.929mm,9.855mm) on Top Layer And Track (66.509mm,10.565mm)(67.309mm,10.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R45-2(66.929mm,9.855mm) on Top Layer And Track (66.509mm,9.145mm)(67.309mm,9.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R45-2(66.929mm,9.855mm) on Top Layer And Track (67.619mm,9.455mm)(67.619mm,10.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad R46-1(-0.007mm,38.675mm) on Top Layer And Track (-0.412mm,37.97mm)(0.387mm,37.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R46-1(-0.007mm,38.675mm) on Top Layer And Track (0.697mm,38.28mm)(0.697mm,39.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R46-1(-0.007mm,38.675mm) on Top Layer And Track (-0.722mm,38.28mm)(-0.722mm,39.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R46-2(-0.007mm,40.075mm) on Top Layer And Track (-0.407mm,40.765mm)(0.393mm,40.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R46-2(-0.007mm,40.075mm) on Top Layer And Track (0.703mm,40.456mm)(0.703mm,39.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R46-2(-0.007mm,40.075mm) on Top Layer And Track (-0.717mm,39.656mm)(-0.717mm,40.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R47-1(14.249mm,14.961mm) on Top Layer And Track (13.534mm,14.565mm)(13.534mm,15.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad R47-1(14.249mm,14.961mm) on Top Layer And Track (13.844mm,14.255mm)(14.644mm,14.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R47-1(14.249mm,14.961mm) on Top Layer And Track (14.954mm,14.565mm)(14.954mm,15.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R47-2(14.249mm,16.36mm) on Top Layer And Track (13.54mm,15.941mm)(13.54mm,16.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R47-2(14.249mm,16.36mm) on Top Layer And Track (13.85mm,17.05mm)(14.65mm,17.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R47-2(14.249mm,16.36mm) on Top Layer And Track (14.959mm,15.941mm)(14.959mm,16.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R48-1(67.31mm,6.093mm) on Top Layer And Track (66.595mm,5.697mm)(66.595mm,6.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad R48-1(67.31mm,6.093mm) on Top Layer And Track (66.904mm,5.388mm)(67.704mm,5.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R48-1(67.31mm,6.093mm) on Top Layer And Track (68.014mm,5.697mm)(68.014mm,6.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R48-2(67.31mm,7.493mm) on Top Layer And Track (66.6mm,7.073mm)(66.6mm,7.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R48-2(67.31mm,7.493mm) on Top Layer And Track (66.91mm,8.183mm)(67.71mm,8.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R48-2(67.31mm,7.493mm) on Top Layer And Track (68.02mm,7.073mm)(68.02mm,7.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R49-1(-1.947mm,38.639mm) on Top Layer And Track (-1.242mm,38.244mm)(-1.242mm,39.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad R49-1(-1.947mm,38.639mm) on Top Layer And Track (-2.352mm,37.934mm)(-1.552mm,37.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R49-1(-1.947mm,38.639mm) on Top Layer And Track (-2.662mm,38.244mm)(-2.662mm,39.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R49-2(-1.947mm,40.039mm) on Top Layer And Track (-1.237mm,39.62mm)(-1.237mm,40.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R49-2(-1.947mm,40.039mm) on Top Layer And Track (-2.346mm,40.729mm)(-1.546mm,40.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R49-2(-1.947mm,40.039mm) on Top Layer And Track (-2.656mm,39.62mm)(-2.656mm,40.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R50-1(66.497mm,11.862mm) on Top Layer And Track (66.093mm,11.146mm)(66.893mm,11.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R50-1(66.497mm,11.862mm) on Top Layer And Track (66.093mm,12.566mm)(66.893mm,12.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R50-1(66.497mm,11.862mm) on Top Layer And Track (67.203mm,11.456mm)(67.203mm,12.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R50-2(65.097mm,11.862mm) on Top Layer And Track (64.407mm,11.462mm)(64.407mm,12.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R50-2(65.097mm,11.862mm) on Top Layer And Track (64.717mm,11.152mm)(65.517mm,11.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R50-2(65.097mm,11.862mm) on Top Layer And Track (64.717mm,12.572mm)(65.517mm,12.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R5-1(16.891mm,5.845mm) on Top Layer And Track (16.187mm,5.441mm)(16.187mm,6.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R5-1(16.891mm,5.845mm) on Top Layer And Track (16.497mm,6.55mm)(17.297mm,6.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R5-1(16.891mm,5.845mm) on Top Layer And Track (17.606mm,5.441mm)(17.606mm,6.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R51-1(66.5mm,13.945mm) on Top Layer And Track (66.096mm,13.229mm)(66.896mm,13.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R51-1(66.5mm,13.945mm) on Top Layer And Track (66.096mm,14.649mm)(66.896mm,14.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R51-1(66.5mm,13.945mm) on Top Layer And Track (67.206mm,13.539mm)(67.206mm,14.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R51-2(65.1mm,13.945mm) on Top Layer And Track (64.41mm,13.545mm)(64.41mm,14.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R51-2(65.1mm,13.945mm) on Top Layer And Track (64.72mm,13.235mm)(65.52mm,13.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R51-2(65.1mm,13.945mm) on Top Layer And Track (64.72mm,14.655mm)(65.52mm,14.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R5-2(16.891mm,4.445mm) on Top Layer And Track (16.181mm,4.065mm)(16.181mm,4.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-2(16.891mm,4.445mm) on Top Layer And Track (16.491mm,3.755mm)(17.291mm,3.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R5-2(16.891mm,4.445mm) on Top Layer And Track (17.601mm,4.065mm)(17.601mm,4.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R52-1(25.197mm,30.658mm) on Top Layer And Track (24.491mm,30.263mm)(24.491mm,31.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R52-1(25.197mm,30.658mm) on Top Layer And Track (24.801mm,29.954mm)(25.601mm,29.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R52-1(25.197mm,30.658mm) on Top Layer And Track (24.801mm,31.373mm)(25.601mm,31.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R52-2(26.597mm,30.658mm) on Top Layer And Track (26.177mm,29.948mm)(26.977mm,29.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R52-2(26.597mm,30.658mm) on Top Layer And Track (26.177mm,31.367mm)(26.977mm,31.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R52-2(26.597mm,30.658mm) on Top Layer And Track (27.287mm,31.058mm)(27.287mm,30.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R53-1(16.662mm,16.408mm) on Top Layer And Track (15.958mm,16.004mm)(15.958mm,16.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R53-1(16.662mm,16.408mm) on Top Layer And Track (16.268mm,17.114mm)(17.068mm,17.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R53-1(16.662mm,16.408mm) on Top Layer And Track (17.378mm,16.004mm)(17.378mm,16.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R53-2(16.662mm,15.009mm) on Top Layer And Track (15.952mm,14.628mm)(15.952mm,15.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R53-2(16.662mm,15.009mm) on Top Layer And Track (16.262mm,14.318mm)(17.062mm,14.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R53-2(16.662mm,15.009mm) on Top Layer And Track (17.372mm,14.628mm)(17.372mm,15.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R54-1(45.771mm,2.314mm) on Top Layer And Track (45.067mm,1.91mm)(45.067mm,2.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R54-1(45.771mm,2.314mm) on Top Layer And Track (45.376mm,3.02mm)(46.176mm,3.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R54-1(45.771mm,2.314mm) on Top Layer And Track (46.486mm,1.91mm)(46.486mm,2.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R54-2(45.771mm,0.914mm) on Top Layer And Track (45.061mm,1.334mm)(45.061mm,0.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R54-2(45.771mm,0.914mm) on Top Layer And Track (45.371mm,0.224mm)(46.171mm,0.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R54-2(45.771mm,0.914mm) on Top Layer And Track (46.48mm,0.534mm)(46.48mm,1.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R55-1(39.319mm,48.435mm) on Top Layer And Track (38.604mm,48.039mm)(38.604mm,48.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad R55-1(39.319mm,48.435mm) on Top Layer And Track (38.914mm,47.729mm)(39.714mm,47.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R55-1(39.319mm,48.435mm) on Top Layer And Track (40.023mm,48.039mm)(40.023mm,48.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R55-2(39.319mm,49.835mm) on Top Layer And Track (38.61mm,49.415mm)(38.61mm,50.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R55-2(39.319mm,49.835mm) on Top Layer And Track (38.919mm,50.525mm)(39.719mm,50.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R55-2(39.319mm,49.835mm) on Top Layer And Track (40.029mm,49.415mm)(40.029mm,50.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad R56-1(35.052mm,7.798mm) on Top Layer And Track (34.648mm,7.082mm)(35.448mm,7.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R56-1(35.052mm,7.798mm) on Top Layer And Track (34.648mm,8.502mm)(35.448mm,8.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R56-1(35.052mm,7.798mm) on Top Layer And Track (35.758mm,7.392mm)(35.758mm,8.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R56-2(33.652mm,7.798mm) on Top Layer And Track (32.962mm,7.398mm)(32.962mm,8.198mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R56-2(33.652mm,7.798mm) on Top Layer And Track (33.272mm,7.088mm)(34.072mm,7.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R56-2(33.652mm,7.798mm) on Top Layer And Track (33.272mm,8.508mm)(34.072mm,8.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R57-1(54.892mm,1.702mm) on Top Layer And Track (54.488mm,0.986mm)(55.288mm,0.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R57-1(54.892mm,1.702mm) on Top Layer And Track (54.488mm,2.406mm)(55.288mm,2.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R57-1(54.892mm,1.702mm) on Top Layer And Track (55.598mm,1.296mm)(55.598mm,2.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R57-2(53.492mm,1.702mm) on Top Layer And Track (52.802mm,1.302mm)(52.802mm,2.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R57-2(53.492mm,1.702mm) on Top Layer And Track (53.112mm,0.992mm)(53.912mm,0.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R57-2(53.492mm,1.702mm) on Top Layer And Track (53.112mm,2.412mm)(53.912mm,2.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R58-1(30.594mm,38.659mm) on Top Layer And Track (29.889mm,38.264mm)(29.889mm,39.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R58-1(30.594mm,38.659mm) on Top Layer And Track (30.199mm,37.955mm)(30.999mm,37.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R58-1(30.594mm,38.659mm) on Top Layer And Track (30.199mm,39.374mm)(30.999mm,39.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R58-2(31.994mm,38.659mm) on Top Layer And Track (31.574mm,37.949mm)(32.374mm,37.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R58-2(31.994mm,38.659mm) on Top Layer And Track (31.574mm,39.368mm)(32.374mm,39.368mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R58-2(31.994mm,38.659mm) on Top Layer And Track (32.684mm,38.259mm)(32.684mm,39.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R59-1(30.594mm,40.739mm) on Top Layer And Track (29.889mm,40.344mm)(29.889mm,41.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R59-1(30.594mm,40.739mm) on Top Layer And Track (30.199mm,40.035mm)(30.999mm,40.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R59-1(30.594mm,40.739mm) on Top Layer And Track (30.199mm,41.454mm)(30.999mm,41.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R59-2(31.994mm,40.739mm) on Top Layer And Track (31.574mm,40.029mm)(32.374mm,40.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R59-2(31.994mm,40.739mm) on Top Layer And Track (31.574mm,41.448mm)(32.374mm,41.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R59-2(31.994mm,40.739mm) on Top Layer And Track (32.684mm,40.339mm)(32.684mm,41.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R60-1(30.594mm,49.059mm) on Top Layer And Track (29.889mm,48.665mm)(29.889mm,49.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R60-1(30.594mm,49.059mm) on Top Layer And Track (30.199mm,48.355mm)(30.999mm,48.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R60-1(30.594mm,49.059mm) on Top Layer And Track (30.199mm,49.775mm)(30.999mm,49.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R60-2(31.994mm,49.059mm) on Top Layer And Track (31.574mm,48.349mm)(32.374mm,48.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R60-2(31.994mm,49.059mm) on Top Layer And Track (31.574mm,49.769mm)(32.374mm,49.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R60-2(31.994mm,49.059mm) on Top Layer And Track (32.684mm,48.659mm)(32.684mm,49.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R6-1(16.891mm,2.438mm) on Top Layer And Track (16.187mm,2.034mm)(16.187mm,2.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R6-1(16.891mm,2.438mm) on Top Layer And Track (16.497mm,3.144mm)(17.297mm,3.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R6-1(16.891mm,2.438mm) on Top Layer And Track (17.606mm,2.034mm)(17.606mm,2.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad R61-1(31.979mm,57.525mm) on Top Layer And Track (31.574mm,56.809mm)(32.374mm,56.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R61-1(31.979mm,57.525mm) on Top Layer And Track (31.574mm,58.229mm)(32.374mm,58.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R61-1(31.979mm,57.525mm) on Top Layer And Track (32.684mm,57.119mm)(32.684mm,57.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R61-2(30.579mm,57.525mm) on Top Layer And Track (29.889mm,57.125mm)(29.889mm,57.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R61-2(30.579mm,57.525mm) on Top Layer And Track (30.198mm,56.815mm)(30.998mm,56.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R61-2(30.579mm,57.525mm) on Top Layer And Track (30.198mm,58.235mm)(30.998mm,58.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R6-2(16.891mm,1.039mm) on Top Layer And Track (16.181mm,0.658mm)(16.181mm,1.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-2(16.891mm,1.039mm) on Top Layer And Track (16.491mm,0.348mm)(17.291mm,0.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R6-2(16.891mm,1.039mm) on Top Layer And Track (17.601mm,0.658mm)(17.601mm,1.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R62-1(30.594mm,44.899mm) on Top Layer And Track (29.889mm,44.505mm)(29.889mm,45.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R62-1(30.594mm,44.899mm) on Top Layer And Track (30.199mm,44.195mm)(30.999mm,44.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R62-1(30.594mm,44.899mm) on Top Layer And Track (30.199mm,45.614mm)(30.999mm,45.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R62-2(31.994mm,44.899mm) on Top Layer And Track (31.574mm,44.189mm)(32.374mm,44.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R62-2(31.994mm,44.899mm) on Top Layer And Track (31.574mm,45.609mm)(32.374mm,45.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R62-2(31.994mm,44.899mm) on Top Layer And Track (32.684mm,44.499mm)(32.684mm,45.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R63-1(33.668mm,13.716mm) on Top Layer And Track (32.962mm,13.322mm)(32.962mm,14.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R63-1(33.668mm,13.716mm) on Top Layer And Track (33.272mm,13.012mm)(34.072mm,13.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R63-1(33.668mm,13.716mm) on Top Layer And Track (33.272mm,14.431mm)(34.072mm,14.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R63-2(35.067mm,13.716mm) on Top Layer And Track (34.648mm,13.006mm)(35.448mm,13.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R63-2(35.067mm,13.716mm) on Top Layer And Track (34.648mm,14.426mm)(35.448mm,14.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R63-2(35.067mm,13.716mm) on Top Layer And Track (35.758mm,13.316mm)(35.758mm,14.116mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad R64-1(31.979mm,55.398mm) on Top Layer And Track (31.574mm,54.682mm)(32.374mm,54.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R64-1(31.979mm,55.398mm) on Top Layer And Track (31.574mm,56.102mm)(32.374mm,56.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R64-1(31.979mm,55.398mm) on Top Layer And Track (32.684mm,54.992mm)(32.684mm,55.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R64-2(30.579mm,55.398mm) on Top Layer And Track (29.889mm,54.998mm)(29.889mm,55.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R64-2(30.579mm,55.398mm) on Top Layer And Track (30.198mm,54.688mm)(30.998mm,54.688mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R64-2(30.579mm,55.398mm) on Top Layer And Track (30.198mm,56.108mm)(30.998mm,56.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R65-1(56.972mm,13.691mm) on Top Layer And Track (56.257mm,13.295mm)(56.257mm,14.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad R65-1(56.972mm,13.691mm) on Top Layer And Track (56.567mm,12.985mm)(57.367mm,12.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R65-1(56.972mm,13.691mm) on Top Layer And Track (57.676mm,13.295mm)(57.676mm,14.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R65-2(56.972mm,15.09mm) on Top Layer And Track (56.263mm,14.671mm)(56.263mm,15.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R65-2(56.972mm,15.09mm) on Top Layer And Track (56.572mm,15.781mm)(57.372mm,15.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R65-2(56.972mm,15.09mm) on Top Layer And Track (57.682mm,14.671mm)(57.682mm,15.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R66-1(33.668mm,11.741mm) on Top Layer And Track (32.962mm,11.347mm)(32.962mm,12.147mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R66-1(33.668mm,11.741mm) on Top Layer And Track (33.272mm,11.037mm)(34.072mm,11.037mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R66-1(33.668mm,11.741mm) on Top Layer And Track (33.272mm,12.457mm)(34.072mm,12.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R66-2(35.067mm,11.741mm) on Top Layer And Track (34.648mm,11.031mm)(35.448mm,11.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R66-2(35.067mm,11.741mm) on Top Layer And Track (34.648mm,12.451mm)(35.448mm,12.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R66-2(35.067mm,11.741mm) on Top Layer And Track (35.758mm,11.341mm)(35.758mm,12.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R67-1(7.163mm,25.248mm) on Top Layer And Track (6.385mm,25.03mm)(6.951mm,24.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R67-1(7.163mm,25.248mm) on Top Layer And Track (6.385mm,25.468mm)(6.951mm,26.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R67-1(7.163mm,25.248mm) on Top Layer And Track (7.389mm,26.033mm)(7.955mm,25.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R67-2(8.153mm,24.258mm) on Top Layer And Track (7.354mm,24.052mm)(7.919mm,23.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R67-2(8.153mm,24.258mm) on Top Layer And Track (8.358mm,23.487mm)(8.923mm,24.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R67-2(8.153mm,24.258mm) on Top Layer And Track (8.358mm,25.056mm)(8.923mm,24.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R68-1(31.979mm,59.651mm) on Top Layer And Track (31.574mm,58.936mm)(32.374mm,58.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R68-1(31.979mm,59.651mm) on Top Layer And Track (31.574mm,60.355mm)(32.374mm,60.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R68-1(31.979mm,59.651mm) on Top Layer And Track (32.684mm,59.246mm)(32.684mm,60.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R68-2(30.579mm,59.651mm) on Top Layer And Track (29.889mm,59.251mm)(29.889mm,60.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R68-2(30.579mm,59.651mm) on Top Layer And Track (30.198mm,58.941mm)(30.998mm,58.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R68-2(30.579mm,59.651mm) on Top Layer And Track (30.198mm,60.361mm)(30.998mm,60.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R69-1(31.979mm,42.824mm) on Top Layer And Track (31.574mm,42.109mm)(32.374mm,42.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R69-1(31.979mm,42.824mm) on Top Layer And Track (31.574mm,43.529mm)(32.374mm,43.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R69-1(31.979mm,42.824mm) on Top Layer And Track (32.684mm,42.419mm)(32.684mm,43.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R69-2(30.579mm,42.824mm) on Top Layer And Track (29.889mm,42.425mm)(29.889mm,43.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R69-2(30.579mm,42.824mm) on Top Layer And Track (30.198mm,42.115mm)(30.998mm,42.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R69-2(30.579mm,42.824mm) on Top Layer And Track (30.198mm,43.534mm)(30.998mm,43.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R70-1(31.979mm,46.984mm) on Top Layer And Track (31.574mm,46.269mm)(32.374mm,46.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R70-1(31.979mm,46.984mm) on Top Layer And Track (31.574mm,47.689mm)(32.374mm,47.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R70-1(31.979mm,46.984mm) on Top Layer And Track (32.684mm,46.579mm)(32.684mm,47.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R70-2(30.579mm,46.984mm) on Top Layer And Track (29.889mm,46.585mm)(29.889mm,47.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R70-2(30.579mm,46.984mm) on Top Layer And Track (30.198mm,46.275mm)(30.998mm,46.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R70-2(30.579mm,46.984mm) on Top Layer And Track (30.198mm,47.694mm)(30.998mm,47.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R7-1(-5.182mm,-17.58mm) on Top Layer And Track (-4.477mm,-17.975mm)(-4.477mm,-17.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad R7-1(-5.182mm,-17.58mm) on Top Layer And Track (-5.587mm,-18.285mm)(-4.787mm,-18.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R7-1(-5.182mm,-17.58mm) on Top Layer And Track (-5.897mm,-17.975mm)(-5.897mm,-17.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R71-1(31.979mm,51.145mm) on Top Layer And Track (31.574mm,50.429mm)(32.374mm,50.429mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R71-1(31.979mm,51.145mm) on Top Layer And Track (31.574mm,51.849mm)(32.374mm,51.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R71-1(31.979mm,51.145mm) on Top Layer And Track (32.684mm,50.739mm)(32.684mm,51.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R71-2(30.579mm,51.145mm) on Top Layer And Track (29.889mm,50.745mm)(29.889mm,51.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R71-2(30.579mm,51.145mm) on Top Layer And Track (30.198mm,50.435mm)(30.998mm,50.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R71-2(30.579mm,51.145mm) on Top Layer And Track (30.198mm,51.855mm)(30.998mm,51.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R7-2(-5.182mm,-16.18mm) on Top Layer And Track (-4.472mm,-16.599mm)(-4.472mm,-15.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R7-2(-5.182mm,-16.18mm) on Top Layer And Track (-5.581mm,-15.49mm)(-4.781mm,-15.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R7-2(-5.182mm,-16.18mm) on Top Layer And Track (-5.891mm,-16.599mm)(-5.891mm,-15.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R72-1(-74.835mm,14.249mm) on Top Layer And Track (-75.23mm,13.545mm)(-74.43mm,13.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R72-1(-74.835mm,14.249mm) on Top Layer And Track (-75.23mm,14.965mm)(-74.43mm,14.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R72-1(-74.835mm,14.249mm) on Top Layer And Track (-75.54mm,13.855mm)(-75.54mm,14.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R72-2(-73.435mm,14.249mm) on Top Layer And Track (-72.745mm,13.849mm)(-72.745mm,14.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R72-2(-73.435mm,14.249mm) on Top Layer And Track (-73.855mm,13.539mm)(-73.055mm,13.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R72-2(-73.435mm,14.249mm) on Top Layer And Track (-73.855mm,14.959mm)(-73.055mm,14.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R73-1(-73.45mm,16.627mm) on Top Layer And Track (-72.745mm,16.221mm)(-72.745mm,17.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R73-1(-73.45mm,16.627mm) on Top Layer And Track (-73.855mm,15.912mm)(-73.055mm,15.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R73-1(-73.45mm,16.627mm) on Top Layer And Track (-73.855mm,17.331mm)(-73.055mm,17.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R73-2(-74.85mm,16.627mm) on Top Layer And Track (-75.231mm,15.917mm)(-74.431mm,15.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R73-2(-74.85mm,16.627mm) on Top Layer And Track (-75.231mm,17.337mm)(-74.431mm,17.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R73-2(-74.85mm,16.627mm) on Top Layer And Track (-75.54mm,16.227mm)(-75.54mm,17.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R74-1(37.897mm,12.522mm) on Top Layer And Track (37.193mm,12.118mm)(37.193mm,12.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R74-1(37.897mm,12.522mm) on Top Layer And Track (37.502mm,13.228mm)(38.302mm,13.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R74-1(37.897mm,12.522mm) on Top Layer And Track (38.612mm,12.118mm)(38.612mm,12.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R74-2(37.897mm,11.122mm) on Top Layer And Track (37.187mm,10.742mm)(37.187mm,11.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R74-2(37.897mm,11.122mm) on Top Layer And Track (37.497mm,10.432mm)(38.297mm,10.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R74-2(37.897mm,11.122mm) on Top Layer And Track (38.606mm,10.742mm)(38.606mm,11.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R75-1(-9.069mm,25.706mm) on Top Layer And Track (-8.856mm,24.92mm)(-8.291mm,25.486mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R75-1(-9.069mm,25.706mm) on Top Layer And Track (-8.857mm,26.489mm)(-8.291mm,25.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R75-1(-9.069mm,25.706mm) on Top Layer And Track (-9.86mm,25.486mm)(-9.295mm,24.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R75-2(-10.058mm,26.695mm) on Top Layer And Track (-10.829mm,26.463mm)(-10.263mm,25.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R75-2(-10.058mm,26.695mm) on Top Layer And Track (-10.829mm,26.901mm)(-10.263mm,27.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R75-2(-10.058mm,26.695mm) on Top Layer And Track (-9.825mm,27.466mm)(-9.26mm,26.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad R76-1(4.268mm,31.243mm) on Top Layer And Track (3.482mm,31.031mm)(4.048mm,30.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R76-1(4.268mm,31.243mm) on Top Layer And Track (3.482mm,31.469mm)(4.048mm,32.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R76-1(4.268mm,31.243mm) on Top Layer And Track (4.486mm,30.465mm)(5.052mm,31.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R76-2(5.258mm,32.233mm) on Top Layer And Track (4.459mm,32.438mm)(5.025mm,33.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R76-2(5.258mm,32.233mm) on Top Layer And Track (5.463mm,31.434mm)(6.029mm,31.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R76-2(5.258mm,32.233mm) on Top Layer And Track (5.463mm,33.003mm)(6.029mm,32.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R77-1(52.147mm,8.379mm) on Top Layer And Track (51.431mm,7.983mm)(51.431mm,8.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad R77-1(52.147mm,8.379mm) on Top Layer And Track (51.741mm,7.674mm)(52.541mm,7.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R77-1(52.147mm,8.379mm) on Top Layer And Track (52.851mm,7.983mm)(52.851mm,8.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R77-2(52.147mm,9.779mm) on Top Layer And Track (51.437mm,9.359mm)(51.437mm,10.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R77-2(52.147mm,9.779mm) on Top Layer And Track (51.747mm,10.469mm)(52.547mm,10.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R77-2(52.147mm,9.779mm) on Top Layer And Track (52.857mm,9.359mm)(52.857mm,10.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R78-1(43.84mm,17.704mm) on Top Layer And Track (43.136mm,17.3mm)(43.136mm,18.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R78-1(43.84mm,17.704mm) on Top Layer And Track (43.446mm,18.409mm)(44.246mm,18.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R78-1(43.84mm,17.704mm) on Top Layer And Track (44.556mm,17.3mm)(44.556mm,18.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R78-2(43.84mm,16.304mm) on Top Layer And Track (43.13mm,15.924mm)(43.13mm,16.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R78-2(43.84mm,16.304mm) on Top Layer And Track (43.44mm,15.614mm)(44.24mm,15.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R78-2(43.84mm,16.304mm) on Top Layer And Track (44.55mm,15.924mm)(44.55mm,16.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R79-1(60.046mm,39.601mm) on Top Layer And Track (59.341mm,39.197mm)(59.341mm,39.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R79-1(60.046mm,39.601mm) on Top Layer And Track (59.651mm,40.307mm)(60.451mm,40.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R79-1(60.046mm,39.601mm) on Top Layer And Track (60.761mm,39.197mm)(60.761mm,39.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R79-2(60.046mm,38.202mm) on Top Layer And Track (59.336mm,37.821mm)(59.336mm,38.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R79-2(60.046mm,38.202mm) on Top Layer And Track (59.645mm,37.511mm)(60.445mm,37.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R79-2(60.046mm,38.202mm) on Top Layer And Track (60.755mm,37.821mm)(60.755mm,38.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R80-1(45.872mm,17.704mm) on Top Layer And Track (45.168mm,17.3mm)(45.168mm,18.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R80-1(45.872mm,17.704mm) on Top Layer And Track (45.478mm,18.409mm)(46.278mm,18.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R80-1(45.872mm,17.704mm) on Top Layer And Track (46.588mm,17.3mm)(46.588mm,18.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R80-2(45.872mm,16.304mm) on Top Layer And Track (45.162mm,15.924mm)(45.162mm,16.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R80-2(45.872mm,16.304mm) on Top Layer And Track (45.472mm,15.614mm)(46.272mm,15.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R80-2(45.872mm,16.304mm) on Top Layer And Track (46.582mm,15.924mm)(46.582mm,16.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R8-1(-29.997mm,6.147mm) on Top Layer And Track (-29.282mm,6.543mm)(-29.282mm,5.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R8-1(-29.997mm,6.147mm) on Top Layer And Track (-30.392mm,6.852mm)(-29.592mm,6.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R8-1(-29.997mm,6.147mm) on Top Layer And Track (-30.702mm,6.543mm)(-30.702mm,5.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R8-2(-29.997mm,4.747mm) on Top Layer And Track (-29.288mm,4.367mm)(-29.288mm,5.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-2(-29.997mm,4.747mm) on Top Layer And Track (-30.398mm,4.057mm)(-29.598mm,4.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R8-2(-29.997mm,4.747mm) on Top Layer And Track (-30.707mm,4.367mm)(-30.707mm,5.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R9-1(-30.048mm,2.565mm) on Top Layer And Track (-29.333mm,2.161mm)(-29.333mm,2.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R9-1(-30.048mm,2.565mm) on Top Layer And Track (-30.443mm,3.271mm)(-29.643mm,3.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R9-1(-30.048mm,2.565mm) on Top Layer And Track (-30.752mm,2.161mm)(-30.752mm,2.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R9-2(-30.048mm,1.166mm) on Top Layer And Track (-29.339mm,0.785mm)(-29.339mm,1.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-2(-30.048mm,1.166mm) on Top Layer And Track (-30.448mm,0.475mm)(-29.648mm,0.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R9-2(-30.048mm,1.166mm) on Top Layer And Track (-30.758mm,0.785mm)(-30.758mm,1.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-1(20.625mm,53.645mm) on Top Layer And Track (19.374mm,53.024mm)(19.374mm,58.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-2(20.625mm,54.915mm) on Top Layer And Track (19.374mm,53.024mm)(19.374mm,58.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-3(20.625mm,56.185mm) on Top Layer And Track (19.374mm,53.024mm)(19.374mm,58.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U10-4(20.625mm,57.455mm) on Top Layer And Track (19.374mm,53.024mm)(19.374mm,58.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad U10-5(15.08mm,57.455mm) on Top Layer And Track (16.331mm,53.024mm)(16.331mm,58.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad U10-6(15.08mm,56.185mm) on Top Layer And Track (16.331mm,53.024mm)(16.331mm,58.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad U10-7(15.08mm,54.915mm) on Top Layer And Track (16.331mm,53.024mm)(16.331mm,58.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad U10-8(15.08mm,53.645mm) on Top Layer And Track (16.331mm,53.024mm)(16.331mm,58.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U14-1(65.638mm,1.819mm) on Top Layer And Track (63.438mm,1.218mm)(65.238mm,1.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U14-3(65.638mm,3.718mm) on Top Layer And Track (63.438mm,4.319mm)(65.238mm,4.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad U14-4(63.038mm,3.719mm) on Top Layer And Track (63.438mm,2.368mm)(63.438mm,3.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U14-4(63.038mm,3.719mm) on Top Layer And Track (63.438mm,4.319mm)(65.238mm,4.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U14-5(63.038mm,1.819mm) on Top Layer And Track (63.438mm,1.218mm)(65.238mm,1.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U14-5(63.038mm,1.819mm) on Top Layer And Track (63.438mm,2.368mm)(63.438mm,3.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U15-1(44.275mm,49.814mm) on Top Layer And Track (45.545mm,43.213mm)(45.545mm,50.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U15-10(44.275mm,43.964mm) on Top Layer And Track (45.545mm,43.213mm)(45.545mm,50.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad U15-11(51.257mm,43.964mm) on Top Layer And Track (49.988mm,43.213mm)(49.988mm,50.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad U15-12(51.257mm,44.614mm) on Top Layer And Track (49.988mm,43.213mm)(49.988mm,50.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad U15-13(51.257mm,45.264mm) on Top Layer And Track (49.988mm,43.213mm)(49.988mm,50.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad U15-14(51.257mm,45.914mm) on Top Layer And Track (49.988mm,43.213mm)(49.988mm,50.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad U15-15(51.257mm,46.564mm) on Top Layer And Track (49.988mm,43.213mm)(49.988mm,50.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad U15-16(51.257mm,47.214mm) on Top Layer And Track (49.988mm,43.213mm)(49.988mm,50.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad U15-17(51.257mm,47.864mm) on Top Layer And Track (49.988mm,43.213mm)(49.988mm,50.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad U15-18(51.257mm,48.514mm) on Top Layer And Track (49.988mm,43.213mm)(49.988mm,50.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad U15-19(51.257mm,49.164mm) on Top Layer And Track (49.988mm,43.213mm)(49.988mm,50.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U15-2(44.275mm,49.164mm) on Top Layer And Track (45.545mm,43.213mm)(45.545mm,50.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad U15-20(51.257mm,49.814mm) on Top Layer And Track (49.988mm,43.213mm)(49.988mm,50.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U15-3(44.275mm,48.514mm) on Top Layer And Track (45.545mm,43.213mm)(45.545mm,50.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U15-4(44.275mm,47.864mm) on Top Layer And Track (45.545mm,43.213mm)(45.545mm,50.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U15-5(44.275mm,47.214mm) on Top Layer And Track (45.545mm,43.213mm)(45.545mm,50.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U15-6(44.275mm,46.564mm) on Top Layer And Track (45.545mm,43.213mm)(45.545mm,50.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U15-7(44.275mm,45.914mm) on Top Layer And Track (45.545mm,43.213mm)(45.545mm,50.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U15-8(44.275mm,45.264mm) on Top Layer And Track (45.545mm,43.213mm)(45.545mm,50.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U15-9(44.275mm,44.614mm) on Top Layer And Track (45.545mm,43.213mm)(45.545mm,50.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad U16-1(49.233mm,6.826mm) on Top Layer And Track (48.298mm,6.248mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad U16-10(49.233mm,11.326mm) on Top Layer And Track (48.298mm,6.248mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad U16-11(49.233mm,11.826mm) on Top Layer And Track (48.298mm,6.248mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad U16-12(49.233mm,12.326mm) on Top Layer And Track (48.298mm,6.248mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad U16-13(47.734mm,13.826mm) on Top Layer And Track (41.643mm,12.878mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad U16-14(47.233mm,13.826mm) on Top Layer And Track (41.643mm,12.878mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad U16-15(46.734mm,13.826mm) on Top Layer And Track (41.643mm,12.878mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad U16-16(46.233mm,13.826mm) on Top Layer And Track (41.643mm,12.878mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad U16-17(45.734mm,13.826mm) on Top Layer And Track (41.643mm,12.878mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad U16-18(45.233mm,13.826mm) on Top Layer And Track (41.643mm,12.878mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad U16-19(44.734mm,13.826mm) on Top Layer And Track (41.643mm,12.878mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad U16-2(49.233mm,7.326mm) on Top Layer And Track (48.298mm,6.248mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad U16-20(44.233mm,13.826mm) on Top Layer And Track (41.643mm,12.878mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad U16-21(43.734mm,13.826mm) on Top Layer And Track (41.643mm,12.878mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad U16-22(43.233mm,13.826mm) on Top Layer And Track (41.643mm,12.878mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad U16-23(42.734mm,13.826mm) on Top Layer And Track (41.643mm,12.878mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad U16-24(42.233mm,13.826mm) on Top Layer And Track (41.643mm,12.878mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U16-25(40.734mm,12.326mm) on Top Layer And Track (41.643mm,6.68mm)(41.643mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U16-26(40.734mm,11.826mm) on Top Layer And Track (41.643mm,6.68mm)(41.643mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U16-27(40.734mm,11.326mm) on Top Layer And Track (41.643mm,6.68mm)(41.643mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U16-28(40.734mm,10.826mm) on Top Layer And Track (41.643mm,6.68mm)(41.643mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U16-29(40.734mm,10.326mm) on Top Layer And Track (41.643mm,6.68mm)(41.643mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad U16-3(49.233mm,7.826mm) on Top Layer And Track (48.298mm,6.248mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U16-30(40.734mm,9.826mm) on Top Layer And Track (41.643mm,6.68mm)(41.643mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U16-31(40.734mm,9.326mm) on Top Layer And Track (41.643mm,6.68mm)(41.643mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U16-32(40.734mm,8.826mm) on Top Layer And Track (41.643mm,6.68mm)(41.643mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U16-33(40.734mm,8.326mm) on Top Layer And Track (41.643mm,6.68mm)(41.643mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U16-34(40.734mm,7.826mm) on Top Layer And Track (41.643mm,6.68mm)(41.643mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad U16-35(40.734mm,7.326mm) on Top Layer And Track (41.643mm,6.248mm)(41.643mm,7.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U16-35(40.734mm,7.326mm) on Top Layer And Track (41.643mm,6.68mm)(41.643mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U16-36(40.734mm,6.826mm) on Top Layer And Track (41.643mm,6.248mm)(41.643mm,7.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U16-36(40.734mm,6.826mm) on Top Layer And Track (41.643mm,6.68mm)(41.643mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U16-37(42.233mm,5.326mm) on Top Layer And Track (41.643mm,6.248mm)(48.298mm,6.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U16-38(42.733mm,5.326mm) on Top Layer And Track (41.643mm,6.248mm)(48.298mm,6.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U16-39(43.233mm,5.326mm) on Top Layer And Track (41.643mm,6.248mm)(48.298mm,6.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad U16-4(49.233mm,8.326mm) on Top Layer And Track (48.298mm,6.248mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U16-40(43.733mm,5.326mm) on Top Layer And Track (41.643mm,6.248mm)(48.298mm,6.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U16-41(44.233mm,5.326mm) on Top Layer And Track (41.643mm,6.248mm)(48.298mm,6.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U16-42(44.733mm,5.326mm) on Top Layer And Track (41.643mm,6.248mm)(48.298mm,6.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U16-43(45.233mm,5.326mm) on Top Layer And Track (41.643mm,6.248mm)(48.298mm,6.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U16-44(45.733mm,5.326mm) on Top Layer And Track (41.643mm,6.248mm)(48.298mm,6.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U16-45(46.233mm,5.326mm) on Top Layer And Track (41.643mm,6.248mm)(48.298mm,6.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U16-46(46.733mm,5.326mm) on Top Layer And Track (41.643mm,6.248mm)(48.298mm,6.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U16-47(47.233mm,5.326mm) on Top Layer And Track (41.643mm,6.248mm)(48.298mm,6.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U16-48(47.733mm,5.326mm) on Top Layer And Track (41.643mm,6.248mm)(48.298mm,6.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad U16-5(49.233mm,8.826mm) on Top Layer And Track (48.298mm,6.248mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad U16-6(49.233mm,9.326mm) on Top Layer And Track (48.298mm,6.248mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad U16-7(49.233mm,9.826mm) on Top Layer And Track (48.298mm,6.248mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad U16-8(49.233mm,10.326mm) on Top Layer And Track (48.298mm,6.248mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad U16-9(49.233mm,10.826mm) on Top Layer And Track (48.298mm,6.248mm)(48.298mm,12.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad U2-1(1.803mm,-20.091mm) on Top Layer And Track (-2.628mm,-21.339mm)(2.425mm,-21.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad U2-2(0.533mm,-20.091mm) on Top Layer And Track (-2.628mm,-21.339mm)(2.425mm,-21.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad U2-3(-0.737mm,-20.091mm) on Top Layer And Track (-2.628mm,-21.339mm)(2.425mm,-21.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad U2-4(-2.007mm,-20.091mm) on Top Layer And Track (-2.628mm,-21.339mm)(2.425mm,-21.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad U2-5(-2.007mm,-25.629mm) on Top Layer And Track (-2.628mm,-24.381mm)(2.425mm,-24.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad U2-6(-0.737mm,-25.629mm) on Top Layer And Track (-2.628mm,-24.381mm)(2.425mm,-24.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad U2-7(0.533mm,-25.629mm) on Top Layer And Track (-2.628mm,-24.381mm)(2.425mm,-24.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad U2-8(1.803mm,-25.629mm) on Top Layer And Track (-2.628mm,-24.381mm)(2.425mm,-24.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad U9-1(-17.811mm,-50.155mm) on Top Layer And Track (-17.552mm,-49.566mm)(-15.773mm,-49.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad U9-3(-17.811mm,-52.055mm) on Top Layer And Track (-17.552mm,-52.644mm)(-15.773mm,-52.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad U9-4(-15.513mm,-52.055mm) on Top Layer And Track (-17.552mm,-52.644mm)(-15.773mm,-52.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad U9-6(-15.513mm,-50.155mm) on Top Layer And Track (-17.552mm,-49.566mm)(-15.773mm,-49.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad X1-1(25.451mm,74.143mm) on Top Layer And Track (20.904mm,74.651mm)(24.384mm,74.651mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad X1-1(25.451mm,74.143mm) on Top Layer And Track (26.467mm,74.651mm)(26.746mm,74.651mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad X1-2(19.863mm,74.143mm) on Top Layer And Track (18.517mm,74.651mm)(18.847mm,74.651mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad X1-2(19.863mm,74.143mm) on Top Layer And Track (18.517mm,74.651mm)(18.847mm,74.651mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad X1-2(19.863mm,74.143mm) on Top Layer And Track (20.904mm,74.651mm)(24.384mm,74.651mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad X1-3(19.863mm,69.825mm) on Top Layer And Track (18.517mm,69.317mm)(18.847mm,69.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad X1-4(25.451mm,69.825mm) on Top Layer And Track (26.467mm,69.317mm)(26.746mm,69.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Y1-1(42.996mm,55.296mm) on Top Layer And Track (41.834mm,52.883mm)(41.849mm,54.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Y1-1(42.996mm,55.296mm) on Top Layer And Track (41.834mm,52.883mm)(41.849mm,54.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Y1-1(42.996mm,55.296mm) on Top Layer And Track (41.834mm,57.709mm)(41.849mm,55.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Y1-1(42.996mm,55.296mm) on Top Layer And Track (41.834mm,57.709mm)(41.849mm,55.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Y1-2(52.102mm,55.296mm) on Top Layer And Track (53.249mm,54.633mm)(53.264mm,52.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Y1-2(52.102mm,55.296mm) on Top Layer And Track (53.249mm,54.633mm)(53.264mm,52.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Y1-2(52.102mm,55.296mm) on Top Layer And Track (53.249mm,55.958mm)(53.264mm,57.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Y1-2(52.102mm,55.296mm) on Top Layer And Track (53.249mm,55.958mm)(53.264mm,57.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad Y2-1(9.031mm,27.469mm) on Top Layer And Track (7.458mm,26.887mm)(9.793mm,24.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad Y2-1(9.031mm,27.469mm) on Top Layer And Track (9.613mm,29.042mm)(11.948mm,26.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Pad Y2-2(10.375mm,26.125mm) on Top Layer And Track (7.458mm,26.887mm)(9.793mm,24.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad Y2-2(10.375mm,26.125mm) on Top Layer And Track (9.613mm,29.042mm)(11.948mm,26.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Pad Y3-1(54.94mm,9.84mm) on Top Layer And Track (53.416mm,7.239mm)(53.416mm,10.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad Y3-1(54.94mm,9.84mm) on Top Layer And Track (56.464mm,7.239mm)(56.464mm,10.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad Y3-2(54.94mm,7.94mm) on Top Layer And Track (53.416mm,7.239mm)(53.416mm,10.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad Y3-2(54.94mm,7.94mm) on Top Layer And Track (56.464mm,7.239mm)(56.464mm,10.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
Rule Violations :1723

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Arc (26.162mm,24.232mm) on Top Overlay And Text "+" (27.788mm,26.053mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (0.093mm < 0.254mm) Between Text "+" (43.332mm,36.043mm) on Top Overlay And Track (40.107mm,37.668mm)(55.347mm,37.668mm) on Top Overlay Silk Text to Silk Clearance [0.093mm]
Rule Violations :2

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 1963
Waived Violations : 0
Time Elapsed        : 00:00:04