{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747162489164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747162489165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 13 14:54:49 2025 " "Processing started: Tue May 13 14:54:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747162489165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747162489165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747162489165 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747162489463 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747162489463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_buffer_1/ascii_buffer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_buffer_1/ascii_buffer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_buffer_1 " "Found entity 1: ascii_buffer_1" {  } { { "vga_controller/ascii_buffer_1/ascii_buffer_1.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_1/ascii_buffer_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747162493533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747162493533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_buffer_2/ascii_buffer_2.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_buffer_2/ascii_buffer_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_buffer_2 " "Found entity 1: ascii_buffer_2" {  } { { "vga_controller/ascii_buffer_2/ascii_buffer_2.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_2/ascii_buffer_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747162493534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747162493534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_master/ascii_master.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_master/ascii_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_master " "Found entity 1: ascii_master" {  } { { "vga_controller/ascii_master/ascii_master.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master/ascii_master.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747162493535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747162493535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_rom/char_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_rom/char_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Char_ROM " "Found entity 1: Char_ROM" {  } { { "vga_controller/ascii_rom/Char_ROM.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_rom/Char_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747162493537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747162493537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_controller/vga_driver.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747162493538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747162493538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "switch_buffer SWITCH_BUFFER vga_controller.v(10) " "Verilog HDL Declaration information at vga_controller.v(10): object \"switch_buffer\" differs only in case from object \"SWITCH_BUFFER\" in the same scope" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747162493539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747162493539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747162493539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/double_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/double_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_buffer " "Found entity 1: double_buffer" {  } { { "vga_controller/double_buffer.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/double_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747162493541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747162493541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "vga_controller/clock_divider.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747162493542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747162493542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_master_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_master_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_master_controller " "Found entity 1: ascii_master_controller" {  } { { "vga_controller/ascii_master_controller.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747162493543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747162493543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747162493544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747162493544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/system_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/system_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ram " "Found entity 1: system_ram" {  } { { "memory/system_ram.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/system_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747162493546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747162493546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug.v 1 1 " "Found 1 design units, including 1 entities, in source file debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747162493547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747162493547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747162493548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747162493548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747162493549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747162493549 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LOAD Processor.v(241) " "Verilog HDL error at Processor.v(241): object \"LOAD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 241 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1747162493550 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "current_mem_op Processor.v(243) " "Verilog HDL error at Processor.v(243): object \"current_mem_op\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 243 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1747162493550 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LOAD Processor.v(274) " "Verilog HDL error at Processor.v(274): object \"LOAD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 274 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1747162493550 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LOAD Processor.v(440) " "Verilog HDL error at Processor.v(440): object \"LOAD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 440 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1747162493551 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "decoded_mem_op Processor.v(451) " "Verilog HDL error at Processor.v(451): object \"decoded_mem_op\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 451 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1747162493551 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LOAD_BYTE Processor.v(451) " "Verilog HDL error at Processor.v(451): object \"LOAD_BYTE\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 451 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1747162493551 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "decoded_mem_op Processor.v(452) " "Verilog HDL error at Processor.v(452): object \"decoded_mem_op\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 452 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1747162493551 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LOAD_HALF Processor.v(452) " "Verilog HDL error at Processor.v(452): object \"LOAD_HALF\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 452 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1747162493551 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "decoded_mem_op Processor.v(453) " "Verilog HDL error at Processor.v(453): object \"decoded_mem_op\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 453 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1747162493551 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LOAD_WORD Processor.v(453) " "Verilog HDL error at Processor.v(453): object \"LOAD_WORD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 453 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1747162493551 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "decoded_mem_op Processor.v(454) " "Verilog HDL error at Processor.v(454): object \"decoded_mem_op\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 454 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1747162493551 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LOAD_BYTE_U Processor.v(454) " "Verilog HDL error at Processor.v(454): object \"LOAD_BYTE_U\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 454 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1747162493551 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "decoded_mem_op Processor.v(455) " "Verilog HDL error at Processor.v(455): object \"decoded_mem_op\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 455 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1747162493551 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LOAD_HALF_U Processor.v(455) " "Verilog HDL error at Processor.v(455): object \"LOAD_HALF_U\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 455 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1747162493551 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "decoded_mem_op Processor.v(456) " "Verilog HDL error at Processor.v(456): object \"decoded_mem_op\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 456 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1747162493551 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LOAD_BYTE memory.v(21) " "Verilog HDL error at memory.v(21): object \"LOAD_BYTE\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1747162493551 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LOAD_HALF memory.v(46) " "Verilog HDL error at memory.v(46): object \"LOAD_HALF\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 46 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1747162493551 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LOAD_WORD memory.v(67) " "Verilog HDL error at memory.v(67): object \"LOAD_WORD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 67 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1747162493551 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LOAD_BYTE_U memory.v(76) " "Verilog HDL error at memory.v(76): object \"LOAD_BYTE_U\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 76 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1747162493551 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/output_files/Processor.map.smsg " "Generated suppressed messages file C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747162493573 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747162493602 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 13 14:54:53 2025 " "Processing ended: Tue May 13 14:54:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747162493602 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747162493602 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747162493602 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747162493602 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747162494162 ""}
