Analysis & Synthesis report for DE1_SOC
Sun Mar  6 14:43:12 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated
 15. Parameter Settings for User Entity Instance: VGA27PLL:c0|VGA27PLL_0002:vga27pll_inst|altera_pll:altera_pll_i
 16. Parameter Settings for User Entity Instance: AsciiMatrix:am1|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: vga_driver:v0
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "vga_driver:v0"
 20. Port Connectivity Checks: "ColorScheme:col0"
 21. Port Connectivity Checks: "AsciiMatrix:am1"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Mar  6 14:43:12 2016       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; DE1_SOC                                     ;
; Top-level Entity Name           ; DE1_SOC                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 79                                          ;
; Total pins                      ; 47                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 114,688                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SOC            ; DE1_SOC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                         ; Library  ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------+----------+
; cookbook/8x8FontRom.v            ; yes             ; User Verilog HDL File            ; /home/quartus/Projects/Brew/VGABrew/cookbook/8x8FontRom.v                            ;          ;
; cookbook/vga_driver.v            ; yes             ; User Verilog HDL File            ; /home/quartus/Projects/Brew/VGABrew/cookbook/vga_driver.v                            ;          ;
; VGA27PLL.v                       ; yes             ; User Wizard-Generated File       ; /home/quartus/Projects/Brew/VGABrew/VGA27PLL.v                                       ; VGA27PLL ;
; VGA27PLL/VGA27PLL_0002.v         ; yes             ; User Verilog HDL File            ; /home/quartus/Projects/Brew/VGABrew/VGA27PLL/VGA27PLL_0002.v                         ; VGA27PLL ;
; ColorScheme.v                    ; yes             ; User Verilog HDL File            ; /home/quartus/Projects/Brew/VGABrew/ColorScheme.v                                    ;          ;
; Serializer.v                     ; yes             ; User Verilog HDL File            ; /home/quartus/Projects/Brew/VGABrew/Serializer.v                                     ;          ;
; IP/AsciiMatrix.v                 ; yes             ; User Wizard-Generated File       ; /home/quartus/Projects/Brew/VGABrew/IP/AsciiMatrix.v                                 ;          ;
; Ascii splash.mif                 ; yes             ; User Memory Initialization File  ; /home/quartus/Projects/Brew/VGABrew/Ascii splash.mif                                 ;          ;
; DE1_SOC.v                        ; yes             ; Auto-Found Verilog HDL File      ; /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v                                        ;          ;
; altera_pll.v                     ; yes             ; Megafunction                     ; /home/quartus/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v          ;          ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; /home/quartus/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf        ;          ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; /home/quartus/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;          ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; /home/quartus/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc           ;          ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; /home/quartus/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc        ;          ;
; aglobal151.inc                   ; yes             ; Megafunction                     ; /home/quartus/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc        ;          ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; /home/quartus/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;          ;
; altrom.inc                       ; yes             ; Megafunction                     ; /home/quartus/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc            ;          ;
; altram.inc                       ; yes             ; Megafunction                     ; /home/quartus/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc            ;          ;
; altdpram.inc                     ; yes             ; Megafunction                     ; /home/quartus/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc          ;          ;
; db/altsyncram_6pm1.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf                           ;          ;
; db/decode_8la.tdf                ; yes             ; Auto-Generated Megafunction      ; /home/quartus/Projects/Brew/VGABrew/db/decode_8la.tdf                                ;          ;
; db/decode_11a.tdf                ; yes             ; Auto-Generated Megafunction      ; /home/quartus/Projects/Brew/VGABrew/db/decode_11a.tdf                                ;          ;
; db/mux_ofb.tdf                   ; yes             ; Auto-Generated Megafunction      ; /home/quartus/Projects/Brew/VGABrew/db/mux_ofb.tdf                                   ;          ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 123                                                                            ;
;                                             ;                                                                                ;
; Combinational ALUT usage for logic          ; 163                                                                            ;
;     -- 7 input functions                    ; 4                                                                              ;
;     -- 6 input functions                    ; 76                                                                             ;
;     -- 5 input functions                    ; 7                                                                              ;
;     -- 4 input functions                    ; 9                                                                              ;
;     -- <=3 input functions                  ; 67                                                                             ;
;                                             ;                                                                                ;
; Dedicated logic registers                   ; 79                                                                             ;
;                                             ;                                                                                ;
; I/O pins                                    ; 47                                                                             ;
; Total MLAB memory bits                      ; 0                                                                              ;
; Total block memory bits                     ; 114688                                                                         ;
;                                             ;                                                                                ;
; Total DSP Blocks                            ; 0                                                                              ;
;                                             ;                                                                                ;
; Total PLLs                                  ; 1                                                                              ;
;     -- PLLs                                 ; 1                                                                              ;
;                                             ;                                                                                ;
; Maximum fan-out node                        ; VGA27PLL:c0|VGA27PLL_0002:vga27pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 95                                                                             ;
; Total fan-out                               ; 1219                                                                           ;
; Average fan-out                             ; 3.47                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                  ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
; |DE1_SOC                                  ; 163 (1)           ; 79 (0)       ; 114688            ; 0          ; 47   ; 0            ; |DE1_SOC                                                                                             ; work         ;
;    |AsciiMatrix:am1|                      ; 7 (0)             ; 2 (0)        ; 114688            ; 0          ; 0    ; 0            ; |DE1_SOC|AsciiMatrix:am1                                                                             ; work         ;
;       |altsyncram:altsyncram_component|   ; 7 (0)             ; 2 (0)        ; 114688            ; 0          ; 0    ; 0            ; |DE1_SOC|AsciiMatrix:am1|altsyncram:altsyncram_component                                             ; work         ;
;          |altsyncram_6pm1:auto_generated| ; 7 (0)             ; 2 (2)        ; 114688            ; 0          ; 0    ; 0            ; |DE1_SOC|AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated              ; work         ;
;             |mux_ofb:mux2|                ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|mux_ofb:mux2 ; work         ;
;    |ColorScheme:col0|                     ; 2 (2)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|ColorScheme:col0                                                                            ; work         ;
;    |Serializer:ser0|                      ; 8 (8)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|Serializer:ser0                                                                             ; work         ;
;    |VGA27PLL:c0|                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|VGA27PLL:c0                                                                                 ; VGA27PLL     ;
;       |VGA27PLL_0002:vga27pll_inst|       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|VGA27PLL:c0|VGA27PLL_0002:vga27pll_inst                                                     ; VGA27PLL     ;
;          |altera_pll:altera_pll_i|        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|VGA27PLL:c0|VGA27PLL_0002:vga27pll_inst|altera_pll:altera_pll_i                             ; work         ;
;    |font_rom_8x8:fon0|                    ; 86 (86)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|font_rom_8x8:fon0                                                                           ; work         ;
;    |vga_driver:v0|                        ; 59 (59)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|vga_driver:v0                                                                               ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------------------+
; Name                                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF              ;
+-------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------------------+
; AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 32768        ; 8            ; --           ; --           ; 262144 ; Ascii splash.mif ;
+-------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                       ;
+--------+--------------+---------+--------------+--------------+--------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+--------------------------+------------------+
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |DE1_SOC|AsciiMatrix:am1 ; IP/AsciiMatrix.v ;
; Altera ; altera_pll   ; 15.1    ; N/A          ; N/A          ; |DE1_SOC|VGA27PLL:c0     ; VGA27PLL.v       ;
+--------+--------------+---------+--------------+--------------+--------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                           ;
+-----------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                       ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------------------+----------------------------------------+
; ColorScheme:col0|BtoVGA[3,4]                                                                        ; Stuck at GND due to stuck port data_in ;
; ColorScheme:col0|BtoVGA[5,6]                                                                        ; Stuck at VCC due to stuck port data_in ;
; ColorScheme:col0|GtoVGA[0..4]                                                                       ; Stuck at GND due to stuck port data_in ;
; ColorScheme:col0|RtoVGA[0..4]                                                                       ; Stuck at GND due to stuck port data_in ;
; font_rom_8x8:fon0|out[5..7]                                                                         ; Stuck at GND due to stuck port data_in ;
; AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|address_reg_a[1]     ; Stuck at GND due to stuck port data_in ;
; AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|out_address_reg_a[1] ; Stuck at GND due to stuck port data_in ;
; ColorScheme:col0|BtoVGA[0]                                                                          ; Stuck at GND due to stuck port data_in ;
; Serializer:ser0|mask[5..7]                                                                          ; Lost fanout                            ;
; Total Number of Removed Registers = 23                                                              ;                                        ;
+-----------------------------------------------------------------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+
; Register name                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                              ;
+-------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+
; font_rom_8x8:fon0|out[5]                                                                        ; Stuck at GND              ; Serializer:ser0|mask[5], Serializer:ser0|mask[6], Serializer:ser0|mask[7]                           ;
;                                                                                                 ; due to stuck port data_in ;                                                                                                     ;
; AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|address_reg_a[1] ; Stuck at GND              ; AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|out_address_reg_a[1] ;
;                                                                                                 ; due to stuck port data_in ;                                                                                                     ;
+-------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 79    ;
; Number of registers using Synchronous Clear  ; 40    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 22    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SOC|vga_driver:v0|h_cntr[0]    ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SOC|vga_driver:v0|current_y[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA27PLL:c0|VGA27PLL_0002:vga27pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                         ;
+--------------------------------------+------------------------+----------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                       ;
; fractional_vco_multiplier            ; false                  ; String                                       ;
; pll_type                             ; General                ; String                                       ;
; pll_subtype                          ; General                ; String                                       ;
; number_of_clocks                     ; 1                      ; Signed Integer                               ;
; operation_mode                       ; direct                 ; String                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                               ;
; data_rate                            ; 0                      ; Signed Integer                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                               ;
; output_clock_frequency0              ; 27.000000 MHz          ; String                                       ;
; phase_shift0                         ; 0 ps                   ; String                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency1              ; 0 MHz                  ; String                                       ;
; phase_shift1                         ; 0 ps                   ; String                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency2              ; 0 MHz                  ; String                                       ;
; phase_shift2                         ; 0 ps                   ; String                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency3              ; 0 MHz                  ; String                                       ;
; phase_shift3                         ; 0 ps                   ; String                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                       ;
; phase_shift4                         ; 0 ps                   ; String                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                       ;
; phase_shift5                         ; 0 ps                   ; String                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                       ;
; phase_shift6                         ; 0 ps                   ; String                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                       ;
; phase_shift7                         ; 0 ps                   ; String                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                       ;
; phase_shift8                         ; 0 ps                   ; String                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                       ;
; phase_shift9                         ; 0 ps                   ; String                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                       ;
; phase_shift10                        ; 0 ps                   ; String                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                       ;
; phase_shift11                        ; 0 ps                   ; String                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                       ;
; phase_shift12                        ; 0 ps                   ; String                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                       ;
; phase_shift13                        ; 0 ps                   ; String                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                       ;
; phase_shift14                        ; 0 ps                   ; String                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                       ;
; phase_shift15                        ; 0 ps                   ; String                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                       ;
; phase_shift16                        ; 0 ps                   ; String                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                       ;
; phase_shift17                        ; 0 ps                   ; String                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                               ;
; clock_name_0                         ;                        ; String                                       ;
; clock_name_1                         ;                        ; String                                       ;
; clock_name_2                         ;                        ; String                                       ;
; clock_name_3                         ;                        ; String                                       ;
; clock_name_4                         ;                        ; String                                       ;
; clock_name_5                         ;                        ; String                                       ;
; clock_name_6                         ;                        ; String                                       ;
; clock_name_7                         ;                        ; String                                       ;
; clock_name_8                         ;                        ; String                                       ;
; clock_name_global_0                  ; false                  ; String                                       ;
; clock_name_global_1                  ; false                  ; String                                       ;
; clock_name_global_2                  ; false                  ; String                                       ;
; clock_name_global_3                  ; false                  ; String                                       ;
; clock_name_global_4                  ; false                  ; String                                       ;
; clock_name_global_5                  ; false                  ; String                                       ;
; clock_name_global_6                  ; false                  ; String                                       ;
; clock_name_global_7                  ; false                  ; String                                       ;
; clock_name_global_8                  ; false                  ; String                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_bypass_en                      ; false                  ; String                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_bypass_en                      ; false                  ; String                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                               ;
; pll_slf_rst                          ; false                  ; String                                       ;
; pll_bw_sel                           ; low                    ; String                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
+--------------------------------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AsciiMatrix:am1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK1               ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; Ascii splash.mif     ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_6pm1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_driver:v0 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; H_FRONT        ; 16    ; Signed Integer                    ;
; H_SYNC         ; 96    ; Signed Integer                    ;
; H_BACK         ; 48    ; Signed Integer                    ;
; H_ACT          ; 640   ; Signed Integer                    ;
; H_BLANK        ; 160   ; Signed Integer                    ;
; H_TOTAL        ; 800   ; Signed Integer                    ;
; V_FRONT        ; 10    ; Signed Integer                    ;
; V_SYNC         ; 2     ; Signed Integer                    ;
; V_BACK         ; 33    ; Signed Integer                    ;
; V_ACT          ; 480   ; Signed Integer                    ;
; V_BLANK        ; 45    ; Signed Integer                    ;
; V_TOTAL        ; 525   ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 1                                               ;
; Entity Instance                           ; AsciiMatrix:am1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 32768                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK1                                          ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_driver:v0"                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; r       ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "r[9..8]" will be connected to GND. ;
; g       ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "g[9..8]" will be connected to GND. ;
; b       ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "b[9..8]" will be connected to GND. ;
; request ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; vga_r   ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "vga_r[9..8]" have no fanouts                  ;
; vga_g   ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "vga_g[9..8]" have no fanouts                  ;
; vga_b   ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "vga_b[9..8]" have no fanouts                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "ColorScheme:col0"      ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; foregnd[23..21] ; Input ; Info     ; Stuck at VCC ;
; foregnd[15..13] ; Input ; Info     ; Stuck at VCC ;
; foregnd[7..5]   ; Input ; Info     ; Stuck at VCC ;
; foregnd[20..16] ; Input ; Info     ; Stuck at GND ;
; foregnd[12..8]  ; Input ; Info     ; Stuck at GND ;
; foregnd[4..0]   ; Input ; Info     ; Stuck at GND ;
; backgnd[6..5]   ; Input ; Info     ; Stuck at VCC ;
; backgnd[2..1]   ; Input ; Info     ; Stuck at VCC ;
; backgnd[23..7]  ; Input ; Info     ; Stuck at GND ;
; backgnd[4..3]   ; Input ; Info     ; Stuck at GND ;
; backgnd[0]      ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AsciiMatrix:am1"                                                                                                            ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                              ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; address[14] ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; data        ; Input  ; Info     ; Explicitly unconnected                                                                                               ;
; wren        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; q           ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "q[7..7]" have no fanouts ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 79                          ;
;     ENA               ; 2                           ;
;     ENA SCLR          ; 20                          ;
;     SCLR              ; 20                          ;
;     plain             ; 37                          ;
; arriav_lcell_comb     ; 165                         ;
;     arith             ; 40                          ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 2                           ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 121                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 20                          ;
;         4 data inputs ; 9                           ;
;         5 data inputs ; 7                           ;
;         6 data inputs ; 76                          ;
; boundary_port         ; 47                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 14                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 2.02                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sun Mar  6 14:42:41 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file cookbook/80CharsBrownFox.v
    Info (12023): Found entity 1: Rom_80Chars File: /home/quartus/Projects/Brew/VGABrew/cookbook/80CharsBrownFox.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cookbook/8x8FontRom.v
    Info (12023): Found entity 1: font_rom_8x8 File: /home/quartus/Projects/Brew/VGABrew/cookbook/8x8FontRom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cookbook/vga_driver.v
    Info (12023): Found entity 1: vga_driver File: /home/quartus/Projects/Brew/VGABrew/cookbook/vga_driver.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file VGA27PLL.v
    Info (12023): Found entity 1: VGA27PLL File: /home/quartus/Projects/Brew/VGABrew/VGA27PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file VGA27PLL/VGA27PLL_0002.v
    Info (12023): Found entity 1: VGA27PLL_0002 File: /home/quartus/Projects/Brew/VGABrew/VGA27PLL/VGA27PLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ColorScheme.v
    Info (12023): Found entity 1: ColorScheme File: /home/quartus/Projects/Brew/VGABrew/ColorScheme.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Serializer.v
    Info (12023): Found entity 1: Serializer File: /home/quartus/Projects/Brew/VGABrew/Serializer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IP/AsciiMatrix.v
    Info (12023): Found entity 1: AsciiMatrix File: /home/quartus/Projects/Brew/VGABrew/IP/AsciiMatrix.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at DE1_SOC.v(138): ignored dangling comma in List of Port Connections File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 138
Warning (10275): Verilog HDL Module Instantiation warning at DE1_SOC.v(153): ignored dangling comma in List of Port Connections File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 153
Warning (10275): Verilog HDL Module Instantiation warning at DE1_SOC.v(177): ignored dangling comma in List of Port Connections File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 177
Warning (12125): Using design file DE1_SOC.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE1_SOC File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 6
Info (12127): Elaborating entity "DE1_SOC" for the top level hierarchy
Warning (10034): Output port "VGA_SYNC_N" at DE1_SOC.v(86) has no driver File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 86
Info (12128): Elaborating entity "VGA27PLL" for hierarchy "VGA27PLL:c0" File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 138
Info (12128): Elaborating entity "VGA27PLL_0002" for hierarchy "VGA27PLL:c0|VGA27PLL_0002:vga27pll_inst" File: /home/quartus/Projects/Brew/VGABrew/VGA27PLL.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "VGA27PLL:c0|VGA27PLL_0002:vga27pll_inst|altera_pll:altera_pll_i" File: /home/quartus/Projects/Brew/VGABrew/VGA27PLL/VGA27PLL_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "VGA27PLL:c0|VGA27PLL_0002:vga27pll_inst|altera_pll:altera_pll_i" File: /home/quartus/Projects/Brew/VGABrew/VGA27PLL/VGA27PLL_0002.v Line: 85
Info (12133): Instantiated megafunction "VGA27PLL:c0|VGA27PLL_0002:vga27pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/quartus/Projects/Brew/VGABrew/VGA27PLL/VGA27PLL_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "27.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "AsciiMatrix" for hierarchy "AsciiMatrix:am1" File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 153
Info (12128): Elaborating entity "altsyncram" for hierarchy "AsciiMatrix:am1|altsyncram:altsyncram_component" File: /home/quartus/Projects/Brew/VGABrew/IP/AsciiMatrix.v Line: 88
Info (12130): Elaborated megafunction instantiation "AsciiMatrix:am1|altsyncram:altsyncram_component" File: /home/quartus/Projects/Brew/VGABrew/IP/AsciiMatrix.v Line: 88
Info (12133): Instantiated megafunction "AsciiMatrix:am1|altsyncram:altsyncram_component" with the following parameter: File: /home/quartus/Projects/Brew/VGABrew/IP/AsciiMatrix.v Line: 88
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Ascii splash.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6pm1.tdf
    Info (12023): Found entity 1: altsyncram_6pm1 File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_6pm1" for hierarchy "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated" File: /home/quartus/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: /home/quartus/Projects/Brew/VGABrew/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|decode_8la:decode3" File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: /home/quartus/Projects/Brew/VGABrew/db/decode_11a.tdf Line: 23
Info (12128): Elaborating entity "decode_11a" for hierarchy "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|decode_11a:rden_decode" File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: /home/quartus/Projects/Brew/VGABrew/db/mux_ofb.tdf Line: 23
Info (12128): Elaborating entity "mux_ofb" for hierarchy "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|mux_ofb:mux2" File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 48
Info (12128): Elaborating entity "font_rom_8x8" for hierarchy "font_rom_8x8:fon0" File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 160
Info (12128): Elaborating entity "Serializer" for hierarchy "Serializer:ser0" File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 167
Info (12128): Elaborating entity "ColorScheme" for hierarchy "ColorScheme:col0" File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 177
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:v0" File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 186
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|ram_block1a7" File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 224
        Warning (14320): Synthesized away node "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|ram_block1a15" File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 424
        Warning (14320): Synthesized away node "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|ram_block1a16" File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 449
        Warning (14320): Synthesized away node "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|ram_block1a17" File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 474
        Warning (14320): Synthesized away node "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|ram_block1a18" File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 499
        Warning (14320): Synthesized away node "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|ram_block1a19" File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 524
        Warning (14320): Synthesized away node "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|ram_block1a20" File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 549
        Warning (14320): Synthesized away node "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|ram_block1a21" File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 574
        Warning (14320): Synthesized away node "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|ram_block1a22" File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 599
        Warning (14320): Synthesized away node "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|ram_block1a23" File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 624
        Warning (14320): Synthesized away node "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|ram_block1a24" File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 649
        Warning (14320): Synthesized away node "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|ram_block1a25" File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 674
        Warning (14320): Synthesized away node "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|ram_block1a26" File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 699
        Warning (14320): Synthesized away node "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|ram_block1a27" File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 724
        Warning (14320): Synthesized away node "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|ram_block1a28" File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 749
        Warning (14320): Synthesized away node "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|ram_block1a29" File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 774
        Warning (14320): Synthesized away node "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|ram_block1a30" File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 799
        Warning (14320): Synthesized away node "AsciiMatrix:am1|altsyncram:altsyncram_component|altsyncram_6pm1:auto_generated|ram_block1a31" File: /home/quartus/Projects/Brew/VGABrew/db/altsyncram_6pm1.tdf Line: 824
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 61
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 80
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 80
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 80
    Warning (13410): Pin "VGA_B[5]" is stuck at VCC File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 80
    Warning (13410): Pin "VGA_B[6]" is stuck at VCC File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 80
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 83
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 83
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 83
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 83
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 83
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 85
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 85
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 85
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 85
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 85
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 86
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 24
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 25
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 26
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 58
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 58
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/quartus/Projects/Brew/VGABrew/DE1_SOC.v Line: 58
Info (21057): Implemented 240 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 178 logic cells
    Info (21064): Implemented 14 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 1367 megabytes
    Info: Processing ended: Sun Mar  6 14:43:12 2016
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:39


