{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 16:30:35 2024 " "Info: Processing started: Sat Apr 20 16:30:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ACC-MEMORY -c ACC-MEMORY " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ACC-MEMORY -c ACC-MEMORY" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select-2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file select-2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 select-2 " "Info: Found entity 1: select-2" {  } { { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/select-2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MBR.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MBR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Info: Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/MBR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAR-8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MAR-8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR-8 " "Info: Found entity 1: MAR-8" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/MAR-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halt.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file halt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 halt " "Info: Found entity 1: halt" {  } { { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/halt.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter-256.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter-256.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter-256 " "Info: Found entity 1: counter-256" {  } { { "counter-256.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/counter-256.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACC-MEMORY.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ACC-MEMORY.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACC-MEMORY " "Info: Found entity 1: ACC-MEMORY" {  } { { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ACC-MEMORY " "Info: Elaborating entity \"ACC-MEMORY\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select-2 select-2:inst8 " "Info: Elaborating entity \"select-2\" for hierarchy \"select-2:inst8\"" {  } { { "ACC-MEMORY.bdf" "inst8" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 0 1128 1224 352 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter-256 counter-256:inst1 " "Info: Elaborating entity \"counter-256\" for hierarchy \"counter-256:inst1\"" {  } { { "ACC-MEMORY.bdf" "inst1" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 0 840 936 192 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "COUNTER-8.bdf 1 1 " "Warning: Using design file COUNTER-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER-8 " "Info: Found entity 1: COUNTER-8" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER-8 counter-256:inst1\|COUNTER-8:inst3 " "Info: Elaborating entity \"COUNTER-8\" for hierarchy \"counter-256:inst1\|COUNTER-8:inst3\"" {  } { { "counter-256.bdf" "inst3" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/counter-256.bdf" { { 72 400 496 200 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halt halt:inst " "Info: Elaborating entity \"halt\" for hierarchy \"halt:inst\"" {  } { { "ACC-MEMORY.bdf" "inst" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 8 16 144 136 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR-8 MAR-8:MAR " "Info: Elaborating entity \"MAR-8\" for hierarchy \"MAR-8:MAR\"" {  } { { "ACC-MEMORY.bdf" "MAR" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 328 840 936 552 "MAR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR MBR:inst6 " "Info: Elaborating entity \"MBR\" for hierarchy \"MBR:inst6\"" {  } { { "ACC-MEMORY.bdf" "inst6" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { -376 840 936 -152 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Info: Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Info: Implemented 45 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 16:30:37 2024 " "Info: Processing ended: Sat Apr 20 16:30:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 16:30:40 2024 " "Info: Processing started: Sat Apr 20 16:30:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ACC-MEMORY -c ACC-MEMORY " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ACC-MEMORY -c ACC-MEMORY" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ACC-MEMORY EP2C8Q208C7 " "Info: Selected device EP2C8Q208C7 for design \"ACC-MEMORY\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C7 " "Info: Device EP2C5Q208C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst7  " "Info: Automatically promoted node inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { -168 536 600 -120 "inst7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst7 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst9  " "Info: Automatically promoted node inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 352 536 600 400 "inst9" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst9 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q0 " "Warning: Node \"Q0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Q0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q1 " "Warning: Node \"Q1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Q1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q2 " "Warning: Node \"Q2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Q2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q3 " "Warning: Node \"Q3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Q3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q4 " "Warning: Node \"Q4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Q4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q5 " "Warning: Node \"Q5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Q5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q6 " "Warning: Node \"Q6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Q6" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q7 " "Warning: Node \"Q7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Q7" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.571 ns register register " "Info: Estimated most critical path is register to register delay of 0.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter-256:inst1\|COUNTER-8:inst4\|inst 1 REG LAB_X31_Y10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X31_Y10; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.018 ns) + CELL(0.457 ns) 0.475 ns counter-256:inst1\|COUNTER-8:inst4\|inst~2 2 COMB LAB_X31_Y10 1 " "Info: 2: + IC(0.018 ns) + CELL(0.457 ns) = 0.475 ns; Loc. = LAB_X31_Y10; Fanout = 1; COMB Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { counter-256:inst1|COUNTER-8:inst4|inst counter-256:inst1|COUNTER-8:inst4|inst~2 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.571 ns counter-256:inst1\|COUNTER-8:inst4\|inst 3 REG LAB_X31_Y10 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.571 ns; Loc. = LAB_X31_Y10; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter-256:inst1|COUNTER-8:inst4|inst~2 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.553 ns ( 96.85 % ) " "Info: Total cell delay = 0.553 ns ( 96.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.018 ns ( 3.15 % ) " "Info: Total interconnect delay = 0.018 ns ( 3.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { counter-256:inst1|COUNTER-8:inst4|inst counter-256:inst1|COUNTER-8:inst4|inst~2 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y10 X22_Y19 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Warning: Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D7 0 " "Info: Pin \"D7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D6 0 " "Info: Pin \"D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D5 0 " "Info: Pin \"D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D4 0 " "Info: Pin \"D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D3 0 " "Info: Pin \"D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D2 0 " "Info: Pin \"D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D1 0 " "Info: Pin \"D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D0 0 " "Info: Pin \"D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A0 0 " "Info: Pin \"A0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A7 0 " "Info: Pin \"A7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A6 0 " "Info: Pin \"A6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A5 0 " "Info: Pin \"A5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A4 0 " "Info: Pin \"A4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A3 0 " "Info: Pin \"A3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2 0 " "Info: Pin \"A2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1 0 " "Info: Pin \"A1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WR 0 " "Info: Pin \"WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD 0 " "Info: Pin \"RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR 0 " "Info: Pin \"uIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD0 0 " "Info: Pin \"RD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD7 0 " "Info: Pin \"AD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD6 0 " "Info: Pin \"AD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD5 0 " "Info: Pin \"AD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD4 0 " "Info: Pin \"AD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD3 0 " "Info: Pin \"AD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD2 0 " "Info: Pin \"AD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD1 0 " "Info: Pin \"AD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD0 0 " "Info: Pin \"AD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "uWR " "Info: Following pins have the same output enable: uWR" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D7 3.3-V LVTTL " "Info: Type bi-directional pin D7 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D7" } } } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { -352 1152 1328 -336 "D7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D6 3.3-V LVTTL " "Info: Type bi-directional pin D6 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D6" } } } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { -336 1152 1328 -320 "D6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D5 3.3-V LVTTL " "Info: Type bi-directional pin D5 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D5" } } } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { -320 1152 1328 -304 "D5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D4 3.3-V LVTTL " "Info: Type bi-directional pin D4 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D4" } } } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { -304 1152 1328 -288 "D4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D3 3.3-V LVTTL " "Info: Type bi-directional pin D3 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D3" } } } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { -288 1152 1328 -272 "D3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D2 3.3-V LVTTL " "Info: Type bi-directional pin D2 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D2" } } } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { -272 1152 1328 -256 "D2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D1 3.3-V LVTTL " "Info: Type bi-directional pin D1 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D1" } } } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { -256 1152 1328 -240 "D1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D0 3.3-V LVTTL " "Info: Type bi-directional pin D0 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D0" } } } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { -240 1152 1328 -224 "D0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 16:30:43 2024 " "Info: Processing ended: Sat Apr 20 16:30:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 16:30:44 2024 " "Info: Processing started: Sat Apr 20 16:30:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ACC-MEMORY -c ACC-MEMORY " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ACC-MEMORY -c ACC-MEMORY" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 16:30:46 2024 " "Info: Processing ended: Sat Apr 20 16:30:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 16:30:46 2024 " "Info: Processing started: Sat Apr 20 16:30:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ACC-MEMORY -c ACC-MEMORY --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ACC-MEMORY -c ACC-MEMORY --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CPMAR " "Info: Assuming node \"CPMAR\" is an undefined clock" {  } { { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 360 296 464 376 "CPMAR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPMAR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 64 -256 -88 80 "CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "HALT " "Info: Assuming node \"HALT\" is an undefined clock" {  } { { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 32 -256 -88 48 "HALT" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "HALT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPS " "Info: Assuming node \"CPS\" is an undefined clock" {  } { { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 48 -256 -88 64 "CPS" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPS" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPMBR " "Info: Assuming node \"CPMBR\" is an undefined clock" {  } { { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { -160 312 480 -144 "CPMBR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPMBR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPPC " "Info: Assuming node \"CPPC\" is an undefined clock" {  } { { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 16 368 536 32 "CPPC" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPPC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter-256:inst10\|COUNTER-8:inst4\|inst " "Info: Detected ripple clock \"counter-256:inst10\|COUNTER-8:inst4\|inst\" as buffer" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter-256:inst10\|COUNTER-8:inst4\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter-256:inst10\|COUNTER-8:inst4\|inst1 " "Info: Detected ripple clock \"counter-256:inst10\|COUNTER-8:inst4\|inst1\" as buffer" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 424 488 304 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter-256:inst10\|COUNTER-8:inst4\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter-256:inst10\|COUNTER-8:inst4\|inst2 " "Info: Detected ripple clock \"counter-256:inst10\|COUNTER-8:inst4\|inst2\" as buffer" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter-256:inst10\|COUNTER-8:inst4\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter-256:inst10\|COUNTER-8:inst4\|inst3 " "Info: Detected ripple clock \"counter-256:inst10\|COUNTER-8:inst4\|inst3\" as buffer" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter-256:inst10\|COUNTER-8:inst4\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter-256:inst10\|COUNTER-8:inst3\|inst " "Info: Detected ripple clock \"counter-256:inst10\|COUNTER-8:inst3\|inst\" as buffer" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter-256:inst10\|COUNTER-8:inst3\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter-256:inst10\|COUNTER-8:inst3\|inst1 " "Info: Detected ripple clock \"counter-256:inst10\|COUNTER-8:inst3\|inst1\" as buffer" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 424 488 304 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter-256:inst10\|COUNTER-8:inst3\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter-256:inst10\|COUNTER-8:inst3\|inst2 " "Info: Detected ripple clock \"counter-256:inst10\|COUNTER-8:inst3\|inst2\" as buffer" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter-256:inst10\|COUNTER-8:inst3\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter-256:inst1\|COUNTER-8:inst4\|inst1 " "Info: Detected ripple clock \"counter-256:inst1\|COUNTER-8:inst4\|inst1\" as buffer" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 424 488 304 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter-256:inst1\|COUNTER-8:inst4\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter-256:inst1\|COUNTER-8:inst4\|inst2 " "Info: Detected ripple clock \"counter-256:inst1\|COUNTER-8:inst4\|inst2\" as buffer" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter-256:inst1\|COUNTER-8:inst4\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter-256:inst1\|COUNTER-8:inst4\|inst3 " "Info: Detected ripple clock \"counter-256:inst1\|COUNTER-8:inst4\|inst3\" as buffer" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter-256:inst1\|COUNTER-8:inst4\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter-256:inst1\|COUNTER-8:inst3\|inst " "Info: Detected ripple clock \"counter-256:inst1\|COUNTER-8:inst3\|inst\" as buffer" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter-256:inst1\|COUNTER-8:inst3\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter-256:inst1\|COUNTER-8:inst3\|inst1 " "Info: Detected ripple clock \"counter-256:inst1\|COUNTER-8:inst3\|inst1\" as buffer" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 424 488 304 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter-256:inst1\|COUNTER-8:inst3\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter-256:inst1\|COUNTER-8:inst3\|inst2 " "Info: Detected ripple clock \"counter-256:inst1\|COUNTER-8:inst3\|inst2\" as buffer" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter-256:inst1\|COUNTER-8:inst3\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst5 " "Info: Detected gated clock \"inst5\" as buffer" {  } { { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 8 568 632 56 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter-256:inst1\|COUNTER-8:inst4\|inst " "Info: Detected ripple clock \"counter-256:inst1\|COUNTER-8:inst4\|inst\" as buffer" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter-256:inst1\|COUNTER-8:inst4\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst7 " "Info: Detected gated clock \"inst7\" as buffer" {  } { { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { -168 536 600 -120 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "halt:inst\|inst3 " "Info: Detected ripple clock \"halt:inst\|inst3\" as buffer" {  } { { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/halt.bdf" { { 144 320 384 224 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "halt:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "halt:inst\|inst5 " "Info: Detected gated clock \"halt:inst\|inst5\" as buffer" {  } { { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/halt.bdf" { { 72 448 512 120 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "halt:inst\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst9 " "Info: Detected gated clock \"inst9\" as buffer" {  } { { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 352 536 600 400 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPMAR " "Info: No valid register-to-register data paths exist for clock \"CPMAR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP register register counter-256:inst1\|COUNTER-8:inst4\|inst counter-256:inst1\|COUNTER-8:inst4\|inst 380.08 MHz Internal " "Info: Clock \"CP\" Internal fmax is restricted to 380.08 MHz between source register \"counter-256:inst1\|COUNTER-8:inst4\|inst\" and destination register \"counter-256:inst1\|COUNTER-8:inst4\|inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter-256:inst1\|COUNTER-8:inst4\|inst 1 REG LCFF_X31_Y10_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns counter-256:inst1\|COUNTER-8:inst4\|inst~2 2 COMB LCCOMB_X31_Y10_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 1; COMB Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { counter-256:inst1|COUNTER-8:inst4|inst counter-256:inst1|COUNTER-8:inst4|inst~2 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns counter-256:inst1\|COUNTER-8:inst4\|inst 3 REG LCFF_X31_Y10_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter-256:inst1|COUNTER-8:inst4|inst~2 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter-256:inst1|COUNTER-8:inst4|inst counter-256:inst1|COUNTER-8:inst4|inst~2 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter-256:inst1|COUNTER-8:inst4|inst {} counter-256:inst1|COUNTER-8:inst4|inst~2 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 4.903 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 4.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 64 -256 -88 80 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.879 ns) 2.632 ns halt:inst\|inst3 2 REG LCFF_X30_Y10_N19 1 " "Info: 2: + IC(0.677 ns) + CELL(0.879 ns) = 2.632 ns; Loc. = LCFF_X30_Y10_N19; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { CP halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.178 ns) 3.388 ns halt:inst\|inst5 3 COMB LCCOMB_X31_Y10_N4 6 " "Info: 3: + IC(0.578 ns) + CELL(0.178 ns) = 3.388 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 6; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.322 ns) 4.034 ns inst5 4 COMB LCCOMB_X31_Y10_N0 1 " "Info: 4: + IC(0.324 ns) + CELL(0.322 ns) = 4.034 ns; Loc. = LCCOMB_X31_Y10_N0; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { halt:inst|inst5 inst5 } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 8 568 632 56 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.602 ns) 4.903 ns counter-256:inst1\|COUNTER-8:inst4\|inst 5 REG LCFF_X31_Y10_N17 3 " "Info: 5: + IC(0.267 ns) + CELL(0.602 ns) = 4.903 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.057 ns ( 62.35 % ) " "Info: Total cell delay = 3.057 ns ( 62.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.846 ns ( 37.65 % ) " "Info: Total interconnect delay = 1.846 ns ( 37.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.903 ns" { CP halt:inst|inst3 halt:inst|inst5 inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.903 ns" { CP {} CP~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst5 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 0.677ns 0.578ns 0.324ns 0.267ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 4.903 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 4.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 64 -256 -88 80 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.879 ns) 2.632 ns halt:inst\|inst3 2 REG LCFF_X30_Y10_N19 1 " "Info: 2: + IC(0.677 ns) + CELL(0.879 ns) = 2.632 ns; Loc. = LCFF_X30_Y10_N19; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { CP halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.178 ns) 3.388 ns halt:inst\|inst5 3 COMB LCCOMB_X31_Y10_N4 6 " "Info: 3: + IC(0.578 ns) + CELL(0.178 ns) = 3.388 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 6; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.322 ns) 4.034 ns inst5 4 COMB LCCOMB_X31_Y10_N0 1 " "Info: 4: + IC(0.324 ns) + CELL(0.322 ns) = 4.034 ns; Loc. = LCCOMB_X31_Y10_N0; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { halt:inst|inst5 inst5 } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 8 568 632 56 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.602 ns) 4.903 ns counter-256:inst1\|COUNTER-8:inst4\|inst 5 REG LCFF_X31_Y10_N17 3 " "Info: 5: + IC(0.267 ns) + CELL(0.602 ns) = 4.903 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.057 ns ( 62.35 % ) " "Info: Total cell delay = 3.057 ns ( 62.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.846 ns ( 37.65 % ) " "Info: Total interconnect delay = 1.846 ns ( 37.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.903 ns" { CP halt:inst|inst3 halt:inst|inst5 inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.903 ns" { CP {} CP~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst5 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 0.677ns 0.578ns 0.324ns 0.267ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.903 ns" { CP halt:inst|inst3 halt:inst|inst5 inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.903 ns" { CP {} CP~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst5 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 0.677ns 0.578ns 0.324ns 0.267ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.322ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter-256:inst1|COUNTER-8:inst4|inst counter-256:inst1|COUNTER-8:inst4|inst~2 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter-256:inst1|COUNTER-8:inst4|inst {} counter-256:inst1|COUNTER-8:inst4|inst~2 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.903 ns" { CP halt:inst|inst3 halt:inst|inst5 inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.903 ns" { CP {} CP~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst5 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 0.677ns 0.578ns 0.324ns 0.267ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.322ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { counter-256:inst1|COUNTER-8:inst4|inst {} } {  } {  } "" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "HALT register register counter-256:inst1\|COUNTER-8:inst4\|inst counter-256:inst1\|COUNTER-8:inst4\|inst 405.02 MHz Internal " "Info: Clock \"HALT\" Internal fmax is restricted to 405.02 MHz between source register \"counter-256:inst1\|COUNTER-8:inst4\|inst\" and destination register \"counter-256:inst1\|COUNTER-8:inst4\|inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter-256:inst1\|COUNTER-8:inst4\|inst 1 REG LCFF_X31_Y10_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns counter-256:inst1\|COUNTER-8:inst4\|inst~2 2 COMB LCCOMB_X31_Y10_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 1; COMB Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { counter-256:inst1|COUNTER-8:inst4|inst counter-256:inst1|COUNTER-8:inst4|inst~2 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns counter-256:inst1\|COUNTER-8:inst4\|inst 3 REG LCFF_X31_Y10_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter-256:inst1|COUNTER-8:inst4|inst~2 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter-256:inst1|COUNTER-8:inst4|inst counter-256:inst1|COUNTER-8:inst4|inst~2 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter-256:inst1|COUNTER-8:inst4|inst {} counter-256:inst1|COUNTER-8:inst4|inst~2 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HALT destination 4.579 ns + Shortest register " "Info: + Shortest clock path from clock \"HALT\" to destination register is 4.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns HALT 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'HALT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 32 -256 -88 48 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.278 ns) 3.064 ns halt:inst\|inst5 2 COMB LCCOMB_X31_Y10_N4 6 " "Info: 2: + IC(1.873 ns) + CELL(0.278 ns) = 3.064 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 6; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { HALT halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.322 ns) 3.710 ns inst5 3 COMB LCCOMB_X31_Y10_N0 1 " "Info: 3: + IC(0.324 ns) + CELL(0.322 ns) = 3.710 ns; Loc. = LCCOMB_X31_Y10_N0; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { halt:inst|inst5 inst5 } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 8 568 632 56 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.602 ns) 4.579 ns counter-256:inst1\|COUNTER-8:inst4\|inst 4 REG LCFF_X31_Y10_N17 3 " "Info: 4: + IC(0.267 ns) + CELL(0.602 ns) = 4.579 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.115 ns ( 46.19 % ) " "Info: Total cell delay = 2.115 ns ( 46.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.464 ns ( 53.81 % ) " "Info: Total interconnect delay = 2.464 ns ( 53.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.579 ns" { HALT halt:inst|inst5 inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.579 ns" { HALT {} HALT~combout {} halt:inst|inst5 {} inst5 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 1.873ns 0.324ns 0.267ns } { 0.000ns 0.913ns 0.278ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HALT source 4.579 ns - Longest register " "Info: - Longest clock path from clock \"HALT\" to source register is 4.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns HALT 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'HALT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 32 -256 -88 48 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.278 ns) 3.064 ns halt:inst\|inst5 2 COMB LCCOMB_X31_Y10_N4 6 " "Info: 2: + IC(1.873 ns) + CELL(0.278 ns) = 3.064 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 6; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { HALT halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.322 ns) 3.710 ns inst5 3 COMB LCCOMB_X31_Y10_N0 1 " "Info: 3: + IC(0.324 ns) + CELL(0.322 ns) = 3.710 ns; Loc. = LCCOMB_X31_Y10_N0; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { halt:inst|inst5 inst5 } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 8 568 632 56 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.602 ns) 4.579 ns counter-256:inst1\|COUNTER-8:inst4\|inst 4 REG LCFF_X31_Y10_N17 3 " "Info: 4: + IC(0.267 ns) + CELL(0.602 ns) = 4.579 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.115 ns ( 46.19 % ) " "Info: Total cell delay = 2.115 ns ( 46.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.464 ns ( 53.81 % ) " "Info: Total interconnect delay = 2.464 ns ( 53.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.579 ns" { HALT halt:inst|inst5 inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.579 ns" { HALT {} HALT~combout {} halt:inst|inst5 {} inst5 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 1.873ns 0.324ns 0.267ns } { 0.000ns 0.913ns 0.278ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.579 ns" { HALT halt:inst|inst5 inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.579 ns" { HALT {} HALT~combout {} halt:inst|inst5 {} inst5 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 1.873ns 0.324ns 0.267ns } { 0.000ns 0.913ns 0.278ns 0.322ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter-256:inst1|COUNTER-8:inst4|inst counter-256:inst1|COUNTER-8:inst4|inst~2 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter-256:inst1|COUNTER-8:inst4|inst {} counter-256:inst1|COUNTER-8:inst4|inst~2 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.579 ns" { HALT halt:inst|inst5 inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.579 ns" { HALT {} HALT~combout {} halt:inst|inst5 {} inst5 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 1.873ns 0.324ns 0.267ns } { 0.000ns 0.913ns 0.278ns 0.322ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { counter-256:inst1|COUNTER-8:inst4|inst {} } {  } {  } "" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CPS register register counter-256:inst1\|COUNTER-8:inst4\|inst counter-256:inst1\|COUNTER-8:inst4\|inst 380.08 MHz Internal " "Info: Clock \"CPS\" Internal fmax is restricted to 380.08 MHz between source register \"counter-256:inst1\|COUNTER-8:inst4\|inst\" and destination register \"counter-256:inst1\|COUNTER-8:inst4\|inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter-256:inst1\|COUNTER-8:inst4\|inst 1 REG LCFF_X31_Y10_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns counter-256:inst1\|COUNTER-8:inst4\|inst~2 2 COMB LCCOMB_X31_Y10_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 1; COMB Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { counter-256:inst1|COUNTER-8:inst4|inst counter-256:inst1|COUNTER-8:inst4|inst~2 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns counter-256:inst1\|COUNTER-8:inst4\|inst 3 REG LCFF_X31_Y10_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter-256:inst1|COUNTER-8:inst4|inst~2 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter-256:inst1|COUNTER-8:inst4|inst counter-256:inst1|COUNTER-8:inst4|inst~2 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter-256:inst1|COUNTER-8:inst4|inst {} counter-256:inst1|COUNTER-8:inst4|inst~2 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPS destination 3.813 ns + Shortest register " "Info: + Shortest clock path from clock \"CPS\" to destination register is 3.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CPS 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CPS'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPS } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 48 -256 -88 64 "CPS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.521 ns) 2.298 ns halt:inst\|inst5 2 COMB LCCOMB_X31_Y10_N4 6 " "Info: 2: + IC(0.701 ns) + CELL(0.521 ns) = 2.298 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 6; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { CPS halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.322 ns) 2.944 ns inst5 3 COMB LCCOMB_X31_Y10_N0 1 " "Info: 3: + IC(0.324 ns) + CELL(0.322 ns) = 2.944 ns; Loc. = LCCOMB_X31_Y10_N0; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { halt:inst|inst5 inst5 } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 8 568 632 56 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.602 ns) 3.813 ns counter-256:inst1\|COUNTER-8:inst4\|inst 4 REG LCFF_X31_Y10_N17 3 " "Info: 4: + IC(0.267 ns) + CELL(0.602 ns) = 3.813 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.521 ns ( 66.12 % ) " "Info: Total cell delay = 2.521 ns ( 66.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.292 ns ( 33.88 % ) " "Info: Total interconnect delay = 1.292 ns ( 33.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.813 ns" { CPS halt:inst|inst5 inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.813 ns" { CPS {} CPS~combout {} halt:inst|inst5 {} inst5 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 0.701ns 0.324ns 0.267ns } { 0.000ns 1.076ns 0.521ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPS source 3.813 ns - Longest register " "Info: - Longest clock path from clock \"CPS\" to source register is 3.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CPS 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CPS'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPS } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 48 -256 -88 64 "CPS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.521 ns) 2.298 ns halt:inst\|inst5 2 COMB LCCOMB_X31_Y10_N4 6 " "Info: 2: + IC(0.701 ns) + CELL(0.521 ns) = 2.298 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 6; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { CPS halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.322 ns) 2.944 ns inst5 3 COMB LCCOMB_X31_Y10_N0 1 " "Info: 3: + IC(0.324 ns) + CELL(0.322 ns) = 2.944 ns; Loc. = LCCOMB_X31_Y10_N0; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { halt:inst|inst5 inst5 } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 8 568 632 56 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.602 ns) 3.813 ns counter-256:inst1\|COUNTER-8:inst4\|inst 4 REG LCFF_X31_Y10_N17 3 " "Info: 4: + IC(0.267 ns) + CELL(0.602 ns) = 3.813 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.521 ns ( 66.12 % ) " "Info: Total cell delay = 2.521 ns ( 66.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.292 ns ( 33.88 % ) " "Info: Total interconnect delay = 1.292 ns ( 33.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.813 ns" { CPS halt:inst|inst5 inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.813 ns" { CPS {} CPS~combout {} halt:inst|inst5 {} inst5 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 0.701ns 0.324ns 0.267ns } { 0.000ns 1.076ns 0.521ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.813 ns" { CPS halt:inst|inst5 inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.813 ns" { CPS {} CPS~combout {} halt:inst|inst5 {} inst5 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 0.701ns 0.324ns 0.267ns } { 0.000ns 1.076ns 0.521ns 0.322ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter-256:inst1|COUNTER-8:inst4|inst counter-256:inst1|COUNTER-8:inst4|inst~2 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter-256:inst1|COUNTER-8:inst4|inst {} counter-256:inst1|COUNTER-8:inst4|inst~2 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.813 ns" { CPS halt:inst|inst5 inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.813 ns" { CPS {} CPS~combout {} halt:inst|inst5 {} inst5 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 0.701ns 0.324ns 0.267ns } { 0.000ns 1.076ns 0.521ns 0.322ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { counter-256:inst1|COUNTER-8:inst4|inst {} } {  } {  } "" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPMBR " "Info: No valid register-to-register data paths exist for clock \"CPMBR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CPPC register register counter-256:inst1\|COUNTER-8:inst4\|inst counter-256:inst1\|COUNTER-8:inst4\|inst 405.02 MHz Internal " "Info: Clock \"CPPC\" Internal fmax is restricted to 405.02 MHz between source register \"counter-256:inst1\|COUNTER-8:inst4\|inst\" and destination register \"counter-256:inst1\|COUNTER-8:inst4\|inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter-256:inst1\|COUNTER-8:inst4\|inst 1 REG LCFF_X31_Y10_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns counter-256:inst1\|COUNTER-8:inst4\|inst~2 2 COMB LCCOMB_X31_Y10_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 1; COMB Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { counter-256:inst1|COUNTER-8:inst4|inst counter-256:inst1|COUNTER-8:inst4|inst~2 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns counter-256:inst1\|COUNTER-8:inst4\|inst 3 REG LCFF_X31_Y10_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter-256:inst1|COUNTER-8:inst4|inst~2 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter-256:inst1|COUNTER-8:inst4|inst counter-256:inst1|COUNTER-8:inst4|inst~2 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter-256:inst1|COUNTER-8:inst4|inst {} counter-256:inst1|COUNTER-8:inst4|inst~2 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPPC destination 3.560 ns + Shortest register " "Info: + Shortest clock path from clock \"CPPC\" to destination register is 3.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns CPPC 1 CLK PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'CPPC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPPC } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 16 368 536 32 "CPPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.610 ns) + CELL(0.178 ns) 2.691 ns inst5 2 COMB LCCOMB_X31_Y10_N0 1 " "Info: 2: + IC(1.610 ns) + CELL(0.178 ns) = 2.691 ns; Loc. = LCCOMB_X31_Y10_N0; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { CPPC inst5 } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 8 568 632 56 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.602 ns) 3.560 ns counter-256:inst1\|COUNTER-8:inst4\|inst 3 REG LCFF_X31_Y10_N17 3 " "Info: 3: + IC(0.267 ns) + CELL(0.602 ns) = 3.560 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.683 ns ( 47.28 % ) " "Info: Total cell delay = 1.683 ns ( 47.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.877 ns ( 52.72 % ) " "Info: Total interconnect delay = 1.877 ns ( 52.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.560 ns" { CPPC inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.560 ns" { CPPC {} CPPC~combout {} inst5 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 1.610ns 0.267ns } { 0.000ns 0.903ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPPC source 3.560 ns - Longest register " "Info: - Longest clock path from clock \"CPPC\" to source register is 3.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns CPPC 1 CLK PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'CPPC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPPC } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 16 368 536 32 "CPPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.610 ns) + CELL(0.178 ns) 2.691 ns inst5 2 COMB LCCOMB_X31_Y10_N0 1 " "Info: 2: + IC(1.610 ns) + CELL(0.178 ns) = 2.691 ns; Loc. = LCCOMB_X31_Y10_N0; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { CPPC inst5 } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 8 568 632 56 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.602 ns) 3.560 ns counter-256:inst1\|COUNTER-8:inst4\|inst 3 REG LCFF_X31_Y10_N17 3 " "Info: 3: + IC(0.267 ns) + CELL(0.602 ns) = 3.560 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.683 ns ( 47.28 % ) " "Info: Total cell delay = 1.683 ns ( 47.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.877 ns ( 52.72 % ) " "Info: Total interconnect delay = 1.877 ns ( 52.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.560 ns" { CPPC inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.560 ns" { CPPC {} CPPC~combout {} inst5 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 1.610ns 0.267ns } { 0.000ns 0.903ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.560 ns" { CPPC inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.560 ns" { CPPC {} CPPC~combout {} inst5 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 1.610ns 0.267ns } { 0.000ns 0.903ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter-256:inst1|COUNTER-8:inst4|inst counter-256:inst1|COUNTER-8:inst4|inst~2 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter-256:inst1|COUNTER-8:inst4|inst {} counter-256:inst1|COUNTER-8:inst4|inst~2 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.560 ns" { CPPC inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.560 ns" { CPPC {} CPPC~combout {} inst5 {} counter-256:inst1|COUNTER-8:inst4|inst {} } { 0.000ns 0.000ns 1.610ns 0.267ns } { 0.000ns 0.903ns 0.178ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { counter-256:inst1|COUNTER-8:inst4|inst {} } {  } {  } "" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "MAR-8:MAR\|inst2 D5 CPMAR 3.126 ns register " "Info: tsu for register \"MAR-8:MAR\|inst2\" (data pin = \"D5\", clock pin = \"CPMAR\") is 3.126 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.145 ns + Longest pin register " "Info: + Longest pin to register delay is 8.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D5 1 PIN PIN_199 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_199; Fanout = 1; PIN Node = 'D5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { -320 1152 1328 -304 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns D5~0 2 COMB IOC_X3_Y19_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = IOC_X3_Y19_N0; Fanout = 2; COMB Node = 'D5~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { D5 D5~0 } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { -320 1152 1328 -304 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.809 ns) + CELL(0.413 ns) 8.145 ns MAR-8:MAR\|inst2 3 REG LCFF_X22_Y12_N25 1 " "Info: 3: + IC(6.809 ns) + CELL(0.413 ns) = 8.145 ns; Loc. = LCFF_X22_Y12_N25; Fanout = 1; REG Node = 'MAR-8:MAR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.222 ns" { D5~0 MAR-8:MAR|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.336 ns ( 16.40 % ) " "Info: Total cell delay = 1.336 ns ( 16.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.809 ns ( 83.60 % ) " "Info: Total interconnect delay = 6.809 ns ( 83.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.145 ns" { D5 D5~0 MAR-8:MAR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.145 ns" { D5 {} D5~0 {} MAR-8:MAR|inst2 {} } { 0.000ns 0.000ns 6.809ns } { 0.000ns 0.923ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPMAR destination 4.981 ns - Shortest register " "Info: - Shortest clock path from clock \"CPMAR\" to destination register is 4.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns CPMAR 1 CLK PIN_97 1 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_97; Fanout = 1; CLK Node = 'CPMAR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPMAR } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 360 296 464 376 "CPMAR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.610 ns) + CELL(0.178 ns) 2.711 ns inst9 2 COMB LCCOMB_X31_Y10_N22 1 " "Info: 2: + IC(1.610 ns) + CELL(0.178 ns) = 2.711 ns; Loc. = LCCOMB_X31_Y10_N22; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { CPMAR inst9 } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 352 536 600 400 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.000 ns) 3.556 ns inst9~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(0.845 ns) + CELL(0.000 ns) = 3.556 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 352 536 600 400 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.602 ns) 4.981 ns MAR-8:MAR\|inst2 4 REG LCFF_X22_Y12_N25 1 " "Info: 4: + IC(0.823 ns) + CELL(0.602 ns) = 4.981 ns; Loc. = LCFF_X22_Y12_N25; Fanout = 1; REG Node = 'MAR-8:MAR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { inst9~clkctrl MAR-8:MAR|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 34.19 % ) " "Info: Total cell delay = 1.703 ns ( 34.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.278 ns ( 65.81 % ) " "Info: Total interconnect delay = 3.278 ns ( 65.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.981 ns" { CPMAR inst9 inst9~clkctrl MAR-8:MAR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.981 ns" { CPMAR {} CPMAR~combout {} inst9 {} inst9~clkctrl {} MAR-8:MAR|inst2 {} } { 0.000ns 0.000ns 1.610ns 0.845ns 0.823ns } { 0.000ns 0.923ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.145 ns" { D5 D5~0 MAR-8:MAR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.145 ns" { D5 {} D5~0 {} MAR-8:MAR|inst2 {} } { 0.000ns 0.000ns 6.809ns } { 0.000ns 0.923ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.981 ns" { CPMAR inst9 inst9~clkctrl MAR-8:MAR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.981 ns" { CPMAR {} CPMAR~combout {} inst9 {} inst9~clkctrl {} MAR-8:MAR|inst2 {} } { 0.000ns 0.000ns 1.610ns 0.845ns 0.823ns } { 0.000ns 0.923ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP A7 counter-256:inst1\|COUNTER-8:inst3\|inst3 22.310 ns register " "Info: tco from clock \"CP\" to destination pin \"A7\" through register \"counter-256:inst1\|COUNTER-8:inst3\|inst3\" is 22.310 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 16.751 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 16.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 64 -256 -88 80 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.879 ns) 2.632 ns halt:inst\|inst3 2 REG LCFF_X30_Y10_N19 1 " "Info: 2: + IC(0.677 ns) + CELL(0.879 ns) = 2.632 ns; Loc. = LCFF_X30_Y10_N19; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { CP halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.178 ns) 3.388 ns halt:inst\|inst5 3 COMB LCCOMB_X31_Y10_N4 6 " "Info: 3: + IC(0.578 ns) + CELL(0.178 ns) = 3.388 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 6; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.322 ns) 4.034 ns inst5 4 COMB LCCOMB_X31_Y10_N0 1 " "Info: 4: + IC(0.324 ns) + CELL(0.322 ns) = 4.034 ns; Loc. = LCCOMB_X31_Y10_N0; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { halt:inst|inst5 inst5 } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 8 568 632 56 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.879 ns) 5.180 ns counter-256:inst1\|COUNTER-8:inst4\|inst 5 REG LCFF_X31_Y10_N17 3 " "Info: 5: + IC(0.267 ns) + CELL(0.879 ns) = 5.180 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { inst5 counter-256:inst1|COUNTER-8:inst4|inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.879 ns) 6.391 ns counter-256:inst1\|COUNTER-8:inst4\|inst1 6 REG LCFF_X31_Y10_N27 3 " "Info: 6: + IC(0.332 ns) + CELL(0.879 ns) = 6.391 ns; Loc. = LCFF_X31_Y10_N27; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { counter-256:inst1|COUNTER-8:inst4|inst counter-256:inst1|COUNTER-8:inst4|inst1 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 424 488 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.879 ns) 7.827 ns counter-256:inst1\|COUNTER-8:inst4\|inst2 7 REG LCFF_X30_Y10_N25 3 " "Info: 7: + IC(0.557 ns) + CELL(0.879 ns) = 7.827 ns; Loc. = LCFF_X30_Y10_N25; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { counter-256:inst1|COUNTER-8:inst4|inst1 counter-256:inst1|COUNTER-8:inst4|inst2 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.879 ns) 10.768 ns counter-256:inst1\|COUNTER-8:inst4\|inst3 8 REG LCFF_X16_Y14_N3 3 " "Info: 8: + IC(2.062 ns) + CELL(0.879 ns) = 10.768 ns; Loc. = LCFF_X16_Y14_N3; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst4\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.941 ns" { counter-256:inst1|COUNTER-8:inst4|inst2 counter-256:inst1|COUNTER-8:inst4|inst3 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 11.980 ns counter-256:inst1\|COUNTER-8:inst3\|inst 9 REG LCFF_X16_Y14_N1 3 " "Info: 9: + IC(0.333 ns) + CELL(0.879 ns) = 11.980 ns; Loc. = LCFF_X16_Y14_N1; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst3\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter-256:inst1|COUNTER-8:inst4|inst3 counter-256:inst1|COUNTER-8:inst3|inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.879 ns) 13.715 ns counter-256:inst1\|COUNTER-8:inst3\|inst1 10 REG LCFF_X18_Y14_N3 3 " "Info: 10: + IC(0.856 ns) + CELL(0.879 ns) = 13.715 ns; Loc. = LCFF_X18_Y14_N3; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst3\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { counter-256:inst1|COUNTER-8:inst3|inst counter-256:inst1|COUNTER-8:inst3|inst1 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 424 488 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 14.927 ns counter-256:inst1\|COUNTER-8:inst3\|inst2 11 REG LCFF_X18_Y14_N17 3 " "Info: 11: + IC(0.333 ns) + CELL(0.879 ns) = 14.927 ns; Loc. = LCFF_X18_Y14_N17; Fanout = 3; REG Node = 'counter-256:inst1\|COUNTER-8:inst3\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter-256:inst1|COUNTER-8:inst3|inst1 counter-256:inst1|COUNTER-8:inst3|inst2 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.602 ns) 16.751 ns counter-256:inst1\|COUNTER-8:inst3\|inst3 12 REG LCFF_X22_Y12_N3 2 " "Info: 12: + IC(1.222 ns) + CELL(0.602 ns) = 16.751 ns; Loc. = LCFF_X22_Y12_N3; Fanout = 2; REG Node = 'counter-256:inst1\|COUNTER-8:inst3\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { counter-256:inst1|COUNTER-8:inst3|inst2 counter-256:inst1|COUNTER-8:inst3|inst3 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.210 ns ( 54.98 % ) " "Info: Total cell delay = 9.210 ns ( 54.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.541 ns ( 45.02 % ) " "Info: Total interconnect delay = 7.541 ns ( 45.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.751 ns" { CP halt:inst|inst3 halt:inst|inst5 inst5 counter-256:inst1|COUNTER-8:inst4|inst counter-256:inst1|COUNTER-8:inst4|inst1 counter-256:inst1|COUNTER-8:inst4|inst2 counter-256:inst1|COUNTER-8:inst4|inst3 counter-256:inst1|COUNTER-8:inst3|inst counter-256:inst1|COUNTER-8:inst3|inst1 counter-256:inst1|COUNTER-8:inst3|inst2 counter-256:inst1|COUNTER-8:inst3|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.751 ns" { CP {} CP~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst5 {} counter-256:inst1|COUNTER-8:inst4|inst {} counter-256:inst1|COUNTER-8:inst4|inst1 {} counter-256:inst1|COUNTER-8:inst4|inst2 {} counter-256:inst1|COUNTER-8:inst4|inst3 {} counter-256:inst1|COUNTER-8:inst3|inst {} counter-256:inst1|COUNTER-8:inst3|inst1 {} counter-256:inst1|COUNTER-8:inst3|inst2 {} counter-256:inst1|COUNTER-8:inst3|inst3 {} } { 0.000ns 0.000ns 0.677ns 0.578ns 0.324ns 0.267ns 0.332ns 0.557ns 2.062ns 0.333ns 0.856ns 0.333ns 1.222ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.322ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.282 ns + Longest register pin " "Info: + Longest register to pin delay is 5.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter-256:inst1\|COUNTER-8:inst3\|inst3 1 REG LCFF_X22_Y12_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y12_N3; Fanout = 2; REG Node = 'counter-256:inst1\|COUNTER-8:inst3\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter-256:inst1|COUNTER-8:inst3|inst3 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.521 ns) 0.873 ns select-2:inst8\|inst16 2 COMB LCCOMB_X22_Y12_N4 1 " "Info: 2: + IC(0.352 ns) + CELL(0.521 ns) = 0.873 ns; Loc. = LCCOMB_X22_Y12_N4; Fanout = 1; COMB Node = 'select-2:inst8\|inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { counter-256:inst1|COUNTER-8:inst3|inst3 select-2:inst8|inst16 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/select-2.bdf" { { -160 560 624 -112 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(3.046 ns) 5.282 ns A7 3 PIN PIN_179 0 " "Info: 3: + IC(1.363 ns) + CELL(3.046 ns) = 5.282 ns; Loc. = PIN_179; Fanout = 0; PIN Node = 'A7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.409 ns" { select-2:inst8|inst16 A7 } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 24 1328 1504 40 "A7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.567 ns ( 67.53 % ) " "Info: Total cell delay = 3.567 ns ( 67.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.715 ns ( 32.47 % ) " "Info: Total interconnect delay = 1.715 ns ( 32.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.282 ns" { counter-256:inst1|COUNTER-8:inst3|inst3 select-2:inst8|inst16 A7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.282 ns" { counter-256:inst1|COUNTER-8:inst3|inst3 {} select-2:inst8|inst16 {} A7 {} } { 0.000ns 0.352ns 1.363ns } { 0.000ns 0.521ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.751 ns" { CP halt:inst|inst3 halt:inst|inst5 inst5 counter-256:inst1|COUNTER-8:inst4|inst counter-256:inst1|COUNTER-8:inst4|inst1 counter-256:inst1|COUNTER-8:inst4|inst2 counter-256:inst1|COUNTER-8:inst4|inst3 counter-256:inst1|COUNTER-8:inst3|inst counter-256:inst1|COUNTER-8:inst3|inst1 counter-256:inst1|COUNTER-8:inst3|inst2 counter-256:inst1|COUNTER-8:inst3|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.751 ns" { CP {} CP~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst5 {} counter-256:inst1|COUNTER-8:inst4|inst {} counter-256:inst1|COUNTER-8:inst4|inst1 {} counter-256:inst1|COUNTER-8:inst4|inst2 {} counter-256:inst1|COUNTER-8:inst4|inst3 {} counter-256:inst1|COUNTER-8:inst3|inst {} counter-256:inst1|COUNTER-8:inst3|inst1 {} counter-256:inst1|COUNTER-8:inst3|inst2 {} counter-256:inst1|COUNTER-8:inst3|inst3 {} } { 0.000ns 0.000ns 0.677ns 0.578ns 0.324ns 0.267ns 0.332ns 0.557ns 2.062ns 0.333ns 0.856ns 0.333ns 1.222ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.322ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.282 ns" { counter-256:inst1|COUNTER-8:inst3|inst3 select-2:inst8|inst16 A7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.282 ns" { counter-256:inst1|COUNTER-8:inst3|inst3 {} select-2:inst8|inst16 {} A7 {} } { 0.000ns 0.352ns 1.363ns } { 0.000ns 0.521ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "MARY A3 12.647 ns Longest " "Info: Longest tpd from source pin \"MARY\" to destination pin \"A3\" is 12.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns MARY 1 PIN PIN_94 8 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_94; Fanout = 8; PIN Node = 'MARY'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MARY } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 296 248 416 312 "MARY" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.451 ns) + CELL(0.545 ns) 7.889 ns select-2:inst8\|inst20 2 COMB LCCOMB_X22_Y12_N12 1 " "Info: 2: + IC(6.451 ns) + CELL(0.545 ns) = 7.889 ns; Loc. = LCCOMB_X22_Y12_N12; Fanout = 1; COMB Node = 'select-2:inst8\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.996 ns" { MARY select-2:inst8|inst20 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/select-2.bdf" { { 256 560 624 304 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(3.056 ns) 12.647 ns A3 3 PIN PIN_171 0 " "Info: 3: + IC(1.702 ns) + CELL(3.056 ns) = 12.647 ns; Loc. = PIN_171; Fanout = 0; PIN Node = 'A3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.758 ns" { select-2:inst8|inst20 A3 } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 88 1328 1504 104 "A3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.494 ns ( 35.53 % ) " "Info: Total cell delay = 4.494 ns ( 35.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.153 ns ( 64.47 % ) " "Info: Total interconnect delay = 8.153 ns ( 64.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.647 ns" { MARY select-2:inst8|inst20 A3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.647 ns" { MARY {} MARY~combout {} select-2:inst8|inst20 {} A3 {} } { 0.000ns 0.000ns 6.451ns 1.702ns } { 0.000ns 0.893ns 0.545ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "MBR:inst6\|inst7 D2 CP 0.269 ns register " "Info: th for register \"MBR:inst6\|inst7\" (data pin = \"D2\", clock pin = \"CP\") is 0.269 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 6.344 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 6.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { 64 -256 -88 80 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.879 ns) 2.632 ns halt:inst\|inst3 2 REG LCFF_X30_Y10_N19 1 " "Info: 2: + IC(0.677 ns) + CELL(0.879 ns) = 2.632 ns; Loc. = LCFF_X30_Y10_N19; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { CP halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.178 ns) 3.388 ns halt:inst\|inst5 3 COMB LCCOMB_X31_Y10_N4 6 " "Info: 3: + IC(0.578 ns) + CELL(0.178 ns) = 3.388 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 6; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.322 ns) 4.039 ns inst7 4 COMB LCCOMB_X31_Y10_N18 1 " "Info: 4: + IC(0.329 ns) + CELL(0.322 ns) = 4.039 ns; Loc. = LCCOMB_X31_Y10_N18; Fanout = 1; COMB Node = 'inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { halt:inst|inst5 inst7 } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { -168 536 600 -120 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.000 ns) 4.883 ns inst7~clkctrl 5 COMB CLKCTRL_G6 8 " "Info: 5: + IC(0.844 ns) + CELL(0.000 ns) = 4.883 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst7~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { inst7 inst7~clkctrl } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { -168 536 600 -120 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.602 ns) 6.344 ns MBR:inst6\|inst7 6 REG LCFF_X10_Y18_N11 1 " "Info: 6: + IC(0.859 ns) + CELL(0.602 ns) = 6.344 ns; Loc. = LCFF_X10_Y18_N11; Fanout = 1; REG Node = 'MBR:inst6\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { inst7~clkctrl MBR:inst6|inst7 } "NODE_NAME" } } { "MBR.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/MBR.bdf" { { 608 280 344 688 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.057 ns ( 48.19 % ) " "Info: Total cell delay = 3.057 ns ( 48.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.287 ns ( 51.81 % ) " "Info: Total interconnect delay = 3.287 ns ( 51.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.344 ns" { CP halt:inst|inst3 halt:inst|inst5 inst7 inst7~clkctrl MBR:inst6|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.344 ns" { CP {} CP~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst7 {} inst7~clkctrl {} MBR:inst6|inst7 {} } { 0.000ns 0.000ns 0.677ns 0.578ns 0.329ns 0.844ns 0.859ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "MBR.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/MBR.bdf" { { 608 280 344 688 "inst7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.361 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D2 1 PIN PIN_195 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_195; Fanout = 1; PIN Node = 'D2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { -272 1152 1328 -256 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns D2~0 2 COMB IOC_X9_Y19_N2 2 " "Info: 2: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = IOC_X9_Y19_N2; Fanout = 2; COMB Node = 'D2~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { D2 D2~0 } "NODE_NAME" } } { "ACC-MEMORY.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/ACC-MEMORY.bdf" { { -272 1152 1328 -256 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.194 ns) + CELL(0.178 ns) 6.265 ns MBR:inst6\|inst7~feeder 3 COMB LCCOMB_X10_Y18_N10 1 " "Info: 3: + IC(5.194 ns) + CELL(0.178 ns) = 6.265 ns; Loc. = LCCOMB_X10_Y18_N10; Fanout = 1; COMB Node = 'MBR:inst6\|inst7~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.372 ns" { D2~0 MBR:inst6|inst7~feeder } "NODE_NAME" } } { "MBR.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/MBR.bdf" { { 608 280 344 688 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.361 ns MBR:inst6\|inst7 4 REG LCFF_X10_Y18_N11 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 6.361 ns; Loc. = LCFF_X10_Y18_N11; Fanout = 1; REG Node = 'MBR:inst6\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { MBR:inst6|inst7~feeder MBR:inst6|inst7 } "NODE_NAME" } } { "MBR.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/ACC-MEMORY/MBR.bdf" { { 608 280 344 688 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.167 ns ( 18.35 % ) " "Info: Total cell delay = 1.167 ns ( 18.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.194 ns ( 81.65 % ) " "Info: Total interconnect delay = 5.194 ns ( 81.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.361 ns" { D2 D2~0 MBR:inst6|inst7~feeder MBR:inst6|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.361 ns" { D2 {} D2~0 {} MBR:inst6|inst7~feeder {} MBR:inst6|inst7 {} } { 0.000ns 0.000ns 5.194ns 0.000ns } { 0.000ns 0.893ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.344 ns" { CP halt:inst|inst3 halt:inst|inst5 inst7 inst7~clkctrl MBR:inst6|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.344 ns" { CP {} CP~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst7 {} inst7~clkctrl {} MBR:inst6|inst7 {} } { 0.000ns 0.000ns 0.677ns 0.578ns 0.329ns 0.844ns 0.859ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.361 ns" { D2 D2~0 MBR:inst6|inst7~feeder MBR:inst6|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.361 ns" { D2 {} D2~0 {} MBR:inst6|inst7~feeder {} MBR:inst6|inst7 {} } { 0.000ns 0.000ns 5.194ns 0.000ns } { 0.000ns 0.893ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 16:30:47 2024 " "Info: Processing ended: Sat Apr 20 16:30:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
