<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW1NSR-4C" pn="GW1NSR-LV4CQN48PC7/I6">gw1nsr4c-009</Device>
    <FileList>
        <File path="src/water_led.cst" type="file.cst" enable="1"/>
        <File path="src/top.v" type="file.verilog" enable="1"/>
        <File path="src/divider.v" type="file.verilog" enable="1"/>
        <File path="src/txd.v" type="file.verilog" enable="1"/>
        <File path="src/uart_ctrl.v" type="file.verilog" enable="1"/>
        <File path="src/UART_Tx_module.v" type="file.verilog" enable="1"/>
        <File path="src/DS18B20_single_measure.v" type="file.verilog" enable="1"/>
        <File path="src/fifo_sc_top/fifo_sc_top.v" type="file.verilog" enable="1"/>
    </FileList>
</Project>
