These are simple FPGA and verilog codes.

test.v is a decoder 

counter.v and halfsec.v are part of a sequential circuit.

