{
    "8": [
        [
            "Module",
            "port_bits",
            "cell_count",
            "wire_bits",
            "hierarchy_depth",
            "wire_count",
            "port_count",
            "$_ANDNOT_",
            "$paramod\\logic_shifter\\N=s32'00000000000000000000000000100000",
            "$paramod\\arithmetic_shifter\\N=s32'00000000000000000000000000100000",
            "$_OR_",
            "full_adder",
            "$_MUX_"
        ],
        [
            "$paramod\\arithmetic_shifter\\N=s32'00000000000000000000000000100000",
            70,
            475,
            1025,
            0,
            463,
            4,
            31,
            0,
            0,
            0,
            0,
            444
        ],
        [
            "$paramod\\logic_shifter\\N=s32'00000000000000000000000000100000",
            70,
            480,
            983,
            0,
            467,
            4,
            62,
            0,
            0,
            0,
            0,
            418
        ],
        [
            "conditional_shifter",
            104,
            35,
            169,
            1,
            9,
            6,
            93,
            1,
            1,
            1,
            1,
            32
        ],
        [
            "conditional_shifter -> $paramod\\arithmetic_shifter\\N=s32'00000000000000000000000000100000",
            70,
            475,
            1025,
            0,
            463,
            4,
            31,
            0,
            0,
            0,
            0,
            444
        ],
        [
            "conditional_shifter -> $paramod\\logic_shifter\\N=s32'00000000000000000000000000100000",
            70,
            480,
            983,
            0,
            467,
            4,
            62,
            0,
            0,
            0,
            0,
            418
        ]
    ]
}