{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582739018534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582739018535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 11:43:38 2020 " "Processing started: Wed Feb 26 11:43:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582739018535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739018535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fast_serial -c fast_serial " "Command: quartus_map --read_settings_files=on --write_settings_files=off fast_serial -c fast_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739018535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582739018703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582739018703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/avalon_fast_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/avalon_fast_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial " "Found entity 1: avalon_fast_serial" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739025884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739025885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739025886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_avalon_st_adapter_001 " "Found entity 1: avalon_fast_serial_avalon_st_adapter_001" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739025886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0 " "Found entity 1: avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0.sv" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739025887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_avalon_st_adapter " "Found entity 1: avalon_fast_serial_avalon_st_adapter" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739025887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_avalon_st_adapter_channel_adapter_0 " "Found entity 1: avalon_fast_serial_avalon_st_adapter_channel_adapter_0" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739025888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_mm_interconnect_0 " "Found entity 1: avalon_fast_serial_mm_interconnect_0" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739025888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739025889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739025890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739025891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739025891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025894 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025894 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025894 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025894 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025894 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025894 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739025894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/led_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/led_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_gpio " "Found entity 1: led_gpio" {  } { { "avalon_fast_serial/synthesis/submodules/led_gpio.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/led_gpio.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739025894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/tx_fastserial.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/tx_fastserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fastserial " "Found entity 1: tx_fastserial" {  } { { "ip/FASTSERIAL/tx_fastserial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/ip/FASTSERIAL/tx_fastserial.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739025895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/rx_fastserial.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/rx_fastserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_fastserial " "Found entity 1: rx_fastserial" {  } { { "ip/FASTSERIAL/rx_fastserial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/ip/FASTSERIAL/rx_fastserial.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739025895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/clock_fastserial.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/clock_fastserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_fastserial " "Found entity 1: clock_fastserial" {  } { { "ip/FASTSERIAL/clock_fastserial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/ip/FASTSERIAL/clock_fastserial.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739025896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL12.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL12.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL12 " "Found entity 1: PLL12" {  } { { "PLL12.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/PLL12.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739025896 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "constraints/fast_serial.v " "Can't analyze file -- file constraints/fast_serial.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1582739025897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset_count RESET_COUNT fast_serial.v(65) " "Verilog HDL Declaration information at fast_serial.v(65): object \"reset_count\" differs only in case from object \"RESET_COUNT\" in the same scope" {  } { { "fast_serial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582739025898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fast_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file fast_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 fast_serial " "Found entity 1: fast_serial" {  } { { "fast_serial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739025898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739025898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fast_serial " "Elaborating entity \"fast_serial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582739025956 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BDBUS4 fast_serial.v(11) " "Output port \"BDBUS4\" at fast_serial.v(11) has no driver" {  } { { "fast_serial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582739025957 "|fast_serial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL12 PLL12:PLL12_inst " "Elaborating entity \"PLL12\" for hierarchy \"PLL12:PLL12_inst\"" {  } { { "fast_serial.v" "PLL12_inst" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739025965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL12:PLL12_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL12:PLL12_inst\|altpll:altpll_component\"" {  } { { "PLL12.v" "altpll_component" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/PLL12.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739025998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL12:PLL12_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL12:PLL12_inst\|altpll:altpll_component\"" {  } { { "PLL12.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/PLL12.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739025998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL12:PLL12_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL12:PLL12_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL12 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582739025999 ""}  } { { "PLL12.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/PLL12.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582739025999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL12_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL12_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL12_altpll " "Found entity 1: PLL12_altpll" {  } { { "db/PLL12_altpll.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/db/PLL12_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582739026034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739026034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL12_altpll PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated " "Elaborating entity \"PLL12_altpll\" for hierarchy \"PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739026035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_fastserial clock_fastserial:clock_for_fastserial " "Elaborating entity \"clock_fastserial\" for hierarchy \"clock_fastserial:clock_for_fastserial\"" {  } { { "fast_serial.v" "clock_for_fastserial" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739026037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_fastserial rx_fastserial:rx_lite " "Elaborating entity \"rx_fastserial\" for hierarchy \"rx_fastserial:rx_lite\"" {  } { { "fast_serial.v" "rx_lite" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739026037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fastserial tx_fastserial:tx_lite " "Elaborating entity \"tx_fastserial\" for hierarchy \"tx_fastserial:tx_lite\"" {  } { { "fast_serial.v" "tx_lite" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739026038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial avalon_fast_serial:u0 " "Elaborating entity \"avalon_fast_serial\" for hierarchy \"avalon_fast_serial:u0\"" {  } { { "fast_serial.v" "u0" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739026040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_gpio avalon_fast_serial:u0\|led_gpio:led_gpio_0 " "Elaborating entity \"led_gpio\" for hierarchy \"avalon_fast_serial:u0\|led_gpio:led_gpio_0\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "led_gpio_0" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739026042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 led_gpio.v(38) " "Verilog HDL assignment warning at led_gpio.v(38): truncated value with size 32 to match size of target (8)" {  } { { "avalon_fast_serial/synthesis/submodules/led_gpio.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/led_gpio.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582739026043 "|fast_serial|avalon_fast_serial:u0|led_gpio:led_gpio_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 led_gpio.v(44) " "Verilog HDL assignment warning at led_gpio.v(44): truncated value with size 32 to match size of target (8)" {  } { { "avalon_fast_serial/synthesis/submodules/led_gpio.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/led_gpio.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582739026043 "|fast_serial|avalon_fast_serial:u0|led_gpio:led_gpio_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 led_gpio.v(50) " "Verilog HDL assignment warning at led_gpio.v(50): truncated value with size 32 to match size of target (8)" {  } { { "avalon_fast_serial/synthesis/submodules/led_gpio.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/led_gpio.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582739026043 "|fast_serial|avalon_fast_serial:u0|led_gpio:led_gpio_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master avalon_fast_serial:u0\|altera_avalon_packets_to_master:packets_to_master_0 " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"avalon_fast_serial:u0\|altera_avalon_packets_to_master:packets_to_master_0\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "packets_to_master_0" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739026044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master avalon_fast_serial:u0\|altera_avalon_packets_to_master:packets_to_master_0\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"avalon_fast_serial:u0\|altera_avalon_packets_to_master:packets_to_master_0\|packets_to_master:p2m\"" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739026045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets avalon_fast_serial:u0\|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0 " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"avalon_fast_serial:u0\|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "st_bytes_to_packets_0" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739026047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes avalon_fast_serial:u0\|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0 " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"avalon_fast_serial:u0\|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "st_packets_to_bytes_0" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739026048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0 avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "mm_interconnect_0" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739026049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:packets_to_master_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:packets_to_master_0_avalon_master_translator\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "packets_to_master_0_avalon_master_translator" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739026051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_gpio_0_avs_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_gpio_0_avs_s0_translator\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "led_gpio_0_avs_s0_translator" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739026052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_avalon_st_adapter avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"avalon_fast_serial_avalon_st_adapter\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "avalon_st_adapter" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739026053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_avalon_st_adapter_channel_adapter_0 avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter\|avalon_fast_serial_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"avalon_fast_serial_avalon_st_adapter_channel_adapter_0\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter\|avalon_fast_serial_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v" "channel_adapter_0" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739026054 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582739026054 "|fast_serial|avalon_fast_serial:u0|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter|avalon_fast_serial_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582739026054 "|fast_serial|avalon_fast_serial:u0|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter|avalon_fast_serial_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_avalon_st_adapter_001 avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"avalon_fast_serial_avalon_st_adapter_001\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "avalon_st_adapter_001" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739026056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0 avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter_001:avalon_st_adapter_001\|avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter_001:avalon_st_adapter_001\|avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v" "channel_adapter_0" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739026058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller avalon_fast_serial:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"avalon_fast_serial:u0\|altera_reset_controller:rst_controller\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "rst_controller" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739026060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_fast_serial:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_fast_serial:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739026061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_fast_serial:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_fast_serial:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739026062 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1582739026667 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1582739026667 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BDBUS4 GND " "Pin \"BDBUS4\" is stuck at GND" {  } { { "fast_serial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582739026807 "|fast_serial|BDBUS4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1582739026807 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1582739026886 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1582739027410 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/output_files/fast_serial.map.smsg " "Generated suppressed messages file /home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/output_files/fast_serial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739027438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582739027534 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582739027534 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_BTN " "No output dependent on input pin \"USER_BTN\"" {  } { { "fast_serial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582739027579 "|fast_serial|USER_BTN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1582739027579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "414 " "Implemented 414 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582739027580 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582739027580 ""} { "Info" "ICUT_CUT_TM_LCELLS" "396 " "Implemented 396 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582739027580 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1582739027580 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582739027580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1009 " "Peak virtual memory: 1009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582739027588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 11:43:47 2020 " "Processing ended: Wed Feb 26 11:43:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582739027588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582739027588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582739027588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582739027588 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1582739028333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582739028333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 11:43:48 2020 " "Processing started: Wed Feb 26 11:43:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582739028333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1582739028333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fast_serial -c fast_serial " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fast_serial -c fast_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1582739028333 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1582739028363 ""}
{ "Info" "0" "" "Project  = fast_serial" {  } {  } 0 0 "Project  = fast_serial" 0 0 "Fitter" 0 0 1582739028364 ""}
{ "Info" "0" "" "Revision = fast_serial" {  } {  } 0 0 "Revision = fast_serial" 0 0 "Fitter" 0 0 1582739028364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1582739028432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1582739028432 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fast_serial 10CL025YU256C8G " "Selected device 10CL025YU256C8G for design \"fast_serial\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1582739028439 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1582739028505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1582739028505 ""}
{ "Critical Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_CRITICAL_WARNINGS" "PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type, but with critical warnings" { { "Critical Warning" "WCUT_CUT_YGR_PLL_OUTSIDE_LOCK_RANGE" "PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|pll1 26.01 MHz 12.0 MHz " "Input frequency of PLL \"PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|pll1\" must be in the frequency range of 12.0 MHz to 26.01 MHz for locking" {  } { { "db/PLL12_altpll.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/db/PLL12_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15556 "Input frequency of PLL \"%1!s!\" must be in the frequency range of %3!s! to %2!s! for locking" 0 0 "Design Software" 0 -1 1582739028549 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|wire_pll1_clk\[0\] 25 6 0 0 " "Implementing clock multiplication of 25, clock division of 6, and phase shift of 0 degrees (0 ps) for PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL12_altpll.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/db/PLL12_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1582739028549 ""}  } { { "db/PLL12_altpll.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/db/PLL12_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15537 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with critical warnings" 0 0 "Fitter" 0 -1 1582739028549 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1582739028637 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1582739028641 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582739028700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582739028700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256C8G " "Device 10CL016YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582739028700 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1582739028700 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582739028703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582739028703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582739028703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582739028703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582739028703 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1582739028703 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1582739028704 ""}
{ "Info" "ISTA_SDC_FOUND" "fast_serial.sdc " "Reading SDC File: 'fast_serial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1582739029209 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_fast_serial/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avalon_fast_serial/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1582739029212 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1582739029221 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582739029222 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582739029222 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.333       CLK12M " "  83.333       CLK12M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582739029222 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  19.999 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  19.999 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582739029222 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1582739029222 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582739029292 ""}  } { { "db/PLL12_altpll.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/db/PLL12_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582739029292 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_reg  " "Automatically promoted node reset_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582739029292 ""}  } { { "fast_serial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582739029292 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1582739029517 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582739029518 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582739029518 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1582739029519 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1582739029521 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1582739029522 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1582739029522 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1582739029523 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1582739029548 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1582739029549 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1582739029549 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADBUS4 " "Node \"ADBUS4\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADBUS4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADBUS7 " "Node \"ADBUS7\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADBUS7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN0 " "Node \"AIN0\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN1 " "Node \"AIN1\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN2 " "Node \"AIN2\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN3 " "Node \"AIN3\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN4 " "Node \"AIN4\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN5 " "Node \"AIN5\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN6 " "Node \"AIN6\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN7 " "Node \"AIN7\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN8 " "Node \"AIN8\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[0\] " "Node \"A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[10\] " "Node \"A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[11\] " "Node \"A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[12\] " "Node \"A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[13\] " "Node \"A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[1\] " "Node \"A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[2\] " "Node \"A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[3\] " "Node \"A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[4\] " "Node \"A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[5\] " "Node \"A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[6\] " "Node \"A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[7\] " "Node \"A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[8\] " "Node \"A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[9\] " "Node \"A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BA\[0\] " "Node \"BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BA\[1\] " "Node \"BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BDBUS5 " "Node \"BDBUS5\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CAS " "Node \"CAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CKE " "Node \"CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_X " "Node \"CLK_X\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK_X" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CS " "Node \"CS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D0 " "Node \"D0\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D1 " "Node \"D1\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D10 " "Node \"D10\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D11 " "Node \"D11\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D11_R " "Node \"D11_R\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D11_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D12 " "Node \"D12\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D12_R " "Node \"D12_R\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D12_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D13 " "Node \"D13\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D14 " "Node \"D14\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D2 " "Node \"D2\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D3 " "Node \"D3\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D6 " "Node \"D6\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D7 " "Node \"D7\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8 " "Node \"D8\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D9 " "Node \"D9\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQM\[0\] " "Node \"DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQM\[1\] " "Node \"DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[0\] " "Node \"DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[10\] " "Node \"DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[11\] " "Node \"DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[12\] " "Node \"DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[13\] " "Node \"DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[14\] " "Node \"DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[15\] " "Node \"DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[1\] " "Node \"DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[2\] " "Node \"DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[3\] " "Node \"DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[4\] " "Node \"DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[5\] " "Node \"DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[6\] " "Node \"DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[7\] " "Node \"DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[8\] " "Node \"DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[9\] " "Node \"DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MEM_CLK " "Node \"MEM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MEM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO0 " "Node \"PIO0\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO1 " "Node \"PIO1\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO2 " "Node \"PIO2\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO3 " "Node \"PIO3\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO4 " "Node \"PIO4\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO5 " "Node \"PIO5\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO6 " "Node \"PIO6\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO7 " "Node \"PIO7\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAS " "Node \"RAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_CS " "Node \"SEN_CS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_INT1 " "Node \"SEN_INT1\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_INT2 " "Node \"SEN_INT2\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_INT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_SDI " "Node \"SEN_SDI\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_SDO " "Node \"SEN_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_SPC " "Node \"SEN_SPC\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_SPC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WE " "Node \"WE\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1582739029589 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1582739029589 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582739029590 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1582739029592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1582739030155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582739030235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1582739030256 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1582739030476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582739030476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1582739030707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1582739031609 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1582739031609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1582739031673 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1582739031673 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1582739031673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582739031674 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1582739031767 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1582739031773 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1582739031922 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1582739031923 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1582739032137 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582739032505 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1582739032731 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 Cyclone 10 LP " "4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USER_BTN 3.3-V LVTTL N6 " "Pin USER_BTN uses I/O standard 3.3-V LVTTL at N6" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { USER_BTN } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USER_BTN" } } } } { "fast_serial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582739032733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS2 3.3-V LVTTL R6 " "Pin BDBUS2 uses I/O standard 3.3-V LVTTL at R6" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { BDBUS2 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS2" } } } } { "fast_serial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582739032733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS3 3.3-V LVTTL T6 " "Pin BDBUS3 uses I/O standard 3.3-V LVTTL at T6" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { BDBUS3 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS3" } } } } { "fast_serial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582739032733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK12M 3.3-V LVCMOS M2 " "Pin CLK12M uses I/O standard 3.3-V LVCMOS at M2" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CLK12M } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK12M" } } } } { "fast_serial.v" "" { Text "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1582739032733 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1582739032733 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/output_files/fast_serial.fit.smsg " "Generated suppressed messages file /home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/output_files/fast_serial.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1582739032780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1460 " "Peak virtual memory: 1460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582739033010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 11:43:53 2020 " "Processing ended: Wed Feb 26 11:43:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582739033010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582739033010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582739033010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1582739033010 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1582739033671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582739033672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 11:43:53 2020 " "Processing started: Wed Feb 26 11:43:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582739033672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1582739033672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fast_serial -c fast_serial " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fast_serial -c fast_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1582739033672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1582739033861 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1582739034361 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1582739034383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "832 " "Peak virtual memory: 832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582739034466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 11:43:54 2020 " "Processing ended: Wed Feb 26 11:43:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582739034466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582739034466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582739034466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1582739034466 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1582739034555 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1582739035052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582739035053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 11:43:54 2020 " "Processing started: Wed Feb 26 11:43:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582739035053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1582739035053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fast_serial -c fast_serial " "Command: quartus_sta fast_serial -c fast_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1582739035053 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1582739035082 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1582739035161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1582739035161 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582739035212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582739035212 ""}
{ "Info" "ISTA_SDC_FOUND" "fast_serial.sdc " "Reading SDC File: 'fast_serial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1582739035401 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_fast_serial/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avalon_fast_serial/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1582739035404 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1582739035410 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1582739035417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.173 " "Worst-case setup slack is 12.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.173               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.173               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582739035423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.454               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582739035424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.760 " "Worst-case recovery slack is 15.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.760               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.760               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582739035424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.189 " "Worst-case removal slack is 1.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.189               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.189               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582739035425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.643 " "Worst-case minimum pulse width slack is 9.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.643               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.518               0.000 CLK12M  " "   41.518               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582739035426 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582739035443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582739035443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582739035443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582739035443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.860 ns " "Worst Case Available Settling Time: 36.860 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582739035443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582739035443 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582739035443 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1582739035445 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1582739035465 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1582739035660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.617 " "Worst-case setup slack is 12.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.617               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.617               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582739035723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582739035724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.992 " "Worst-case recovery slack is 15.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.992               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.992               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582739035726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.096 " "Worst-case removal slack is 1.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.096               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.096               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582739035727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.650 " "Worst-case minimum pulse width slack is 9.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.650               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.650               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.516               0.000 CLK12M  " "   41.516               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582739035729 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582739035748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582739035748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582739035748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582739035748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.153 ns " "Worst Case Available Settling Time: 37.153 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582739035748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582739035748 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582739035748 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1582739035751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.517 " "Worst-case setup slack is 16.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.517               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.517               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582739035837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582739035839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.995 " "Worst-case recovery slack is 17.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.995               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.995               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582739035841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.502 " "Worst-case removal slack is 0.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.502               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582739035843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.759 " "Worst-case minimum pulse width slack is 9.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.759               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.759               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.081               0.000 CLK12M  " "   41.081               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582739035845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582739035845 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582739035865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582739035865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582739035865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582739035865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.609 ns " "Worst Case Available Settling Time: 38.609 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582739035865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1582739035865 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582739035865 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1582739036215 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1582739036215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "840 " "Peak virtual memory: 840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582739036257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 11:43:56 2020 " "Processing ended: Wed Feb 26 11:43:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582739036257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582739036257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582739036257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1582739036257 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1582739037010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582739037010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 11:43:56 2020 " "Processing started: Wed Feb 26 11:43:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582739037010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1582739037010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fast_serial -c fast_serial " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fast_serial -c fast_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1582739037010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1582739037192 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fast_serial.vo /home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/simulation/modelsim/ simulation " "Generated file fast_serial.vo in folder \"/home/tcmichals/sata-projects/projects/home/cyc1000/github/cyc1000/fast_serial_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582739037279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1055 " "Peak virtual memory: 1055 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582739037292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 11:43:57 2020 " "Processing ended: Wed Feb 26 11:43:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582739037292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582739037292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582739037292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1582739037292 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 105 s " "Quartus Prime Full Compilation was successful. 0 errors, 105 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1582739037382 ""}
