#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x11e608c50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11e604b80 .scope module, "tb_mod_cntr" "tb_mod_cntr" 3 2;
 .timescale -9 -9;
P_0x600003e68980 .param/l "N" 1 3 4, +C4<00000000000000000000000000001010>;
P_0x600003e689c0 .param/l "t" 1 3 3, +C4<00000000000000000000000000001010>;
v0x600002268870_0 .var "clk", 0 0;
v0x600002268900_0 .var "din", 9 0;
v0x600002268990_0 .var "exp_out", 9 0;
v0x600002268a20_0 .net "mod_cntr", 9 0, L_0x6000021681e0;  1 drivers
v0x600002268ab0_0 .var "rst", 0 0;
S_0x11e604cf0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x11e604b80;
 .timescale -9 -9;
v0x6000022681b0_0 .var/2s "i", 31 0;
E_0x60000056afc0 .event posedge, v0x6000022682d0_0;
S_0x11e606580 .scope module, "DUT" "mod_cntr" 3 20, 4 2 0, S_0x11e604b80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 10 "mod_cntr";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
P_0x60000056b000 .param/l "N" 0 4 2, +C4<00000000000000000000000000001010>;
L_0x120078010 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x600002268240_0 .net *"_ivl_3", 5 0, L_0x120078010;  1 drivers
v0x6000022682d0_0 .net "clk", 0 0, v0x600002268870_0;  1 drivers
v0x600002268360_0 .var "cntr_nxt", 3 0;
v0x6000022683f0_0 .var "cntr_reg", 3 0;
v0x600002268480_0 .net "mod_cntr", 9 0, L_0x6000021681e0;  alias, 1 drivers
v0x600002268510_0 .net "rst", 0 0, v0x600002268ab0_0;  1 drivers
E_0x60000056b080 .event anyedge, v0x6000022683f0_0;
L_0x6000021681e0 .concat [ 4 6 0 0], v0x6000022683f0_0, L_0x120078010;
S_0x11e6066f0 .scope task, "comp_result" "comp_result" 3 51, 3 51 0, S_0x11e604b80;
 .timescale -9 -9;
v0x6000022685a0_0 .var "exp_out", 0 8;
v0x600002268630_0 .var "mod_cntr", 0 8;
TD_tb_mod_cntr.comp_result ;
    %load/vec4 v0x6000022685a0_0;
    %load/vec4 v0x600002268630_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call/w 3 55 "$display", "Cntr = %0d, Exp_Mod_Cntr = %0d, Mod_Cntr = %0d", v0x600002268900_0, v0x6000022685a0_0, v0x600002268630_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 57 "$display", "Simulation Fail ;(" {0 0 0};
    %vpi_call/w 3 58 "$display", "Cntr = %0d, Exp_Mod_Cntr = %0d, Mod_Cntr = %0d", v0x600002268900_0, v0x6000022685a0_0, v0x600002268630_0 {0 0 0};
T_0.1 ;
    %end;
S_0x11e609010 .scope function.vec4.s10, "mod_veri" "mod_veri" 3 38, 3 38 0, S_0x11e604b80;
 .timescale -9 -9;
v0x6000022686c0_0 .var "din", 9 0;
v0x600002268750_0 .var "dout", 9 0;
; Variable mod_veri is vec4 return value of scope S_0x11e609010
TD_tb_mod_cntr.mod_veri ;
    %load/vec4 v0x6000022686c0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 10;
    %store/vec4 v0x600002268750_0, 0, 10;
    %load/vec4 v0x600002268750_0;
    %ret/vec4 0, 0, 10;  Assign to mod_veri (store_vec4_to_lval)
    %disable/flow S_0x11e609010;
    %end;
S_0x11e609180 .scope task, "reset" "reset" 3 30, 3 30 0, S_0x11e604b80;
 .timescale -9 -9;
TD_tb_mod_cntr.reset ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002268ab0_0, 0;
    %pushi/vec4 3, 0, 32;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x60000056afc0;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002268ab0_0, 0;
    %end;
    .scope S_0x11e606580;
T_3 ;
    %wait E_0x60000056afc0;
    %load/vec4 v0x600002268510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022683f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600002268360_0;
    %assign/vec4 v0x6000022683f0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x11e606580;
T_4 ;
Ewait_0 .event/or E_0x60000056b080, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x6000022683f0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x6000022683f0_0;
    %addi 1, 0, 4;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x600002268360_0, 0, 4;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x11e604b80;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x600002268870_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %store/vec4 v0x600002268870_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x11e604b80;
T_6 ;
    %wait E_0x60000056afc0;
    %load/vec4 v0x600002268ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600002268900_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002268900_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x600002268900_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x11e604b80;
T_7 ;
    %fork TD_tb_mod_cntr.reset, S_0x11e609180;
    %join;
    %fork t_1, S_0x11e604cf0;
    %jmp t_0;
    .scope S_0x11e604cf0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000022681b0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x6000022681b0_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x600002268900_0;
    %store/vec4 v0x6000022686c0_0, 0, 10;
    %callf/vec4 TD_tb_mod_cntr.mod_veri, S_0x11e609010;
    %store/vec4 v0x600002268990_0, 0, 10;
    %load/vec4 v0x600002268990_0;
    %pad/u 9;
    %store/vec4 v0x6000022685a0_0, 0, 9;
    %load/vec4 v0x600002268a20_0;
    %pad/u 9;
    %store/vec4 v0x600002268630_0, 0, 9;
    %fork TD_tb_mod_cntr.comp_result, S_0x11e6066f0;
    %join;
    %wait E_0x60000056afc0;
    %load/vec4 v0x6000022681b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x6000022681b0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x11e604b80;
t_0 %join;
    %vpi_call/w 3 74 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x11e604b80;
T_8 ;
    %vpi_call/w 3 78 "$dumpfile", "tb_mod_cntr.vcd" {0 0 0};
    %vpi_call/w 3 79 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x11e604b80 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_mod_cntr.sv";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/mod_cntr/mod_cntr.sv";
