## ğŸ‘‹ Hi, I'm Kruthika â€” MSc Electronics 

Welcome to my GitHub! I'm currently pursuing my Masterâ€™s in Electronics at the University of Southampton. I work at the intersection of **hardware design** and **machine learning**, with a strong focus on building innovative and practical systems.

---

## âœ… Completed Projects

### picoMIPS Processor for Gaussian Smoothing  
ğŸ› ï¸ *SystemVerilog, Quartus, ModelSim*  
Designed and implemented a custom processor with 8-bit registers, waveform ROM, and a custom instruction set (LOADW, ADDI, etc.) to perform 5-point Gaussian convolution. Verified functionality using simulation and LED output.

### 8-Point FFT FSM on FPGA  
ğŸ› ï¸ *SystemVerilog, Finite State Machine Design*  
Developed an FSM-based Fast Fourier Transform pipeline on FPGA, tested with Quartus and ModelSim.

### Optimal State Estimation (EKF, Grid Filter, Particle Filter)  
ğŸ› ï¸ *MATLAB*  
Implemented and compared three estimation techniques for nonlinear dynamic systems as part of control and sensor fusion coursework.

### Monte Carlo Simulation for Vaccine Inventory Optimization  
ğŸ› ï¸ *MATLAB, Receding Horizon Method*  
Simulated vaccine demand using inventory constraints and stochastic variation, optimized supply with expectation-based control.

###  Adaptive Filter on FPGA *(Target: June 2025)* 
ğŸ› ï¸ *SystemVerilog, FPGA, MATLAB*  
Goal: Implement LMS-based real-time adaptive filtering for noise cancellation.  
Outcome: Will demonstrate dynamic coefficient updates in hardware.

---

## ğŸš§ Ongoing Projects (Juneâ€“September 2025)

###  RLC Neuron Model (Dissertation)  
ğŸ› ï¸ *Multisim* | ğŸ” *Analog Neuromorphic Circuits*  
Designing RLC-based electrical circuits to replicate Hodgkin-Huxley neural transmission using analog components. Exploring bio-inspired signal transmission alternatives to digital neuron modeling.


## ğŸš§ Ongoing Projects (Juneâ€“September 2025)

### High-Speed Digital Interface on FPGA *(Target: July 2025)*
ğŸ›  *SystemVerilog, VHDL, STM32, UART/SPI/I2C Protocols*  
**Goal:** Implement high-speed communication protocols (SPI/I2C/UART) on FPGA and interface with STM32 MCU for real-time data exchange.

---

### Real-Time Sensor Fusion with FPGA-MCU Integration *(Target: August 2025)*
ğŸ›  *C++, STM32, SystemVerilog, Kalman Filter*  
**Goal:** Fuse accelerometer and gyroscope data using Extended Kalman Filter (EKF) with FPGA co-processor acceleration for performance improvement.

---

### RISC-V Co-Processor for Hardware Acceleration *(Target: September 2025)*
ğŸ›  *SystemVerilog, VHDL, Xilinx Vivado*  
**Goal:** Design a matrix multiply and activation engine compatible with RISC-V ISA to accelerate embedded workloads.

---


---

## ğŸ› ï¸ Skills

###  Acquired  
- **Hardware Design**: SystemVerilog, RTL, FSMs, datapath design  
- **Simulation Tools**: Quartus, ModelSim, MATLAB  
- **Signal Processing**: FFT, Gaussian convolution, filtering  
- **Control & Estimation**: EKF, Particle Filter, Grid Filter  
- **Mathematical Modeling**: Monte Carlo, Receding Horizon Control


---

##  Goals

- Complete all 4 planned projects by Sept 2025  
- Showcase each project with GitHub code, simulation outputs, and diagrams  


---

## Contact & Collaboration

**Email**: kruthika.yogeesh@gmail.com 
**LinkedIn**: [www.linkedin.com/in/kruthika-yogeesh-gowda](https://www.linkedin.com/in/kruthika-yogeesh-gowda/)



