
stm32f4xx_drivers3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000ac0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000c48  08000c50  00001c50  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000c48  08000c48  00001c50  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000c48  08000c48  00001c50  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000c48  08000c50  00001c50  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000c48  08000c48  00001c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000c4c  08000c4c  00001c4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001c50  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001c50  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00001c50  2**0
                  CONTENTS, READONLY
 13 .debug_info   000011d7  00000000  00000000  00001c7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000045f  00000000  00000000  00002e51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000140  00000000  00000000  000032b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000e4  00000000  00000000  000033f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000021ac  00000000  00000000  000034d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000182a  00000000  00000000  00005680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00009449  00000000  00000000  00006eaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000102f3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000044c  00000000  00000000  00010338  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  00010784  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000c30 	.word	0x08000c30

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000c30 	.word	0x08000c30

080001c8 <SPI2_GPIOInit>:
#define LED_PIN				9




void SPI2_GPIOInit(void){
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b084      	sub	sp, #16
 80001cc:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;
	SPIPins.pGPIOx = GPIOB;
 80001ce:	4b14      	ldr	r3, [pc, #80]	@ (8000220 <SPI2_GPIOInit+0x58>)
 80001d0:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 80001d2:	2302      	movs	r3, #2
 80001d4:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 80001d6:	2305      	movs	r3, #5
 80001d8:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80001da:	2300      	movs	r3, #0
 80001dc:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PU;
 80001de:	2301      	movs	r3, #1
 80001e0:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80001e2:	2302      	movs	r3, #2
 80001e4:	72bb      	strb	r3, [r7, #10]
	//SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_No_13;
 80001e6:	230d      	movs	r3, #13
 80001e8:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 80001ea:	1d3b      	adds	r3, r7, #4
 80001ec:	4618      	mov	r0, r3
 80001ee:	f000 f8ff 	bl	80003f0 <GPIO_Init>
	//MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_No_15;
 80001f2:	230f      	movs	r3, #15
 80001f4:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 80001f6:	1d3b      	adds	r3, r7, #4
 80001f8:	4618      	mov	r0, r3
 80001fa:	f000 f8f9 	bl	80003f0 <GPIO_Init>
	//MISO
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_No_14;
 80001fe:	230e      	movs	r3, #14
 8000200:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000202:	1d3b      	adds	r3, r7, #4
 8000204:	4618      	mov	r0, r3
 8000206:	f000 f8f3 	bl	80003f0 <GPIO_Init>
	//NSS
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_No_12;
 800020a:	230c      	movs	r3, #12
 800020c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800020e:	1d3b      	adds	r3, r7, #4
 8000210:	4618      	mov	r0, r3
 8000212:	f000 f8ed 	bl	80003f0 <GPIO_Init>

}
 8000216:	bf00      	nop
 8000218:	3710      	adds	r7, #16
 800021a:	46bd      	mov	sp, r7
 800021c:	bd80      	pop	{r7, pc}
 800021e:	bf00      	nop
 8000220:	40020400 	.word	0x40020400

08000224 <SPI2_Init>:
void SPI2_Init(void){
 8000224:	b580      	push	{r7, lr}
 8000226:	b084      	sub	sp, #16
 8000228:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI2handle;
	SPI2handle.pSPIx = SPI2;
 800022a:	4b0c      	ldr	r3, [pc, #48]	@ (800025c <SPI2_Init+0x38>)
 800022c:	607b      	str	r3, [r7, #4]
	SPI2handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 800022e:	2301      	movs	r3, #1
 8000230:	727b      	strb	r3, [r7, #9]
	SPI2handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 8000232:	2301      	movs	r3, #1
 8000234:	723b      	strb	r3, [r7, #8]
	SPI2handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV32;
 8000236:	2304      	movs	r3, #4
 8000238:	72bb      	strb	r3, [r7, #10]
	SPI2handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 800023a:	2300      	movs	r3, #0
 800023c:	72fb      	strb	r3, [r7, #11]
	SPI2handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 800023e:	2300      	movs	r3, #0
 8000240:	733b      	strb	r3, [r7, #12]
	SPI2handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 8000242:	2300      	movs	r3, #0
 8000244:	737b      	strb	r3, [r7, #13]
	SPI2handle.SPIConfig.SPI_SSM = SPI_SSM_DI;//Hardware
 8000246:	2300      	movs	r3, #0
 8000248:	73bb      	strb	r3, [r7, #14]
	SPI_Init(&SPI2handle);
 800024a:	1d3b      	adds	r3, r7, #4
 800024c:	4618      	mov	r0, r3
 800024e:	f000 fbbd 	bl	80009cc <SPI_Init>
}
 8000252:	bf00      	nop
 8000254:	3710      	adds	r7, #16
 8000256:	46bd      	mov	sp, r7
 8000258:	bd80      	pop	{r7, pc}
 800025a:	bf00      	nop
 800025c:	40003800 	.word	0x40003800

08000260 <GPIO_ButtonInit>:
void GPIO_ButtonInit(void){
 8000260:	b580      	push	{r7, lr}
 8000262:	b084      	sub	sp, #16
 8000264:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIOButton;
	GPIOButton.pGPIOx = GPIOA;
 8000266:	4b09      	ldr	r3, [pc, #36]	@ (800028c <GPIO_ButtonInit+0x2c>)
 8000268:	607b      	str	r3, [r7, #4]
	GPIOButton.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_No_0;
 800026a:	2300      	movs	r3, #0
 800026c:	723b      	strb	r3, [r7, #8]
	GPIOButton.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 800026e:	2300      	movs	r3, #0
 8000270:	727b      	strb	r3, [r7, #9]
	GPIOButton.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000272:	2302      	movs	r3, #2
 8000274:	72bb      	strb	r3, [r7, #10]
	GPIOButton.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000276:	2300      	movs	r3, #0
 8000278:	72fb      	strb	r3, [r7, #11]
	GPIO_Init(&GPIOButton);
 800027a:	1d3b      	adds	r3, r7, #4
 800027c:	4618      	mov	r0, r3
 800027e:	f000 f8b7 	bl	80003f0 <GPIO_Init>
}
 8000282:	bf00      	nop
 8000284:	3710      	adds	r7, #16
 8000286:	46bd      	mov	sp, r7
 8000288:	bd80      	pop	{r7, pc}
 800028a:	bf00      	nop
 800028c:	40020000 	.word	0x40020000

08000290 <delay>:
void delay(void){
 8000290:	b480      	push	{r7}
 8000292:	b083      	sub	sp, #12
 8000294:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i<500000/2; i++);
 8000296:	2300      	movs	r3, #0
 8000298:	607b      	str	r3, [r7, #4]
 800029a:	e002      	b.n	80002a2 <delay+0x12>
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	3301      	adds	r3, #1
 80002a0:	607b      	str	r3, [r7, #4]
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	4a04      	ldr	r2, [pc, #16]	@ (80002b8 <delay+0x28>)
 80002a6:	4293      	cmp	r3, r2
 80002a8:	d9f8      	bls.n	800029c <delay+0xc>
}
 80002aa:	bf00      	nop
 80002ac:	bf00      	nop
 80002ae:	370c      	adds	r7, #12
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bc80      	pop	{r7}
 80002b4:	4770      	bx	lr
 80002b6:	bf00      	nop
 80002b8:	0003d08f 	.word	0x0003d08f

080002bc <SPI_verifyresponse>:
uint8_t SPI_verifyresponse(uint8_t ackbyte){
 80002bc:	b480      	push	{r7}
 80002be:	b083      	sub	sp, #12
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	4603      	mov	r3, r0
 80002c4:	71fb      	strb	r3, [r7, #7]
	if (ackbyte == (uint8_t)0xF5){
 80002c6:	79fb      	ldrb	r3, [r7, #7]
 80002c8:	2bf5      	cmp	r3, #245	@ 0xf5
 80002ca:	d101      	bne.n	80002d0 <SPI_verifyresponse+0x14>
		//ack
		return 1;
 80002cc:	2301      	movs	r3, #1
 80002ce:	e000      	b.n	80002d2 <SPI_verifyresponse+0x16>
	}
	else{
		return 0;
 80002d0:	2300      	movs	r3, #0
	}
}
 80002d2:	4618      	mov	r0, r3
 80002d4:	370c      	adds	r7, #12
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bc80      	pop	{r7}
 80002da:	4770      	bx	lr

080002dc <main>:

int main(void){
 80002dc:	b580      	push	{r7, lr}
 80002de:	b082      	sub	sp, #8
 80002e0:	af00      	add	r7, sp, #0
	uint8_t dummy_write = 0xff;
 80002e2:	23ff      	movs	r3, #255	@ 0xff
 80002e4:	71fb      	strb	r3, [r7, #7]
	uint8_t dummy_read;
	GPIO_ButtonInit();
 80002e6:	f7ff ffbb 	bl	8000260 <GPIO_ButtonInit>
	SPI2_GPIOInit();
 80002ea:	f7ff ff6d 	bl	80001c8 <SPI2_GPIOInit>
	SPI2_Init();
 80002ee:	f7ff ff99 	bl	8000224 <SPI2_Init>
	//enable SPI2 peripheral
	SPI_SSOEConfig(SPI2, ENABLE);
 80002f2:	2101      	movs	r1, #1
 80002f4:	4827      	ldr	r0, [pc, #156]	@ (8000394 <main+0xb8>)
 80002f6:	f000 fc5b 	bl	8000bb0 <SPI_SSOEConfig>
	while(1){
		while( ! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_No_0) );
 80002fa:	bf00      	nop
 80002fc:	2100      	movs	r1, #0
 80002fe:	4826      	ldr	r0, [pc, #152]	@ (8000398 <main+0xbc>)
 8000300:	f000 faf6 	bl	80008f0 <GPIO_ReadFromInputPin>
 8000304:	4603      	mov	r3, r0
 8000306:	2b00      	cmp	r3, #0
 8000308:	d0f8      	beq.n	80002fc <main+0x20>
		delay();
 800030a:	f7ff ffc1 	bl	8000290 <delay>
		SPI_PeripheralControl(SPI2, ENABLE);
 800030e:	2101      	movs	r1, #1
 8000310:	4820      	ldr	r0, [pc, #128]	@ (8000394 <main+0xb8>)
 8000312:	f000 fc32 	bl	8000b7a <SPI_PeripheralControl>
		//first send command 1 CMD_LED_CTRL
		uint8_t commandcode = COMMAND_LED_CTRL;
 8000316:	2350      	movs	r3, #80	@ 0x50
 8000318:	717b      	strb	r3, [r7, #5]
		uint8_t ackbyte;
		uint8_t args[2];
		SPI_SendData(SPI2, &commandcode, 1);
 800031a:	1d7b      	adds	r3, r7, #5
 800031c:	2201      	movs	r2, #1
 800031e:	4619      	mov	r1, r3
 8000320:	481c      	ldr	r0, [pc, #112]	@ (8000394 <main+0xb8>)
 8000322:	f000 fbbc 	bl	8000a9e <SPI_SendData>
		//do dummy read since everytime master sends one byte it gets one byte back
		SPI_ReceiveData(SPI2, &dummy_read, 1);
 8000326:	1dbb      	adds	r3, r7, #6
 8000328:	2201      	movs	r2, #1
 800032a:	4619      	mov	r1, r3
 800032c:	4819      	ldr	r0, [pc, #100]	@ (8000394 <main+0xb8>)
 800032e:	f000 fbed 	bl	8000b0c <SPI_ReceiveData>
		//send some dummy bits (1byte) to fetch response from slave
		SPI_SendData(SPI2, &dummy_write, 1);
 8000332:	1dfb      	adds	r3, r7, #7
 8000334:	2201      	movs	r2, #1
 8000336:	4619      	mov	r1, r3
 8000338:	4816      	ldr	r0, [pc, #88]	@ (8000394 <main+0xb8>)
 800033a:	f000 fbb0 	bl	8000a9e <SPI_SendData>
		SPI_ReceiveData(SPI2, &ackbyte, 1);
 800033e:	1d3b      	adds	r3, r7, #4
 8000340:	2201      	movs	r2, #1
 8000342:	4619      	mov	r1, r3
 8000344:	4813      	ldr	r0, [pc, #76]	@ (8000394 <main+0xb8>)
 8000346:	f000 fbe1 	bl	8000b0c <SPI_ReceiveData>
		if(SPI_verifyresponse(ackbyte)){
 800034a:	793b      	ldrb	r3, [r7, #4]
 800034c:	4618      	mov	r0, r3
 800034e:	f7ff ffb5 	bl	80002bc <SPI_verifyresponse>
 8000352:	4603      	mov	r3, r0
 8000354:	2b00      	cmp	r3, #0
 8000356:	d00f      	beq.n	8000378 <main+0x9c>
			//send arguments(pin num,val)
			args[0] = LED_PIN;
 8000358:	2309      	movs	r3, #9
 800035a:	703b      	strb	r3, [r7, #0]
			args[1] = LED_ON;
 800035c:	2301      	movs	r3, #1
 800035e:	707b      	strb	r3, [r7, #1]
			SPI_SendData(SPI2, args, 2);
 8000360:	463b      	mov	r3, r7
 8000362:	2202      	movs	r2, #2
 8000364:	4619      	mov	r1, r3
 8000366:	480b      	ldr	r0, [pc, #44]	@ (8000394 <main+0xb8>)
 8000368:	f000 fb99 	bl	8000a9e <SPI_SendData>
			SPI_ReceiveData(SPI2,args,2);
 800036c:	463b      	mov	r3, r7
 800036e:	2202      	movs	r2, #2
 8000370:	4619      	mov	r1, r3
 8000372:	4808      	ldr	r0, [pc, #32]	@ (8000394 <main+0xb8>)
 8000374:	f000 fbca 	bl	8000b0c <SPI_ReceiveData>
		SPI_SendData(SPI2, &dummy_write, 1);
		uint8_t analog_read;
		SPI_ReceiveData(SPI2, &analog_read, 1);
		*/
		//have to check if SPI is busy
		while(SPI_GetFlagStatus(SPI2, SPI_BSY_FLAG));
 8000378:	bf00      	nop
 800037a:	2180      	movs	r1, #128	@ 0x80
 800037c:	4805      	ldr	r0, [pc, #20]	@ (8000394 <main+0xb8>)
 800037e:	f000 fb7b 	bl	8000a78 <SPI_GetFlagStatus>
 8000382:	4603      	mov	r3, r0
 8000384:	2b00      	cmp	r3, #0
 8000386:	d1f8      	bne.n	800037a <main+0x9e>
		//disbale
		SPI_PeripheralControl(SPI2, DISABLE);
 8000388:	2100      	movs	r1, #0
 800038a:	4802      	ldr	r0, [pc, #8]	@ (8000394 <main+0xb8>)
 800038c:	f000 fbf5 	bl	8000b7a <SPI_PeripheralControl>
	while(1){
 8000390:	e7b3      	b.n	80002fa <main+0x1e>
 8000392:	bf00      	nop
 8000394:	40003800 	.word	0x40003800
 8000398:	40020000 	.word	0x40020000

0800039c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800039c:	480d      	ldr	r0, [pc, #52]	@ (80003d4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800039e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003a0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003a4:	480c      	ldr	r0, [pc, #48]	@ (80003d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80003a6:	490d      	ldr	r1, [pc, #52]	@ (80003dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80003a8:	4a0d      	ldr	r2, [pc, #52]	@ (80003e0 <LoopForever+0xe>)
  movs r3, #0
 80003aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003ac:	e002      	b.n	80003b4 <LoopCopyDataInit>

080003ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003b2:	3304      	adds	r3, #4

080003b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003b8:	d3f9      	bcc.n	80003ae <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003ba:	4a0a      	ldr	r2, [pc, #40]	@ (80003e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003bc:	4c0a      	ldr	r4, [pc, #40]	@ (80003e8 <LoopForever+0x16>)
  movs r3, #0
 80003be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003c0:	e001      	b.n	80003c6 <LoopFillZerobss>

080003c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003c4:	3204      	adds	r2, #4

080003c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003c8:	d3fb      	bcc.n	80003c2 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80003ca:	f000 fc0d 	bl	8000be8 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80003ce:	f7ff ff85 	bl	80002dc <main>

080003d2 <LoopForever>:

LoopForever:
  b LoopForever
 80003d2:	e7fe      	b.n	80003d2 <LoopForever>
  ldr   r0, =_estack
 80003d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003dc:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003e0:	08000c50 	.word	0x08000c50
  ldr r2, =_sbss
 80003e4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003e8:	2000001c 	.word	0x2000001c

080003ec <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003ec:	e7fe      	b.n	80003ec <ADC_IRQHandler>
	...

080003f0 <GPIO_Init>:
	* @param  *pGPIOHandle : pointer to the GPIO handle struct
	* @param
	* @param
	* @return None
	*/
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b086      	sub	sp, #24
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	6078      	str	r0, [r7, #4]
	//enable peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	2101      	movs	r1, #1
 80003fe:	4618      	mov	r0, r3
 8000400:	f000 f98e 	bl	8000720 <GPIO_PeriClockControl>
		//1 configure the mode of GPIO pin
	uint32_t temp = 0;
 8000404:	2300      	movs	r3, #0
 8000406:	617b      	str	r3, [r7, #20]
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG){
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	795b      	ldrb	r3, [r3, #5]
 800040c:	2b03      	cmp	r3, #3
 800040e:	d822      	bhi.n	8000456 <GPIO_Init+0x66>
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	795b      	ldrb	r3, [r3, #5]
 8000414:	461a      	mov	r2, r3
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	791b      	ldrb	r3, [r3, #4]
 800041a:	005b      	lsls	r3, r3, #1
 800041c:	fa02 f303 	lsl.w	r3, r2, r3
 8000420:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3<<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	681a      	ldr	r2, [r3, #0]
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	791b      	ldrb	r3, [r3, #4]
 800042c:	005b      	lsls	r3, r3, #1
 800042e:	2103      	movs	r1, #3
 8000430:	fa01 f303 	lsl.w	r3, r1, r3
 8000434:	43db      	mvns	r3, r3
 8000436:	4619      	mov	r1, r3
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	400a      	ands	r2, r1
 800043e:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	6819      	ldr	r1, [r3, #0]
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	697a      	ldr	r2, [r7, #20]
 800044c:	430a      	orrs	r2, r1
 800044e:	601a      	str	r2, [r3, #0]
		temp = 0;
 8000450:	2300      	movs	r3, #0
 8000452:	617b      	str	r3, [r7, #20]
 8000454:	e0c1      	b.n	80005da <GPIO_Init+0x1ea>
	}
	else{
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT){
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	795b      	ldrb	r3, [r3, #5]
 800045a:	2b04      	cmp	r3, #4
 800045c:	d117      	bne.n	800048e <GPIO_Init+0x9e>
			//1. configure falling edge reg
			EXTI->FTSR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800045e:	4b47      	ldr	r3, [pc, #284]	@ (800057c <GPIO_Init+0x18c>)
 8000460:	68db      	ldr	r3, [r3, #12]
 8000462:	687a      	ldr	r2, [r7, #4]
 8000464:	7912      	ldrb	r2, [r2, #4]
 8000466:	4611      	mov	r1, r2
 8000468:	2201      	movs	r2, #1
 800046a:	408a      	lsls	r2, r1
 800046c:	4611      	mov	r1, r2
 800046e:	4a43      	ldr	r2, [pc, #268]	@ (800057c <GPIO_Init+0x18c>)
 8000470:	430b      	orrs	r3, r1
 8000472:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR &= ~(1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000474:	4b41      	ldr	r3, [pc, #260]	@ (800057c <GPIO_Init+0x18c>)
 8000476:	689b      	ldr	r3, [r3, #8]
 8000478:	687a      	ldr	r2, [r7, #4]
 800047a:	7912      	ldrb	r2, [r2, #4]
 800047c:	4611      	mov	r1, r2
 800047e:	2201      	movs	r2, #1
 8000480:	408a      	lsls	r2, r1
 8000482:	43d2      	mvns	r2, r2
 8000484:	4611      	mov	r1, r2
 8000486:	4a3d      	ldr	r2, [pc, #244]	@ (800057c <GPIO_Init+0x18c>)
 8000488:	400b      	ands	r3, r1
 800048a:	6093      	str	r3, [r2, #8]
 800048c:	e035      	b.n	80004fa <GPIO_Init+0x10a>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT){
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	795b      	ldrb	r3, [r3, #5]
 8000492:	2b05      	cmp	r3, #5
 8000494:	d117      	bne.n	80004c6 <GPIO_Init+0xd6>
			EXTI->FTSR &= ~(1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000496:	4b39      	ldr	r3, [pc, #228]	@ (800057c <GPIO_Init+0x18c>)
 8000498:	68db      	ldr	r3, [r3, #12]
 800049a:	687a      	ldr	r2, [r7, #4]
 800049c:	7912      	ldrb	r2, [r2, #4]
 800049e:	4611      	mov	r1, r2
 80004a0:	2201      	movs	r2, #1
 80004a2:	408a      	lsls	r2, r1
 80004a4:	43d2      	mvns	r2, r2
 80004a6:	4611      	mov	r1, r2
 80004a8:	4a34      	ldr	r2, [pc, #208]	@ (800057c <GPIO_Init+0x18c>)
 80004aa:	400b      	ands	r3, r1
 80004ac:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004ae:	4b33      	ldr	r3, [pc, #204]	@ (800057c <GPIO_Init+0x18c>)
 80004b0:	689b      	ldr	r3, [r3, #8]
 80004b2:	687a      	ldr	r2, [r7, #4]
 80004b4:	7912      	ldrb	r2, [r2, #4]
 80004b6:	4611      	mov	r1, r2
 80004b8:	2201      	movs	r2, #1
 80004ba:	408a      	lsls	r2, r1
 80004bc:	4611      	mov	r1, r2
 80004be:	4a2f      	ldr	r2, [pc, #188]	@ (800057c <GPIO_Init+0x18c>)
 80004c0:	430b      	orrs	r3, r1
 80004c2:	6093      	str	r3, [r2, #8]
 80004c4:	e019      	b.n	80004fa <GPIO_Init+0x10a>

		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT){
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	795b      	ldrb	r3, [r3, #5]
 80004ca:	2b06      	cmp	r3, #6
 80004cc:	d115      	bne.n	80004fa <GPIO_Init+0x10a>
			EXTI->FTSR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004ce:	4b2b      	ldr	r3, [pc, #172]	@ (800057c <GPIO_Init+0x18c>)
 80004d0:	68db      	ldr	r3, [r3, #12]
 80004d2:	687a      	ldr	r2, [r7, #4]
 80004d4:	7912      	ldrb	r2, [r2, #4]
 80004d6:	4611      	mov	r1, r2
 80004d8:	2201      	movs	r2, #1
 80004da:	408a      	lsls	r2, r1
 80004dc:	4611      	mov	r1, r2
 80004de:	4a27      	ldr	r2, [pc, #156]	@ (800057c <GPIO_Init+0x18c>)
 80004e0:	430b      	orrs	r3, r1
 80004e2:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004e4:	4b25      	ldr	r3, [pc, #148]	@ (800057c <GPIO_Init+0x18c>)
 80004e6:	689b      	ldr	r3, [r3, #8]
 80004e8:	687a      	ldr	r2, [r7, #4]
 80004ea:	7912      	ldrb	r2, [r2, #4]
 80004ec:	4611      	mov	r1, r2
 80004ee:	2201      	movs	r2, #1
 80004f0:	408a      	lsls	r2, r1
 80004f2:	4611      	mov	r1, r2
 80004f4:	4a21      	ldr	r2, [pc, #132]	@ (800057c <GPIO_Init+0x18c>)
 80004f6:	430b      	orrs	r3, r1
 80004f8:	6093      	str	r3, [r2, #8]

		}
		//Configure GPIO port slection in SYSCFG
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	791b      	ldrb	r3, [r3, #4]
 80004fe:	089b      	lsrs	r3, r3, #2
 8000500:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	791b      	ldrb	r3, [r3, #4]
 8000506:	f003 0303 	and.w	r3, r3, #3
 800050a:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	4a1b      	ldr	r2, [pc, #108]	@ (8000580 <GPIO_Init+0x190>)
 8000512:	4293      	cmp	r3, r2
 8000514:	d044      	beq.n	80005a0 <GPIO_Init+0x1b0>
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	4a1a      	ldr	r2, [pc, #104]	@ (8000584 <GPIO_Init+0x194>)
 800051c:	4293      	cmp	r3, r2
 800051e:	d02b      	beq.n	8000578 <GPIO_Init+0x188>
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	4a18      	ldr	r2, [pc, #96]	@ (8000588 <GPIO_Init+0x198>)
 8000526:	4293      	cmp	r3, r2
 8000528:	d024      	beq.n	8000574 <GPIO_Init+0x184>
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	4a17      	ldr	r2, [pc, #92]	@ (800058c <GPIO_Init+0x19c>)
 8000530:	4293      	cmp	r3, r2
 8000532:	d01d      	beq.n	8000570 <GPIO_Init+0x180>
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	4a15      	ldr	r2, [pc, #84]	@ (8000590 <GPIO_Init+0x1a0>)
 800053a:	4293      	cmp	r3, r2
 800053c:	d016      	beq.n	800056c <GPIO_Init+0x17c>
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	4a14      	ldr	r2, [pc, #80]	@ (8000594 <GPIO_Init+0x1a4>)
 8000544:	4293      	cmp	r3, r2
 8000546:	d00f      	beq.n	8000568 <GPIO_Init+0x178>
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	4a12      	ldr	r2, [pc, #72]	@ (8000598 <GPIO_Init+0x1a8>)
 800054e:	4293      	cmp	r3, r2
 8000550:	d008      	beq.n	8000564 <GPIO_Init+0x174>
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	4a11      	ldr	r2, [pc, #68]	@ (800059c <GPIO_Init+0x1ac>)
 8000558:	4293      	cmp	r3, r2
 800055a:	d101      	bne.n	8000560 <GPIO_Init+0x170>
 800055c:	2307      	movs	r3, #7
 800055e:	e020      	b.n	80005a2 <GPIO_Init+0x1b2>
 8000560:	2300      	movs	r3, #0
 8000562:	e01e      	b.n	80005a2 <GPIO_Init+0x1b2>
 8000564:	2306      	movs	r3, #6
 8000566:	e01c      	b.n	80005a2 <GPIO_Init+0x1b2>
 8000568:	2305      	movs	r3, #5
 800056a:	e01a      	b.n	80005a2 <GPIO_Init+0x1b2>
 800056c:	2304      	movs	r3, #4
 800056e:	e018      	b.n	80005a2 <GPIO_Init+0x1b2>
 8000570:	2303      	movs	r3, #3
 8000572:	e016      	b.n	80005a2 <GPIO_Init+0x1b2>
 8000574:	2302      	movs	r3, #2
 8000576:	e014      	b.n	80005a2 <GPIO_Init+0x1b2>
 8000578:	2301      	movs	r3, #1
 800057a:	e012      	b.n	80005a2 <GPIO_Init+0x1b2>
 800057c:	40013c00 	.word	0x40013c00
 8000580:	40020000 	.word	0x40020000
 8000584:	40020400 	.word	0x40020400
 8000588:	40020800 	.word	0x40020800
 800058c:	40020c00 	.word	0x40020c00
 8000590:	40021000 	.word	0x40021000
 8000594:	40021400 	.word	0x40021400
 8000598:	40021800 	.word	0x40021800
 800059c:	40021c00 	.word	0x40021c00
 80005a0:	2300      	movs	r3, #0
 80005a2:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 80005a4:	4b5b      	ldr	r3, [pc, #364]	@ (8000714 <GPIO_Init+0x324>)
 80005a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005a8:	4a5a      	ldr	r2, [pc, #360]	@ (8000714 <GPIO_Init+0x324>)
 80005aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005ae:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] = portcode<<(temp2*4);
 80005b0:	7c7a      	ldrb	r2, [r7, #17]
 80005b2:	7cbb      	ldrb	r3, [r7, #18]
 80005b4:	009b      	lsls	r3, r3, #2
 80005b6:	fa02 f103 	lsl.w	r1, r2, r3
 80005ba:	4a57      	ldr	r2, [pc, #348]	@ (8000718 <GPIO_Init+0x328>)
 80005bc:	7cfb      	ldrb	r3, [r7, #19]
 80005be:	3302      	adds	r3, #2
 80005c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		//enable interrupt delievery in IMR
		EXTI->IMR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005c4:	4b55      	ldr	r3, [pc, #340]	@ (800071c <GPIO_Init+0x32c>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	687a      	ldr	r2, [r7, #4]
 80005ca:	7912      	ldrb	r2, [r2, #4]
 80005cc:	4611      	mov	r1, r2
 80005ce:	2201      	movs	r2, #1
 80005d0:	408a      	lsls	r2, r1
 80005d2:	4611      	mov	r1, r2
 80005d4:	4a51      	ldr	r2, [pc, #324]	@ (800071c <GPIO_Init+0x32c>)
 80005d6:	430b      	orrs	r3, r1
 80005d8:	6013      	str	r3, [r2, #0]
	}

		//2 configure the speed of GPIO pin
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	799b      	ldrb	r3, [r3, #6]
 80005de:	461a      	mov	r2, r3
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	791b      	ldrb	r3, [r3, #4]
 80005e4:	005b      	lsls	r3, r3, #1
 80005e6:	fa02 f303 	lsl.w	r3, r2, r3
 80005ea:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3<<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	689a      	ldr	r2, [r3, #8]
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	791b      	ldrb	r3, [r3, #4]
 80005f6:	005b      	lsls	r3, r3, #1
 80005f8:	2103      	movs	r1, #3
 80005fa:	fa01 f303 	lsl.w	r3, r1, r3
 80005fe:	43db      	mvns	r3, r3
 8000600:	4619      	mov	r1, r3
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	400a      	ands	r2, r1
 8000608:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	6899      	ldr	r1, [r3, #8]
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	697a      	ldr	r2, [r7, #20]
 8000616:	430a      	orrs	r2, r1
 8000618:	609a      	str	r2, [r3, #8]
	temp = 0;
 800061a:	2300      	movs	r3, #0
 800061c:	617b      	str	r3, [r7, #20]

		//3 configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	79db      	ldrb	r3, [r3, #7]
 8000622:	461a      	mov	r2, r3
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	791b      	ldrb	r3, [r3, #4]
 8000628:	005b      	lsls	r3, r3, #1
 800062a:	fa02 f303 	lsl.w	r3, r2, r3
 800062e:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3<<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	68da      	ldr	r2, [r3, #12]
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	791b      	ldrb	r3, [r3, #4]
 800063a:	005b      	lsls	r3, r3, #1
 800063c:	2103      	movs	r1, #3
 800063e:	fa01 f303 	lsl.w	r3, r1, r3
 8000642:	43db      	mvns	r3, r3
 8000644:	4619      	mov	r1, r3
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	400a      	ands	r2, r1
 800064c:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	68d9      	ldr	r1, [r3, #12]
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	697a      	ldr	r2, [r7, #20]
 800065a:	430a      	orrs	r2, r1
 800065c:	60da      	str	r2, [r3, #12]
	temp = 0;
 800065e:	2300      	movs	r3, #0
 8000660:	617b      	str	r3, [r7, #20]
		//4 configure the output type
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	7a1b      	ldrb	r3, [r3, #8]
 8000666:	461a      	mov	r2, r3
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	791b      	ldrb	r3, [r3, #4]
 800066c:	fa02 f303 	lsl.w	r3, r2, r3
 8000670:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1<<(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	685a      	ldr	r2, [r3, #4]
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	791b      	ldrb	r3, [r3, #4]
 800067c:	4619      	mov	r1, r3
 800067e:	2301      	movs	r3, #1
 8000680:	408b      	lsls	r3, r1
 8000682:	43db      	mvns	r3, r3
 8000684:	4619      	mov	r1, r3
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	400a      	ands	r2, r1
 800068c:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	6859      	ldr	r1, [r3, #4]
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	697a      	ldr	r2, [r7, #20]
 800069a:	430a      	orrs	r2, r1
 800069c:	605a      	str	r2, [r3, #4]
		//5 configure the alternate functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	795b      	ldrb	r3, [r3, #5]
 80006a2:	2b02      	cmp	r3, #2
 80006a4:	d131      	bne.n	800070a <GPIO_Init+0x31a>
		uint8_t temp1 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)/8;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	791b      	ldrb	r3, [r3, #4]
 80006aa:	08db      	lsrs	r3, r3, #3
 80006ac:	743b      	strb	r3, [r7, #16]
		uint8_t temp2 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)%8;
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	791b      	ldrb	r3, [r3, #4]
 80006b2:	f003 0307 	and.w	r3, r3, #7
 80006b6:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~((0xF << (4 * temp2)));
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	7c3a      	ldrb	r2, [r7, #16]
 80006be:	3208      	adds	r2, #8
 80006c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80006c4:	7bfb      	ldrb	r3, [r7, #15]
 80006c6:	009b      	lsls	r3, r3, #2
 80006c8:	220f      	movs	r2, #15
 80006ca:	fa02 f303 	lsl.w	r3, r2, r3
 80006ce:	43db      	mvns	r3, r3
 80006d0:	4618      	mov	r0, r3
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	7c3a      	ldrb	r2, [r7, #16]
 80006d8:	4001      	ands	r1, r0
 80006da:	3208      	adds	r2, #8
 80006dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	7c3a      	ldrb	r2, [r7, #16]
 80006e6:	3208      	adds	r2, #8
 80006e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	7a5b      	ldrb	r3, [r3, #9]
 80006f0:	461a      	mov	r2, r3
 80006f2:	7bfb      	ldrb	r3, [r7, #15]
 80006f4:	009b      	lsls	r3, r3, #2
 80006f6:	fa02 f303 	lsl.w	r3, r2, r3
 80006fa:	4618      	mov	r0, r3
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	7c3a      	ldrb	r2, [r7, #16]
 8000702:	4301      	orrs	r1, r0
 8000704:	3208      	adds	r2, #8
 8000706:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 800070a:	bf00      	nop
 800070c:	3718      	adds	r7, #24
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	40023800 	.word	0x40023800
 8000718:	40013800 	.word	0x40013800
 800071c:	40013c00 	.word	0x40013c00

08000720 <GPIO_PeriClockControl>:
	* @param  *pGPIOx : GPIO peripheral base address
	* @param  EnorDi  : ENABLE(1) or DISABLE(0) macros
	* @param
	* @return None
	*/
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi){
 8000720:	b480      	push	{r7}
 8000722:	b083      	sub	sp, #12
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
 8000728:	460b      	mov	r3, r1
 800072a:	70fb      	strb	r3, [r7, #3]
	if(EnorDi== ENABLE){
 800072c:	78fb      	ldrb	r3, [r7, #3]
 800072e:	2b01      	cmp	r3, #1
 8000730:	d162      	bne.n	80007f8 <GPIO_PeriClockControl+0xd8>
		if(pGPIOx == GPIOA){
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	4a64      	ldr	r2, [pc, #400]	@ (80008c8 <GPIO_PeriClockControl+0x1a8>)
 8000736:	4293      	cmp	r3, r2
 8000738:	d106      	bne.n	8000748 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 800073a:	4b64      	ldr	r3, [pc, #400]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073e:	4a63      	ldr	r2, [pc, #396]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 8000740:	f043 0301 	orr.w	r3, r3, #1
 8000744:	6313      	str	r3, [r2, #48]	@ 0x30
		else if (pGPIOx == GPIOI){
			GPIOI_PCLK_DI();
		}
	}

}
 8000746:	e0b9      	b.n	80008bc <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOB){
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	4a61      	ldr	r2, [pc, #388]	@ (80008d0 <GPIO_PeriClockControl+0x1b0>)
 800074c:	4293      	cmp	r3, r2
 800074e:	d106      	bne.n	800075e <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000750:	4b5e      	ldr	r3, [pc, #376]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 8000752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000754:	4a5d      	ldr	r2, [pc, #372]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 8000756:	f043 0302 	orr.w	r3, r3, #2
 800075a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800075c:	e0ae      	b.n	80008bc <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOC){
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	4a5c      	ldr	r2, [pc, #368]	@ (80008d4 <GPIO_PeriClockControl+0x1b4>)
 8000762:	4293      	cmp	r3, r2
 8000764:	d106      	bne.n	8000774 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8000766:	4b59      	ldr	r3, [pc, #356]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076a:	4a58      	ldr	r2, [pc, #352]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 800076c:	f043 0304 	orr.w	r3, r3, #4
 8000770:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000772:	e0a3      	b.n	80008bc <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOD){
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	4a58      	ldr	r2, [pc, #352]	@ (80008d8 <GPIO_PeriClockControl+0x1b8>)
 8000778:	4293      	cmp	r3, r2
 800077a:	d106      	bne.n	800078a <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 800077c:	4b53      	ldr	r3, [pc, #332]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 800077e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000780:	4a52      	ldr	r2, [pc, #328]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 8000782:	f043 0308 	orr.w	r3, r3, #8
 8000786:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000788:	e098      	b.n	80008bc <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOE){
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	4a53      	ldr	r2, [pc, #332]	@ (80008dc <GPIO_PeriClockControl+0x1bc>)
 800078e:	4293      	cmp	r3, r2
 8000790:	d106      	bne.n	80007a0 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000792:	4b4e      	ldr	r3, [pc, #312]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000796:	4a4d      	ldr	r2, [pc, #308]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 8000798:	f043 0310 	orr.w	r3, r3, #16
 800079c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800079e:	e08d      	b.n	80008bc <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOF){
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	4a4f      	ldr	r2, [pc, #316]	@ (80008e0 <GPIO_PeriClockControl+0x1c0>)
 80007a4:	4293      	cmp	r3, r2
 80007a6:	d106      	bne.n	80007b6 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 80007a8:	4b48      	ldr	r3, [pc, #288]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 80007aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ac:	4a47      	ldr	r2, [pc, #284]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 80007ae:	f043 0320 	orr.w	r3, r3, #32
 80007b2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007b4:	e082      	b.n	80008bc <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOG){
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	4a4a      	ldr	r2, [pc, #296]	@ (80008e4 <GPIO_PeriClockControl+0x1c4>)
 80007ba:	4293      	cmp	r3, r2
 80007bc:	d106      	bne.n	80007cc <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80007be:	4b43      	ldr	r3, [pc, #268]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c2:	4a42      	ldr	r2, [pc, #264]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 80007c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80007c8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007ca:	e077      	b.n	80008bc <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOH){
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	4a46      	ldr	r2, [pc, #280]	@ (80008e8 <GPIO_PeriClockControl+0x1c8>)
 80007d0:	4293      	cmp	r3, r2
 80007d2:	d106      	bne.n	80007e2 <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 80007d4:	4b3d      	ldr	r3, [pc, #244]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 80007d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d8:	4a3c      	ldr	r2, [pc, #240]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 80007da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007de:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007e0:	e06c      	b.n	80008bc <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOI){
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	4a41      	ldr	r2, [pc, #260]	@ (80008ec <GPIO_PeriClockControl+0x1cc>)
 80007e6:	4293      	cmp	r3, r2
 80007e8:	d168      	bne.n	80008bc <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 80007ea:	4b38      	ldr	r3, [pc, #224]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ee:	4a37      	ldr	r2, [pc, #220]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 80007f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80007f4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007f6:	e061      	b.n	80008bc <GPIO_PeriClockControl+0x19c>
		if(pGPIOx == GPIOA){
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	4a33      	ldr	r2, [pc, #204]	@ (80008c8 <GPIO_PeriClockControl+0x1a8>)
 80007fc:	4293      	cmp	r3, r2
 80007fe:	d106      	bne.n	800080e <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI();
 8000800:	4b32      	ldr	r3, [pc, #200]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 8000802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000804:	4a31      	ldr	r2, [pc, #196]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 8000806:	f023 0301 	bic.w	r3, r3, #1
 800080a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800080c:	e056      	b.n	80008bc <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOB){
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	4a2f      	ldr	r2, [pc, #188]	@ (80008d0 <GPIO_PeriClockControl+0x1b0>)
 8000812:	4293      	cmp	r3, r2
 8000814:	d106      	bne.n	8000824 <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 8000816:	4b2d      	ldr	r3, [pc, #180]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	4a2c      	ldr	r2, [pc, #176]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 800081c:	f023 0302 	bic.w	r3, r3, #2
 8000820:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000822:	e04b      	b.n	80008bc <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOC){
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	4a2b      	ldr	r2, [pc, #172]	@ (80008d4 <GPIO_PeriClockControl+0x1b4>)
 8000828:	4293      	cmp	r3, r2
 800082a:	d106      	bne.n	800083a <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 800082c:	4b27      	ldr	r3, [pc, #156]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 800082e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000830:	4a26      	ldr	r2, [pc, #152]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 8000832:	f023 0304 	bic.w	r3, r3, #4
 8000836:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000838:	e040      	b.n	80008bc <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOD){
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	4a26      	ldr	r2, [pc, #152]	@ (80008d8 <GPIO_PeriClockControl+0x1b8>)
 800083e:	4293      	cmp	r3, r2
 8000840:	d106      	bne.n	8000850 <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 8000842:	4b22      	ldr	r3, [pc, #136]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000846:	4a21      	ldr	r2, [pc, #132]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 8000848:	f023 0308 	bic.w	r3, r3, #8
 800084c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800084e:	e035      	b.n	80008bc <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOE){
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	4a22      	ldr	r2, [pc, #136]	@ (80008dc <GPIO_PeriClockControl+0x1bc>)
 8000854:	4293      	cmp	r3, r2
 8000856:	d106      	bne.n	8000866 <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 8000858:	4b1c      	ldr	r3, [pc, #112]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 800085a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085c:	4a1b      	ldr	r2, [pc, #108]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 800085e:	f023 0310 	bic.w	r3, r3, #16
 8000862:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000864:	e02a      	b.n	80008bc <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOF){
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	4a1d      	ldr	r2, [pc, #116]	@ (80008e0 <GPIO_PeriClockControl+0x1c0>)
 800086a:	4293      	cmp	r3, r2
 800086c:	d106      	bne.n	800087c <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 800086e:	4b17      	ldr	r3, [pc, #92]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000872:	4a16      	ldr	r2, [pc, #88]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 8000874:	f023 0320 	bic.w	r3, r3, #32
 8000878:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800087a:	e01f      	b.n	80008bc <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOG){
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	4a19      	ldr	r2, [pc, #100]	@ (80008e4 <GPIO_PeriClockControl+0x1c4>)
 8000880:	4293      	cmp	r3, r2
 8000882:	d106      	bne.n	8000892 <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 8000884:	4b11      	ldr	r3, [pc, #68]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 8000886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000888:	4a10      	ldr	r2, [pc, #64]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 800088a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800088e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000890:	e014      	b.n	80008bc <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOH){
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	4a14      	ldr	r2, [pc, #80]	@ (80008e8 <GPIO_PeriClockControl+0x1c8>)
 8000896:	4293      	cmp	r3, r2
 8000898:	d106      	bne.n	80008a8 <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 800089a:	4b0c      	ldr	r3, [pc, #48]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089e:	4a0b      	ldr	r2, [pc, #44]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 80008a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80008a4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80008a6:	e009      	b.n	80008bc <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOI){
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	4a10      	ldr	r2, [pc, #64]	@ (80008ec <GPIO_PeriClockControl+0x1cc>)
 80008ac:	4293      	cmp	r3, r2
 80008ae:	d105      	bne.n	80008bc <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DI();
 80008b0:	4b06      	ldr	r3, [pc, #24]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 80008b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b4:	4a05      	ldr	r2, [pc, #20]	@ (80008cc <GPIO_PeriClockControl+0x1ac>)
 80008b6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80008ba:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80008bc:	bf00      	nop
 80008be:	370c      	adds	r7, #12
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bc80      	pop	{r7}
 80008c4:	4770      	bx	lr
 80008c6:	bf00      	nop
 80008c8:	40020000 	.word	0x40020000
 80008cc:	40023800 	.word	0x40023800
 80008d0:	40020400 	.word	0x40020400
 80008d4:	40020800 	.word	0x40020800
 80008d8:	40020c00 	.word	0x40020c00
 80008dc:	40021000 	.word	0x40021000
 80008e0:	40021400 	.word	0x40021400
 80008e4:	40021800 	.word	0x40021800
 80008e8:	40021c00 	.word	0x40021c00
 80008ec:	40022000 	.word	0x40022000

080008f0 <GPIO_ReadFromInputPin>:
	* @param  *pGPIOx : GPIO peripheral base address
	* @param  PinNum  : pin number that you want to read from
	* @param
	* @return : uint8_t data from GPIO pin (0 if low, 1 if high)
	*/
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNum){
 80008f0:	b480      	push	{r7}
 80008f2:	b085      	sub	sp, #20
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	460b      	mov	r3, r1
 80008fa:	70fb      	strb	r3, [r7, #3]
	uint8_t value;
	value = (uint8_t)((pGPIOx->IDR >> PinNum) & 0x00000001);
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	691a      	ldr	r2, [r3, #16]
 8000900:	78fb      	ldrb	r3, [r7, #3]
 8000902:	fa22 f303 	lsr.w	r3, r2, r3
 8000906:	b2db      	uxtb	r3, r3
 8000908:	f003 0301 	and.w	r3, r3, #1
 800090c:	73fb      	strb	r3, [r7, #15]
	return value;
 800090e:	7bfb      	ldrb	r3, [r7, #15]

}
 8000910:	4618      	mov	r0, r3
 8000912:	3714      	adds	r7, #20
 8000914:	46bd      	mov	sp, r7
 8000916:	bc80      	pop	{r7}
 8000918:	4770      	bx	lr
	...

0800091c <SPI_PeriClockControl>:
	* @param  *pSPIx : pointer to the SPI base address
	* @param  EnorDi : takes either ENABLE(1) or DISABLE(0)to enable or disable clock
	* @param
	* @return None
	*/
void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi){
 800091c:	b480      	push	{r7}
 800091e:	b083      	sub	sp, #12
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
 8000924:	460b      	mov	r3, r1
 8000926:	70fb      	strb	r3, [r7, #3]
	if(EnorDi== ENABLE){
 8000928:	78fb      	ldrb	r3, [r7, #3]
 800092a:	2b01      	cmp	r3, #1
 800092c:	d120      	bne.n	8000970 <SPI_PeriClockControl+0x54>
			if(pSPIx == SPI1){
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	4a22      	ldr	r2, [pc, #136]	@ (80009bc <SPI_PeriClockControl+0xa0>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d106      	bne.n	8000944 <SPI_PeriClockControl+0x28>
				SPI1_PCLK_EN();
 8000936:	4b22      	ldr	r3, [pc, #136]	@ (80009c0 <SPI_PeriClockControl+0xa4>)
 8000938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800093a:	4a21      	ldr	r2, [pc, #132]	@ (80009c0 <SPI_PeriClockControl+0xa4>)
 800093c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000940:	6453      	str	r3, [r2, #68]	@ 0x44
						else if (pSPIx == SPI3){
							SPI3_PCLK_DI();
						}
		}

}
 8000942:	e035      	b.n	80009b0 <SPI_PeriClockControl+0x94>
			else if(pSPIx == SPI2){
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	4a1f      	ldr	r2, [pc, #124]	@ (80009c4 <SPI_PeriClockControl+0xa8>)
 8000948:	4293      	cmp	r3, r2
 800094a:	d106      	bne.n	800095a <SPI_PeriClockControl+0x3e>
				SPI2_PCLK_EN();
 800094c:	4b1c      	ldr	r3, [pc, #112]	@ (80009c0 <SPI_PeriClockControl+0xa4>)
 800094e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000950:	4a1b      	ldr	r2, [pc, #108]	@ (80009c0 <SPI_PeriClockControl+0xa4>)
 8000952:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000956:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000958:	e02a      	b.n	80009b0 <SPI_PeriClockControl+0x94>
			else if (pSPIx == SPI3){
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	4a1a      	ldr	r2, [pc, #104]	@ (80009c8 <SPI_PeriClockControl+0xac>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d126      	bne.n	80009b0 <SPI_PeriClockControl+0x94>
				SPI3_PCLK_EN();
 8000962:	4b17      	ldr	r3, [pc, #92]	@ (80009c0 <SPI_PeriClockControl+0xa4>)
 8000964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000966:	4a16      	ldr	r2, [pc, #88]	@ (80009c0 <SPI_PeriClockControl+0xa4>)
 8000968:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800096c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800096e:	e01f      	b.n	80009b0 <SPI_PeriClockControl+0x94>
			if(pSPIx == SPI1){
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	4a12      	ldr	r2, [pc, #72]	@ (80009bc <SPI_PeriClockControl+0xa0>)
 8000974:	4293      	cmp	r3, r2
 8000976:	d106      	bne.n	8000986 <SPI_PeriClockControl+0x6a>
							SPI1_PCLK_DI();
 8000978:	4b11      	ldr	r3, [pc, #68]	@ (80009c0 <SPI_PeriClockControl+0xa4>)
 800097a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800097c:	4a10      	ldr	r2, [pc, #64]	@ (80009c0 <SPI_PeriClockControl+0xa4>)
 800097e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000982:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000984:	e014      	b.n	80009b0 <SPI_PeriClockControl+0x94>
					else if(pSPIx == SPI2){
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	4a0e      	ldr	r2, [pc, #56]	@ (80009c4 <SPI_PeriClockControl+0xa8>)
 800098a:	4293      	cmp	r3, r2
 800098c:	d106      	bne.n	800099c <SPI_PeriClockControl+0x80>
							SPI2_PCLK_DI();
 800098e:	4b0c      	ldr	r3, [pc, #48]	@ (80009c0 <SPI_PeriClockControl+0xa4>)
 8000990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000992:	4a0b      	ldr	r2, [pc, #44]	@ (80009c0 <SPI_PeriClockControl+0xa4>)
 8000994:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000998:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800099a:	e009      	b.n	80009b0 <SPI_PeriClockControl+0x94>
						else if (pSPIx == SPI3){
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	4a0a      	ldr	r2, [pc, #40]	@ (80009c8 <SPI_PeriClockControl+0xac>)
 80009a0:	4293      	cmp	r3, r2
 80009a2:	d105      	bne.n	80009b0 <SPI_PeriClockControl+0x94>
							SPI3_PCLK_DI();
 80009a4:	4b06      	ldr	r3, [pc, #24]	@ (80009c0 <SPI_PeriClockControl+0xa4>)
 80009a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009a8:	4a05      	ldr	r2, [pc, #20]	@ (80009c0 <SPI_PeriClockControl+0xa4>)
 80009aa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80009ae:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80009b0:	bf00      	nop
 80009b2:	370c      	adds	r7, #12
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bc80      	pop	{r7}
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop
 80009bc:	40013000 	.word	0x40013000
 80009c0:	40023800 	.word	0x40023800
 80009c4:	40003800 	.word	0x40003800
 80009c8:	40003c00 	.word	0x40003c00

080009cc <SPI_Init>:
	* @param  *pSPIHandle : pointer to the GPIO handle struct
	* @param
	* @param
	* @return None
	*/
void SPI_Init(SPI_Handle_t *pSPIHandle){
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b084      	sub	sp, #16
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
	//enable SPI clock
	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	2101      	movs	r1, #1
 80009da:	4618      	mov	r0, r3
 80009dc:	f7ff ff9e 	bl	800091c <SPI_PeriClockControl>
	//configure SPI_CR1 reg
	uint32_t temp = 0;
 80009e0:	2300      	movs	r3, #0
 80009e2:	60fb      	str	r3, [r7, #12]
	//1. configure device mode
	temp |= pSPIHandle->SPIConfig.SPI_DeviceMode <<SPI_CR1_MSTR;
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	791b      	ldrb	r3, [r3, #4]
 80009e8:	009b      	lsls	r3, r3, #2
 80009ea:	68fa      	ldr	r2, [r7, #12]
 80009ec:	4313      	orrs	r3, r2
 80009ee:	60fb      	str	r3, [r7, #12]
	//2. configure bus config
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD){
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	795b      	ldrb	r3, [r3, #5]
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d104      	bne.n	8000a02 <SPI_Init+0x36>
		//bidi mode should be cleared
		temp &= ~(1<<SPI_CR1_BIDIMODE);
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80009fe:	60fb      	str	r3, [r7, #12]
 8000a00:	e014      	b.n	8000a2c <SPI_Init+0x60>
	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD){
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	795b      	ldrb	r3, [r3, #5]
 8000a06:	2b02      	cmp	r3, #2
 8000a08:	d104      	bne.n	8000a14 <SPI_Init+0x48>
		//bidi mode should be set
		temp |= (1<<SPI_CR1_BIDIMODE);
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a10:	60fb      	str	r3, [r7, #12]
 8000a12:	e00b      	b.n	8000a2c <SPI_Init+0x60>
	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY){
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	795b      	ldrb	r3, [r3, #5]
 8000a18:	2b03      	cmp	r3, #3
 8000a1a:	d107      	bne.n	8000a2c <SPI_Init+0x60>
		//BIDI mode should be cleared and Rx_only bit must be set
		temp &= ~(1<<SPI_CR1_BIDIMODE);
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000a22:	60fb      	str	r3, [r7, #12]
		temp |= (1<<SPI_CR1_RXONLY);
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a2a:	60fb      	str	r3, [r7, #12]
	}
	//configure clk speed
	temp |= pSPIHandle->SPIConfig.SPI_SclkSpeed <<SPI_CR1_BR;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	799b      	ldrb	r3, [r3, #6]
 8000a30:	00db      	lsls	r3, r3, #3
 8000a32:	68fa      	ldr	r2, [r7, #12]
 8000a34:	4313      	orrs	r3, r2
 8000a36:	60fb      	str	r3, [r7, #12]
	//configure DFF
	temp |= pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	79db      	ldrb	r3, [r3, #7]
 8000a3c:	02db      	lsls	r3, r3, #11
 8000a3e:	68fa      	ldr	r2, [r7, #12]
 8000a40:	4313      	orrs	r3, r2
 8000a42:	60fb      	str	r3, [r7, #12]
	//configure CPOl
	temp |= pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	7a1b      	ldrb	r3, [r3, #8]
 8000a48:	005b      	lsls	r3, r3, #1
 8000a4a:	68fa      	ldr	r2, [r7, #12]
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	60fb      	str	r3, [r7, #12]
	//config CPHA
	temp |= pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	7a5b      	ldrb	r3, [r3, #9]
 8000a54:	461a      	mov	r2, r3
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	60fb      	str	r3, [r7, #12]

	temp |= pSPIHandle->SPIConfig.SPI_SSM << SPI_CR1_SSM;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	7a9b      	ldrb	r3, [r3, #10]
 8000a60:	025b      	lsls	r3, r3, #9
 8000a62:	68fa      	ldr	r2, [r7, #12]
 8000a64:	4313      	orrs	r3, r2
 8000a66:	60fb      	str	r3, [r7, #12]


	pSPIHandle->pSPIx->CR1 = temp;
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	68fa      	ldr	r2, [r7, #12]
 8000a6e:	601a      	str	r2, [r3, #0]

}
 8000a70:	bf00      	nop
 8000a72:	3710      	adds	r7, #16
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}

08000a78 <SPI_GetFlagStatus>:

}
/*
 * gets the flag stat
 */
uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName){
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
 8000a80:	6039      	str	r1, [r7, #0]
	if(pSPIx->SR & FlagName){
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	689a      	ldr	r2, [r3, #8]
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	4013      	ands	r3, r2
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <SPI_GetFlagStatus+0x1a>
		return FLAG_SET;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	e000      	b.n	8000a94 <SPI_GetFlagStatus+0x1c>
	}
	else{
		return FLAG_RESET;
 8000a92:	2300      	movs	r3, #0
	}
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	370c      	adds	r7, #12
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bc80      	pop	{r7}
 8000a9c:	4770      	bx	lr

08000a9e <SPI_SendData>:
	* @param  *pSPIx : pointer to the SPI base address
	* @param  *pTxBuffer : pointer to the Tx buffer where data is held
	* @param  Len : length of data
	* @return None
	*/
void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t Len){
 8000a9e:	b580      	push	{r7, lr}
 8000aa0:	b084      	sub	sp, #16
 8000aa2:	af00      	add	r7, sp, #0
 8000aa4:	60f8      	str	r0, [r7, #12]
 8000aa6:	60b9      	str	r1, [r7, #8]
 8000aa8:	607a      	str	r2, [r7, #4]
	while(Len>0){
 8000aaa:	e027      	b.n	8000afc <SPI_SendData+0x5e>
		while(SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == RESET);//blocking and polling
 8000aac:	bf00      	nop
 8000aae:	2102      	movs	r1, #2
 8000ab0:	68f8      	ldr	r0, [r7, #12]
 8000ab2:	f7ff ffe1 	bl	8000a78 <SPI_GetFlagStatus>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d0f8      	beq.n	8000aae <SPI_SendData+0x10>
		if(pSPIx->CR1 & (1<<SPI_CR1_DFF)){
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d00e      	beq.n	8000ae6 <SPI_SendData+0x48>
			pSPIx->DR = *((uint16_t*)pTxBuffer);
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	881b      	ldrh	r3, [r3, #0]
 8000acc:	461a      	mov	r2, r3
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	60da      	str	r2, [r3, #12]
			Len--;
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	3b01      	subs	r3, #1
 8000ad6:	607b      	str	r3, [r7, #4]
			Len--;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	3b01      	subs	r3, #1
 8000adc:	607b      	str	r3, [r7, #4]
			(uint16_t*)pTxBuffer++;
 8000ade:	68bb      	ldr	r3, [r7, #8]
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	60bb      	str	r3, [r7, #8]
 8000ae4:	e00a      	b.n	8000afc <SPI_SendData+0x5e>
		}
		else {
			pSPIx->DR = *pTxBuffer;
 8000ae6:	68bb      	ldr	r3, [r7, #8]
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	461a      	mov	r2, r3
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	60da      	str	r2, [r3, #12]
			Len--;
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	3b01      	subs	r3, #1
 8000af4:	607b      	str	r3, [r7, #4]
			pTxBuffer++;
 8000af6:	68bb      	ldr	r3, [r7, #8]
 8000af8:	3301      	adds	r3, #1
 8000afa:	60bb      	str	r3, [r7, #8]
	while(Len>0){
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d1d4      	bne.n	8000aac <SPI_SendData+0xe>
		}
	}
}
 8000b02:	bf00      	nop
 8000b04:	bf00      	nop
 8000b06:	3710      	adds	r7, #16
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}

08000b0c <SPI_ReceiveData>:
	* @param  *pSPIx : pointer to the SPI base address
	* @param  *pRxBuffer : pointer to the Rx buffer where data is held
	* @param  Len : length of data
	* @return None
	*/
void SPI_ReceiveData(SPI_RegDef_t *pSPIx, uint8_t *pRxBuffer, uint32_t Len){
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	60f8      	str	r0, [r7, #12]
 8000b14:	60b9      	str	r1, [r7, #8]
 8000b16:	607a      	str	r2, [r7, #4]
	while(Len>0){
 8000b18:	e027      	b.n	8000b6a <SPI_ReceiveData+0x5e>
		while(SPI_GetFlagStatus(pSPIx, SPI_RXNE_FLAG) == (uint8_t)RESET);//blocking and polling
 8000b1a:	bf00      	nop
 8000b1c:	2101      	movs	r1, #1
 8000b1e:	68f8      	ldr	r0, [r7, #12]
 8000b20:	f7ff ffaa 	bl	8000a78 <SPI_GetFlagStatus>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d0f8      	beq.n	8000b1c <SPI_ReceiveData+0x10>
		if(pSPIx->CR1 & (1<<SPI_CR1_DFF)){
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d00e      	beq.n	8000b54 <SPI_ReceiveData+0x48>
			*((uint16_t*)pRxBuffer) = pSPIx->DR;
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	68db      	ldr	r3, [r3, #12]
 8000b3a:	b29a      	uxth	r2, r3
 8000b3c:	68bb      	ldr	r3, [r7, #8]
 8000b3e:	801a      	strh	r2, [r3, #0]
			Len--;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	3b01      	subs	r3, #1
 8000b44:	607b      	str	r3, [r7, #4]
			Len--;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	3b01      	subs	r3, #1
 8000b4a:	607b      	str	r3, [r7, #4]
			(uint16_t*)pRxBuffer++;
 8000b4c:	68bb      	ldr	r3, [r7, #8]
 8000b4e:	3301      	adds	r3, #1
 8000b50:	60bb      	str	r3, [r7, #8]
 8000b52:	e00a      	b.n	8000b6a <SPI_ReceiveData+0x5e>
		}
		else {
			*(pRxBuffer) = pSPIx->DR;
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	68db      	ldr	r3, [r3, #12]
 8000b58:	b2da      	uxtb	r2, r3
 8000b5a:	68bb      	ldr	r3, [r7, #8]
 8000b5c:	701a      	strb	r2, [r3, #0]
			Len--;
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	3b01      	subs	r3, #1
 8000b62:	607b      	str	r3, [r7, #4]
			pRxBuffer++;
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	3301      	adds	r3, #1
 8000b68:	60bb      	str	r3, [r7, #8]
	while(Len>0){
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d1d4      	bne.n	8000b1a <SPI_ReceiveData+0xe>
		}
	}
}
 8000b70:	bf00      	nop
 8000b72:	bf00      	nop
 8000b74:	3710      	adds	r7, #16
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}

08000b7a <SPI_PeripheralControl>:
 * @param  IRQPriority : prioity of the interrupt
 * @return None
 */
void SPI_IRQPriorityConfig(uint8_t IRQNum, uint32_t IRQPriority);

void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi){
 8000b7a:	b480      	push	{r7}
 8000b7c:	b083      	sub	sp, #12
 8000b7e:	af00      	add	r7, sp, #0
 8000b80:	6078      	str	r0, [r7, #4]
 8000b82:	460b      	mov	r3, r1
 8000b84:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE){
 8000b86:	78fb      	ldrb	r3, [r7, #3]
 8000b88:	2b01      	cmp	r3, #1
 8000b8a:	d106      	bne.n	8000b9a <SPI_PeripheralControl+0x20>
		pSPIx->CR1 |= (1<<SPI_CR1_SPE);
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	601a      	str	r2, [r3, #0]
	}
	else{
		pSPIx->CR1 &= ~(1<<SPI_CR1_SPE);
	}
}
 8000b98:	e005      	b.n	8000ba6 <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1<<SPI_CR1_SPE);
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	601a      	str	r2, [r3, #0]
}
 8000ba6:	bf00      	nop
 8000ba8:	370c      	adds	r7, #12
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bc80      	pop	{r7}
 8000bae:	4770      	bx	lr

08000bb0 <SPI_SSOEConfig>:
		}
		else{
			pSPIx->CR1 &= ~(1<<SPI_CR1_SSI);
		}
}
void SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t EnorDi){
 8000bb0:	b480      	push	{r7}
 8000bb2:	b083      	sub	sp, #12
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	460b      	mov	r3, r1
 8000bba:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE){
 8000bbc:	78fb      	ldrb	r3, [r7, #3]
 8000bbe:	2b01      	cmp	r3, #1
 8000bc0:	d106      	bne.n	8000bd0 <SPI_SSOEConfig+0x20>
		pSPIx->CR2 |= (1<<2);
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	685b      	ldr	r3, [r3, #4]
 8000bc6:	f043 0204 	orr.w	r2, r3, #4
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	605a      	str	r2, [r3, #4]
	}
	else{
		pSPIx->CR2 &= ~(1<<2);
	}
}
 8000bce:	e005      	b.n	8000bdc <SPI_SSOEConfig+0x2c>
		pSPIx->CR2 &= ~(1<<2);
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	685b      	ldr	r3, [r3, #4]
 8000bd4:	f023 0204 	bic.w	r2, r3, #4
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	605a      	str	r2, [r3, #4]
}
 8000bdc:	bf00      	nop
 8000bde:	370c      	adds	r7, #12
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bc80      	pop	{r7}
 8000be4:	4770      	bx	lr
	...

08000be8 <__libc_init_array>:
 8000be8:	b570      	push	{r4, r5, r6, lr}
 8000bea:	4d0d      	ldr	r5, [pc, #52]	@ (8000c20 <__libc_init_array+0x38>)
 8000bec:	4c0d      	ldr	r4, [pc, #52]	@ (8000c24 <__libc_init_array+0x3c>)
 8000bee:	1b64      	subs	r4, r4, r5
 8000bf0:	10a4      	asrs	r4, r4, #2
 8000bf2:	2600      	movs	r6, #0
 8000bf4:	42a6      	cmp	r6, r4
 8000bf6:	d109      	bne.n	8000c0c <__libc_init_array+0x24>
 8000bf8:	4d0b      	ldr	r5, [pc, #44]	@ (8000c28 <__libc_init_array+0x40>)
 8000bfa:	4c0c      	ldr	r4, [pc, #48]	@ (8000c2c <__libc_init_array+0x44>)
 8000bfc:	f000 f818 	bl	8000c30 <_init>
 8000c00:	1b64      	subs	r4, r4, r5
 8000c02:	10a4      	asrs	r4, r4, #2
 8000c04:	2600      	movs	r6, #0
 8000c06:	42a6      	cmp	r6, r4
 8000c08:	d105      	bne.n	8000c16 <__libc_init_array+0x2e>
 8000c0a:	bd70      	pop	{r4, r5, r6, pc}
 8000c0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000c10:	4798      	blx	r3
 8000c12:	3601      	adds	r6, #1
 8000c14:	e7ee      	b.n	8000bf4 <__libc_init_array+0xc>
 8000c16:	f855 3b04 	ldr.w	r3, [r5], #4
 8000c1a:	4798      	blx	r3
 8000c1c:	3601      	adds	r6, #1
 8000c1e:	e7f2      	b.n	8000c06 <__libc_init_array+0x1e>
 8000c20:	08000c48 	.word	0x08000c48
 8000c24:	08000c48 	.word	0x08000c48
 8000c28:	08000c48 	.word	0x08000c48
 8000c2c:	08000c4c 	.word	0x08000c4c

08000c30 <_init>:
 8000c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c32:	bf00      	nop
 8000c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c36:	bc08      	pop	{r3}
 8000c38:	469e      	mov	lr, r3
 8000c3a:	4770      	bx	lr

08000c3c <_fini>:
 8000c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c3e:	bf00      	nop
 8000c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c42:	bc08      	pop	{r3}
 8000c44:	469e      	mov	lr, r3
 8000c46:	4770      	bx	lr
