{"def_path":"[DisambiguatedDefPathData { data: Module(\"region\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 3 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","has_unsafe":false,"name":"<region::Region<T> as core::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"region\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 2 }, DisambiguatedDefPathData { data: ValueNs(\"eq\"), disambiguator: 0 }]","has_unsafe":false,"name":"<region::Region<T> as core::cmp::PartialEq>::eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"region\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 2 }, DisambiguatedDefPathData { data: ValueNs(\"ne\"), disambiguator: 0 }]","has_unsafe":false,"name":"<region::Region<T> as core::cmp::PartialEq>::ne"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"region\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"from\"), disambiguator: 0 }]","has_unsafe":true,"name":"<region::Region<T> as core::convert::From<(usize, usize)>>::from"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"region\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 1 }, DisambiguatedDefPathData { data: ValueNs(\"read_addr\"), disambiguator: 0 }]","has_unsafe":true,"name":"<region::Region<T>>::read_addr"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"region\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 1 }, DisambiguatedDefPathData { data: ValueNs(\"write_addr\"), disambiguator: 0 }]","has_unsafe":true,"name":"<region::Region<T>>::write_addr"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"region\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 1 }, DisambiguatedDefPathData { data: ValueNs(\"new\"), disambiguator: 0 }]","has_unsafe":true,"name":"<region::Region<T>>::new"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"region\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 1 }, DisambiguatedDefPathData { data: ValueNs(\"read_index\"), disambiguator: 0 }]","has_unsafe":false,"name":"<region::Region<T>>::read_index"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"region\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 1 }, DisambiguatedDefPathData { data: ValueNs(\"write_index\"), disambiguator: 0 }]","has_unsafe":false,"name":"<region::Region<T>>::write_index"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 2 }, DisambiguatedDefPathData { data: ValueNs(\"one\"), disambiguator: 0 }]","has_unsafe":false,"name":"<u8 as register::One>::one"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 3 }, DisambiguatedDefPathData { data: ValueNs(\"zero\"), disambiguator: 0 }]","has_unsafe":false,"name":"<u8 as register::Zero>::zero"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 5 }, DisambiguatedDefPathData { data: ValueNs(\"one\"), disambiguator: 0 }]","has_unsafe":false,"name":"<u16 as register::One>::one"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 6 }, DisambiguatedDefPathData { data: ValueNs(\"zero\"), disambiguator: 0 }]","has_unsafe":false,"name":"<u16 as register::Zero>::zero"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 8 }, DisambiguatedDefPathData { data: ValueNs(\"one\"), disambiguator: 0 }]","has_unsafe":false,"name":"<u32 as register::One>::one"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 9 }, DisambiguatedDefPathData { data: ValueNs(\"zero\"), disambiguator: 0 }]","has_unsafe":false,"name":"<u32 as register::Zero>::zero"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 11 }, DisambiguatedDefPathData { data: ValueNs(\"one\"), disambiguator: 0 }]","has_unsafe":false,"name":"<u64 as register::One>::one"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 12 }, DisambiguatedDefPathData { data: ValueNs(\"zero\"), disambiguator: 0 }]","has_unsafe":false,"name":"<u64 as register::Zero>::zero"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 15 }, DisambiguatedDefPathData { data: ValueNs(\"fmt\"), disambiguator: 0 }]","has_unsafe":false,"name":"<register::Register<T> as core::fmt::Debug>::fmt"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 14 }, DisambiguatedDefPathData { data: ValueNs(\"eq\"), disambiguator: 0 }]","has_unsafe":false,"name":"<register::Register<T> as core::cmp::PartialEq>::eq"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 14 }, DisambiguatedDefPathData { data: ValueNs(\"ne\"), disambiguator: 0 }]","has_unsafe":false,"name":"<register::Register<T> as core::cmp::PartialEq>::ne"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 13 }, DisambiguatedDefPathData { data: ValueNs(\"clone\"), disambiguator: 0 }]","has_unsafe":false,"name":"<register::Register<T> as core::clone::Clone>::clone"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"new\"), disambiguator: 0 }]","has_unsafe":false,"name":"<register::Register<T>>::new"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"u16\"), disambiguator: 0 }]","has_unsafe":false,"name":"<register::Register<T>>::u16"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"u32\"), disambiguator: 0 }]","has_unsafe":false,"name":"<register::Register<T>>::u32"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"read\"), disambiguator: 0 }]","has_unsafe":true,"name":"<register::Register<T>>::read"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"zero\"), disambiguator: 0 }]","has_unsafe":false,"name":"<register::Register<T>>::zero"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"value\"), disambiguator: 0 }]","has_unsafe":false,"name":"<register::Register<T>>::value"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"set\"), disambiguator: 0 }]","has_unsafe":false,"name":"<register::Register<T>>::set"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"and\"), disambiguator: 0 }]","has_unsafe":false,"name":"<register::Register<T>>::and"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"or\"), disambiguator: 0 }]","has_unsafe":false,"name":"<register::Register<T>>::or"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"clear\"), disambiguator: 0 }]","has_unsafe":false,"name":"<register::Register<T>>::clear"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"get_bit\"), disambiguator: 0 }]","has_unsafe":false,"name":"<register::Register<T>>::get_bit"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"set_bit\"), disambiguator: 0 }]","has_unsafe":false,"name":"<register::Register<T>>::set_bit"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"get_masked\"), disambiguator: 0 }]","has_unsafe":false,"name":"<register::Register<T>>::get_masked"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"set_masked\"), disambiguator: 0 }]","has_unsafe":false,"name":"<register::Register<T>>::set_masked"}
{"def_path":"[DisambiguatedDefPathData { data: Module(\"register\"), disambiguator: 0 }, DisambiguatedDefPathData { data: Impl, disambiguator: 0 }, DisambiguatedDefPathData { data: ValueNs(\"write\"), disambiguator: 0 }]","has_unsafe":true,"name":"<register::Register<T>>::write"}
