<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_WDataecc1bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_WDataecc1bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c.html">Component : ALT_ECC_EMAC0_TX_ECC</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc4BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1974c5bee2a6584f2bc92ca76363b4c1"></a><a class="anchor" id="ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf51072e87a26e1816e1b9f5a79565b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaf51072e87a26e1816e1b9f5a79565b78">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf51072e87a26e1816e1b9f5a79565b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac8f12baac262a76c91e86e14a55f5f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaac8f12baac262a76c91e86e14a55f5f9">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaac8f12baac262a76c91e86e14a55f5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc649ac8135c0824773e6463b078aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gabcc649ac8135c0824773e6463b078aa6">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gabcc649ac8135c0824773e6463b078aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f101a5a259ce5d6f910f05d52f3ded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga27f101a5a259ce5d6f910f05d52f3ded">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:ga27f101a5a259ce5d6f910f05d52f3ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38e8037ed50751624c37a82cf688dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaf38e8037ed50751624c37a82cf688dfa">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:gaf38e8037ed50751624c37a82cf688dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51edad3d4cf8e3bf0031750d10185722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga51edad3d4cf8e3bf0031750d10185722">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga51edad3d4cf8e3bf0031750d10185722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5217facbfcd1265024773cb2d7ddcaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gac5217facbfcd1265024773cb2d7ddcaf">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:gac5217facbfcd1265024773cb2d7ddcaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bc83fe5f9485685210e7607362fc26b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga2bc83fe5f9485685210e7607362fc26b">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:ga2bc83fe5f9485685210e7607362fc26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc5BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd893b4769e6709b3e084821ab8184973"></a><a class="anchor" id="ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac7020f2d354d10816d6b3e391c25c111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gac7020f2d354d10816d6b3e391c25c111">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gac7020f2d354d10816d6b3e391c25c111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga371db506734bfe65b76e137790e9b379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga371db506734bfe65b76e137790e9b379">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga371db506734bfe65b76e137790e9b379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb16ed7c466d8c5f3623005953e6b730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gabb16ed7c466d8c5f3623005953e6b730">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gabb16ed7c466d8c5f3623005953e6b730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa33693f169ed4001be95690cdfcb0d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaa33693f169ed4001be95690cdfcb0d89">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:gaa33693f169ed4001be95690cdfcb0d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga402ded46e1a8e68a699d50067718d554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga402ded46e1a8e68a699d50067718d554">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:ga402ded46e1a8e68a699d50067718d554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0290f2a034f7d6ab01d3952a006860db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga0290f2a034f7d6ab01d3952a006860db">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0290f2a034f7d6ab01d3952a006860db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bdc3ed993794b02677faab92f1a9635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga3bdc3ed993794b02677faab92f1a9635">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga3bdc3ed993794b02677faab92f1a9635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f92c153fceaffdb387bcb42c94e474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga20f92c153fceaffdb387bcb42c94e474">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:ga20f92c153fceaffdb387bcb42c94e474"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc6BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcf2f366890e576d679e14c93ce2cf25d"></a><a class="anchor" id="ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga32613521abfb1312fe58198778cf5236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga32613521abfb1312fe58198778cf5236">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga32613521abfb1312fe58198778cf5236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e4ee4eaadabfb918c67fc333e465e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gac5e4ee4eaadabfb918c67fc333e465e9">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gac5e4ee4eaadabfb918c67fc333e465e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255bc7325898a09a53cb2c1f59f724df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga255bc7325898a09a53cb2c1f59f724df">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga255bc7325898a09a53cb2c1f59f724df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a369dfc5f87655924db9b09892645b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga3a369dfc5f87655924db9b09892645b5">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:ga3a369dfc5f87655924db9b09892645b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e590c53239f664e5c7bbeb2fe59944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga59e590c53239f664e5c7bbeb2fe59944">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:ga59e590c53239f664e5c7bbeb2fe59944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b338c3479cff4c66185145a107b27d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga52b338c3479cff4c66185145a107b27d">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga52b338c3479cff4c66185145a107b27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107b72088ad9d23051bfffe68fbd02b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga107b72088ad9d23051bfffe68fbd02b8">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga107b72088ad9d23051bfffe68fbd02b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367b7d52c984a3692dee6b4bdaa34086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga367b7d52c984a3692dee6b4bdaa34086">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:ga367b7d52c984a3692dee6b4bdaa34086"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc7BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7f94e42011a55d08b6a72fdd0a2de590"></a><a class="anchor" id="ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf45e392aad773cd21691f084350bd8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaf45e392aad773cd21691f084350bd8f2">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gaf45e392aad773cd21691f084350bd8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625f5dadb5425fc8f959c115b797fce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga625f5dadb5425fc8f959c115b797fce7">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga625f5dadb5425fc8f959c115b797fce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a98428fd423a3c9c834819ebd10e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gad8a98428fd423a3c9c834819ebd10e9d">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gad8a98428fd423a3c9c834819ebd10e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340e14419b44076d7cc10cf457b205ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga340e14419b44076d7cc10cf457b205ec">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:ga340e14419b44076d7cc10cf457b205ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11243990bea11246fdbf3db71743c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gac11243990bea11246fdbf3db71743c11">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:gac11243990bea11246fdbf3db71743c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dde9f24fd074a8973983e777e927653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga7dde9f24fd074a8973983e777e927653">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7dde9f24fd074a8973983e777e927653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga189a5b1e6defc83a98f298a213936622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga189a5b1e6defc83a98f298a213936622">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga189a5b1e6defc83a98f298a213936622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e7438a20c93dab7f00ccaa950e7c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga28e7438a20c93dab7f00ccaa950e7c2c">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:ga28e7438a20c93dab7f00ccaa950e7c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga87b1cdc8207e1801504a8bcbee5e943d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga87b1cdc8207e1801504a8bcbee5e943d">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga87b1cdc8207e1801504a8bcbee5e943d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga294a944146dba412d5737a978a5f4073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga294a944146dba412d5737a978a5f4073">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_OFST</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="separator:ga294a944146dba412d5737a978a5f4073"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga5812b1d890e1a63deea4fcb5b91887fe"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga5812b1d890e1a63deea4fcb5b91887fe">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_t</a></td></tr>
<tr class="separator:ga5812b1d890e1a63deea4fcb5b91887fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s" id="struct_a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a83460aa7407f2ae51e4d127bab2b1896"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc4BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a635d3fa56a641cdae18621af8aa102af"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a346d9fcbdd281b0396a095fc5c0ddfe9"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc5BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a21a78a02330115e7bccec8e6354e5fed"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7492731de9db71404195e3287fe8a602"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc6BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8203992159338d5e1fa32df0f43093df"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a545c0f6cdb23f7c376f36cd0ab7f0f86"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc7BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a371ff7064e9586ec08a66ad66ca7b5c7"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gaf51072e87a26e1816e1b9f5a79565b78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaac8f12baac262a76c91e86e14a55f5f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabcc649ac8135c0824773e6463b078aa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga27f101a5a259ce5d6f910f05d52f3ded"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf38e8037ed50751624c37a82cf688dfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga51edad3d4cf8e3bf0031750d10185722"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac5217facbfcd1265024773cb2d7ddcaf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2bc83fe5f9485685210e7607362fc26b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac7020f2d354d10816d6b3e391c25c111"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga371db506734bfe65b76e137790e9b379"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabb16ed7c466d8c5f3623005953e6b730"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa33693f169ed4001be95690cdfcb0d89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga402ded46e1a8e68a699d50067718d554"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0290f2a034f7d6ab01d3952a006860db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3bdc3ed993794b02677faab92f1a9635"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga20f92c153fceaffdb387bcb42c94e474"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga32613521abfb1312fe58198778cf5236"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac5e4ee4eaadabfb918c67fc333e465e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga255bc7325898a09a53cb2c1f59f724df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3a369dfc5f87655924db9b09892645b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga59e590c53239f664e5c7bbeb2fe59944"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga52b338c3479cff4c66185145a107b27d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga107b72088ad9d23051bfffe68fbd02b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga367b7d52c984a3692dee6b4bdaa34086"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf45e392aad773cd21691f084350bd8f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga625f5dadb5425fc8f959c115b797fce7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad8a98428fd423a3c9c834819ebd10e9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga340e14419b44076d7cc10cf457b205ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac11243990bea11246fdbf3db71743c11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7dde9f24fd074a8973983e777e927653"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga189a5b1e6defc83a98f298a213936622"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga28e7438a20c93dab7f00ccaa950e7c2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga87b1cdc8207e1801504a8bcbee5e943d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga294a944146dba412d5737a978a5f4073"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_OFST&#160;&#160;&#160;0x70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga5812b1d890e1a63deea4fcb5b91887fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga5812b1d890e1a63deea4fcb5b91887fe">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___e_m_a_c0___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_EMAC0_TX_ECC_ECC_WDATAECC1BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:39 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
