#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Apr 27 21:14:53 2024
# Process ID: 20272
# Current directory: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11188 D:\Desktop\Estimating-battery-SOC-using-neural-network-main\FPGA\LSTM\LSTM.xpr
# Log file: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/vivado.log
# Journal file: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 938.707 ; gain = 308.203
update_compile_order -fileset sources_1
set_property is_enabled false [get_files -of_objects [get_filesets sources_1] D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/matrix_mult0.v]
close [ open D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/matrix_multiply.v w ]
add_files D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/matrix_multiply.v
update_compile_order -fileset sources_1
set_property top matrix_multiply [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sat Apr 27 22:54:29 2024] Launched synth_2...
Run output will be captured here: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sat Apr 27 22:57:54 2024] Launched synth_2...
Run output will be captured here: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2/runme.log
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sat Apr 27 22:58:54 2024] Launched synth_2...
Run output will be captured here: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sat Apr 27 23:03:55 2024] Launched synth_2...
Run output will be captured here: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/matrix_multiply_tb.v w ]
add_files -fileset sim_1 D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/matrix_multiply_tb.v
update_compile_order -fileset sim_1
set_property top matrix_multiply_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'matrix_multiply_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matrix_multiply_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/matrix_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/matrix_multiply_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiply_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matrix_multiply_tb_behav xil_defaultlib.matrix_multiply_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matrix_multiply_tb_behav xil_defaultlib.matrix_multiply_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.matrix_multiply_default
Compiling module xil_defaultlib.matrix_multiply_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matrix_multiply_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/xsim.dir/matrix_multiply_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 27 23:12:35 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1071.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "matrix_multiply_tb_behav -key {Behavioral:sim_1:Functional:matrix_multiply_tb} -tclbatch {matrix_multiply_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source matrix_multiply_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Output C_flat: 0000000000000000000000000000000000000000000000000000000000000000
$finish called at time : 515 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/matrix_multiply_tb.v" Line 90
INFO: [USF-XSim-96] XSim completed. Design snapshot 'matrix_multiply_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1071.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1071.594 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'matrix_multiply_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matrix_multiply_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/matrix_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/matrix_multiply_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiply_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matrix_multiply_tb_behav xil_defaultlib.matrix_multiply_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matrix_multiply_tb_behav xil_defaultlib.matrix_multiply_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.matrix_multiply_default
Compiling module xil_defaultlib.matrix_multiply_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matrix_multiply_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "matrix_multiply_tb_behav -key {Behavioral:sim_1:Functional:matrix_multiply_tb} -tclbatch {matrix_multiply_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source matrix_multiply_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Output C_flat: 0000000000000000000000000000000000000000000000000000000000000000
$finish called at time : 515 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/matrix_multiply_tb.v" Line 88
INFO: [USF-XSim-96] XSim completed. Design snapshot 'matrix_multiply_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1071.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'matrix_multiply_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matrix_multiply_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/matrix_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/matrix_multiply_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiply_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matrix_multiply_tb_behav xil_defaultlib.matrix_multiply_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matrix_multiply_tb_behav xil_defaultlib.matrix_multiply_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.matrix_multiply_default
Compiling module xil_defaultlib.matrix_multiply_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matrix_multiply_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "matrix_multiply_tb_behav -key {Behavioral:sim_1:Functional:matrix_multiply_tb} -tclbatch {matrix_multiply_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source matrix_multiply_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Output C_flat: 4040404040404040404040404040404040404040404040404040404040404040
$finish called at time : 515 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/matrix_multiply_tb.v" Line 88
INFO: [USF-XSim-96] XSim completed. Design snapshot 'matrix_multiply_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1071.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'matrix_multiply_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_bias_ih_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_hh_l1.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l0.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim/lstm_weight_ih_l1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matrix_multiply_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/matrix_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/matrix_multiply_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiply_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
"xelab -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matrix_multiply_tb_behav xil_defaultlib.matrix_multiply_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36c2cb790e234af5a59558ea676665ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matrix_multiply_tb_behav xil_defaultlib.matrix_multiply_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.matrix_multiply_default
Compiling module xil_defaultlib.matrix_multiply_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matrix_multiply_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "matrix_multiply_tb_behav -key {Behavioral:sim_1:Functional:matrix_multiply_tb} -tclbatch {matrix_multiply_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source matrix_multiply_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Output C_flat: 4020402040204020402040204020402040204020402040204020402040204020
$finish called at time : 515 ns : File "D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sim_1/new/matrix_multiply_tb.v" Line 88
INFO: [USF-XSim-96] XSim completed. Design snapshot 'matrix_multiply_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1078.598 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/matrix_mutiply_large.v w ]
add_files D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/matrix_mutiply_large.v
update_compile_order -fileset sources_1
set_property top matrix_multiply_large [current_fileset]
reset_run synth_2
update_compile_order -fileset sources_1
launch_runs synth_2 -jobs 4
[Sat Apr 27 23:51:53 2024] Launched synth_2...
Run output will be captured here: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2/runme.log
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sat Apr 27 23:53:18 2024] Launched synth_2...
Run output will be captured here: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 00:01:30 2024...
