/*
 * PeachOS 64-Bit Kernel Project
 * Copyright (C) 2026 Daniel McCarthy <daniel@dragonzap.com>
 *
 * This file is part of the PeachOS 64-Bit Kernel.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License version 2 for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, see <https://www.gnu.org/licenses/>.
 *
 * For full source code, documentation, and structured learning,
 * see the official kernel development course part one:
 * https://dragonzap.com/course/developing-a-multithreaded-kernel-from-scratch
 *
 * Get part one and part two module one, module two all peachos courses (69 hours of content): https://dragonzap.com/offer/kernel-development-from-scratch-69-hours
 *
 * Get the part two course module one and two: https://dragonzap.com/offer/developing-a-multithreaded-kernel-from-scratch-part-two-full-series
 */

#ifndef IDT_H
#define IDT_H

#include <stdint.h>

struct interrupt_frame;
typedef void*(*ISR80H_COMMAND)(struct interrupt_frame* frame);
typedef void(*INTERRUPT_CALLBACK_FUNCTION)(struct interrupt_frame* frame);

// 64 bit IDT descriptor
struct idt_desc
{
    uint16_t offset_1; // Offset bits 0 - 15
    uint16_t selector; // Selector thats in the gdt
    uint8_t ist;       // a 3-bit field that tells the cpu which stack
                       // to load from the TSS(Stack state segment)
    uint8_t type_attr; // descriptor type and attributes
    uint16_t offset_2; // Offset bits 16-31
    uint32_t offset_3; // Offset bits 32-63
    uint32_t reserved; // Reserved NULL.
} __attribute__((packed));

struct idtr_desc
{
    uint16_t limit; // Size of descriptor table -1
    uint64_t base; // base address of the start of the interrupt descriptor table entries
} __attribute__((packed));

// struct idt_desc
// {
//     uint16_t offset_1; // Offset bits 0 - 15
//     uint16_t selector; // Selector thats in our GDT
//     uint8_t zero; // Does nothing, unused set to zero
//     uint8_t type_attr; // Descriptor type and attributes
//     uint16_t offset_2; // Offset bits 16-31
// } __attribute__((packed));

// struct idtr_desc
// {
//     uint16_t limit; // Size of descriptor table -1
//     uint32_t base; // Base address of the start of the interrupt descriptor table
// } __attribute__((packed));

// struct interrupt_frame
// {
//     uint32_t edi;
//     uint32_t esi;
//     uint32_t ebp;
//     uint32_t reserved;
//     uint32_t ebx;
//     uint32_t edx;
//     uint32_t ecx;
//     uint32_t eax;
//     uint32_t ip;
//     uint32_t cs;
//     uint32_t flags;
//     uint32_t esp;
//     uint32_t ss;
// } __attribute__((packed));

struct interrupt_frame
{
    uint64_t rdi;
    uint64_t rsi;
    uint64_t rbp;
    uint64_t reserved;
    uint64_t rbx;
    uint64_t rdx;
    uint64_t rcx;
    uint64_t rax;
    uint64_t ip;
    uint64_t cs;
    uint64_t flags;
    uint64_t rsp;
    uint64_t ss;
} __attribute__((packed));

void idt_init();
void enable_interrupts();
void disable_interrupts();
void isr80h_register_command(int command_id, ISR80H_COMMAND command);
int idt_register_interrupt_callback(int interrupt, INTERRUPT_CALLBACK_FUNCTION interrupt_callback);

#endif